.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000100000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000001110000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000001000000100100000010
000000000000000000000000000000001100000000001000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
101000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000010000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000101000000000000011100110110000100000000
000000000000000000100000000011011101111001000000100001
101000000000000101000010100011011111111000100100000000
000000000000000000100110110000111001111000100000000010
010000000000000000000010100000011001110100010100000000
000000000000000000000100001011001110111000100000000000
000000000000000000000000000001101101110001010100000000
000000000000001101000000000000111111110001010000000001
000000000000001000000110110011000000101001010100000000
000001000000000001000011111101101101100110010000000001
000000000000001000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000000001000000101001010100000000
000000000000000000000000000111001101011001100000000001
110000000000000101100110111011101100101001010100000000
100000000000000000000010100101010000101010100000000001

.logic_tile 2 10
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000001100010100111011010001100111100000000
000000000000000000000100000000010000110011000010000000
110000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000100
000000000000001000000010100000001000001100111100000000
000000000000000001000100000000001101110011000000000100
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000100
000000000111010000000000010000001001001100111100000100
000000000000100000000010000000001000110011000000000000
000000000000000001100000000000001001001100111100000100
000000000000000000000000000000001101110011000000000000
110000000001010000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000100

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000101100000000000000000010110100000000100
000000000000000000000000000111000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000010101101011010111101010100000000
000000000000001101000110111011010000010100000000000000
101000000000000000000000001000011100111001000100100000
000000000000000000000000000101001010110110000000000000
010000000000000101000000001101011100101000000100000001
000000000000000001100000000101000000111110100000000000
000000000001000101000010100011001000111101010100000001
000000000000101101100110110101110000101000000000000000
000000000000000000000000000101001000110100010100000100
000000000000001101000010110000011111110100010000000000
000001000000000101000010101101100000101001010110000000
000000100000001101100110111011101010011001100000000000
000000000000000101000010100101000000100000010100000001
000000000000000000100100000101001110110110110000000000
110000000000000000000000000001001100101000000100000000
100000000000000000000000000101000000111101010000000010

.ramt_tile 6 10
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000100001001100000000111000000000000000100000000
000000000000010001000011110000100000000001000000000000
101000000000000011100000000001001000000010100000000000
000000000000000000100000001011010000010111110000000001
000000000000000111000110000000011000000100000100000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000011001010000010100000000000
000000000000000111000000001011100000010111110000000100
000000000000100101000010010011011101000111010000000100
000000000000000000000010000000111100000111010000000000
000001000000001000000110000101001110010111000000000001
000010000000001011000000000001101100000010100000000000
000000000000000101100000010001001100001101100000000000
000000000000000000000011010111001011110001100000000001
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000

.logic_tile 8 10
000000000010000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101000000000000111100000000111000001000110000000000000
000000000000000000100000000001101000011111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000110000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010101001001010010100100000000
110000000000000000000010000000111100010010100000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001001000000000000001000
101000000000000000000110000001101000001100111000000000
000000000000000000000010110000110000110011000000000000
010000000000000101000011100000001001001100111000000000
110000000000001101100010110000001011110011000000000000
000000000000000101000010100101101000001100111000000000
000000000000000000100100000000000000110011000000000000
000000000000000000000010100101001000001100111000000000
000000000000000000000100000000000000110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000001011000000000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
110000000000000000000000001011101000000101010100000000
100000000000000000000000001001001101101010000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000001000000000
000000000000000101000000000000001000000000000000001000
000000000000000000000010100000011011001100111000000000
000000000000000101000100000000001011110011000000000000
000000000000000101000010100001101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000001010011100010100001101000001100111000000000
000000000000100000000010100000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000001100000000000000000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000001010000000000000101001000001100111000000000
000000000000100000000000000000000000110011000000000000

.logic_tile 2 11
000000000000000000000000000101001000001100111110000000
000000000000000000000000000000000000110011000000010000
101000000000000000000000000111001000001100111110000000
000000000000000000000000000000000000110011000000000000
110000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000000000000001000001100110110000000
000000000000000000000000001011000000110011000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000010110100100000000
000000000000000000000000001011000000101001010000000000

.logic_tile 3 11
000000000000000000000000010000000000001111000000000000
000000000000000000000011110000001011001111000000000001
101000000000000001100000010001100000010110100000000000
000000000000000000000010000000100000010110100000000100
110000000000000000000110000011100000000000000100000000
110000000000000000000000000000000000000001000000000000
000000000000000111100111100001000000000000000100000000
000000000000000000100100000000100000000001000000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000100
000000000000000111000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011111000000000000000000100000000
000000000000000000000010001101000000000010000000000000
110000000000000000000000000000000000010110100000000000
100000000000000000000000001111000000101001010000000001

.logic_tile 4 11
000000000000001001000000000111000000001100111100000000
000000000000000001000000000000101000110011000000000000
101000000000001000000000010101001001001100111100000000
000000000000000001000010000000001010110011000000000001
110000000000000001100000000111101000001100111100000000
000000000000000000000000000000101101110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000111000000000000101000110011000000000000
000000000000000000000000010001001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110000001001001001100111100000000
000000000000000000000010000000001001110011000000000000
110000000000000001100000000101101000001100111100000001
000000000000000000000010000000101000110011000000000000

.logic_tile 5 11
000000000000000101000010100001100000001100111000000000
000000000000000000000011100000101001110011000000000000
000000000000000101000010100111001001001100111000000000
000000000000000000000011100000101011110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000101000010100000101001110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000101000010100000001010110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000011100010000101001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000001000110011000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000100010000001100010100001001111001100110000000000
000000000000000000100011100101001000100101100000000000
000000000000000000000000000001111100000010000000000000
000000000000000101000000001001011110001011110000000001
000000000000000101000000001001001110000110100000000000
000000000000000000000000000001001010001100010000000000
000000000000000000000000000001001010010010100000000000
000000000000000101000000000111101001000110010000000000
000000000000000000000000001001001111001101100000000000
000010000000000000000000001011101000110010010000000000
000000000000000000000000000101001000001100110000000000
000000000000000000000010010111011001100101100000000000
000000000000001101100000000000011011011011000000000000
000001000000000101000000001001001101100111000000000000
000000000000000000000000000111000000010000100000000000
000000000000000000000000000111001000001001000000000000

.logic_tile 8 11
000000000000000101000111101001000001011111100000000000
000000000000000000000100000111101101000110000000000000
101000000000001000000111000001111111010111000000000000
000000000000000001000100000000001010010111000000100000
000000000000000001100000000111101101000100000000000000
000000000000000000000000000000001100000100000000000000
000000000000001000000000000111011100011010100000000000
000000000000000111000000000000101100011010100000000000
000000000000000001000000000111000000000000000100000000
000000000000000000100000000000100000000001000000000000
000000000000000000000000010000001010011010010000000000
000000000000001001000010000001001110100101100000000000
000000000000001000000011100000011000000100000100000000
000000000000000001000011110000010000000000000000000000
000000000000001111000000000011101110010100000000000001
000000000000001011000000000011010000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
101000000000000000000000000000011011001100111000000000
000000000000000000000000000000011100110011000000000000
110000000000000000000000000111001000001000010100000000
110000000000000000000000000000101101001000010000000000
000000000000000000000110001000011110011011000000000000
000000000000000000000000000111001100100111000000000000
000000000000000011100000011000000000010110100000000000
000000000000000000100010001101000000101001010000000000
000000000000000001100000000111000000101001010100000000
000000000000000000000000001111000000000000000000000000
000000000000000001100111110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
110000000000001011100000000000011010000000110100000000
100000000000001011100000000000011111000000110000000000

.logic_tile 10 11
000000000000000111000000000000000001000000001000000000
000000000000000000100011100000001000000000000000001000
101000000000101000000110100000011010000011111000000000
000000000001010101000000000000001100000011110000000000
010000000000000101100000010011101000001100111000000000
010000000000000000000010100000000000110011000000000000
000000000000000101100000000011001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000001100110000001001001101000110100000000
000000000000001001000000000000001100101000110000000001
000001000000001001100000000000000000010110100000000000
000010000000000001000000001101000000101001010000000000
000000000000000000000000000011011000000010000000000000
000000000000000000000000000000111010000010000000000000
110000000000000000000000001101100000101001010000000000
100000000000000000000000001001000000000000000000000000

.logic_tile 11 11
000000000000000000000010000101111001110010110000100100
000000000000000000000011101111001010110011110000000010
101000000000001101000000010000011100110000000000000000
000000000000000111100010100000011011110000000000000000
010000000000000000000010001000001111110100010100000000
010000001010000000000110101001011000111000100000000001
000000000000001111000000000011001010000010100010000001
000000000000000001000000000000110000000010100000000000
000001000000000000000000011111100000010110100000000000
000010100000000000000011010011100000000000000000000000
000000001100001000000000010000000000000000000000000000
000000000000000011000010100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110001001100001101000000000101111111111001110000000000
100010100000000011000010101001001110111101010010000000

.logic_tile 12 11
000000001100001000000010101000011011110100000100000000
000000000000000001000000001101001000111000000000000000
101000000000000101000010100001111011100000010100000000
000000000000001101000010101011101011100001010000000000
010000000000000101000111101001101101101001010100000000
110000000000000000000110100001011010000001000000000000
000000000000000101000011100001001111000000000000000000
000000000000000101100010111111001001000100000000000000
000000100000000000000111100111011000000001000000000000
000000000000000000000000000001111110000000000000000000
000000000000000000000000000101111011100000010100000000
000000000000000000000000001001101011010010100000000000
000000000000000001100000011101100000110000110100000000
000000000000000000000010001101101010100000010000000000
110010000000000000000000000001111010100000110100000000
100001000000000000000000000000011011100000110000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000110000001
000000000000000000000000000000000000000001001001100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000001001000110010000001001001100111000000000
000000000000001001000110010000001010110011000000010000
101000000000001000000000010001101000001100111000000000
000000000000000001000010000000100000110011000000000000
010000000000001001100110000000001001001100111000000000
000000000000000001100010100000001000110011000000000000
000000000000000001100000000101001000100101010100000000
000000000000000000000000001001101000010101100000000001
000000000000000000000000010001000000111001110100000000
000000000000000000000010001001001101010000100000000001
000000000000000000000000000001000000101001010100000000
000000000000000001000000000101001000100110010000000001
000000000000000001100000000001000000100000010100000010
000000000000000000000000000111001010110110110000000000
110000000000000000000000000000011100111001000100000000
100000000000000000000000001101001000110110000000000000

.logic_tile 2 12
000000000000000011100000000001000000000000000100000000
000000000000000000100010010000000000000001000000000000
101000000000000111000010100000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010000000000001000000000001000000000000000000100000000
010000000000000011000010101101000000000010000000000000
000000000000000000000110110000000000000000100100000000
000000000000000111000011000000001011000000000000000100
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000000000000000000000000001000000100100000000
100000000000000000000000000000001000000000000000000000

.logic_tile 3 12
000000000000001000000110010000000000000000000100000000
000000000000001001000110011001000000000010000000000000
101000000000001000000000000000000000000000100100000000
000000000000001001000000000000001001000000000000000000
110000000000001000000000001000000000000000000100000000
010000000000001111000000000101000000000010000000000000
000000000000000001100000010000011000000100000100000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000010101100000000000000100000000
000000000000000000000011000000100000000001000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000000000010110100000000000
110000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 4 12
000000000000000000000000000111001001001100111100000000
000000000000000000000000000000001100110011000000010001
101000000000000001100000000011101000001100111100000000
000000000000000000000000000000001100110011000000000001
110000000000000000000000000111001001001100111100000000
000000000000000000000000000000101100110011000000000001
000000000000000000000000000011101000001100111100000000
000000000000000000000000000000001101110011000000000001
000000000000000001100110000111101001001100111100000000
000000000000000000000000000000001100110011000000000011
000000000000000000000110000011101001001100111110000100
000000000000000001000000000000001000110011000000000000
000000000000001000000000010111101001001100111100000000
000001000000000001000010000000101100110011000000000001
110000000000001000000000010011101001001100111100000000
000000000000000001000010000000001101110011000000000001

.logic_tile 5 12
000000000000000000000011100011101001001100111000000000
000000000000001001000100000000001000110011000000010100
000000100000001000000000010001101000001100111000000000
000001000000001011000011000000001110110011000000000100
000000000000000000000000000011001001001100111000000000
000010000000000000000000000000001000110011000000000100
000000000000001000000000000001101000001100111000000000
000000000000001011000000000000001111110011000000000001
000010000000000001000000000101101001001100111000000010
000000000010000000100000000000001001110011000000000000
000000000000000001000000000001101000001100111000000010
000000000000000000100000000000001001110011000000000000
000000000001001000000000010101101000001100111000000100
000000000000000011000011000000001000110011000000000000
000000000000001000000000000001101001001100111000000100
000000000000000011000000000000001110110011000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000001101000010100001101110000010101000000000
000000000000000001100010110111011000000001010000000000
101000000000000001100010100111100001000000001000000000
000000000000000101100010110000001001000000000000000000
110000000000000101000010000101000000000000001000000000
110000000000000101100010100000001011000000000000000000
000000000000000101000010100101100000000000001000000000
000000000000001101000110100000001011000000000000000000
000000000000000000000000000001000001000000001000000000
000000001010000000000000000000101000000000000000000000
000000000000000000000000000001001001101101111110000000
000000000000000000000000000001101111110111100000000000
000000000000000111100111110101101001101101111100000000
000000000010000000100011110101101011110111100011000000
110000000000000001000000000001101001101101111110000000
100000000000000000000010000001101010110111100000000000

.logic_tile 8 12
000000000001001101000110000101001101000010101000000000
000000000000100111100110110111011100000001010000000000
101000000000000000000000000111100001000000001000000000
000000000000000000000000000000101111000000000000000000
110000000000001101000010100111000000000000001000000000
010000000000000001100010100000101111000000000000000000
000000000010000000000000000011000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001101100010100011000001000000001000000000
000000000000010101000010000000001110000000000000000000
000000000100001101000000000001001001101101111100000100
000000000000000101000000000001101100110111100000000001
000000000000000101000110110001001000101101111100000100
000000000000000101000010100101101000110111100000000001
110000000000000101100110110101001000101101111100000100
100000000000000000000010100001101011110111100000000001

.logic_tile 9 12
000000000000000101000010101001011111010011100000000000
000000000000000000100100000001011011000001100000000000
000000000000000000000010100111111011000111000000000000
000000000000001101000100000001111011000101010000000000
000000000000000000000010101001011111001100110000000000
000000000000000000000100000001011011011010010000000000
000000000000000000000010100101011111000011100000000000
000000000000001101000110110001111010000110010000000000
000000000000000000000000001101101000000011110000000000
000000000000000000000000001101010000111100000000000000
000000000000000000000000001111111101001100110000000000
000000000000001101000000001001101111011010010000000000
000000000010000000000000000000011011000101000000000000
000000001000000000000000001101001011001010000000000000
000000000000100000000010100111101011001100000000000000
000000000001010000000110110001111010110011110000000000

.logic_tile 10 12
000000100000000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
101000000000001000000010100000001111100000000000000000
000000000000001111000000001101001101010000000000000000
110000000000000000000000000101011101101001000100000000
010000000000000000000010101001101011111110100000000001
000000000000000000000010100001111100101001010100000000
000000000000000000000000001011000000101010100000000001
000000000000000000000110000011101010000000010000000000
000000001000000000000010010000111110000000010000000000
000000000000001001100110001111011000000000000000000000
000000000000000001000100001011000000010100000000000000
000000000000000001100000010001101110101000000000000000
000000000000000000100010010000110000101000000000000000
110000000000000000000000001000001110010100000000000000
100000000000000000000000001011000000101000000000000000

.logic_tile 11 12
000000000000000101000000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
101000000000000101000000000111111100101101010010000000
000000000000000101100000000101011000111110100010000100
010000000000001101100110000000011010111000100100000000
010010000000000111000000000101001101110100010000000001
000000000000101101100110110101101011111100000100000000
000000000001000111000010101111111010110100010000000001
000000000000110000000110111111011011111000100100000000
000000000010000000000010001101101100110000110000000001
000000000000001000000110011000000000100000010000000000
000000000000000001000010000101001101010000100000000000
000000000000000000000000011001100000000000000000000000
000000000000000000000010010001000000010110100000000000
110000000000000101100000001101100001101001010100000001
100000000000000000000000001011001011100110010000000000

.logic_tile 12 12
000000000000000000000010111001111010010000000000000000
000000000000000000000010010101101110000000000000000000
101000000000000111100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001000001100101000000000000000
000000000000000101000000001111000000010100000000000000
000000000000001000000000000000011110001100000000000000
000000000000000001000010110000011100001100000000000000
000000000000000000000000001101101110000000000000000000
000000000000000000000000001001001001010000000000000000
000000000000000001100000000111111000000001110100000000
000000000000000000100000001001001101000001010000100000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000001000000000000101100000000000001000000000
000000000000001001000000000000101000000000000000000000
101000000000000000000000000101100000000000001000000000
000000000000000000000000000000101101000000000000000000
110000000000001001100000010101001001001100111100000000
100000000000001011100010010000101110110011000000000000
000000000000001001100110010011101000001100111100000000
000000000000001001100110010000001110110011000000000000
000000000000000101100110110011001000001100111100000000
000000000000000000000010100000001010110011000000000000
000010100000001000000000000111101000001100111100000000
000001000000000101000000000000101010110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000101000000000000001101110011000000000000
110000000000000101100110110101101001001100111100000000
100000000000000000000010100000001111110011000000000000

.logic_tile 2 13
000000000000000000000111010000001000000100000100000000
000000000000000000000011000000010000000000000000000000
101000000000000111000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
110000000000000011100000010000000000000000000100000000
110000000000000000000011011001000000000010000000000000
000000000000001000000111000000000001000000100100000000
000000000000000011000011100000001000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000001100000000000000000000000000000000000000000000
000000000000000000000010000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000000000000000000000011010000100000100000000
100000000000000000000000000000010000000000000000000000

.logic_tile 3 13
000000000000000011100000000011001111001100111100000000
000000000000000101100010100000001011110011000000101001
101000000000010000000000000001101001001100111110000000
000000000000100101000010100000101011110011000010000100
110000000000001101000010110101001000001100111100000001
100000000000000011000011010000101000110011000000000101
000000000000001000000010110101001000001100111100000000
000000000000000111000011100000001101110011000000000001
000000000000000001000110100011101000001100111110000110
000000000000000000000000000000001011110011000000000000
000000000000000101100000000001001000001100111100000000
000000000000000000000000000000101010110011000000000001
000000000000001000000000000001001001001100111100000101
000000000000000111000000000000001000110011000000000000
110000000000000000000010000111101001001100111100000100
100000000000000000000000000000101010110011000000000000

.logic_tile 4 13
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000001010110011000000010100
101000000000000000000000010001101000001100110100000000
000000000000000000000011100001100000110011000000000100
110000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001100001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000100000010110100000000000
110000000000001000000110110000000001001111000000000000
000000000000000101000010100000001110001111000000000000

.logic_tile 5 13
000000000000000000000111000101001001001100111000000000
000000000010000111000111100000001011110011000000010000
101000000000000000000111000101001000001100110000000000
000000000000001101000000000101100000110011000000000000
010000000000001101000010100001100000000000000100000000
010000000000000111100100000000100000000001000001000000
000000000000000011100010100000000000000000000100000000
000000000000000000000100001001000000000010000001000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000100000000000000000011010000100000100000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
110000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000000000000

.ramb_tile 6 13
000000000000001111100000010101111110000000
000000010000000111000011110000000000000001
101000000000001000000111100001011100000000
000000000000000111000011110000000000100000
010000000000000000000000000011111110000010
010000000000000000000000000000000000000000
000000000000000000000000000001111100000000
000000000000001111000000000000100000010000
000000000000000000000000010001011110000010
000000000000000000000011101011000000000000
000000000000000001000010000111011100000000
000000000000000101100000000111000000100000
000000000000000001000010100001111110000000
000000000000000101000000001111100000000001
010000000000000000000010001111111100000000
010000000000000101000100001011100000100000

.logic_tile 7 13
000000000000000101000111000011001001010010001100000000
000000000000000000100000000111101110001000010011010000
101000000000000011100000000011001000111010000000000000
000000000000000000000010110000001000111010000000000000
010000000000000101000011100001011001011000110000000000
110000000000000000100000000011101001100111000000000000
000001000000000000000000000101001101000100000000000000
000010000000000000000010110000001011000100000000000000
000001000000100000000110000000011010011010100000000000
000000000000000101000000000011011010100101010000000000
000000000000000000000000000011001010010100000000000000
000000000000000000000000000000000000010100000000000000
000000000000000001100000001001100000010000100000000000
000000000000000000000000001001001010000000000000000000
110000000000000001100000000011011001000110100000000000
100000000000000000000000001001011000001100100000000000

.logic_tile 8 13
000000000000000101000010100011101001010010001100000001
000000000000010000100111110111001011001000010010010111
101010000000001000000000010001101000111010000000000000
000001000000000001000010000000001001111010000000000000
010000000000000111000000001001011101001100000000000000
010000000000000000000010111011111001110011110000000000
000000000000000111100010000001111101010110000000000000
000000000000001101100000001001111101000101010000000100
000000000000000000000000011101101010010111110000000000
000000000000000000000011100101010000000001010000000010
000000000000000001100110010001100000000000000000000000
000000000000000000000010101001000000101001010000000000
000000000000000001100000010101101110010111110000000000
000000000000000000000010100101010000000001010000100010
110000001100000000000000000000001101010011100000000000
100000000000000000000000000001011010100011010000000000

.logic_tile 9 13
000000000000100000000000000111111001011000110000000000
000000000000010000000011110101111011011011000000000000
101000001110100000000110011001001110010111110000000000
000000000001010000000010100111100000000010100000000000
000000000000000001100111100000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000001000000110101101011110010111110000000000
000000001010000101000000000111110000000010100000000000
000000000000000000000000010011111111001110100000000000
000000000000000000000010100000001100001110100000000000
000000001100001001000111101101111001010111000000000000
000000000000000101000011111001111010000101000000000000
000000000000000101100010100011111110010110100000000000
000000000001010000000000001011100000101010100000100000
000000000000000101100110111111111100000010100000000000
000000000000001101000010000111010000010111110000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000001010000000000000000000001000000100100000000
000000000000100000000000000000001111000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000011110000100000100000000
000000000000000011000000000000000000000000000000000000
000001000000100111000111001000000000000000000100000000
000000100001000000000100001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000011000000000000000000100000000
000010100000001011000011010011000000000010000000000000

.logic_tile 11 13
000000000000000001100110011001101100000110100000000000
000000000000000000000110000111001001000000000000000000
101000000000000101000000000111011110101001010100000000
000000000000000000000000001001101100101011010000000110
000000000000000000000000000011101110010111110100100000
000000000000000000000000000000100000010111110000000000
000000000000000001100000000101111111000001000000000000
000000000000000000100000000001001111000010100000000000
000000000001000001000000001001011111001000000000000000
000000000000100000100000000101011110000000000000000000
000000000000000001100110001111111011101001110100000000
000000000000000000000000000111001100010110100000100000
000000000000001000000110001011011101101001010000000010
000000000000000001000000000111001010110110100000000100
000000000001011111000000011111111010111111110000000000
000000000000100001000010010011000000101011110001000000

.logic_tile 12 13
000000000000000000000000000000000001000000100110100010
000000000000000000000000000000001100000000000001100111
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000101000010100001001001001100111100000000
000000000000000000100100000000001000110011000000010000
101010000000000101000000000001101001001100111100000000
000001000000001101100010110000101101110011000000000000
110000000000000000000000000101001001001100111100000000
100000000000001101000000000000001101110011000000100000
000000000000000000000000000000001001001100110100000000
000000001100000000000000001001001000110011000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000011100000000000000000000000000000
000001010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000101100000000011100000000000000100000000
000000000010000000000000000000000000000001000000000100
101000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000100
010000000000001000000000000000011100000100000100000000
100000000000000101000000000000010000000000000000000100
000000000000010000000000000011100000000000000100000000
000000000000100000000000000000000000000001000000000100
000000010000000000000000010000000000000000100100000000
000000010000000000000010010000001101000000000000000100
000000010000001001100110010000000000000000100100000000
000000011110001001100110010000001000000000000000000100
000000010000000000000110000000000001000000100100000000
000000010000000000000100000000001101000000000000000100
110010010000000000000000000000000000000000100100000000
100001010000000000000000000000001010000000000000000100

.logic_tile 3 14
000000000001000000000000000011101000001100111110000000
000000000000000000000000000000001100110011000000010000
101000000001010101000110010111001000001100111100000010
000000000000100000100110010000001111110011000000100100
110000000000000000000000000001101001001100111110000000
100000000000000000000000000000101101110011000000000100
000000000000010000000000000001101000001100111100000000
000000000000000000000000000000101101110011000000100100
000000010000000101000110100011101000001100111110000100
000001010000000101000010100000101101110011000010000000
000000010000000101100010110111001000001100111100000100
000000010000000000000010100000101100110011000010000000
000000010000001101100010110111001001001100111110000000
000001010000000101000010100000001110110011000010000000
110000010000000101000110100111101001001100111100000100
100000011100000000000000000000101000110011000000100100

.logic_tile 4 14
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
101000000000001000000000000000011000000011110000000000
000000000000000001000000000000000000000011110000000000
010000000000000000000111100000001100000100000100000000
110000000000000000000100000000010000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000010000000001000010000111000000000000000100000000
000000010000000000000000000000000000000001000000000000
000000010000010001000010000000000000000000000100000000
000000010000000000000000000011000000000010000000000000
000000010000001000000000000000011100000100000100000000
000000010000000101000000000000000000000000000000000000
110000010000000001000010000000011110000100000100000000
100000010000000000000000000000010000000000000000000000

.logic_tile 5 14
000000000000000011100111000001001010101100010100100000
000000000000000101100100000000111101101100010000000000
101000000000000111000111001011000001111001110100100000
000000000000000111000100001001101101010000100000000000
010000000000001101000000010101100001100000010100100000
000000000000001011000011011011101011111001110000000000
000000000000001011100011100011001010110100010100000000
000000000000001011100011100000101100110100010000000000
000000110000000001100000001101100000101001010100000000
000000011000000000100010000101001101011001100000000010
000000010000000000000010001001101100101001010100000000
000000010000000000000000000001010000010101010000000010
000000010000001000000000000001001010111101010100000000
000000010000001001000000001011000000101000000000000010
110000010000000000000000000001001100110001010100000000
100000010000000000000000000000011110110001010000000000

.ramt_tile 6 14
000000000000000111100111110001011110000000
000000000000000000000011100000000000000001
101000000000001000000000010001111100100000
000000000000001111000011110000100000000000
110000000000000000000010000001011110000010
010000000000000000000000000000100000000000
000000000000000000000010000011111100000000
000000000000000000000010010000100000100000
000000010000000001000000011101111110000000
000000010000000000100010101101100000000001
000000010000101001000000000001011100000001
000000010000010101000010001111100000000000
000000010000000000000000000011011110000001
000000010010000000000011111101000000000000
110000010000001111000000001001111100000000
110000010000000101100000000011000000000000

.logic_tile 7 14
000001000000010000000000000011101011000001110000000000
000000100000000000000010111001001011000000100000000000
101000000000000000000000011111100001011111100000000000
000000000000001101000011100111101011000110000000000010
010010100000000101000110101000001010000000010000000000
110000000010000111100100001001001100000000100010000000
000000000000000001100110000101101011010000000000000000
000000000000000000000010110101001100101001000000000000
000000110000000000000000001101000000111111110000000001
000000010110001111000000001001001100101111010000000000
000000010000000011100111000101000000000000000100000000
000000110000000000100100000000000000000001000000000000
000000010000000000000000001111111100000010100000000000
000000010000000000000000000001010000101011110000000100
110001010000001000000010100001000000000000000100000000
100010011110000101000100000000100000000001000000000000

.logic_tile 8 14
000000000000000000000000000101100001011111100000000000
000000000000001001000000000001001011001001000000000000
101000000000101111100000010000011000000100000100000000
000000000001010001000011110000010000000000000000000000
000000000000000111000000000111100000000000000100000000
000000001110000000000000000000000000000001000000000000
000000000000101001100110001101111000010110100000100000
000000000001010001000000000001000000010101010000000000
000000010000000000000000000011111100101000000100000000
000000010000000000000011100000010000101000000000100000
000000010000000101000010100000011110000100000100000000
000000010000000000100100000000000000000000000000000000
000000010000000000000000000000000000111001110001000101
000000010000000000000000000101001101110110110010000000
000000010000000001000010000111100000000000000100000000
000000010000001111100100000000100000000001000000000000

.logic_tile 9 14
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000001001100000000000000000000000000000000001000000000
000010100000000000000000000000001100000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000100000000000000000000001101000000000000000000
000000010000000101000010100000000001000000001000000000
000000010000000000100100000000001100000000000000000000
000000011110000000000010100111100000000000001000000000
000000010000001101000110110000000000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000010110000001101000000000000000000
000000010000001101000000000000000001000000001000000000
000000110001001011100000000000001101000000000000000000

.logic_tile 10 14
000010100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000011000000000000000110000000
110000000000001111000100000000000000000001000000000000
000001001100100000000000000000000000000000000110000000
000010100001010000000011110101000000000010000000000000
000000010000000101100000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
110001011100100000000000000000000001000000100100000000
100010110001010000000000000000001011000000000001000000

.logic_tile 11 14
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
101000000000010000000111001000000000000000000110000010
000000000000100000000100000101000000000010000010000001
110000100000000000000000000000011100000100000100000000
110001000000000001000000000000010000000000000000000001
000000000000001011100010001000000000000000000100000000
000000000000000011100000001001000000000010000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000000001
000001010000000000000010000101100000000000000100000000
000010110000000000000000000000000000000001000000000001
000000010000000001000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000001110000100000100000000
100000010000000000000000000000000000000000000000000101

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000001000000110100000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000110000000
000000010000000000000011001101000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000110000000
100000010000000000000000000101000000000010000000000000

.logic_tile 13 14
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000111000000011010000100000100000000
000000000000000000000100000000000000000000000000000000
101000000000000000000111001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
000000000001010011100000000000011010000100000100000000
000000000000000001000010000000000000000000000000000000
000000010000000000000000000001000000000000000100000000
000000010000000000000000000000100000000001000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001011000000000000000000
000000010000000000000111100000011000000100000100000000
000000010000000000000000000000010000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000001100000010101000000010110100000000000
000000000000000000000010000000000000010110100000000100
101000000000001000000000000000000000000000000100000000
000000001110000001000000001101000000000010000000000000
010000000000001000000000010101000000000000000100000000
100000000000001001000010010000000000000001000000000000
000000000000000001100000010000000000010110100000000000
000000000000000000100010000111000000101001010000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000001000000000010110100000000000
000000010000000000000000001111000000101001010000000000
000000010000000000000000000111100000000000000100000000
000000010000000001000000000000100000000001000000000000
110000010001010000000000001001011000000010000000000100
100000010000100000000010001101101000000000000000000000

.logic_tile 3 15
000000000000000000000000000101101001001100111110000000
000000000000000000000000000000101101110011000000010000
101000000001001000000000000000001001110011000110100000
000000000000101011000000000101001110001100110010000100
110000000000000000000000001000000000010110100000000000
100000000000001111000000000001000000101001010000000000
000010100001000001000000010000000000010110100000000000
000000000000101111000011100011000000101001010000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110001010000000010010000000001001111000000000000
000000010000100000000010100000001010001111000000000000
000000010000000000000000000000011100000011110000000000
000000010000000000000000000000010000000011110000000000
110000010001111000000000000000011010000011110000000000
100000010000010101000000000000000000000011110000000000

.logic_tile 4 15
000000000000001000000000011000000000010110100000000000
000000000000001011000011100111000000101001010000000000
101000000000000000000111000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
010000000000000000000000010000011010000100000100000000
010000000000000000000011010000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000001001000000000010000000000000
000000010000001101100000010000001010000100000100000000
000000010000000101000010100000010000000000000000000000
000000010000000000000000000011000000010110100000000000
000000010000000000000000000000100000010110100000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001000000000000000000000
110000010000000101100000000000000000010110100000000000
100000010000000000000000000011000000101001010000000000

.logic_tile 5 15
000000000000000000000010100000011000000100000100000000
000000000000000000000010100000000000000000000000000000
101000000000000101000010100101000000000000000100000000
000000000000000000100000000000100000000001000000000000
110000000000000000000010100000000001000000100100000000
110000000000000000000100000000001010000000000000000000
000000000000000101000000000000000001001111000000000000
000000000000000000000010100000001101001111000001000000
000000010000000000000000000000001000000100000110000000
000000010000000000000000000000010000000000000000000000
000000010000000000000110000000000001000000100100000000
000000010000000000000000000000001011000000000000000000
000000010000000000000010000000000000000000100110000000
000000010000000000000100000000001001000000000000000000
110000010000000000000000000000000001000000100100000000
100000010000000000000000000000001001000000000000000000

.ramb_tile 6 15
000000000000000000000000000000001100000000
000000010000000000000000000000010000000000
101000000000001000000000000000001010000000
000000000000001001000000000000000000000000
110000000000001001000110000000011010000000
010000000000001001100100000000000000000000
000000000000000001000011100000001010000000
000000000000001001100100000000000000000000
000000010000000000000010000000011010000000
000000010000000000000110011111000000000000
000000010000000101000000000000001010000000
000000010000000000000000000101000000000000
000000010000000000000010100000001100000000
000000010000000000000000001101010000000000
010000010000000000000000001101111000000000
110000010000000000000000000011100000000000

.logic_tile 7 15
000010000000000111000010100000000000000000001000000000
000000000000000000100010110000001001000000000000001000
101000000000000101000010100000001001001100111000000000
000000001110001101000010110000011000110011000000000000
000010100001000000000010100001101000001100111000000000
000001000000100101000100000000100000110011000000000000
000000000000000001000011100001101000001100110000000000
000000000000000101100100000000000000110011000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001011000000000000000000
000000010000100000000000000001111011000010000000000000
000000010000010000000011100101101010000100000000000000
000000010000000000000000000001000000000000000100000000
000000010000000000000011100000000000000001000000000000
000000010000000000000000000101011100100010000000000000
000000110000000000000000001111111001001000100000000000

.logic_tile 8 15
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
101000000001000001100000000101011100001100111100000000
000000000000100000000000000000010000110011000000000000
000000000000000001100110000000001000001100111100000000
000000000100000000000000000000001101110011000000000000
000000000001011000000000000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000010000000000000000010101101000001100111100000000
000000010000000000000010000000000000110011000000000000
000000010000000000000110000000001001001100111100000000
000000010000000000000010100000001000110011000000000000
000000010000000000000000000111101000001100111100000000
000000010000000000000000000000100000110011000000000000
010000011001000000000000010000001001001100111100000000
000000011010100000000010000000001101110011000000000000

.logic_tile 9 15
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
101000000001010000000110000101001000001100111100000000
000000001010000000000000000000000000110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000010111001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000010000000000000000000101101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010001010000000000000111101000001100111100000000
000000010000100000000000000000000000110011000000000000
000000010000000000000110010101101000001100111100000000
000000010000000000000010000000100000110011000000000000
010010010001000001100000000000001001001100111100000000
000000010000100000000000000000001001110011000000000000

.logic_tile 10 15
000000000000000000000000010011100000000000000100100000
000000000000000000000011100000000000000001000000000100
101000000000001000000000000000000000000000100100000000
000000000000001111000000000000001011000000000000000110
110000000000000000000000010000001100000100000100000000
110000000000000000000011110000010000000000000011000000
000000000000000000000000010001100000000000000100000000
000000000000000000000011100000000000000001000000000110
000000010000000000000010100000011010000100000100000100
000000010000000000000000000000010000000000000000100000
000000010110000111000000000001000000000000000100000000
000000010000000001100000000000100000000001000001000000
000000010000000000000110101000000000000000000100000000
000000010000000000000100000011000000000010000001100000
110000010000000000000011100111100000000000000100000000
100000010000000000000100000000100000000001000000100100

.logic_tile 11 15
000000000000000000000010110101001001100000000000000010
000000000100000101000011100001111000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000001000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000001010000100000100000100
000000010000000000000000000000000000000000000000000100
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000001000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000000000001000000000000000011000000000010000001000000
000000010000000001100110010000000000000000000000000000
000000010000000000100110010000000000000000000000000000
000000011100000000000000000000000000000000000100000000
000000010000000000000000001011000000000010000001000000
000000010000001000000111000000001110000100000100000000
000000010000001001000000000000000000000000000001000000
110000011111000000000000000000000000000000000000000000
100000010000100000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111000000000011000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000001000010000000001101000000000000000000
000000000000000111000000000011000001000000001000000000
000000000000000001000010000000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000001000010000000001010000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000001000010000000001000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 2 16
000000000000000000000010100000000000000000001000000000
000000000000000000000011100000001011000000000000001000
000000000000000101000000010111001000000011111000000000
000000000000000000000010010000010000000011110000000000
000000000000000000000110010101001000001100111000000000
000000000000000000000110010000100000110011000000000000
000000000000000000000110000001101000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000001100000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000010000000000000000001001001100111000000000
000000000000100000000000000000001000110011000000000000

.logic_tile 3 16
000000000000000011100111011101100000101001010100000010
000000000000000000100110100101101010011001100010000110
101010000000000000000110110101001000101000000100000000
000001000000000000000010100101010000111110100001000001
010000000000000101000110100001011000101000000100000000
100000000000000001000010000101110000111101010000100101
000000000001010101100000001000000000000000000110000000
000000000000000000000010001101000000000010000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000010100000000000000000000001101010101001010100000110
000000000000000000000000000001100000101010100000000001
000000000000000000000000000101000000101001010100000010
000000000000000000000000001101101010011001100000000101
110000100000000000000000000000000000000000100100000000
100001000000000000000000000000001011000000000000000100

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000000000000000000000010000000001000101000110100100000
000000000000000000000000000101011110010100110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000101101100101100010100000000
000000000000000000000000000000111011101100010000100000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000011110000000
000000000000000000000011100000010000000000
101000000000000000000000000000011010000000
000000000000000000000000000000000000000000
110000000000000000000000000000011110000000
010000000000000000000000000000010000000000
000000000000000111100000000001011100000000
000000000000000000100000000000110000010000
000000000000000000000000000000011110000000
000000000000000000000010011111010000000000
000000000000000000000000000000011010000000
000000000000001001000011111111000000000000
000000000000000101000010100000011110000000
000000000000000000000010100111010000000000
010000000000000000000000001011111100000000
110000000000000101000010000111010000000001

.logic_tile 7 16
000000100000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000010000001010000011110100000000
010000000000000000000010000000010000000011110000000000
000000000000001011100000000011111011001001000000000001
000000000000000111100000001001001101000101000000000000
000000100000000000000000010001000000000000000100000000
000000000000000000000011100000100000000001000000000000
000000000000001001100111000000011011000101000000000000
000000000000000001000100001101001010001010000000000100
000000000000000000000000000011100001011001100000000000
000001000010000000000000000000001000011001100000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000001000000010100001000000000000001000000000
000000000000001001000100000000101000000000000000010000
000000000000001000000110010101000000000000001000000000
000000000000001001000110010000000000000000000000000000
000000000000000001100110010101000000000000001000000000
000000000000000000100110010000100000000000000000000000
000000000000000001100000000101000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000010000000000000000000000000001001000000000000000000
000000000001000000000000000001000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 9 16
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
101000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000001001100000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000001001100000010101101000001100111100000000
000000000000000001000010000000000000110011000000000000
000000000000100000000000000101101000001100110100000000
000000000001010000000000000000000000110011000000000000
000000000000010000000110000111100000010110100100000000
000000000000100000000000000000100000010110100000100000
010000000010000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 10 16
000000000100001000000000000101011001101001010000000100
000000000000000111000010010101111000110110100010000101
101000001100001000000111000001000000000000000100100000
000000000000001011000100000000000000000001000000000100
010000000000000111000000000000011110000100000100000000
010000000000000000100010110000000000000000000001000010
000000000000001000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000001100000
000010100000000000000110100000000001000000100100000000
000001000000000000000000000000001101000000000001000100
000010100000001000000000000101100000000000000100000000
000000000000000101000000000000000000000001000001000100
110000000000001000000000000000000000000000100110000000
100000000000000101000000000000001110000000000000100000

.logic_tile 11 16
000000000000000000000000000000000000000000000100000000
000000001000000000000000001111000000000010000000000000
101000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000010000000100000000000000000000000000000000
000000000000000000000000010111000000000000000100000000
000000000000000000000011000000000000000001000000000000
000000000001010000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000001111110000000000000010
000000000000000000000000000000011011110000000000000000
000000000000000001000010000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
110000000000000000000000000001100000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 12 16
000000000000001111000111010000000000000000000100000000
000000000000001111000111111101000000000010000001000000
101000000000000111000000000011111000101001010010100000
000000000000000000000010110101010000111110100000000000
010000000000001000000011100001000000000000000100000000
010000000000001111000000000000000000000001000001000000
000000000000000011100011100000000000000000000100000000
000000000000000000100000001001000000000010000001000000
000000000000000000000000000000000001000000100100000100
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000011010000100000100000100
000000000000000001000000000000010000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000010000000
110000000000001001000000000001011111111001010010000000
100000000000001001100000000000001000111001010000100000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000111000011100001000000000000001000000000
000000000000000000000111100000101010000000000000010000
101000000000000000000000000001100000000000001000000000
000000000000000000000010110000101001000000000000000000
010000000000000101000000000000001000111100001000000001
010000000000000000100000000000000000111100000000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000001001000000000010001000000010110100000000000
000000000000000111000011100000000000010110100000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000100000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110100100000000000000000000011000000010110100000000000
100101000000000000000000000000000000010110100000000000

.logic_tile 2 17
000000000000000000000110100101001000001100111000000000
000000000000000000000000000000000000110011000000010000
000000000000000000000110100111001000001100111000000000
000000000000000000000000000000100000110011000000000100
000000000000001000000000000000001001001100111000000000
000000000000001011000000000000001111110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001001110011000000000100
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101100000000000001001001100111000000000
000000001110000000000000000000001110110011000000000000
000000000000000000000110100101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000110100000001001001100111000000000
000000000000000101000000000000001100110011000000000001

.logic_tile 3 17
000000000000001011100000010000001010000100000100000000
000000000000000001000011010000000000000000000000000000
101000100000000000000000000001000000010110100000000000
000001001010000000000000000000000000010110100000000000
010000000000000000000111010101001010000001010100000000
100000000000000111000111001001100000111101010000000001
000000000000000000000111000000011110000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000001000000000000000000001001111000000000000
000000000000001101000000000000001011001111000000000000
000000000000000000000000000101000000010110100000000000
000000000000010000000000000000100000010110100000000000
000000000000000000000000000000011110111001000100000011
000000000000000000000000000011001001110110000010000000
110100000010011011000000000000000000001111000000000000
100100000000101001000000000000001000001111000000000000

.logic_tile 4 17
000000000000000000000000010101000000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000000011000000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001111000000000000000000
000000000000001001100000000101100000000000001000000000
000000000000001001100000000000100000000000000000000000
000000000000000001100000000011000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010010000001111000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000100000000000000000010000000001000000001000000000
000000001110000000000010000000001000000000000000001000
101000000000001000000000000000011000001100111100000000
000000000000000001000000000000001100110011000000100000
010000000001010111000010000000001000001100111100000001
110000000010100000100000000000001001110011000000000010
000000000000000000000000000000001000001100110100000000
000000000000000000000000001011000000110011000000100000
000000000000000001100110000000000001001111000100000000
000000000000000000000000000000001000001111000000000100
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000001000000010111000000101001010000000000
000000001000100000000011000111101010111001110001000000
110000000000000000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000

.logic_tile 8 17
000000000000001000000000000011000000000000001000000000
000000000000001001000000000000101000000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001101000000000000000000
000010100000000001100110010101000000000000001000000000
000001000000000000100110010000100000000000000000000000
000000000000001001100000000101000000000010101011000001
000000000000001001100000000000101101000001010001100011
000000000000000000000110000101100000000000001000000000
000000000010000000000000000000001111000000000000000000
000000000001010000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000001000111100001000000000
000000000000000000000000000000001111111100000000000000
000000000000001000000000000000001001110011110000000000
000000000000000011000000000000001110110011110010000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000100000
000000001010000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000001100000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000010000000010100000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000101100000010110100000000010
000000000000000000000000000011100000111111110001100000
000000000000000000000000000000011000000100000111000001
000000000000000000000010110000000000000000000000100100
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000000001000001100111110100010000010
000000000000001111000000001101000000111101010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
101010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000111000000000001000000100100000000
010000000000100000000100000000001011000000000001000000
000000000000000000000111000000000000000000000000000000
000000000010000000000100000000000000000000000000000000
000001000000000000000000000011101110111001010000000000
000010000000000000000000000000011011111001010000100000
000000000000000011100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
000000000010000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110001000000000000000000000000000000000000000000000000
100010000000100000000000000000000000000000000000000000

.logic_tile 12 17
000000000010000111000000001111101111000100000100000000
000000000000000000100000001101101000101000010001100001
101000000000001000000000000011001100111100010000000100
000000000000101011000000000000101000111100010000000000
000000000000000000000000001101001111000100000100000000
000000000000000000000010111101111000101000010000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000011111101111001000000100000000
000000000000000001000010000001111011001101000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000110000000011010000100000100000000
000000000000001001000000000000000000000000000000000000
101000000000001000000000010000000000000000100100000000
000000000000000001000011000000001010000000000000000000
010000000000000000000000001011001111000000000000000000
100000000000000111000000001101111000000000010000000000
000000100000001111100110000000011010000100000100000000
000001000000000011100000000000000000000000000000000000
000000000000000000000010001111101000000010000000000000
000000001000000000000000000111111000000000000000000000
000000000000000111000000000011100000000000000100000000
000000000000000111100000000000000000000001000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010101001000000000010000000000000
110000000000000001100000001000000000000000000100000000
100000000000000000000011110011000000000010000000000000

.logic_tile 2 18
000000000000000000000000000101101000001100111000000000
000000000000000101000010100000000000110011000000010000
101000000001010011100000000111101000101000000100000000
000000000000100101000000000000000000101000000000100001
010000000000000011100000000000000000000000100100000000
100000000000000000100010000000001111000000000000000000
000000000001010101000111001111111010111101010110100000
000000000000101101000010101101010000010100000000000001
000000000000000000000000000000001111110001010100000001
000000000000000000000010001011001010110010100010000000
000000000000010000000000000001001010111101010100000000
000000000000000000000000000111100000101000000010000001
000000000000000000000010000001100001101001010100000000
000000000000000001000000000001001110011001100010000001
110000100000000001000000000111111000111000100100000001
100001000000000000000000000000001011111000100010100000

.logic_tile 3 18
000000000000000011100111100101101100001100111000000000
000000000000000000100110100000001010110011000000001000
000000000000001000000111010111001001000011111000000000
000000000000001011000010000000011001000011110000000000
000000000000000101000000000001001100000011111000000000
000010000000000000000011100000011101000011110000000000
000000000000101001100000000111011111000011111000000000
000000000000000111000010100000101100000011110000000000
000001000000001001000010010111011011000011111000000000
000000000010000011000010000000011100000011110000000000
000001000000001101000110000101101100000011111000000000
000000001010000001000000000000001111000011110000000000
000000100000000001100110000001001011000011111000000000
000000000000000111000011100000111001000011110000000000
000000000001000001000010000111111001000011111000000000
000000000000100000000000000000101101000011110000000000

.logic_tile 4 18
000000000000000000000111100111100001000000001000000000
000000000000000000000100000000001000000000000000010000
000000000000000000000000010001100000000000001000000000
000000000000001111000011100000001001000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000001111000000000000101010000000000000000000
000000000000001000000000000101100001000000001000000000
000000000000000111000000000000001101000000000000000000
000000000000100000000000010011000001000000001000000000
000000000000000000000011100000001010000000000000000000
000000100000000000000000010111100001000000001000000000
000000000000000001000011100000101000000000000000000000
000000000000001000000000010001100000000000001000000000
000000000000000111000011110000001110000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111100000000000000000000000000100000000
100000000000000000000000000011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000110000000000000000111001100000001010110000000
000000000000000000000000000111000000111110100000000000
000000000000001011100000010111001100110001010110000000
000010000000000111000011100000101010110001010000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
101000000001010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000001010000111000111100000000000000000100110100000
000000000000000000000100000000001011000000000001000001
000000000000000000000000001111100001111111110000000000
000000000000000000000000001101101010101111010000000000
000000000000001000000000011000011100111101010000000000
000000001010000001000010011111010000111110100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000

.logic_tile 10 18
000000000000000000000000000000000000000000001000000000
000000001000000000000000000000001111000000000000001000
101000001010000101000010100111100000000000001000000000
000000000000000000100100000000000000000000000000000000
110000000000000000000110100001101000001100111000000000
010000000000000000000000000000000000110011000000000000
000000000000000000000111000000001001001100111000000000
000000000000001101000000000000001001110011000000000000
000001000000000000000000010101101000001100110000000000
000010000000000000000010100000000000110011000000000000
000000100000000000000000010011101011011101000000000000
000000000100000000000010000000111010011101000000000000
000000000000000000000110100001111001000010000000000000
000000000000000000000000001111101110000000000000000000
110000000000000101100000000101100000000000000100000000
100000000000000000000000000000100000000001000000000000

.logic_tile 11 18
000000000000000000000110000000001101111100110010100001
000000000000000000000011110000011101111100110011100001
101000000000000101100000001101011101111111100000000001
000000100110000000000000000001111100111101010010000000
010000000000000000000111101000011111111000110000000000
010000000000000000000100000011011101110100110000000000
000000000000000101100000000000000000001111000100000000
000000000000000000000000000000001001001111000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000001001100011100101111110011010010100000000
000000000000001011100010110000001001011010010000000000
000000000000000000000000001011100000101001010000000000
000000000000000000000000001011100000111111110000100000
110000000000000001100000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 12 18
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000001111000011000100000001
000000000000000000000000000000011010000011000000000000
000010100000000001100000000000000000000000000000000000
000001000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001001101001001011100000000000
000000000000000000100000001101111100101011010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000001111000110000000
010000001110000000000000000000001101001111000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000010111000000000000000100000000
000000000000000101000010000000100000000001000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000011000000000110000000000000
100000000000000000000010100001101011000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000101100110101101000000100000010000000001
000000000000000000000000000111101001000000000000000000
000000000000000000000000010011111110000010000000000000
000000000000001111000010000111111100000000000000000000
000000000000001000000011100000000000000000000100000000
000000000000000001000111111111000000000010000000000000
110000000000000001100110010000000001000000100100000000
100000000000000000000011010000001111000000000000000000

.logic_tile 2 19
000000001110000011100111010001011111110100010110000000
000000000000000101000111010000001111110100010010000000
101000000000000101000000010000000000000000100100000000
000000000000000000000011010000001110000000000000000000
010000000000001000000000000101011000000010100000000000
100000000000001001000010001011000000010100000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000010110100000000000
000000000000000000000011110000100000010110100000000000
000010100000000000000000000111001000111001000100000000
000001000000000000000000000000111000111001000010000001
000000000000000000000010000001001000110100010100000000
000000000000000001000000000000011000110100010010000001
110000000001010000000010000000011000111001000100000000
100000001010000001000000001101011000110110000000000001

.logic_tile 3 19
000000000000000000000110010111011110000011111000000000
000000000000001001000010000000011000000011110000010000
000000000000101001100110000101011011000011111000000000
000000000000000001000000000000001010000011110000000000
000000000000000001100000000011011100000011111000000000
000000000000000000000010000000001001000011110000000000
000011100010010101100110110111011010000011111000000000
000000000000100001000010000000011001000011110000000000
000000000000000111100110000101011101000011111000000000
000000000000000000000100000000111000000011110000000000
000000000000001001100110000111111101000011111000000000
000000000000001001100110010000101000000011110000000000
000000000000001001000010000101101100000011111000000000
000000000000000001000000000000111111000011110000000000
000000000000000111000011110011111111000011111000000000
000000000000000000100110010000101001000011110000000000

.logic_tile 4 19
000000000000010001000011100111100000000000001000000000
000000000000000000100110010000001001000000000000010000
101000000000101011100000010111000000000000001000000000
000000000001010001100010010000001100000000000000000000
010000000000001111100110000000001000111100001000000000
100010000100000011000000000000000000111100000000000100
000000100000010001100000011001111011100001000000000000
000001000000000111100010001101001000000000000000000000
000000000000000001000000010101001000100010000000000000
000000000000000000100011100101011101001000100000000000
000000000000000111000000000011101111111000100100000000
000000000000000001000000000000011100111000100000000000
000000000000000111000010001111111111100010110000000000
000010000100000000100100001001011111101001110000000000
110000100000001000000010000000001011100100000000000000
100001000000000111000010000001011010011000000000000000

.logic_tile 5 19
000000000000000000000111100101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000101000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000010000000000000101100000000000001000000000
000000000000100000000010100000100000000000000000000000
000000000000000101100000000101100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001100000000000000000000
000000001110001000000000000000000000000000001000000000
000000000000001011000000000000001111000000000000000000
000000000000100000000000010000000001000000001000000000
000000000000000000000011010000001100000000000000000000
000001000000000000000000000000000000000000001000000000
000000100000000000000000000000001001000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000001000000000000010101000000001100111100000001
000000000000000000000010000000001101110011000000000001
101000000000001000000000010101101000001100111100000000
000000000000000001000010000000001100110011000000000010
110000000000001000000000000101001000001100111100000000
000000000000000001000010000000101001110011000000000001
000010100000000001000000000111001000001100111100000000
000001000001010000000000000000101101110011000000000001
000000000000000001100010000011001001001100111100000000
000000000000000000000010000000101000110011000000000001
000000000000000000000000000111101000001100111100000101
000000000000000000000000000000001101110011000000000000
000000000000000000000110000011001001001100111100000000
000000000000000000000000000000101001110011000010000000
110000000000000001100110000111101000001100111100000100
000000000000000000000000000000101101110011000000000000

.logic_tile 8 19
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001000000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000100
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011101110001010100000000
000000000000000000000010000001011110110010100010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000011000000000000000000000000000000000000000
100000001100000111000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000010100000000000000000001000000000
000000000000001001000010100000001011000000000000001000
101000000000000001100110000001000001000000001000000000
000000000000000101100000000000001000000000000000000000
110000000000000000000110000101101001001100111000000000
110000000000000000000100000000001110110011000000000000
000000000000000101000000000001001001001100111000000000
000000000000001001000000000000001001110011000000000000
000000000000000000000110001111101001100010110100000000
000000000000000000000000000101001000111000100000100000
000000000000000101100000000001011010101000110100000000
000000000000000000000000000000101111101000110000000000
000000000000000000000111110011101110111101010010000111
000000000000000101000010000000000000111101010011100011
110000000000001001100000000000011010101000110100000000
100000000000000001000000001001001101010100110000000000

.logic_tile 11 19
000000000000000000000110010000000001000000001000000000
000000000000000000000011100000001011000000000000001000
101000000000001000000000010000011010001100111100000000
000000000000000001000010000000011100110011000000000000
010000000000000000000000000111001000001100111100000000
010000000000000000000000000000100000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000001100000000000001001001100110100000000
000000000000000000000000000000001000110011000000000000
000000001010000000000000000001111010010111110000000000
000000000000000000000000000011110000111111110010000000
000000000000100000000000011111001000101000000000000000
000000000001010000000010000001110000000000000000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000010000000011110000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000000001011100000010110100000000000
000000000000001101000010110111001100001001000000000000
000000000000001000000000001111100001001111000100000000
000000000000001011000000001011101010101111010000000000
000000000000001000000000010000001100111100100000000000
000010000000010111000010001101001110111100010000000001

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000001011000000101001010000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001000000110000000000
000000000000000000000000000000011101000000110000000000
000000000000000000000011100011100000000000000100000000
000000000000000001000110100000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011011001100110000000000
100000000000000000000000000000011101001100110000000000

.logic_tile 3 20
000000000000001011100111000011011110000011111000000000
000000000000000001000100000000011000000011110000010000
000000000000001001100111000111001010000011111000000000
000000000000000001100111100000011110000011110000000000
000000000000000111000111000000001001111100001000000000
000000000000000000000100000000001001111100000000000000
000000000000001000000110011101101001100011110000000000
000000000000000101000110001101101010000011110000000000
000000000000001111100010010001011110100010110000000000
000000000000001001000010111111001100101001110000000000
000000000000001000000000001011001010100010000000000000
000000000000001101000000001001101101001000100000000000
000000000000001001100010011001001111100000000000000000
000000000000000111000110011111101110000000100000000000
000000000000000001100110011011111000110000000000000000
000000000000001111000010010001001111000000000000000000

.logic_tile 4 20
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000000000011100001000000001000000000
000000000000000000000000000000001110000000000000000000
000001000000000000000000000111100001000000001000000000
000000001010000000000000000000001110000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000100000000000000000000011100001000000001000000000
000001000000000000000000000000101101000000000000000000
000000001100000111000011100111000001000000001000000000
000000000000000101000010000000101110000000000000000000
000000000001010111000010100111100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000101000000000011100001000000001000000000
000000000000000001000010100000101100000000000000000000

.logic_tile 5 20
000000000000000000000010100001000001000000001000000000
000000001010000000000100000000101000000000000000010000
000000000000000000000000010011000001000000001000000000
000000000000000111000011100000001011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000010000000000000000101100000000000000000000
000000001100000111000000010101100001000000001000000000
000000000000000000100011010000001011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000111000000000000101101000000000000000000
000000000001110000000000010001100001000000001000000000
000000000001110111000011010000001110000000000000000000
000000000001010000000000000101100001000000001000000000
000000000000000000000011100000101001000000000000000000
000001000000001000000000000001100000000000001000000000
000010100000001011000000000000001111000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000001100000000101001001001100111100000001
000000000000000000000000000000001110110011000000010100
101000000000000001100110000111101000001100111100000001
000000000000000000000000000000001000110011000000000010
110000000000001000000000010101001001001100111100000000
000000000000000001000010000000101110110011000000100001
000000000001010000000000000111101000001100111100000000
000000000000100000000000000000001101110011000000100001
000000000000000000000110000111101001001100111100000000
000000000000000000000000000000001110110011000000000011
000000000000000000000000000111101001001100111100000000
000000000000000000000000000000001000110011000000000011
000000000000000000000000000111101001001100111100000000
000000000000000000000000000000101110110011000000000001
110000000000001001000000010111101001001100111100000010
000000000000000001000010000000001001110011000000000001

.logic_tile 8 20
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
101000000000010000000000010000001100000100000100000000
000000000000100000000010100000010000000000000000000100
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000000000000000000000001110000100000110000000
000000000100000000000000000000010000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000000000011000000100000100000100
000000000000000000000000000000010000000000000000000000
000000000000000000000110000000000001000000100100000100
000000000000000000000100000000001111000000000000000000
110010000000010000000110000000000000000000000100000000
100000000000000000000100000011000000000010000000000100

.logic_tile 9 20
000000000000000000000011100001000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000110000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000001000000000
000000001010000000000000000000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100110110000000001000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000001101100110100111100000000000001000000000
000000000000000101000000000000100000000000000000000000

.logic_tile 10 20
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001001000000000000001000
101000000000001000000110010111011000001100111100000000
000000000000000001000011100000010000110011000000000000
110000000000000000000110000000001000001100111100000000
010000000000000000000000000000001001110011000000000000
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000010010000001000110011000000000001
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000000000110011000000000100
000000000000000001100000000000001001001100111100000001
000000000000000000000000000000001101110011000000000000
110000000000000000000000000000001001001100110100000000
000000000000000000000000000000001001110011000000000001

.logic_tile 11 20
000000000001000000000000000011000001001001000100000000
000000000000100000000011100000101101001001000000000000
101000000000000011100000010011100000101001010000000001
000000000000000000100010010011001110011111100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000000001111100000000000000000000000
000001000000000000000000000001101111100000010000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110001101000101000000000000000
000000000000000101000110110000110000101000000000000000
000000000000000000000000010111011100010000110000000000
000000000000000001000010110000111001010000110000100010
010000000000000001100110111111100000111111110000000000
110000000000000000000110011111000000010110100001000000

.logic_tile 12 20
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000001010000000011100000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000001111000100000000
000000000000000000000000000000001001001111000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000001100110000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000010000000000000000011000001100111100000000
000000000000100000000010100000011000110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000010100000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000001011000000000010101101000001100111100000000
000000000000100001000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110010000000000000000110000111101000001100111100000000
100001000000000000000000000000100000110011000000000000

.logic_tile 2 21
000000000000000000000010000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000111100111000101100001000000001000000000
000000000000000000100000000000101001000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000001000000000000101010000000000000000000
000000000000001111100111100101100000000000001000000000
000000000000001111100010000000101001000000000000000000
000000001110000000000000000101000001000000001000000000
000000000000000001000000000000001011000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010000001100000000000001000000000
000000000000000000000010000000001111000000000000000000
000000000001010000000000000101100001000000001000000000
000000000000100000000010000000101011000000000000000000

.logic_tile 3 21
000000000000000000000010100000001000000100000100000010
000000000000001111000010100000010000000000000000000010
101000000000001001100011110111101110011100100100000000
000000000000000001000011101101011001001100000000000010
010000000001001000000010110000000000000000000000000000
110000001000001011000111110000000000000000000000000000
000000000000001000000010000001000001001001000000000000
000000000000000111000000000000101010001001000000000000
000000000000000000000000001101000000000000000000000000
000000000010000000000000001001000000111111110000000000
000000000001010000000000000101100001001001000000000000
000000000000100001000000000000101001001001000000000000
000000000000000000000111100111111001000011000000000000
000000000000000000000000000001001000000001000000000000
110000000000011001100000000011101000000010100000000000
100000000000001101100000000000010000000010100000000000

.logic_tile 4 21
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000011000000000000001000000000
000000000100000000000000000000101100000000000000000000
000000000000000001000010000011000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000010000101000001000000001000000000
000000000000000000000100000000101111000000000000000000
000000000000000001000000010011000001000000001000000000
000000001010000000000011000000001011000000000000000000
000000000000001000000010000011100000000000001000000000
000000000000001011000110010000101100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000100000000000000000101011000000000000000000
000000000001010000000000010000001000111100001000000000
000000000000000000000011010000000000111100000000000010

.logic_tile 5 21
000000000000000011100000000001000001000000001000000000
000000000000000000100011100000001101000000000000010000
101000000000000101000000000111100000000000001000000000
000000000000011101100010110000101000000000000000000000
010000000000000000000000000000001000111100001000000000
100000000000000111000000000000000000111100000001000000
000000000000000000000000000011000000100000010110000000
000000000000000111000000001111001110111001110001000000
000000000000001000000000001111001010111101010110000000
000000000000001011000000000001100000010100000000100000
000000100000000000000010011001000000101001010110000000
000001000000010000000011010001101111011001100000100000
000000000000001000000000001111011010111101010110000000
000000000000000011000010011001100000010100000000100010
110011000000100000000111000000000001001111000000000000
100000000001010000000100000000001101001111000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000001100110011000000110100
101000000001000000000000000011001000001100110100000000
000000000000100000000000000001000000110011000011000000
110000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000101100110100111000000010110100000000000
000000000000000001000000000000000000010110100000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000001000000000000000001100000011110000000000
000000000000000101000000000000010000000011110000000000
110000000000000000000110100000000000010110100000000000
000000000000000000000000000011000000101001010000000000

.logic_tile 8 21
000000000000000111000111000101100000000000000100000000
000000000000000000000010110000000000000001000000000000
101000000000000000000010100000000001000000100100000000
000000000000000000000100000000001001000000000000000000
110000000000000011100000000001000000000000000100000000
110000000000000000100000000000000000000001000000000000
000000000000000000000111100011100000000000000100000000
000000000000001101000000000000100000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000011010000100000100000100
000000001010000000000010000000010000000000000000000000
000000000000000000000111000000001000000100000100000000
000000000000000000000000000000010000000000000000100000
110000100000000000000000000001000000000000000100000000
100001000000000000000000000000100000000001000000000000

.logic_tile 9 21
000000000000000000000000010000001000111100001010000000
000000000000000000000011000000000000111100000000010000
101010100000000000000000000111100000010110100000000000
000000000110000000000000000000000000010110100001000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010001100000000001000000000000000100000000
100000001000000000000000000000100000000001000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000100000000110000111001001100001010100000000
000000000000000111000000000011011111010001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000011000111101010000000000
000000000000000000000000000111000000111110100000100000
000000000000000101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000011001001111101000010100000001
000000000000000000000010101001101111111000100000000000

.logic_tile 11 21
000000000000000000000010101000001001100000000000000000
000000000000000000000000000001011110010000000000000000
101000000000001101100000011111011001100000000000000000
000000000110000001000010000101001110000000000000000000
000000000000001000000111101101001110101001010100000000
000000000000000001000000001001010000111101010000000000
000000000000001101000000001101111111000001000000000000
000000000000001011000010110011011000000110000000000000
000000000000000000000110000011111001000000010000000000
000000000000000000000000000000001010000000010000000000
000000000000000001100000000111001011111111010100000000
000000000000000000000000001011111011111110100000000000
000000000000100101100011110001100000010000100000000000
000000000111010000100110000000001111010000100000000000
000000000000001101100110001111101111101000000000000000
000000000000001101100000000111001010010000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
101000000000000000000110000000001000001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000010111101000001100111100000000
000000000000000001000010000000000000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
110000000000001001100000000000001001001100111100000000
100000000000000001000000000000001001110011000000000000

.logic_tile 2 22
000000000000000011100011110101100000000000001000000000
000000000000000000100011000000001101000000000000010000
000000000000001000000000000001100001000000001000000000
000000000000001111000000000000001011000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000011110000001001000000000000000000
000000000000011000000011100001100000000000001000000000
000000001110001111000011100000001000000000000000000000
000000000000100000000000000001000001000000001000000000
000000000001000001000010000000101000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000001000111100110000000000
000000000000000000000000000000001011111100110000000000

.logic_tile 3 22
000000000000000101000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
101000000000000111100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000010100000000000000000000110000000
010000000000000111000000000001000000000010000000000000
000000000000000000000110101111011010111000110000000000
000000000000000000000000000001111010110000110000000000
000000000000000000000000001001111100111111000100000000
000000000000000000000000000011101011010110000010000000
000000000000001111000000000000000000000000000000000000
000000001110001101000000000000000000000000000000000000
000000000000000000000011100101011000111111110000000000
000000000000000000000000001111000000101011110000000010
110000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000010000000

.logic_tile 4 22
000000000000000000000011100000000001001111000000000000
000000000000000111000100000000001011001111000000000000
101000000000000101000000010000000000001111000000000000
000000000000000111100011010000001001001111000000000000
110010000000000000000111101011011011110110100100000000
010000000000000000000000001111111000111000100010000000
000000000000001111000011111001011110101011010100000000
000000000000001001100110010101011101001011100010000000
000000000001000000000110000000000000010110100000000000
000000000000000001000111100011000000101001010000000000
000000000000000000000000000101000000010110100000000000
000000001110000000000000000000100000010110100000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000101000000101001010000000000
110010100000010000000110001111111000101110000110000000
100001000000100000000100000001111101011110100000000000

.logic_tile 5 22
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001000000000000000001000
000000000000001101100010100111001000000011111000000000
000000001100000101000000000000010000000011110000000000
000000000001001101100000000001101000001100111000100000
000000000000000101000000000000100000110011000000000000
000000000000000000000000010101001000001100111000100000
000000001110000000000010100000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000010100000000000000000100000110011000000000000
000010000010010000000000010000001000001100111000000000
000001000000100000000011000000001010110011000000000000
000000100000000001100000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000010101110000000000000000000001000110011000000000000

.ramt_tile 6 22
000001000001000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001011010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000001101101001100111100100000
000000001010000000000000000000111000110011000001001000
101000001000001000000010100011101001001100111100100000
000000000000001001000010100000101011110011000001000000
110000001010100001000000010111101000001100111110100000
100000000001010000000010010000101101110011000001000000
000000000000010101000010000111101001001100111100000000
000000000000000101000010000000001010110011000001000000
000000001100000111000010000101001001001100111110000000
000000000000000000000010000000101001110011000001000100
000010000000000101100000010101001000001100111110000000
000000000000000000000011010000001100110011000001000100
000000000000000000000000000011101001001100111110000001
000000000000000000000000000000001011110011000000000000
110000000001000011100000010101101001001100111110000000
100000000000100001000011000000001110110011000001000000

.logic_tile 8 22
000000000000001000000000010000011100101100010100000000
000010100000001111000011111001001011011100100000000000
101000000000000000000000001101011100111101010100000000
000000000000000000000000000101100000010100000000000010
010000000000001000000111110000011100110100010100000000
000000000000000011000111001101011000111000100000000000
000000000000001000000110001101001110111101010100000000
000000000000000011000111101101100000010100000000000001
000000000000000000000010100101001100101100010100000000
000000100000000101000010100000111011101100010000000000
000000000000000101000010100000011010000011110000000000
000000000000000101000000000000010000000011110000000000
000000000000000101000000000101000000101001010100000000
000000000000000000000000001011001011100110010000000001
110000000000001000000000000011001011110001010100000000
100000000000000011000000000000011110110001010000000000

.logic_tile 9 22
000000000000000000000011100011000000000000000100000000
000000000000000000000100000000100000000001000000000000
101000000100000111100000000000011100000100000100000000
000000000000000000000000000000010000000000000010000000
110000000000000000000111100000011100000100000100000000
110000000000000000000110000000000000000000000000000000
000010100000000000000111100011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000111110001100000000000000110000000
000000000000000000000110000000000000000001000000000000
000010000000000111100000010101101100010111100000000000
000001000000001111000011111001111011001011100000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000100000000001011000000000000000000
110000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000001101000000010011001011000110100000000000
000000000000000101000010011001111010000000000000000000
101000100000000101100000010001001011111101110100000000
000001000000010000000010101101001011111100110000000000
110000000000000101000110111000001100111110100100000000
010000000000000000000011100111010000111101010000000000
000000000000000001000000010101001011111001110100000000
000000000000000000000011101101011011111101110000000000
000000000000000101100110100001001110000011110100000000
000000000000000000100010101111000000101011110000000000
000000000000000000000000000001011000000110000000000000
000000000000000000000000001101111000000010000000000000
000000000000001101100011001101000000101111010100000000
000000000000000001000000001111101110001111000000000000
110000000000000001100010000000001011011111000100000000
100000000000000000000000000011001000101111000000000000

.logic_tile 11 22
000000000000000000000000000111111000101000000000000000
000000000000000000000010100000000000101000000000000000
101000000010000101000110000111001011000111000000000000
000000000000000000000000000000011100000111000000000000
000000000000000111000010000011101100000010000000000000
000000000000000000000000001111001110000000000000000000
000000000001000001100110000001000000000000000000000000
000000000000000000000000001111100000010110100000000000
000000000000100101100110100011001100010111100000000000
000000000001000000000011110101101101001011100000000000
000001000000000001100110100101111011110000010100000000
000000000000000000000000000111101101100000010000000000
000000000000001001100110110011101101000010000000000000
000000000000000001100010000111001111000000000000000000
000000000001000101100110001111101000101001000100000000
000000000000100001000100001001011110101000000000000000

.logic_tile 12 22
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000001100000001101101110101001010100000000
000000000001000000000000000101101010001000000011000000
000000000000001000000110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001111100110000101111110010000100100000000
000000000000000001100000001001001010010100100001000000
000000000000000000000000000001101011101001010100000000
000000000000000000000000001101001100000000010000000000
000000000000001000000000000101111110000010100000000000
000000000000000001000000000000000000000010100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000111111010000001010000000000
000000000000000000000000000000000000000001010000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
101000000000000101000000000111001000001100111100000000
000000000000000000100010110000000000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000010100111001000001100111100000000
000000000000001101000100000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001001100000010000001001001100111100000000
000000001100000001000010000000001100110011000000000000
000000000000001001100110001000001000001100110100000000
000000000000000001000000001011000000110011000000000010
110000000000000000000000001101111001000010000000000000
100000000000000000000000000001111010000000000000000001

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000110000000
000000000000000000000000001011000000000010000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000001101101110111111110000000000
000000000000000000000000000101011010011111110001000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000010100000000000000110000101101011101001010000000000
000000000000000000000100001111001010101001110000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
110000000000000111100000000101101011101001010000000001
110000000000000000000000001111001010111001010000000010

.logic_tile 4 23
000000000000000111100011101001100001100000010100000001
000000000000000000000100001111101110111001110000000010
101001000000000000000011100101111111110001010100100000
000000000000000000000100000000011110110001010000100010
010000000000001111000111101101001100101000000100100000
100000000000001111100000001111000000111101010000000010
000010100000000111000110000111101011110100010100100000
000001000000000000100100000000111101110100010000000110
000000000000000101100000000111000001101001010100000000
000010100000000000000000000101101111100110010000100010
000000000000000000000110110101111111101000110100000000
000000000000000000000010100000111111101000110000100010
000000000000000000000110110001000001101001010100000000
000000000000000000000010101111101111011001100000100110
110010100001011101100010000011111110101000110100000000
100001000000100101000011100000111000101000110000100000

.logic_tile 5 23
000000000000000000000000000011101000001100111000100000
000000000000000000000000000000100000110011000000010000
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001011110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000010110000000000110011000000000000
000000000000000101000000000000001000001100111000000000
000000001110001101100010110000001011110011000000000000
000000000000001000000000000001101000001100111000000000
000000000000101011000000000000100000110011000000000000
000010100000010000000010000011001000001100111000000000
000001000000100000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000001101000000000000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000101100110011000001010000
101000000000000001000000000001101001001100111100000001
000000000000001111100010010000001110110011000011000000
110000000100000000000000000101101001001100111110000001
100000000000000000000000000000101101110011000001000000
000000000000100101000010000101101001001100111100000001
000000000000011101100010110000001101110011000001000000
000000000000101000000000000001101000001100111110000000
000000000001000011000000000000001111110011000001000000
000000100000000000000010010011101001001100111100000001
000001000000001001000111000000001111110011000001000000
000000000000001000000010110101101001001100111100000000
000000000000001011000011010000001011110011000001000010
110000000000000000000000000001101000001100111100000000
100000000000000101000010100000101110110011000001100000

.logic_tile 8 23
000000000000001000000000010011100001100000010100000000
000000000000000011000011000101001001111001110000000001
101000000000001001000000010001001010101001010100000000
000000000000000011100011001011100000101010100000000000
010000000000001001000000010000001110110100010100000000
000000000000001011100011010101011000111000100000000000
000000000000000111100000010011101010110001010100000000
000000000000000000100011010000101010110001010000000000
000000000000000000000010100101000001111001110100000000
000000000000000000000000000101101111100000010000000001
000000000000000101000000000001111101101100010100000001
000000000000000101000010100000001000101100010000000000
000001000000000101000000000101100000101001010100000100
000010000000001001000010100111101010100110010000000000
110000000000000000000010100101101010101001010100000101
100000000000000000000000000111000000101010100000000000

.logic_tile 9 23
000000000000001011100111000011100001001100111000000000
000000000000000011100100000000101010110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000000000000010001001001001100111000000000
000000000000000000000011010000001101110011000000000000
000000000000000011100000000001001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000001100000000011001000001100111000000000
000000000000000000100000000000001000110011000000000000
000000000000000000000110010001001000001100111000000000
000000000000000000000110010000001110110011000000000000
000000000000001000000110010101001000001100111000000000
000000000000001001000110010000101000110011000000100000
000000000000001000000000000001001000001100111000000000
000000000000001001000000000000001111110011000000000000

.logic_tile 10 23
000000000000000000000010100000000001000000100100000000
000000000000000000000010100000001001000000000000000000
101000000000000000000010100000000000000000000000000000
000000000000000101000010100000000000000000000000000000
010000000000000101000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
110000000000000000000000000101000000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 11 23
000000000000000001100000010001001110111000110100000000
000000000000000000100010000000001011111000110000000000
101000000000000000000111001000001011110100110000000000
000000000000000000000000001001011011111000110000100000
010000000000000000000010100001111010111110000000000000
010000000000000000000000000011111011111101010000000000
000000000000000000000000010000000000000000000000000000
000000000000000101000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000111111110100000000
000000000000000111000000001101000000010110100000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000001100110010000000001000000001000000000
000000000000000000100010000000001101000000000000001000
101000000000000001100111000101111100101101111100000000
000000000000000000000100000001011100110111100000000001
010000000000000001100010000001101000101101111100000000
110000000000000000100100000101101001110111100000000001
000000000000000111000110000101101000101101111100000000
000000000000000000000000000001001001110111100000000100
000000000000000001100000000001101001101101111100000000
000000000000000000000000000101101100110111100000000000
000000000000001000000000010101101001101101111100000000
000000000000000001000011000001001000110111100000000000
000000000000000000000000000111101001101101111100000000
000000000000000000000000000101101010110111100000000000
110000000000000000000000010101101001101101111100000000
100000000000000000000010000001101001110111100000000000

.logic_tile 2 24
000000000000000001100110010000000000000000001000000000
000000000000000000000010000000001101000000000000001000
101000000000000001100000001101101100101101111100000000
000000000000000000000011101101011000110111100000000000
010000000000001000000010001101001000101101111100000000
110000000000001111000100001001001001110111100000000000
000000000000001111100000001101101000101101111100000000
000000000000000001100011101101001001110111100000000000
000000000000000000000000001101101001101101111100000000
000000000000000000000010011001001010110111100000000000
000000000001010000000000001101101001101101111100000000
000000000000000000000000001101001000110111100000000000
000000000000000000000000001111101001101101111100000000
000000000000000000000000001001101010110111100000000000
110000000000000000000110011111101000101101111100000000
100000000000000000000010001101101010110111100000000000

.logic_tile 3 24
000000000000000000000000011101101010000010000000000000
000000000000000000000010000101011011000000000000000000
101000000000000000000000011001011000100010000000000000
000000000000000000000010001111111101000100010000000000
110000000000001101100110111000000000000000000100000000
110000000000000001000010100011000000000010000000000000
000000000000001101100000000000001010000000100000000000
000000000000000101000000001111001010000000010000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011110000011110000100000100000000
000000000000000000000011010000010000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 4 24
000000000000001000000000000000000001001111000000000000
000000000000001111000000000000001010001111000000000000
101000000000000111100000000011000001111001110100000000
000000000000000000000000000111101000010000100000000010
010000000000000000000000011011111010000010000000000000
100000000000000000000011110111111111000000000000000000
000000000000000111100000010000000000000000100100000000
000000000000000000100010000000001011000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000100010000101000000000010000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001000000110001000000000000000000100000000
000000000000000101000000001111000000000010000000000000
110000000000000001100111000001000000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 5 24
000000000000000000000000010001101000001100111000000000
000000000000000000000011100000000000110011000000010000
101000000000000101000000010001001000101000000100100000
000000000000000000100011110000100000101000000000000000
010000000000001000000000000000011010000011110000000000
100000000000001111000000000000010000000011110000000000
000000000000101000000111110000011010000011110000100000
000000000000010111000111100000010000000011110000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000100000000000000000000000001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000000000000011101000000000010110100000000000
000000001000000000000000001001000000101001010000000000
110000000000000000000000000000001110000011110000000000
100000000000000000000000000000010000000011110000000000

.ramt_tile 6 24
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000111101000001100111100000001
000000000000000000000000000000101010110011000010010000
101000000000000000000000001101101000110011000110000000
000000100000000000000000000111100000001100110001100100
110000000000000101000000000101000000010110100010000000
100000000000000101100000000000000000010110100000000000
000000000000000000000010000011000000010110100000100000
000000000000010000000000000000100000010110100000000000
000000000000000000000000010000000001001111000000000000
000000000000000000000010100000001110001111000000000000
000000000010000000000110100000000000010110100000000000
000000000000010000000000000111000000101001010000000000
000000000000001101100000000011100000010110100000000000
000000000000000101000000000000100000010110100000000000
110000000000000101100000000111000000010110100000000000
100000000000000101000011100000000000010110100000100000

.logic_tile 8 24
000000000000000011100111010000000000000000100100000000
000000000000000000100111000000001010000000000000000000
101000000010000000000000000000000001000000100100000000
000000000000000111000000000000001101000000000000000000
010000000000000101000010101000000000000000000100000000
010000000000000000000010100111000000000010000000000000
000000000000000000000000000000000000000000100100000000
000010000000010000000000000000001000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000010000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000010000001000000000000000000000000000100000000
100000000000010000000000001101000000000010000000000000

.logic_tile 9 24
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000001011110011000000010000
000000000000100011100000000011101001001100111000000000
000000000000000000100000000000101000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000010100111001001001100111000000000
000000000000000000000100000000001000110011000000000000
000000000000001000000000010001101001001100111000000000
000000000000001001000010010000001110110011000000000000
000000000000001000000000010011001001001100111000000000
000000000000001001000010010000001000110011000000000000
000000000000000001100110000001101000001100111000000000
000000000000000000100100000000001111110011000000000000
000000000000000001100000000011101001001100111000000000
000000000000000000100000000000001000110011000000000000

.logic_tile 10 24
000000000000000101000010101000001011111000100000000000
000000000000000000100010111001001010110100010000000000
101000000000000000000010101001100000100000010000000000
000000000000000101000010111101101001110110110000000000
000000000000000001100000011000011101010011100000000000
000000000000000101000010000001001001100011010000000000
000000000000001101000000001001001010000001000000000000
000000000000000001000010100101101000100001010000000000
000000000000001000000110000001111111101100010000000000
000000000000000001000000000000101001101100010000000000
000000000000000101100000000111100001111001110100000000
000000000000000000000010100111001111111111111000000010
000000000000000000000000001000001101000000100000000000
000000000000000101000000001111011101000000010000000000
110000000000001101000110010001001100000000100000000000
100000000000000101000010001101101000000110100000000000

.logic_tile 11 24
000000001110000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
101000000000000101000000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010100001000000000010000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001011000001111001110000000000
100000000000000000000000000001101010110000110010100000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000001011100000000101001000101101111100000000
000000000000011011100011111011001100110111100000010000
101000000000000000000000011001001000101101111100000000
000000000000000000000010001111001100110111100000000000
010000000000001000000110010101001000101101111100000000
010000000000001011000010001011101000110111100000000000
000000000000000000000000001101001000101101111100000000
000000000000000000000000001111101010110111100000000000
000000000000001001100000000101001001101101111100000000
000000000000000001000010001011001100110111100000000000
000000000000001000000000001111101000101101111100000000
000000000000000001000000001111001000110111100000000000
000000000000000000000000000001001001101101111100000000
000000000000000000000000001011001001110111100000000000
110000000000000001100000010000001000111100001000000000
100000000000000000000011100000000000111100000000000100

.logic_tile 2 25
000000000000000001100110000101101000101101111100000000
000000000000000111000000000001101100110111100000010000
101000000000001000000000010001101000101101111100000000
000000000000001111000010000101001000110111100000000000
010000000000000000000011100111001001101101111100000000
110000000000000111000100000001101000110111100000000000
000000000000001001100000010001101000101101111100000000
000010000000000001000011110101001001110111100000000000
000000000000001000000000000101101001101101111100000000
000000000000000001000000000001001000110111100000000000
000000000000000000000000000101101001101101111100000000
000000000000000000000000000101001011110111100000000000
000000000000000000000000010101101001101101111100000000
000000000000000000000010000001101001110111100000000000
110000000000000000000000000000001000111100001000000000
100000000000000000000000000000000000111100000000000000

.logic_tile 3 25
000000000000001000000110100101011101000000000000000000
000000000000000001000011101101011101000000100000000000
101000000000001001100111110000001110000100000100100000
000000000000000101000010000000010000000000000000000000
000000000000001101100010111001001011000010000000000000
000000000000000101000010100001111010000000000000000000
000000000000000101100000000000000001000000100100100000
000000000000000000000000000000001000000000000000000000
000000000000000011000000000011000000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000110000000000001000000100100000000
000000000000000000000110110000001110000000000010000000
000000000000000000000110010111011110000001000000000000
000000000000000000000010000001111010000000000010000000
110000000000001000000000011001011000101011110000000000
100000000000000001000010011001110000111111110010100000

.logic_tile 4 25
000000000000000111100000001011111101000000100000000000
000000000000000000000010100001101001000000000000000000
101000000000000000000000000000000000000000000100000000
000000000000000101000010111101000000000010000000000000
010000000000000001100000010111100000010110100000000000
100000000000000000000011110101001100001001000000000010
000000000000000000000000010000001110000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000001000000111000101111110010000000000000000
000000000000000001000000001111111001000000000000000000
000000000000000001100110000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000001000110000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
110000000000001001000000010000000000000000100100000000
100000000000000001000010100000001101000000000000000000

.logic_tile 5 25
000000000000000000000011100000000000000000100100000000
000000000000000000000000000000001100000000000000000000
101000000000001000000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
010000000000000000000010000000000000000000000100000000
100000000000000000000100001101000000000010000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000000000000001001111000000000000
000000000000001011000000000000001001001111000000100000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000001000000110011111001110000010000000000000
000000000000000001000010001111101111000000000000000000
110001000000000000000110000000000000000000000100000000
100000000000010000000000001001000000000010000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000010000011010000100000100100000
000000000000000111000011000000010000000000000000000000
101000000000000011100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000000000011101000000000010110100000000000
110000000000000000000000001111000000101001010000000010
000000100000000000000000001000000000000000000100100000
000000000000000000000011100001000000000010000000000000
000000000000000101100000001000000000000000000100000000
000000000001000000000000000111000000000010000000100000
000000000100000101100000000000000000010110100000000000
000000000000000000000000000011000000101001010000100000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000100
110000000000000101100110100000001000000100000100000000
100000000000000000100000000000010000000000000000000010

.logic_tile 8 25
000000001110000000000000010000001100000100000100000000
000000000000000000000010000000000000000000000000000000
101000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
110000000000000000000010000000000000000000100100000000
110000000000000000000000000000001110000000000000000000
000001000000000000000000000000001000000011110000100000
000000000000000111000000000000010000000011110000000000
000000000000001001000000000111000000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000110100000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000001000010010000000000001111000000000000
000000000000000000000010100000001100001111000000100000
110000000000000000000000000000001010000100000100000000
100010000000000000000000000000010000000000000000000000

.logic_tile 9 25
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101011110011000000110000
101000000000001000000000000000001001001100110000000000
000000000000000111000000001111001011110011000000000000
010000000000000000000111010101000000111001110100000000
000000000000000101000111011101101110100000010000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000001101010101000110100000000
100000000000000000000000000000011010101000110000000000

.logic_tile 10 25
000000000000000001100000010000000001000000001000000000
000000000000000000000010000000001001000000000000001000
101000000000000000000000011000011000001000011100000000
000000000000000000000010001111011000000100100000000000
010000000000000000000110000000001001010000010100000000
110000000000000000000000001001001101100000100000000000
000000000000000000000000001011101101111101110000000000
000000000000000000000010111101101100111100100000000000
000000000000001000000000000111011010000111000000000000
000000000000001101000000000000011100000111000000000000
000000000000000101100110111000011100000010000000000000
000000000000000000000010101011011110000001000000000100
000000000000001000000000001000000001010000100100000000
000000000000000101000000001001001101100000010000000000
110000000000000000000000011001101000100000000000000000
100000000000000000000010101101111000000000000000000000

.logic_tile 11 25
000000000001010000000000011001111011111101000100000000
000000000000100000000010011011101001111100000000000000
101000000000001000000110101001011111000111010000000000
000000000000000101000011101111101101010111100000000000
000000000000000001100000000011100001001111000000000000
000000000000000000000000000011001000101111010000000000
000000000000001000000000011000000001100000010000000000
000000000000000001000010001111001101010000100000000000
000000000000001000000000001111100000010000100000000000
000000000000000001000000001001101100000000000000000000
000000000000000001100110010001011001010011110100000000
000000000000000000000010000000101100010011110000000000
000000000000000000000110000001111011001101000100000000
000000000000000000000000001111111001000110000000000000
000000000000000001100000000101011000000010100100000000
000000000000000000000010110000010000000010100000000000

.logic_tile 12 25
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001010010100000100000000
000000000000000000000000000000010000010100000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000101000010100011011101000010000000000000
000000000000000101000010101111101001000000000000000000
101000000000000101000010111000011010100000000000000000
000000000000000101000111011001011111010000000000000000
010000000000001101000010000001001000000010000000000000
110000000000000001100011100001011001000000000000000000
000000000000000000000110000111000000111111110100100000
000000000000000001000010101101100000010110100000000000
000000010000000001100010000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000001000000000011000000100000010000000000
000000010000000000000000000101101100000000000010000000
000000010000000000000110011101011010111111110000000110
000000010000000000000010000111100000111101010001000000
110000010000000001100000001101011001000010000000000000
100000010000000000000000000001001011000000000000000000

.logic_tile 2 26
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000001011100010101111011011101101111100000000
000000000000000111000000000001011010110111100000000000
010010100000000000000010001111001001101101111100000000
110001000000000000000000000101101000110111100000000000
000000000000001011100010101111001001101101110100000000
000000000000000111000010100001101010110111100000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001100110010111011010000010000000000000
000000010000000000000010001111111110000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000011110101011110100000000
000000010000000000000000000001000000010111110000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000001100000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000110000000011010000100000100000000
100000000000000001000000000000010000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000111000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000011111001010000010000000000000
000000010000000000000010000111101011000000000000000000
110000010000000101100000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001101000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000011000000000000000000000000000000000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101000111101010010000000
000000000000000000000000000000110000111101010000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000011000000101001010000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000

.logic_tile 8 26
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000101000000001101000001111001110000000000
000000000000000000100000001011001011111111110010100000
101000000000000101000010100000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000001001000000010100000000000000000000000000000
000000000000000011000110110000000000000000000000000000
000000000000000011100111000101011110000000000000000000
000000000000000000000100001101111000010000000000000000
000000010000000000000110001001111001000000000000000000
000000010000000000000000001001101000000100000000000000
000000010000001000000000010000000000000000000000000000
000000010000000001000010000000000000000000000000000000
000000010000000000000000001000001100101000000000000000
000000010000000000000000000011010000010100000000000000
010000010000000000000110000111100000010110100100000000
110000010000000000000000000000100000010110100000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
101000000000000000000111011111011001101101111100000000
000000000000000000000011001001011100110111100000000000
110000000000000000000000001011101000101101111100000000
110000000000000000000000001101001101110111100000000000
000000000000001001100111011111101000101101111100000000
000000000000000001000011001001001101110111100000000000
000000010000000000000110011101101001101101111100000000
000000010000000000000010001101001110110111100000000000
000000010000000101100000001101101001101101110100000000
000000010000000000100000001001001100110111100000000000
000000010000000001100011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000101100000000101101101000010000000000000
100000010000000000100000001011011010000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000001000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
101000000000001000000000010000011010001100111100000000
000000000000000001000010000000011100110011000000000000
000000000000000000000110010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000011100010100101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000010000000001100000000000001001001100111100000000
000000010000000000000000000000001000110011000000000000
000000010000000000000110000111101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001001110011000000000000
010000010000000001100000001000001000001100110100000000
110000010000000000000000001011000000110011000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000

.io_tile 6 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001111000010110
000011110000010100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000100
000000001000000100
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 5 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 6 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 7 clk$SB_IO_IN_$glb_clk
.sym 8 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 9 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 10 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 11 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 12 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 1647 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 1754 u_accel.early_count[5]
.sym 1853 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 1965 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 1966 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 1967 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 1968 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 1969 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 1971 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 1972 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 2191 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 2192 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 2193 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 2194 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 2195 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 2196 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 2197 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 2263 u_accel.window_complete
.sym 2295 u_accel.early_count[5]
.sym 2396 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 2397 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 2398 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 2399 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 2400 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 2401 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 2402 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 2403 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 2606 u_accel.u_motion_computer.sum_count[2]
.sym 2607 u_accel.u_motion_computer.sum_count[3]
.sym 2608 u_accel.u_motion_computer.sum_count[4]
.sym 2609 u_accel.u_motion_computer.sum_count[5]
.sym 2610 u_accel.u_motion_computer.sum_count[6]
.sym 2611 u_accel.u_motion_computer.sum_count[7]
.sym 2704 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 2706 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 2708 u_accel.u_motion_computer.sum_count[10]
.sym 2710 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 2813 u_accel.u_motion_computer.sum_count[8]
.sym 2814 u_accel.u_motion_computer.sum_count[9]
.sym 2815 u_accel.u_motion_computer.sum_count[10]
.sym 2816 u_accel.u_motion_computer.sum_count[11]
.sym 3025 u_accel.early_count[10]
.sym 3026 u_accel.early_count[8]
.sym 3028 u_accel.late_count[11]
.sym 3029 u_accel.late_count[8]
.sym 3030 u_accel.early_count[11]
.sym 3031 u_accel.late_count[9]
.sym 3143 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 3145 $PACKER_VCC_NET
.sym 3147 u_accel.early_count[9]
.sym 3313 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 3347 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 3351 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 3352 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 3353 u_accel.u_motion_computer.sum_count[11]
.sym 3458 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 3459 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 3460 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 3461 u_accel.early_count[9]
.sym 3463 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 3556 u_accel.u_motion_computer.sum_count[10]
.sym 3664 u_accel.delta_x[14]
.sym 3665 u_accel.total_events[10]
.sym 3666 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 3667 u_accel.delta_x[2]
.sym 3668 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 3669 u_accel.delta_x[4]
.sym 3670 u_accel.total_events[11]
.sym 3671 u_accel.delta_x[0]
.sym 3726 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 3728 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 3873 u_accel.delta_x[11]
.sym 3875 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[0]
.sym 3876 u_accel.delta_x[15]
.sym 3877 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 3878 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[1]
.sym 3879 u_accel.delta_x[9]
.sym 3880 u_accel.delta_x[12]
.sym 3929 u_accel.u_motion_computer.abs_diff_x[0]
.sym 3932 u_accel.delta_x[3]
.sym 3967 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 3977 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 4091 heartbeat_cnt[0]
.sym 4154 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 4155 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 4157 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 4160 u_accel.abs_delta_y[10]
.sym 4198 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 4313 heartbeat_cnt[1]
.sym 4314 heartbeat_cnt[2]
.sym 4315 heartbeat_cnt[3]
.sym 4316 heartbeat_cnt[4]
.sym 4317 heartbeat_cnt[5]
.sym 4318 heartbeat_cnt[6]
.sym 4319 heartbeat_cnt[7]
.sym 4420 u_accel.abs_delta_y[12]
.sym 4539 heartbeat_cnt[8]
.sym 4540 heartbeat_cnt[9]
.sym 4541 heartbeat_cnt[10]
.sym 4542 heartbeat_cnt[11]
.sym 4543 heartbeat_cnt[12]
.sym 4544 heartbeat_cnt[13]
.sym 4545 heartbeat_cnt[14]
.sym 4546 heartbeat_cnt[15]
.sym 4766 heartbeat_cnt[16]
.sym 4767 heartbeat_cnt[17]
.sym 4768 heartbeat_cnt[18]
.sym 4769 heartbeat_cnt[19]
.sym 4770 heartbeat_cnt[20]
.sym 4771 heartbeat_cnt[21]
.sym 4772 heartbeat_cnt[22]
.sym 4773 led_gesture_valid_SB_LUT4_O_I1[1]
.sym 4880 $PACKER_VCC_NET
.sym 4885 $PACKER_VCC_NET
.sym 4886 $PACKER_VCC_NET
.sym 4992 gesture_led_cnt[1]
.sym 4993 gesture_led_cnt[2]
.sym 4994 gesture_led_cnt[3]
.sym 4995 gesture_led_cnt[4]
.sym 4996 gesture_led_cnt[5]
.sym 4997 gesture_led_cnt[6]
.sym 4998 gesture_led_cnt[7]
.sym 5039 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 5041 gesture_valid
.sym 5094 gesture_led_cnt[0]
.sym 5197 gesture_led_cnt[8]
.sym 5198 gesture_led_cnt[9]
.sym 5199 gesture_led_cnt[10]
.sym 5200 gesture_led_cnt[11]
.sym 5201 gesture_led_cnt[12]
.sym 5202 gesture_led_cnt[13]
.sym 5203 gesture_led_cnt[14]
.sym 5204 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 5295 gesture_led_cnt[3]
.sym 5299 gesture_valid
.sym 5300 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 5405 led_gesture_valid_SB_LUT4_O_I1[0]
.sym 5406 led_gesture_valid_SB_LUT4_O_I1[2]
.sym 5407 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 5408 gesture_led_cnt[0]
.sym 5410 led_gesture_valid$SB_IO_OUT
.sym 5411 led_gesture_valid_SB_LUT4_I3_O
.sym 5412 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 5473 gesture_valid
.sym 5615 gesture_led_cnt[15]
.sym 5616 gesture_led_cnt[16]
.sym 5617 gesture_led_cnt[17]
.sym 5618 gesture_led_cnt[18]
.sym 5619 gesture_led_cnt[19]
.sym 5621 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 5689 led_gesture_valid_SB_LUT4_I3_O
.sym 5718 led_gesture_valid_SB_LUT4_I3_O
.sym 5893 led_heartbeat$SB_IO_OUT
.sym 7607 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 7769 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 7933 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 7942 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 7971 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 8010 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 8011 clk$SB_IO_IN_$glb_clk
.sym 8012 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 8038 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 8039 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 8040 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 8041 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 8042 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 8043 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 8044 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 8053 u_accel.early_count[5]
.sym 8062 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 8068 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 8069 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 8079 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 8083 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 8084 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 8085 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 8089 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 8090 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 8094 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 8096 u_accel.window_complete
.sym 8097 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 8098 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 8101 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 8103 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 8107 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 8108 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 8109 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 8111 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 8113 u_accel.window_complete
.sym 8114 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 8118 u_accel.window_complete
.sym 8119 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 8120 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 8123 u_accel.window_complete
.sym 8125 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 8126 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 8130 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 8131 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 8132 u_accel.window_complete
.sym 8135 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 8136 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 8137 u_accel.window_complete
.sym 8147 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 8148 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 8149 u_accel.window_complete
.sym 8153 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 8154 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 8156 u_accel.window_complete
.sym 8157 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 8158 clk$SB_IO_IN_$glb_clk
.sym 8159 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 8184 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 8185 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 8186 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 8187 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 8191 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 8204 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 8208 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 8210 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 8211 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 8213 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 8214 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 8216 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 8217 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 8219 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 8225 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 8229 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 8232 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 8234 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 8235 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 8236 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 8238 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 8239 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 8240 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 8257 $nextpnr_ICESTORM_LC_23$O
.sym 8260 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 8263 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8266 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 8267 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 8269 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8271 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 8273 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8275 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8277 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 8279 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8281 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8284 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 8285 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8287 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8290 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 8291 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8293 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8296 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 8297 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8299 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8301 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 8303 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8331 u_accel.early_count[0]
.sym 8332 u_accel.late_count[4]
.sym 8333 u_accel.early_count[2]
.sym 8334 u_accel.late_count[10]
.sym 8335 u_accel.late_count[6]
.sym 8336 u_accel.late_count[7]
.sym 8337 u_accel.late_count[0]
.sym 8338 u_accel.early_count[1]
.sym 8346 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 8350 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 8352 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 8355 u_accel.window_complete
.sym 8364 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 8365 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 8367 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8372 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 8373 u_accel.window_complete
.sym 8374 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 8375 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 8376 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 8378 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 8380 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 8381 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 8382 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 8383 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 8385 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 8390 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 8392 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 8397 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 8404 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8407 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 8408 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8410 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8412 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 8414 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8416 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8419 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 8420 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8423 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 8424 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 8425 u_accel.window_complete
.sym 8426 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8429 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 8430 u_accel.window_complete
.sym 8431 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 8435 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 8436 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 8437 u_accel.window_complete
.sym 8441 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 8442 u_accel.window_complete
.sym 8443 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 8447 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 8449 u_accel.window_complete
.sym 8450 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 8451 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 8452 clk$SB_IO_IN_$glb_clk
.sym 8453 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 8478 u_accel.late_count[3]
.sym 8479 u_accel.early_count[4]
.sym 8480 u_accel.early_count[6]
.sym 8481 u_accel.late_count[1]
.sym 8482 u_accel.early_count[3]
.sym 8483 u_accel.late_count[2]
.sym 8484 u_accel.early_count[7]
.sym 8485 u_accel.late_count[5]
.sym 8504 u_accel.late_count[10]
.sym 8505 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 8507 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 8509 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 8519 u_accel.early_count[0]
.sym 8527 u_accel.early_count[5]
.sym 8528 u_accel.late_count[4]
.sym 8529 u_accel.early_count[2]
.sym 8531 u_accel.late_count[6]
.sym 8532 u_accel.late_count[7]
.sym 8533 u_accel.late_count[0]
.sym 8534 u_accel.early_count[1]
.sym 8536 u_accel.early_count[4]
.sym 8537 u_accel.early_count[6]
.sym 8538 u_accel.late_count[1]
.sym 8539 u_accel.early_count[3]
.sym 8543 u_accel.late_count[3]
.sym 8548 u_accel.late_count[2]
.sym 8549 u_accel.early_count[7]
.sym 8550 u_accel.late_count[5]
.sym 8551 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 8553 u_accel.late_count[0]
.sym 8554 u_accel.early_count[0]
.sym 8557 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 8559 u_accel.early_count[1]
.sym 8560 u_accel.late_count[1]
.sym 8563 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 8565 u_accel.early_count[2]
.sym 8566 u_accel.late_count[2]
.sym 8567 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 8569 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 8571 u_accel.early_count[3]
.sym 8572 u_accel.late_count[3]
.sym 8573 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 8575 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 8577 u_accel.early_count[4]
.sym 8578 u_accel.late_count[4]
.sym 8579 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 8581 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 8583 u_accel.late_count[5]
.sym 8584 u_accel.early_count[5]
.sym 8585 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 8587 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 8589 u_accel.late_count[6]
.sym 8590 u_accel.early_count[6]
.sym 8591 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 8593 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 8595 u_accel.late_count[7]
.sym 8596 u_accel.early_count[7]
.sym 8597 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 8598 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 8599 clk$SB_IO_IN_$glb_clk
.sym 8600 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 8625 u_accel.total_events[5]
.sym 8626 u_accel.total_events[3]
.sym 8627 u_accel.total_events[7]
.sym 8628 u_accel.total_events[4]
.sym 8629 u_accel.total_events[2]
.sym 8630 u_accel.total_events[9]
.sym 8631 u_accel.total_events[6]
.sym 8632 u_accel.total_events[8]
.sym 8637 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 8647 $PACKER_VCC_NET
.sym 8650 u_accel.total_events[2]
.sym 8652 u_accel.total_events[9]
.sym 8654 u_accel.total_events[6]
.sym 8656 u_accel.total_events[8]
.sym 8658 u_accel.total_events[5]
.sym 8660 u_accel.total_events[3]
.sym 8661 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 8667 u_accel.early_count[8]
.sym 8669 u_accel.late_count[11]
.sym 8670 u_accel.late_count[8]
.sym 8671 u_accel.early_count[11]
.sym 8672 u_accel.late_count[9]
.sym 8674 u_accel.early_count[10]
.sym 8688 u_accel.late_count[10]
.sym 8689 u_accel.early_count[9]
.sym 8698 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 8700 u_accel.early_count[8]
.sym 8701 u_accel.late_count[8]
.sym 8702 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 8704 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 8706 u_accel.late_count[9]
.sym 8707 u_accel.early_count[9]
.sym 8708 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 8710 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8712 u_accel.early_count[10]
.sym 8713 u_accel.late_count[10]
.sym 8714 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 8717 u_accel.late_count[11]
.sym 8719 u_accel.early_count[11]
.sym 8720 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 8745 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 8746 clk$SB_IO_IN_$glb_clk
.sym 8747 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 8772 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8773 u_accel.delta_x[10]
.sym 8774 u_accel.delta_x[8]
.sym 8775 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8776 u_accel.delta_x[13]
.sym 8777 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8778 u_accel.delta_x[7]
.sym 8779 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 8784 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 8790 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 8792 u_accel.u_motion_computer.sum_count[11]
.sym 8796 u_accel.total_events[7]
.sym 8798 u_accel.total_events[4]
.sym 8802 u_accel.u_motion_computer.diff_x[1]
.sym 8805 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 8816 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 8820 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 8823 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 8825 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 8826 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 8827 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 8840 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 8849 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 8852 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 8867 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 8871 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 8878 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 8885 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 8892 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 8893 clk$SB_IO_IN_$glb_clk
.sym 8894 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 8920 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 8921 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 8922 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 8923 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 8924 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 8925 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 8926 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 8947 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 8949 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 8950 u_accel.abs_delta_x[14]
.sym 8951 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 8952 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 8953 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 8965 $PACKER_VCC_NET
.sym 8968 u_accel.total_events[2]
.sym 8970 u_accel.total_events[9]
.sym 8972 u_accel.total_events[6]
.sym 8973 $PACKER_VCC_NET
.sym 8974 u_accel.total_events[8]
.sym 8976 u_accel.total_events[5]
.sym 8978 u_accel.total_events[3]
.sym 8980 u_accel.total_events[7]
.sym 8982 u_accel.total_events[4]
.sym 8992 $nextpnr_ICESTORM_LC_10$O
.sym 8994 u_accel.total_events[2]
.sym 8998 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9000 u_accel.total_events[3]
.sym 9001 $PACKER_VCC_NET
.sym 9004 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9007 u_accel.total_events[4]
.sym 9010 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9012 u_accel.total_events[5]
.sym 9013 $PACKER_VCC_NET
.sym 9016 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9018 u_accel.total_events[6]
.sym 9019 $PACKER_VCC_NET
.sym 9022 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9024 u_accel.total_events[7]
.sym 9025 $PACKER_VCC_NET
.sym 9028 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9030 u_accel.total_events[8]
.sym 9031 $PACKER_VCC_NET
.sym 9034 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9036 $PACKER_VCC_NET
.sym 9037 u_accel.total_events[9]
.sym 9066 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 9067 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 9068 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 9069 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 9070 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 9071 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 9072 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 9073 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 9080 u_accel.abs_delta_x[2]
.sym 9090 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 9092 u_accel.abs_delta_x[12]
.sym 9096 u_accel.abs_delta_x[17]
.sym 9100 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9101 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 9102 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9108 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9109 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 9110 $PACKER_VCC_NET
.sym 9113 u_accel.total_events[11]
.sym 9116 u_accel.total_events[10]
.sym 9123 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9125 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9134 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 9139 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 9141 $PACKER_VCC_NET
.sym 9142 u_accel.total_events[10]
.sym 9145 $nextpnr_ICESTORM_LC_11$I3
.sym 9147 u_accel.total_events[11]
.sym 9148 $PACKER_VCC_NET
.sym 9155 $nextpnr_ICESTORM_LC_11$I3
.sym 9159 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9165 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9173 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 9183 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9186 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 9187 clk$SB_IO_IN_$glb_clk
.sym 9188 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 9213 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 9214 u_accel.abs_delta_x[17]
.sym 9215 u_accel.delta_x[1]
.sym 9216 u_accel.abs_delta_x[14]
.sym 9217 u_accel.abs_delta_x[13]
.sym 9218 u_accel.abs_delta_x[10]
.sym 9219 u_accel.abs_delta_x[8]
.sym 9220 u_accel.abs_delta_x[12]
.sym 9222 $PACKER_VCC_NET
.sym 9223 $PACKER_VCC_NET
.sym 9230 $PACKER_VCC_NET
.sym 9239 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 9247 u_accel.delta_x[5]
.sym 9254 u_accel.delta_x[5]
.sym 9257 u_accel.delta_x[2]
.sym 9258 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9260 u_accel.u_motion_computer.sum_count[11]
.sym 9262 u_accel.u_motion_computer.sum_count[10]
.sym 9266 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9267 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 9269 u_accel.delta_x[0]
.sym 9273 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 9274 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 9275 u_accel.u_motion_computer.abs_diff_x[0]
.sym 9280 u_accel.delta_x[1]
.sym 9283 u_accel.delta_x[4]
.sym 9284 u_accel.delta_x[3]
.sym 9290 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9295 u_accel.u_motion_computer.sum_count[10]
.sym 9299 u_accel.delta_x[0]
.sym 9300 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 9301 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9302 u_accel.delta_x[1]
.sym 9308 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 9311 u_accel.delta_x[4]
.sym 9312 u_accel.delta_x[3]
.sym 9313 u_accel.delta_x[5]
.sym 9314 u_accel.delta_x[2]
.sym 9318 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 9323 u_accel.u_motion_computer.sum_count[11]
.sym 9329 u_accel.u_motion_computer.abs_diff_x[0]
.sym 9333 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 9334 clk$SB_IO_IN_$glb_clk
.sym 9335 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 9360 u_accel.abs_delta_x[15]
.sym 9361 u_accel.delta_x[6]
.sym 9362 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 9363 u_accel.delta_x[16]
.sym 9364 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 9365 u_accel.abs_delta_x[9]
.sym 9366 u_accel.abs_delta_x[16]
.sym 9367 u_accel.abs_delta_x[11]
.sym 9373 u_accel.abs_delta_x[8]
.sym 9375 u_accel.abs_delta_x[14]
.sym 9377 u_accel.abs_delta_x[12]
.sym 9381 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 9384 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 9390 u_accel.abs_delta_x[4]
.sym 9401 u_accel.delta_x[14]
.sym 9403 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[0]
.sym 9411 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 9412 u_accel.delta_x[15]
.sym 9418 u_accel.delta_x[6]
.sym 9420 u_accel.delta_x[16]
.sym 9421 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9423 u_accel.delta_x[9]
.sym 9425 u_accel.delta_x[11]
.sym 9427 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9428 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 9430 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[1]
.sym 9431 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9432 u_accel.delta_x[12]
.sym 9435 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9446 u_accel.delta_x[14]
.sym 9447 u_accel.delta_x[16]
.sym 9448 u_accel.delta_x[15]
.sym 9455 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9458 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[1]
.sym 9459 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 9460 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[0]
.sym 9464 u_accel.delta_x[11]
.sym 9465 u_accel.delta_x[9]
.sym 9466 u_accel.delta_x[6]
.sym 9467 u_accel.delta_x[12]
.sym 9470 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 9478 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9480 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 9481 clk$SB_IO_IN_$glb_clk
.sym 9482 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 9511 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 9512 u_accel.delta_x[17]
.sym 9514 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 9520 u_accel.abs_delta_x[16]
.sym 9526 u_accel.abs_delta_x[15]
.sym 9528 u_accel.abs_delta_y[13]
.sym 9530 u_accel.abs_delta_y[10]
.sym 9534 u_accel.abs_delta_x[13]
.sym 9535 event_valid
.sym 9539 u_accel.abs_delta_x[14]
.sym 9540 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 9570 heartbeat_cnt[0]
.sym 9617 heartbeat_cnt[0]
.sym 9628 clk$SB_IO_IN_$glb_clk
.sym 9629 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 9665 led_gesture_valid_SB_LUT4_I3_O
.sym 9672 u_accel.abs_delta_y[13]
.sym 9676 u_accel.abs_delta_y[17]
.sym 9677 u_accel.abs_delta_y[16]
.sym 9685 u_accel.abs_delta_x[15]
.sym 9688 u_accel.abs_delta_x[12]
.sym 9689 u_accel.abs_delta_x[17]
.sym 9696 heartbeat_cnt[1]
.sym 9698 heartbeat_cnt[3]
.sym 9701 heartbeat_cnt[0]
.sym 9705 heartbeat_cnt[2]
.sym 9708 heartbeat_cnt[5]
.sym 9709 heartbeat_cnt[0]
.sym 9715 heartbeat_cnt[4]
.sym 9717 heartbeat_cnt[6]
.sym 9726 heartbeat_cnt[7]
.sym 9727 $nextpnr_ICESTORM_LC_31$O
.sym 9729 heartbeat_cnt[0]
.sym 9733 heartbeat_cnt_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 9736 heartbeat_cnt[1]
.sym 9737 heartbeat_cnt[0]
.sym 9739 heartbeat_cnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 9741 heartbeat_cnt[2]
.sym 9743 heartbeat_cnt_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 9745 heartbeat_cnt_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 9748 heartbeat_cnt[3]
.sym 9749 heartbeat_cnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 9751 heartbeat_cnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 9754 heartbeat_cnt[4]
.sym 9755 heartbeat_cnt_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 9757 heartbeat_cnt_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 9759 heartbeat_cnt[5]
.sym 9761 heartbeat_cnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 9763 heartbeat_cnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 9766 heartbeat_cnt[6]
.sym 9767 heartbeat_cnt_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 9769 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 9771 heartbeat_cnt[7]
.sym 9773 heartbeat_cnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 9775 clk$SB_IO_IN_$glb_clk
.sym 9776 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 9808 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 9816 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 9817 $PACKER_VCC_NET
.sym 9823 $PACKER_VCC_NET
.sym 9824 $PACKER_VCC_NET
.sym 9826 heartbeat_cnt[22]
.sym 9837 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 9843 heartbeat_cnt[9]
.sym 9849 heartbeat_cnt[15]
.sym 9853 heartbeat_cnt[11]
.sym 9858 heartbeat_cnt[8]
.sym 9860 heartbeat_cnt[10]
.sym 9864 heartbeat_cnt[14]
.sym 9870 heartbeat_cnt[12]
.sym 9871 heartbeat_cnt[13]
.sym 9874 heartbeat_cnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 9877 heartbeat_cnt[8]
.sym 9878 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 9880 heartbeat_cnt_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 9883 heartbeat_cnt[9]
.sym 9884 heartbeat_cnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 9886 heartbeat_cnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 9889 heartbeat_cnt[10]
.sym 9890 heartbeat_cnt_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 9892 heartbeat_cnt_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 9894 heartbeat_cnt[11]
.sym 9896 heartbeat_cnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 9898 heartbeat_cnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 9900 heartbeat_cnt[12]
.sym 9902 heartbeat_cnt_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 9904 heartbeat_cnt_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 9906 heartbeat_cnt[13]
.sym 9908 heartbeat_cnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 9910 heartbeat_cnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 9913 heartbeat_cnt[14]
.sym 9914 heartbeat_cnt_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 9916 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 9919 heartbeat_cnt[15]
.sym 9920 heartbeat_cnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 9922 clk$SB_IO_IN_$glb_clk
.sym 9923 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 9949 gesture_valid
.sym 9969 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 9971 $PACKER_VCC_NET
.sym 9982 event_valid
.sym 9983 gesture_valid
.sym 9984 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 9994 gesture_led_cnt[5]
.sym 9995 gesture_led_cnt[6]
.sym 10001 gesture_led_cnt[4]
.sym 10004 gesture_led_cnt[7]
.sym 10007 heartbeat_cnt[18]
.sym 10009 heartbeat_cnt[20]
.sym 10010 heartbeat_cnt[21]
.sym 10011 heartbeat_cnt[22]
.sym 10013 heartbeat_cnt[16]
.sym 10014 heartbeat_cnt[17]
.sym 10016 heartbeat_cnt[19]
.sym 10021 heartbeat_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 10023 heartbeat_cnt[16]
.sym 10025 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 10027 heartbeat_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 10029 heartbeat_cnt[17]
.sym 10031 heartbeat_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 10033 heartbeat_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 10036 heartbeat_cnt[18]
.sym 10037 heartbeat_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 10039 heartbeat_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 10041 heartbeat_cnt[19]
.sym 10043 heartbeat_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 10045 heartbeat_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 10048 heartbeat_cnt[20]
.sym 10049 heartbeat_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 10051 heartbeat_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10054 heartbeat_cnt[21]
.sym 10055 heartbeat_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 10058 heartbeat_cnt[22]
.sym 10061 heartbeat_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10064 gesture_led_cnt[5]
.sym 10065 gesture_led_cnt[7]
.sym 10066 gesture_led_cnt[4]
.sym 10067 gesture_led_cnt[6]
.sym 10069 clk$SB_IO_IN_$glb_clk
.sym 10070 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10096 activity_led_cnt[1]
.sym 10097 activity_led_cnt[2]
.sym 10098 activity_led_cnt[3]
.sym 10099 activity_led_cnt[4]
.sym 10100 activity_led_cnt[5]
.sym 10101 activity_led_cnt[6]
.sym 10102 activity_led_cnt[7]
.sym 10116 gesture_valid
.sym 10117 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 10121 led_gesture_valid_SB_LUT4_I3_O
.sym 10123 event_valid
.sym 10124 event_valid_SB_DFFSR_Q_D[2]
.sym 10129 gesture_led_cnt[1]
.sym 10130 led_gesture_valid_SB_LUT4_O_I1[1]
.sym 10137 gesture_valid
.sym 10138 gesture_led_cnt[2]
.sym 10139 gesture_led_cnt[3]
.sym 10141 gesture_led_cnt[5]
.sym 10143 $PACKER_VCC_NET
.sym 10145 gesture_valid
.sym 10147 led_gesture_valid_SB_LUT4_I3_O
.sym 10149 $PACKER_VCC_NET
.sym 10151 gesture_led_cnt[7]
.sym 10153 gesture_led_cnt[1]
.sym 10156 gesture_led_cnt[4]
.sym 10158 gesture_led_cnt[0]
.sym 10166 gesture_led_cnt[6]
.sym 10168 $nextpnr_ICESTORM_LC_32$O
.sym 10171 gesture_led_cnt[0]
.sym 10174 gesture_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 10175 gesture_valid
.sym 10176 $PACKER_VCC_NET
.sym 10177 gesture_led_cnt[1]
.sym 10178 gesture_led_cnt[0]
.sym 10180 gesture_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 10181 gesture_valid
.sym 10182 $PACKER_VCC_NET
.sym 10183 gesture_led_cnt[2]
.sym 10184 gesture_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 10186 gesture_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 10187 gesture_valid
.sym 10188 $PACKER_VCC_NET
.sym 10189 gesture_led_cnt[3]
.sym 10190 gesture_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 10192 gesture_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 10193 gesture_valid
.sym 10194 $PACKER_VCC_NET
.sym 10195 gesture_led_cnt[4]
.sym 10196 gesture_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 10198 gesture_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 10199 gesture_valid
.sym 10200 $PACKER_VCC_NET
.sym 10201 gesture_led_cnt[5]
.sym 10202 gesture_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 10204 gesture_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 10205 gesture_valid
.sym 10206 gesture_led_cnt[6]
.sym 10207 $PACKER_VCC_NET
.sym 10208 gesture_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 10210 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 10211 gesture_valid
.sym 10212 gesture_led_cnt[7]
.sym 10213 $PACKER_VCC_NET
.sym 10214 gesture_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 10215 led_gesture_valid_SB_LUT4_I3_O
.sym 10216 clk$SB_IO_IN_$glb_clk
.sym 10217 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10242 activity_led_cnt[8]
.sym 10243 activity_led_cnt[9]
.sym 10244 activity_led_cnt[10]
.sym 10245 activity_led_cnt[11]
.sym 10246 activity_led_cnt[12]
.sym 10247 activity_led_cnt[13]
.sym 10248 activity_led_cnt[14]
.sym 10249 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 10261 $PACKER_VCC_NET
.sym 10264 $PACKER_VCC_NET
.sym 10267 gesture_led_cnt[2]
.sym 10278 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 10283 $PACKER_VCC_NET
.sym 10284 $PACKER_VCC_NET
.sym 10285 led_gesture_valid_SB_LUT4_I3_O
.sym 10289 gesture_led_cnt[14]
.sym 10291 $PACKER_VCC_NET
.sym 10293 gesture_led_cnt[10]
.sym 10294 gesture_led_cnt[11]
.sym 10299 gesture_led_cnt[8]
.sym 10300 gesture_led_cnt[9]
.sym 10301 gesture_valid
.sym 10303 gesture_led_cnt[12]
.sym 10312 gesture_led_cnt[13]
.sym 10313 gesture_valid
.sym 10315 gesture_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 10316 gesture_valid
.sym 10317 $PACKER_VCC_NET
.sym 10318 gesture_led_cnt[8]
.sym 10319 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 10321 gesture_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 10322 gesture_valid
.sym 10323 $PACKER_VCC_NET
.sym 10324 gesture_led_cnt[9]
.sym 10325 gesture_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 10327 gesture_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 10328 gesture_valid
.sym 10329 gesture_led_cnt[10]
.sym 10330 $PACKER_VCC_NET
.sym 10331 gesture_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 10333 gesture_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 10334 gesture_valid
.sym 10335 gesture_led_cnt[11]
.sym 10336 $PACKER_VCC_NET
.sym 10337 gesture_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 10339 gesture_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 10340 gesture_valid
.sym 10341 $PACKER_VCC_NET
.sym 10342 gesture_led_cnt[12]
.sym 10343 gesture_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 10345 gesture_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 10346 gesture_valid
.sym 10347 gesture_led_cnt[13]
.sym 10348 $PACKER_VCC_NET
.sym 10349 gesture_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 10351 $nextpnr_ICESTORM_LC_33$I3
.sym 10352 gesture_valid
.sym 10353 $PACKER_VCC_NET
.sym 10354 gesture_led_cnt[14]
.sym 10355 gesture_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 10361 $nextpnr_ICESTORM_LC_33$I3
.sym 10362 led_gesture_valid_SB_LUT4_I3_O
.sym 10363 clk$SB_IO_IN_$glb_clk
.sym 10364 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10390 activity_led_cnt[15]
.sym 10391 activity_led_cnt[16]
.sym 10392 activity_led_cnt[17]
.sym 10395 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 10404 $PACKER_VCC_NET
.sym 10405 led_gesture_valid_SB_LUT4_I3_O
.sym 10412 $PACKER_VCC_NET
.sym 10422 heartbeat_cnt[22]
.sym 10430 gesture_led_cnt[8]
.sym 10431 gesture_led_cnt[9]
.sym 10432 gesture_led_cnt[10]
.sym 10433 gesture_led_cnt[11]
.sym 10434 gesture_led_cnt[12]
.sym 10435 gesture_led_cnt[13]
.sym 10436 gesture_led_cnt[3]
.sym 10437 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 10438 led_gesture_valid_SB_LUT4_O_I1[0]
.sym 10439 gesture_led_cnt[15]
.sym 10440 gesture_valid
.sym 10441 led_gesture_valid_SB_LUT4_I3_O
.sym 10442 event_valid_SB_DFFSR_Q_D[2]
.sym 10444 gesture_led_cnt[14]
.sym 10445 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 10447 led_gesture_valid_SB_LUT4_O_I1[2]
.sym 10448 led_gesture_valid_SB_LUT4_O_I1[1]
.sym 10449 gesture_led_cnt[1]
.sym 10451 gesture_led_cnt[2]
.sym 10456 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 10457 gesture_led_cnt[0]
.sym 10459 led_gesture_valid$SB_IO_OUT
.sym 10463 gesture_led_cnt[0]
.sym 10464 gesture_led_cnt[1]
.sym 10465 gesture_led_cnt[3]
.sym 10466 gesture_led_cnt[2]
.sym 10469 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 10471 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 10472 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 10475 gesture_led_cnt[8]
.sym 10476 gesture_led_cnt[9]
.sym 10477 gesture_led_cnt[10]
.sym 10478 gesture_led_cnt[11]
.sym 10481 gesture_valid
.sym 10482 gesture_led_cnt[0]
.sym 10493 led_gesture_valid_SB_LUT4_O_I1[0]
.sym 10494 led_gesture_valid_SB_LUT4_O_I1[1]
.sym 10495 led_gesture_valid_SB_LUT4_O_I1[2]
.sym 10499 led_gesture_valid$SB_IO_OUT
.sym 10500 gesture_valid
.sym 10502 event_valid_SB_DFFSR_Q_D[2]
.sym 10505 gesture_led_cnt[13]
.sym 10506 gesture_led_cnt[15]
.sym 10507 gesture_led_cnt[14]
.sym 10508 gesture_led_cnt[12]
.sym 10509 led_gesture_valid_SB_LUT4_I3_O
.sym 10510 clk$SB_IO_IN_$glb_clk
.sym 10511 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10538 led_heartbeat$SB_IO_OUT
.sym 10549 $PACKER_VCC_NET
.sym 10550 led_gesture_valid$SB_IO_OUT
.sym 10583 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 10584 gesture_valid
.sym 10589 gesture_led_cnt[18]
.sym 10590 gesture_led_cnt[19]
.sym 10591 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 10592 gesture_valid
.sym 10595 gesture_led_cnt[16]
.sym 10596 gesture_led_cnt[17]
.sym 10598 $PACKER_VCC_NET
.sym 10602 gesture_led_cnt[15]
.sym 10604 led_gesture_valid_SB_LUT4_I3_O
.sym 10606 $PACKER_VCC_NET
.sym 10609 $nextpnr_ICESTORM_LC_34$O
.sym 10611 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 10615 gesture_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 10616 gesture_valid
.sym 10617 gesture_led_cnt[15]
.sym 10618 $PACKER_VCC_NET
.sym 10619 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 10621 gesture_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 10622 gesture_valid
.sym 10623 $PACKER_VCC_NET
.sym 10624 gesture_led_cnt[16]
.sym 10625 gesture_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 10627 gesture_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 10628 gesture_valid
.sym 10629 $PACKER_VCC_NET
.sym 10630 gesture_led_cnt[17]
.sym 10631 gesture_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 10633 gesture_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10634 gesture_valid
.sym 10635 gesture_led_cnt[18]
.sym 10636 $PACKER_VCC_NET
.sym 10637 gesture_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 10640 gesture_valid
.sym 10641 gesture_led_cnt[19]
.sym 10642 $PACKER_VCC_NET
.sym 10643 gesture_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10652 gesture_led_cnt[17]
.sym 10653 gesture_led_cnt[19]
.sym 10654 gesture_led_cnt[18]
.sym 10655 gesture_led_cnt[16]
.sym 10656 led_gesture_valid_SB_LUT4_I3_O
.sym 10657 clk$SB_IO_IN_$glb_clk
.sym 10658 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 12383 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 12423 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12425 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 12428 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 12430 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 12433 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 12437 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12440 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 12443 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12449 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12450 $nextpnr_ICESTORM_LC_18$O
.sym 12452 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 12456 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 12458 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12460 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 12462 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 12464 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 12466 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 12468 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 12471 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12472 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 12474 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 12476 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 12478 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 12480 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 12483 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12484 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 12486 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 12489 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 12490 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 12492 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 12494 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12496 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 12497 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 12498 clk$SB_IO_IN_$glb_clk
.sym 12499 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 12500 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 12501 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 12502 u_accel.early_sum_x[7]
.sym 12503 u_accel.early_sum_x[0]
.sym 12504 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 12505 u_accel.early_sum_x[5]
.sym 12506 u_accel.early_sum_x[2]
.sym 12507 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 12516 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12518 u_accel.window_complete
.sym 12525 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 12532 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 12535 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 12536 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 12549 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 12559 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 12560 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 12564 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 12566 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 12573 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 12575 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 12577 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 12579 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 12581 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 12583 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 12585 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 12588 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 12589 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 12592 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 12595 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 12616 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 12620 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 12621 clk$SB_IO_IN_$glb_clk
.sym 12622 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 12623 u_accel.late_sum_x[2]
.sym 12624 u_accel.late_sum_x[3]
.sym 12625 u_accel.late_sum_x[5]
.sym 12626 u_accel.late_sum_x[4]
.sym 12627 u_accel.late_sum_x[6]
.sym 12628 u_accel.early_sum_x[1]
.sym 12629 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 12630 u_accel.late_sum_x[0]
.sym 12637 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 12644 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 12645 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 12650 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 12651 u_accel.u_motion_computer.abs_diff_x[0]
.sym 12654 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 12655 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 12656 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 12665 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 12666 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 12669 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 12671 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 12672 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 12674 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 12676 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 12678 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12679 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 12698 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 12703 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 12709 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 12717 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 12724 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 12729 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12736 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 12741 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 12743 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 12744 clk$SB_IO_IN_$glb_clk
.sym 12745 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 12746 u_accel.u_motion_computer.abs_diff_x[0]
.sym 12747 u_accel.u_motion_computer.diff_x[1]
.sym 12748 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 12749 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 12750 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 12751 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 12752 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 12753 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12762 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12765 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 12772 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 12773 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 12776 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12780 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12781 u_accel.u_motion_computer.diff_x[1]
.sym 12789 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 12790 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12792 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12796 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 12797 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 12799 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 12801 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 12802 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12814 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 12823 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12826 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 12832 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 12840 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12847 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 12853 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 12859 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 12865 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12866 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 12867 clk$SB_IO_IN_$glb_clk
.sym 12868 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 12869 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 12870 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12871 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 12872 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 12873 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 12874 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 12875 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 12876 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 12882 u_accel.late_sum_x[7]
.sym 12886 u_accel.late_sum_x[1]
.sym 12890 u_accel.u_motion_computer.diff_x[1]
.sym 12893 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 12897 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 12900 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 12901 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 12903 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 12904 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 12911 u_accel.u_motion_computer.sum_count[9]
.sym 12918 u_accel.u_motion_computer.sum_count[8]
.sym 12928 u_accel.u_motion_computer.sum_count[2]
.sym 12930 u_accel.u_motion_computer.sum_count[4]
.sym 12931 u_accel.u_motion_computer.sum_count[5]
.sym 12932 u_accel.u_motion_computer.sum_count[6]
.sym 12933 u_accel.u_motion_computer.sum_count[7]
.sym 12937 u_accel.u_motion_computer.sum_count[3]
.sym 12944 u_accel.u_motion_computer.sum_count[5]
.sym 12950 u_accel.u_motion_computer.sum_count[3]
.sym 12958 u_accel.u_motion_computer.sum_count[7]
.sym 12962 u_accel.u_motion_computer.sum_count[4]
.sym 12969 u_accel.u_motion_computer.sum_count[2]
.sym 12975 u_accel.u_motion_computer.sum_count[9]
.sym 12981 u_accel.u_motion_computer.sum_count[6]
.sym 12987 u_accel.u_motion_computer.sum_count[8]
.sym 12989 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 12990 clk$SB_IO_IN_$glb_clk
.sym 12991 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 12992 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 12993 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 12994 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 12995 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 12997 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 12998 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 12999 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13005 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13011 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13014 u_accel.window_complete
.sym 13015 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13016 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13018 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 13019 u_accel.u_motion_computer.diff_x[1]
.sym 13020 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13022 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13024 u_accel.abs_delta_x[7]
.sym 13026 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13027 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13034 u_accel.delta_x[10]
.sym 13035 u_accel.delta_x[8]
.sym 13037 u_accel.delta_x[13]
.sym 13041 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13043 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13046 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13047 u_accel.delta_x[7]
.sym 13057 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 13063 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13067 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13072 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13079 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13084 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 13092 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13096 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13103 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13108 u_accel.delta_x[7]
.sym 13109 u_accel.delta_x[8]
.sym 13110 u_accel.delta_x[10]
.sym 13111 u_accel.delta_x[13]
.sym 13112 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 13113 clk$SB_IO_IN_$glb_clk
.sym 13114 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13115 u_accel.abs_delta_x[5]
.sym 13116 u_accel.abs_delta_x[2]
.sym 13117 u_accel.abs_delta_x[7]
.sym 13118 u_accel.delta_x[5]
.sym 13119 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13120 u_accel.abs_delta_x[6]
.sym 13121 u_accel.abs_delta_x[3]
.sym 13122 u_accel.delta_x[3]
.sym 13132 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 13134 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13136 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13142 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13143 u_accel.u_motion_computer.abs_diff_x[0]
.sym 13144 u_accel.abs_delta_x[3]
.sym 13145 u_accel.abs_delta_y[1]
.sym 13146 u_accel.delta_x[3]
.sym 13147 u_accel.abs_delta_y[2]
.sym 13148 u_accel.abs_delta_x[5]
.sym 13150 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13158 u_accel.u_motion_computer.diff_x[1]
.sym 13159 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13161 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13162 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13166 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13167 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13171 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13176 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13181 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 13188 $nextpnr_ICESTORM_LC_29$O
.sym 13191 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13194 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13196 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 13198 u_accel.u_motion_computer.diff_x[1]
.sym 13200 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13202 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13204 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13206 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13208 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13210 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13212 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13214 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13216 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13218 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13220 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13222 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13224 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13227 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13228 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13230 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13233 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13234 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13238 u_accel.abs_delta_x[0]
.sym 13239 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 13240 u_accel.abs_delta_x[1]
.sym 13241 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13242 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13243 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13244 u_accel.abs_delta_x[4]
.sym 13245 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13253 u_accel.delta_x[5]
.sym 13262 u_accel.abs_delta_x[7]
.sym 13264 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13265 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 13266 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13268 u_accel.abs_delta_x[6]
.sym 13269 u_accel.u_motion_computer.diff_x[1]
.sym 13271 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13272 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13274 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13282 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13286 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13287 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13291 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13300 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13306 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13307 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13310 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13311 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13313 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13315 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13317 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13319 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13321 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13323 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13326 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13327 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13329 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13332 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13333 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13335 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13337 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13339 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13341 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13344 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13345 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13347 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13349 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13351 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13353 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13356 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13357 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 13361 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 13362 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.sym 13363 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 13364 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 13365 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 13366 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 13367 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13368 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13374 u_accel.abs_delta_x[4]
.sym 13385 u_accel.abs_delta_x[13]
.sym 13386 u_accel.abs_delta_x[5]
.sym 13389 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 13391 u_accel.abs_delta_x[12]
.sym 13392 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13393 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13395 u_accel.abs_delta_x[17]
.sym 13396 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 13397 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13402 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 13404 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 13406 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 13407 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13411 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13412 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13414 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13415 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 13416 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 13417 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13420 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13426 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13429 u_accel.u_motion_computer.diff_x[1]
.sym 13431 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13434 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13436 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 13438 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13442 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13444 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13449 u_accel.u_motion_computer.diff_x[1]
.sym 13453 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 13454 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13456 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13459 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13461 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 13462 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13465 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13466 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 13468 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13471 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 13472 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13473 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13478 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13479 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13480 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 13481 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 13482 clk$SB_IO_IN_$glb_clk
.sym 13483 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13484 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13485 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13486 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13487 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13488 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13489 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13490 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13491 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13497 u_accel.abs_delta_y[0]
.sym 13498 u_accel.abs_delta_x[10]
.sym 13499 event_valid
.sym 13504 u_accel.abs_delta_y[6]
.sym 13506 u_accel.abs_delta_x[13]
.sym 13508 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13509 u_accel.abs_delta_x[7]
.sym 13511 u_accel.abs_delta_x[14]
.sym 13512 u_accel.abs_delta_y[4]
.sym 13513 u_accel.abs_delta_y[6]
.sym 13514 u_accel.abs_delta_y[5]
.sym 13515 u_accel.abs_delta_x[10]
.sym 13517 u_accel.abs_delta_x[8]
.sym 13518 $PACKER_VCC_NET
.sym 13525 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 13526 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13527 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 13528 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13530 u_accel.abs_delta_x[10]
.sym 13531 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 13533 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 13535 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 13543 u_accel.abs_delta_y[10]
.sym 13549 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 13552 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13553 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13556 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 13559 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13560 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 13561 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13566 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 13570 u_accel.abs_delta_y[10]
.sym 13571 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 13573 u_accel.abs_delta_x[10]
.sym 13578 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13583 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13589 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13590 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13591 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 13595 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13596 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 13597 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13600 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 13602 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13603 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 13604 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 13605 clk$SB_IO_IN_$glb_clk
.sym 13606 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13607 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 13608 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 13609 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 13610 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 13611 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 13612 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 13613 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 13614 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 13619 u_accel.abs_delta_x[15]
.sym 13620 u_accel.abs_delta_x[17]
.sym 13621 u_accel.abs_delta_x[9]
.sym 13637 u_accel.abs_delta_x[3]
.sym 13638 u_accel.abs_delta_x[9]
.sym 13640 u_accel.abs_delta_x[16]
.sym 13641 u_accel.abs_delta_x[5]
.sym 13642 u_accel.abs_delta_x[11]
.sym 13655 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 13663 u_accel.abs_delta_x[12]
.sym 13668 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13670 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 13671 u_accel.abs_delta_y[12]
.sym 13707 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 13708 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 13712 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13725 u_accel.abs_delta_y[12]
.sym 13726 u_accel.abs_delta_x[12]
.sym 13727 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 13728 clk$SB_IO_IN_$glb_clk
.sym 13729 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13730 u_accel.class_gesture[1]
.sym 13731 u_accel.class_gesture[0]
.sym 13733 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 13734 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 13735 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 13736 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 13737 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 13756 u_accel.abs_delta_x[6]
.sym 13758 event_valid_SB_DFFSR_Q_D[2]
.sym 13765 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 13774 u_accel.abs_delta_x[6]
.sym 13776 $PACKER_VCC_NET
.sym 13778 u_accel.abs_delta_x[4]
.sym 13779 u_accel.abs_delta_x[7]
.sym 13783 $PACKER_VCC_NET
.sym 13784 $PACKER_VCC_NET
.sym 13785 u_accel.abs_delta_x[10]
.sym 13786 $PACKER_VCC_NET
.sym 13787 u_accel.abs_delta_x[8]
.sym 13797 u_accel.abs_delta_x[3]
.sym 13798 u_accel.abs_delta_x[9]
.sym 13801 u_accel.abs_delta_x[5]
.sym 13803 $nextpnr_ICESTORM_LC_9$O
.sym 13805 u_accel.abs_delta_x[3]
.sym 13809 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13811 $PACKER_VCC_NET
.sym 13812 u_accel.abs_delta_x[4]
.sym 13815 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13817 u_accel.abs_delta_x[5]
.sym 13818 $PACKER_VCC_NET
.sym 13821 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13823 $PACKER_VCC_NET
.sym 13824 u_accel.abs_delta_x[6]
.sym 13827 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13829 u_accel.abs_delta_x[7]
.sym 13830 $PACKER_VCC_NET
.sym 13833 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13835 u_accel.abs_delta_x[8]
.sym 13836 $PACKER_VCC_NET
.sym 13839 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13841 $PACKER_VCC_NET
.sym 13842 u_accel.abs_delta_x[9]
.sym 13845 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13847 $PACKER_VCC_NET
.sym 13848 u_accel.abs_delta_x[10]
.sym 13855 gesture[1]
.sym 13856 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 13857 gesture_confidence[1]
.sym 13859 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 13860 gesture[0]
.sym 13866 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 13870 u_accel.abs_delta_y[8]
.sym 13872 event_valid
.sym 13874 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 13889 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13895 u_accel.abs_delta_x[14]
.sym 13896 u_accel.abs_delta_x[13]
.sym 13897 u_accel.abs_delta_x[15]
.sym 13898 $PACKER_VCC_NET
.sym 13904 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 13906 $PACKER_VCC_NET
.sym 13908 u_accel.abs_delta_x[12]
.sym 13909 u_accel.abs_delta_x[17]
.sym 13910 u_accel.abs_delta_x[16]
.sym 13912 u_accel.abs_delta_x[11]
.sym 13926 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13928 $PACKER_VCC_NET
.sym 13929 u_accel.abs_delta_x[11]
.sym 13932 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13934 $PACKER_VCC_NET
.sym 13935 u_accel.abs_delta_x[12]
.sym 13938 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13940 $PACKER_VCC_NET
.sym 13941 u_accel.abs_delta_x[13]
.sym 13944 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13946 $PACKER_VCC_NET
.sym 13947 u_accel.abs_delta_x[14]
.sym 13950 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13952 u_accel.abs_delta_x[15]
.sym 13953 $PACKER_VCC_NET
.sym 13956 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13958 u_accel.abs_delta_x[16]
.sym 13959 $PACKER_VCC_NET
.sym 13962 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 13964 $PACKER_VCC_NET
.sym 13965 u_accel.abs_delta_x[17]
.sym 13971 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 13972 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 13976 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 13980 soft_rst_SB_LUT4_I2_O[1]
.sym 13981 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 13983 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 13990 event_valid_SB_DFFSR_Q_D[2]
.sym 13993 gesture[0]
.sym 13996 gesture_confidence[3]
.sym 13998 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 13999 gesture[1]
.sym 14003 soft_rst_SB_LUT4_I2_O[0]
.sym 14007 u_accel.motion_valid
.sym 14009 u_accel.abs_delta_y[5]
.sym 14010 $PACKER_VCC_NET
.sym 14030 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 14036 $PACKER_VCC_NET
.sym 14056 $PACKER_VCC_NET
.sym 14097 clk$SB_IO_IN_$glb_clk
.sym 14098 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 14099 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 14100 soft_rst_SB_LUT4_I2_O[2]
.sym 14101 u_accel.u_output_register.last_gesture[1]
.sym 14102 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 14105 u_accel.u_output_register.last_gesture[0]
.sym 14125 led_activity_SB_LUT4_I3_O
.sym 14129 event_valid_SB_DFFSR_Q_D[2]
.sym 14134 activity_led_cnt[0]
.sym 14141 activity_led_cnt[1]
.sym 14142 activity_led_cnt[2]
.sym 14143 activity_led_cnt[3]
.sym 14145 activity_led_cnt[5]
.sym 14146 event_valid
.sym 14148 $PACKER_VCC_NET
.sym 14151 led_activity_SB_LUT4_I3_O
.sym 14152 activity_led_cnt[4]
.sym 14153 $PACKER_VCC_NET
.sym 14154 event_valid
.sym 14158 activity_led_cnt[0]
.sym 14170 activity_led_cnt[6]
.sym 14171 activity_led_cnt[7]
.sym 14172 $nextpnr_ICESTORM_LC_35$O
.sym 14175 activity_led_cnt[0]
.sym 14178 activity_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 14179 event_valid
.sym 14180 $PACKER_VCC_NET
.sym 14181 activity_led_cnt[1]
.sym 14182 activity_led_cnt[0]
.sym 14184 activity_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 14185 event_valid
.sym 14186 $PACKER_VCC_NET
.sym 14187 activity_led_cnt[2]
.sym 14188 activity_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 14190 activity_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 14191 event_valid
.sym 14192 $PACKER_VCC_NET
.sym 14193 activity_led_cnt[3]
.sym 14194 activity_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 14196 activity_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 14197 event_valid
.sym 14198 activity_led_cnt[4]
.sym 14199 $PACKER_VCC_NET
.sym 14200 activity_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 14202 activity_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 14203 event_valid
.sym 14204 $PACKER_VCC_NET
.sym 14205 activity_led_cnt[5]
.sym 14206 activity_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 14208 activity_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 14209 event_valid
.sym 14210 activity_led_cnt[6]
.sym 14211 $PACKER_VCC_NET
.sym 14212 activity_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 14214 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 14215 event_valid
.sym 14216 activity_led_cnt[7]
.sym 14217 $PACKER_VCC_NET
.sym 14218 activity_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 14219 led_activity_SB_LUT4_I3_O
.sym 14220 clk$SB_IO_IN_$glb_clk
.sym 14221 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14222 led_activity_SB_LUT4_O_I2[3]
.sym 14223 soft_rst_SB_LUT4_I2_O[0]
.sym 14224 led_activity_SB_LUT4_O_I2[2]
.sym 14225 u_accel.motion_valid
.sym 14226 u_accel.accum_valid
.sym 14227 u_accel.u_motion_computer.stage1_valid
.sym 14228 led_activity$SB_IO_OUT
.sym 14229 led_activity_SB_LUT4_I3_O
.sym 14253 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 14258 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 14263 event_valid
.sym 14264 activity_led_cnt[9]
.sym 14266 activity_led_cnt[11]
.sym 14267 $PACKER_VCC_NET
.sym 14269 activity_led_cnt[14]
.sym 14271 event_valid
.sym 14274 led_activity_SB_LUT4_I3_O
.sym 14275 activity_led_cnt[12]
.sym 14276 activity_led_cnt[13]
.sym 14277 $PACKER_VCC_NET
.sym 14279 activity_led_cnt[8]
.sym 14289 activity_led_cnt[10]
.sym 14295 activity_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 14296 event_valid
.sym 14297 $PACKER_VCC_NET
.sym 14298 activity_led_cnt[8]
.sym 14299 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 14301 activity_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 14302 event_valid
.sym 14303 $PACKER_VCC_NET
.sym 14304 activity_led_cnt[9]
.sym 14305 activity_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 14307 activity_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 14308 event_valid
.sym 14309 activity_led_cnt[10]
.sym 14310 $PACKER_VCC_NET
.sym 14311 activity_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 14313 activity_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 14314 event_valid
.sym 14315 $PACKER_VCC_NET
.sym 14316 activity_led_cnt[11]
.sym 14317 activity_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 14319 activity_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 14320 event_valid
.sym 14321 activity_led_cnt[12]
.sym 14322 $PACKER_VCC_NET
.sym 14323 activity_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 14325 activity_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 14326 event_valid
.sym 14327 activity_led_cnt[13]
.sym 14328 $PACKER_VCC_NET
.sym 14329 activity_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 14331 $nextpnr_ICESTORM_LC_36$I3
.sym 14332 event_valid
.sym 14333 $PACKER_VCC_NET
.sym 14334 activity_led_cnt[14]
.sym 14335 activity_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 14341 $nextpnr_ICESTORM_LC_36$I3
.sym 14342 led_activity_SB_LUT4_I3_O
.sym 14343 clk$SB_IO_IN_$glb_clk
.sym 14344 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14350 activity_led_cnt[0]
.sym 14358 led_activity$SB_IO_OUT
.sym 14361 event_valid
.sym 14362 led_activity_SB_LUT4_I3_O
.sym 14390 $PACKER_VCC_NET
.sym 14391 event_valid
.sym 14393 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 14397 led_activity_SB_LUT4_I3_O
.sym 14398 $PACKER_VCC_NET
.sym 14399 event_valid
.sym 14400 activity_led_cnt[14]
.sym 14401 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 14411 activity_led_cnt[15]
.sym 14412 activity_led_cnt[16]
.sym 14413 activity_led_cnt[17]
.sym 14418 $nextpnr_ICESTORM_LC_37$O
.sym 14420 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 14424 activity_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 14425 event_valid
.sym 14426 activity_led_cnt[15]
.sym 14427 $PACKER_VCC_NET
.sym 14428 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 14430 activity_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 14431 event_valid
.sym 14432 activity_led_cnt[16]
.sym 14433 $PACKER_VCC_NET
.sym 14434 activity_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 14437 event_valid
.sym 14438 activity_led_cnt[17]
.sym 14439 $PACKER_VCC_NET
.sym 14440 activity_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 14455 activity_led_cnt[17]
.sym 14456 activity_led_cnt[16]
.sym 14457 activity_led_cnt[15]
.sym 14458 activity_led_cnt[14]
.sym 14465 led_activity_SB_LUT4_I3_O
.sym 14466 clk$SB_IO_IN_$glb_clk
.sym 14467 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14486 event_valid
.sym 14522 heartbeat_cnt[22]
.sym 14556 heartbeat_cnt[22]
.sym 14738 led_heartbeat$SB_IO_OUT
.sym 15727 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16209 u_accel.early_sum_x[6]
.sym 16218 u_accel.abs_delta_x[6]
.sym 16240 u_accel.compressed_x[1]
.sym 16274 u_accel.early_sum_x[6]
.sym 16318 u_accel.early_sum_x[6]
.sym 16331 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 16332 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 16333 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16334 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 16335 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16336 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 16337 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16338 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 16342 u_accel.abs_delta_x[3]
.sym 16347 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 16351 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16363 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 16374 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 16377 u_accel.early_sum_x[5]
.sym 16378 u_accel.early_sum_x[2]
.sym 16383 u_accel.early_sum_x[0]
.sym 16385 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 16387 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 16393 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 16398 u_accel.early_sum_x[7]
.sym 16399 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16407 u_accel.early_sum_x[0]
.sym 16412 u_accel.early_sum_x[2]
.sym 16418 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 16424 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 16430 u_accel.early_sum_x[5]
.sym 16438 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 16441 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 16447 u_accel.early_sum_x[7]
.sym 16451 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16452 clk$SB_IO_IN_$glb_clk
.sym 16453 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 16454 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 16455 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 16456 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 16457 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 16458 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 16459 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 16460 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 16461 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 16464 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 16465 u_accel.abs_delta_x[4]
.sym 16487 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16489 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 16495 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 16497 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16498 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 16499 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16503 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 16508 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 16509 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16513 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16516 u_accel.early_sum_x[1]
.sym 16528 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16536 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 16540 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 16549 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16553 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16558 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 16565 u_accel.early_sum_x[1]
.sym 16571 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 16574 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16575 clk$SB_IO_IN_$glb_clk
.sym 16576 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 16577 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 16578 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 16580 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 16582 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 16583 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16584 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 16588 u_accel.abs_delta_x[5]
.sym 16605 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16607 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 16609 u_accel.u_motion_computer.abs_diff_x[0]
.sym 16610 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 16612 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 16618 u_accel.late_sum_x[2]
.sym 16619 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 16620 u_accel.late_sum_x[5]
.sym 16622 u_accel.late_sum_x[6]
.sym 16624 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 16626 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 16627 u_accel.late_sum_x[3]
.sym 16628 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 16629 u_accel.late_sum_x[4]
.sym 16630 u_accel.late_sum_x[7]
.sym 16632 u_accel.late_sum_x[1]
.sym 16633 u_accel.late_sum_x[0]
.sym 16635 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 16637 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 16639 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 16642 $PACKER_VCC_NET
.sym 16649 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 16650 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 16652 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 16653 u_accel.late_sum_x[0]
.sym 16654 $PACKER_VCC_NET
.sym 16656 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 16658 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 16659 u_accel.late_sum_x[1]
.sym 16660 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 16662 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 16664 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 16665 u_accel.late_sum_x[2]
.sym 16666 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 16668 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 16670 u_accel.late_sum_x[3]
.sym 16671 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 16672 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 16674 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 16676 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 16677 u_accel.late_sum_x[4]
.sym 16678 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 16680 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 16682 u_accel.late_sum_x[5]
.sym 16683 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 16684 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 16686 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 16688 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 16689 u_accel.late_sum_x[6]
.sym 16690 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 16692 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 16694 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 16695 u_accel.late_sum_x[7]
.sym 16696 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 16697 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 16698 clk$SB_IO_IN_$glb_clk
.sym 16699 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 16700 u_accel.late_sum_x[14]
.sym 16701 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 16702 u_accel.late_sum_x[9]
.sym 16703 u_accel.late_sum_x[11]
.sym 16704 u_accel.early_sum_x[9]
.sym 16705 u_accel.late_sum_x[8]
.sym 16706 u_accel.late_sum_x[10]
.sym 16707 u_accel.late_sum_x[15]
.sym 16716 u_accel.u_motion_computer.diff_x[1]
.sym 16717 u_accel.compressed_x[3]
.sym 16724 u_accel.abs_delta_x[5]
.sym 16725 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16727 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 16731 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 16736 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 16746 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 16747 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16748 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 16757 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 16758 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 16759 u_accel.late_sum_x[12]
.sym 16760 u_accel.late_sum_x[11]
.sym 16762 u_accel.late_sum_x[8]
.sym 16763 u_accel.late_sum_x[10]
.sym 16764 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 16765 u_accel.late_sum_x[14]
.sym 16766 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 16767 u_accel.late_sum_x[9]
.sym 16768 u_accel.late_sum_x[13]
.sym 16770 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 16772 u_accel.late_sum_x[15]
.sym 16773 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 16775 u_accel.late_sum_x[8]
.sym 16776 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 16777 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 16779 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 16781 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 16782 u_accel.late_sum_x[9]
.sym 16783 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 16785 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 16787 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 16788 u_accel.late_sum_x[10]
.sym 16789 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 16791 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 16793 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 16794 u_accel.late_sum_x[11]
.sym 16795 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 16797 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 16799 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 16800 u_accel.late_sum_x[12]
.sym 16801 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 16803 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 16805 u_accel.late_sum_x[13]
.sym 16806 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 16807 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 16809 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 16811 u_accel.late_sum_x[14]
.sym 16812 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 16813 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 16815 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 16817 u_accel.late_sum_x[15]
.sym 16818 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 16819 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 16820 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 16821 clk$SB_IO_IN_$glb_clk
.sym 16822 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 16823 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 16824 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 16825 u_accel.late_sum_x[12]
.sym 16826 u_accel.late_sum_x[13]
.sym 16827 u_accel.late_sum_x[17]
.sym 16828 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 16829 u_accel.late_sum_x[16]
.sym 16830 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 16837 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 16843 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16845 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 16846 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16859 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 16868 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16872 u_accel.early_sum_x[17]
.sym 16876 u_accel.early_sum_x[15]
.sym 16877 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16878 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 16881 u_accel.u_motion_computer.abs_diff_x[0]
.sym 16886 u_accel.late_sum_x[16]
.sym 16887 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 16892 u_accel.late_sum_x[17]
.sym 16896 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 16898 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 16899 u_accel.late_sum_x[16]
.sym 16900 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 16903 u_accel.early_sum_x[17]
.sym 16905 u_accel.late_sum_x[17]
.sym 16906 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 16909 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16915 u_accel.u_motion_computer.abs_diff_x[0]
.sym 16929 u_accel.early_sum_x[15]
.sym 16936 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 16942 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16943 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 16944 clk$SB_IO_IN_$glb_clk
.sym 16945 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 16958 u_accel.early_sum_x[17]
.sym 16962 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 16964 u_accel.early_sum_x[15]
.sym 16968 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16969 event_y[1]
.sym 16978 $PACKER_VCC_NET
.sym 16979 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16980 u_accel.abs_delta_x[2]
.sym 16988 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16989 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 16990 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 16993 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 16994 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 16995 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16996 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 16997 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 16998 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 17000 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 17001 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17020 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 17021 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17022 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17026 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17027 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17029 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 17032 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17033 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17035 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 17038 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17045 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17050 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 17051 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 17053 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17056 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 17057 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17058 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17064 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17066 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 17067 clk$SB_IO_IN_$glb_clk
.sym 17068 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17081 u_accel.abs_delta_x[5]
.sym 17094 u_accel.abs_delta_x[7]
.sym 17096 u_accel.abs_delta_y[12]
.sym 17097 u_accel.abs_delta_x[4]
.sym 17098 u_accel.abs_delta_y[9]
.sym 17100 u_accel.abs_delta_x[6]
.sym 17102 u_accel.abs_delta_x[3]
.sym 17104 u_accel.abs_delta_y[7]
.sym 17110 u_accel.abs_delta_x[0]
.sym 17111 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17112 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17118 u_accel.u_motion_computer.abs_diff_x[0]
.sym 17120 u_accel.u_motion_computer.diff_x[1]
.sym 17121 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17125 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17126 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17138 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 17139 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17146 u_accel.u_motion_computer.abs_diff_x[0]
.sym 17150 u_accel.abs_delta_x[0]
.sym 17155 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17156 u_accel.u_motion_computer.diff_x[1]
.sym 17158 u_accel.u_motion_computer.abs_diff_x[0]
.sym 17164 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17169 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17174 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17179 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17181 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17182 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 17187 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17189 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 17190 clk$SB_IO_IN_$glb_clk
.sym 17191 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17201 u_accel.window_complete
.sym 17202 u_accel.window_complete
.sym 17203 u_accel.class_gesture[1]
.sym 17207 $PACKER_VCC_NET
.sym 17213 $PACKER_VCC_NET
.sym 17217 u_accel.abs_delta_x[1]
.sym 17221 u_accel.abs_delta_y[11]
.sym 17223 u_accel.abs_delta_y[14]
.sym 17224 u_accel.abs_delta_x[5]
.sym 17226 u_accel.abs_delta_y[14]
.sym 17234 u_accel.abs_delta_y[2]
.sym 17235 u_accel.abs_delta_x[1]
.sym 17236 u_accel.abs_delta_y[6]
.sym 17237 u_accel.abs_delta_x[7]
.sym 17239 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17240 u_accel.abs_delta_y[1]
.sym 17242 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 17243 u_accel.abs_delta_x[6]
.sym 17245 u_accel.abs_delta_y[0]
.sym 17246 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17247 u_accel.abs_delta_x[4]
.sym 17249 u_accel.abs_delta_x[5]
.sym 17250 $PACKER_VCC_NET
.sym 17251 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17252 u_accel.abs_delta_x[2]
.sym 17253 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17254 u_accel.abs_delta_y[3]
.sym 17256 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17257 u_accel.abs_delta_y[4]
.sym 17258 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.sym 17259 u_accel.abs_delta_y[5]
.sym 17260 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17262 u_accel.abs_delta_x[3]
.sym 17264 u_accel.abs_delta_y[7]
.sym 17265 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 17267 u_accel.abs_delta_y[0]
.sym 17268 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 17269 $PACKER_VCC_NET
.sym 17271 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 17273 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.sym 17274 u_accel.abs_delta_y[1]
.sym 17275 u_accel.abs_delta_x[1]
.sym 17277 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 17279 u_accel.abs_delta_y[2]
.sym 17280 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17281 u_accel.abs_delta_x[2]
.sym 17283 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 17285 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17286 u_accel.abs_delta_y[3]
.sym 17287 u_accel.abs_delta_x[3]
.sym 17289 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 17291 u_accel.abs_delta_y[4]
.sym 17292 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17293 u_accel.abs_delta_x[4]
.sym 17295 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17297 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17298 u_accel.abs_delta_y[5]
.sym 17299 u_accel.abs_delta_x[5]
.sym 17301 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17303 u_accel.abs_delta_y[6]
.sym 17304 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17305 u_accel.abs_delta_x[6]
.sym 17307 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17309 u_accel.abs_delta_y[7]
.sym 17310 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17311 u_accel.abs_delta_x[7]
.sym 17317 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 17318 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 17319 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 17320 u_accel.abs_delta_y[3]
.sym 17321 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 17322 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 17327 u_accel.u_motion_computer.abs_diff_y[0]
.sym 17328 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17329 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17331 u_accel.abs_delta_y[1]
.sym 17332 u_accel.abs_delta_x[11]
.sym 17333 u_accel.abs_delta_y[2]
.sym 17335 u_accel.abs_delta_x[9]
.sym 17337 u_accel.u_motion_computer.diff_y[1]
.sym 17339 u_accel.class_gesture[1]
.sym 17341 u_accel.class_gesture[0]
.sym 17345 u_accel.abs_delta_y[11]
.sym 17349 u_accel.abs_delta_y[8]
.sym 17351 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17356 u_accel.abs_delta_y[8]
.sym 17358 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17359 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17360 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17361 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17363 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17365 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17366 u_accel.abs_delta_y[12]
.sym 17368 u_accel.abs_delta_y[9]
.sym 17369 u_accel.abs_delta_x[9]
.sym 17370 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17371 u_accel.abs_delta_x[11]
.sym 17373 u_accel.abs_delta_y[10]
.sym 17375 u_accel.abs_delta_x[14]
.sym 17376 u_accel.abs_delta_x[13]
.sym 17377 u_accel.abs_delta_x[10]
.sym 17378 u_accel.abs_delta_y[15]
.sym 17379 u_accel.abs_delta_x[12]
.sym 17380 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17381 u_accel.abs_delta_y[11]
.sym 17383 u_accel.abs_delta_y[14]
.sym 17385 u_accel.abs_delta_x[15]
.sym 17386 u_accel.abs_delta_x[8]
.sym 17387 u_accel.abs_delta_y[13]
.sym 17388 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17390 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17391 u_accel.abs_delta_y[8]
.sym 17392 u_accel.abs_delta_x[8]
.sym 17394 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17396 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17397 u_accel.abs_delta_y[9]
.sym 17398 u_accel.abs_delta_x[9]
.sym 17400 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17402 u_accel.abs_delta_y[10]
.sym 17403 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17404 u_accel.abs_delta_x[10]
.sym 17406 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17408 u_accel.abs_delta_y[11]
.sym 17409 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17410 u_accel.abs_delta_x[11]
.sym 17412 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17414 u_accel.abs_delta_y[12]
.sym 17415 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17416 u_accel.abs_delta_x[12]
.sym 17418 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17420 u_accel.abs_delta_y[13]
.sym 17421 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17422 u_accel.abs_delta_x[13]
.sym 17424 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17426 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17427 u_accel.abs_delta_y[14]
.sym 17428 u_accel.abs_delta_x[14]
.sym 17430 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17432 u_accel.abs_delta_y[15]
.sym 17433 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17434 u_accel.abs_delta_x[15]
.sym 17457 event_valid_SB_DFFSR_Q_D[2]
.sym 17462 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 17464 u_accel.abs_delta_y[15]
.sym 17471 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17474 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17479 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17480 u_accel.abs_delta_x[13]
.sym 17482 u_accel.abs_delta_x[17]
.sym 17483 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 17484 u_accel.abs_delta_y[3]
.sym 17485 $PACKER_VCC_NET
.sym 17486 u_accel.abs_delta_x[14]
.sym 17488 u_accel.abs_delta_y[6]
.sym 17490 u_accel.abs_delta_x[17]
.sym 17491 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 17493 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 17494 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 17495 u_accel.abs_delta_x[15]
.sym 17496 u_accel.abs_delta_y[16]
.sym 17497 u_accel.abs_delta_x[6]
.sym 17498 u_accel.abs_delta_y[14]
.sym 17499 u_accel.abs_delta_x[3]
.sym 17503 u_accel.abs_delta_y[17]
.sym 17504 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17505 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 17506 u_accel.abs_delta_y[15]
.sym 17507 u_accel.abs_delta_y[13]
.sym 17508 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 17509 u_accel.abs_delta_x[16]
.sym 17510 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 17511 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17513 u_accel.abs_delta_y[16]
.sym 17514 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17515 u_accel.abs_delta_x[16]
.sym 17517 $nextpnr_ICESTORM_LC_30$I3
.sym 17519 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17520 u_accel.abs_delta_y[17]
.sym 17521 u_accel.abs_delta_x[17]
.sym 17523 $nextpnr_ICESTORM_LC_30$COUT
.sym 17526 $PACKER_VCC_NET
.sym 17527 $nextpnr_ICESTORM_LC_30$I3
.sym 17530 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 17531 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 17532 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 17533 $nextpnr_ICESTORM_LC_30$COUT
.sym 17536 u_accel.abs_delta_y[15]
.sym 17537 u_accel.abs_delta_x[13]
.sym 17538 u_accel.abs_delta_x[15]
.sym 17539 u_accel.abs_delta_y[13]
.sym 17542 u_accel.abs_delta_x[14]
.sym 17543 u_accel.abs_delta_x[6]
.sym 17544 u_accel.abs_delta_y[14]
.sym 17545 u_accel.abs_delta_y[6]
.sym 17548 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 17549 u_accel.abs_delta_x[17]
.sym 17550 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 17551 u_accel.abs_delta_y[17]
.sym 17554 u_accel.abs_delta_y[3]
.sym 17555 u_accel.abs_delta_x[3]
.sym 17556 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 17557 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 17568 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 17586 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 17587 u_accel.abs_delta_x[7]
.sym 17588 u_accel.abs_delta_y[12]
.sym 17589 u_accel.abs_delta_x[4]
.sym 17590 u_accel.abs_delta_y[9]
.sym 17592 u_accel.abs_delta_y[15]
.sym 17593 u_accel.abs_delta_x[6]
.sym 17594 u_accel.abs_delta_y[10]
.sym 17596 u_accel.abs_delta_y[7]
.sym 17602 u_accel.abs_delta_y[4]
.sym 17604 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 17605 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 17606 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 17607 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17608 u_accel.abs_delta_y[8]
.sym 17609 u_accel.abs_delta_x[11]
.sym 17610 u_accel.abs_delta_x[8]
.sym 17612 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 17613 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 17614 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 17617 u_accel.abs_delta_y[11]
.sym 17622 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 17629 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 17630 u_accel.abs_delta_x[4]
.sym 17631 u_accel.delta_x[17]
.sym 17638 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 17641 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 17642 u_accel.delta_x[17]
.sym 17643 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 17644 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 17654 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 17655 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 17659 u_accel.abs_delta_y[8]
.sym 17660 u_accel.abs_delta_x[8]
.sym 17666 u_accel.abs_delta_y[11]
.sym 17667 u_accel.abs_delta_x[11]
.sym 17671 u_accel.abs_delta_y[4]
.sym 17672 u_accel.abs_delta_x[4]
.sym 17673 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 17674 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 17678 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 17680 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 17681 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 17682 clk$SB_IO_IN_$glb_clk
.sym 17683 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17684 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17685 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17686 gesture_confidence[2]
.sym 17687 gesture_confidence[0]
.sym 17688 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17689 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17690 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17691 gesture_confidence[3]
.sym 17696 u_accel.abs_delta_y[4]
.sym 17700 u_accel.abs_delta_y[5]
.sym 17702 u_accel.abs_delta_y[6]
.sym 17708 u_accel.abs_delta_y[11]
.sym 17710 u_accel.abs_delta_y[14]
.sym 17711 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 17714 u_accel.abs_delta_y[12]
.sym 17725 u_accel.class_gesture[1]
.sym 17726 u_accel.class_gesture[0]
.sym 17727 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 17730 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 17732 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 17733 event_valid_SB_DFFSR_Q_D[2]
.sym 17736 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 17740 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 17745 u_accel.abs_delta_x[5]
.sym 17746 u_accel.abs_delta_y[5]
.sym 17752 u_accel.motion_valid
.sym 17770 u_accel.class_gesture[1]
.sym 17776 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 17777 u_accel.motion_valid
.sym 17778 event_valid_SB_DFFSR_Q_D[2]
.sym 17779 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 17782 u_accel.abs_delta_x[5]
.sym 17783 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 17784 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 17785 u_accel.abs_delta_y[5]
.sym 17794 u_accel.motion_valid
.sym 17795 event_valid_SB_DFFSR_Q_D[2]
.sym 17797 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 17800 u_accel.class_gesture[0]
.sym 17804 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 17805 clk$SB_IO_IN_$glb_clk
.sym 17806 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17807 u_accel.abs_delta_y[13]
.sym 17808 u_accel.abs_delta_y[12]
.sym 17809 u_accel.abs_delta_y[9]
.sym 17810 u_accel.abs_delta_y[15]
.sym 17811 u_accel.abs_delta_y[10]
.sym 17812 u_accel.abs_delta_y[7]
.sym 17813 u_accel.abs_delta_y[11]
.sym 17814 u_accel.abs_delta_y[14]
.sym 17820 event_valid_SB_DFFSR_Q_D[2]
.sym 17829 gesture_confidence[1]
.sym 17831 u_accel.class_gesture[1]
.sym 17836 u_accel.abs_delta_y[11]
.sym 17837 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 17841 u_accel.class_gesture[0]
.sym 17857 soft_rst_SB_LUT4_I2_O[2]
.sym 17860 soft_rst_SB_LUT4_I2_O[1]
.sym 17861 event_valid_SB_DFFSR_Q_D[2]
.sym 17871 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 17874 soft_rst_SB_LUT4_I2_O[0]
.sym 17877 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 17881 event_valid_SB_DFFSR_Q_D[2]
.sym 17882 soft_rst_SB_LUT4_I2_O[1]
.sym 17883 soft_rst_SB_LUT4_I2_O[2]
.sym 17884 soft_rst_SB_LUT4_I2_O[0]
.sym 17906 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 17911 soft_rst_SB_LUT4_I2_O[0]
.sym 17912 event_valid_SB_DFFSR_Q_D[2]
.sym 17913 soft_rst_SB_LUT4_I2_O[1]
.sym 17914 soft_rst_SB_LUT4_I2_O[2]
.sym 17923 soft_rst_SB_LUT4_I2_O[0]
.sym 17924 event_valid_SB_DFFSR_Q_D[2]
.sym 17925 soft_rst_SB_LUT4_I2_O[1]
.sym 17926 soft_rst_SB_LUT4_I2_O[2]
.sym 17928 clk$SB_IO_IN_$glb_clk
.sym 17929 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 17930 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17931 u_accel.abs_delta_y[16]
.sym 17932 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 17933 u_accel.delta_y[5]
.sym 17934 u_accel.delta_y[15]
.sym 17935 u_accel.delta_y[3]
.sym 17936 u_accel.delta_y[2]
.sym 17937 u_accel.delta_y[4]
.sym 17949 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17956 u_accel.abs_delta_y[15]
.sym 17960 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17962 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17964 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17973 u_accel.u_output_register.last_gesture[1]
.sym 17977 u_accel.u_output_register.last_gesture[0]
.sym 17979 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 17980 activity_led_cnt[1]
.sym 17981 activity_led_cnt[2]
.sym 17982 activity_led_cnt[3]
.sym 17983 activity_led_cnt[4]
.sym 17984 activity_led_cnt[5]
.sym 17990 u_accel.class_gesture[1]
.sym 17991 u_accel.class_gesture[1]
.sym 17997 activity_led_cnt[0]
.sym 17998 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 18001 u_accel.class_gesture[0]
.sym 18004 activity_led_cnt[5]
.sym 18005 activity_led_cnt[4]
.sym 18006 activity_led_cnt[3]
.sym 18007 activity_led_cnt[2]
.sym 18010 u_accel.class_gesture[0]
.sym 18011 u_accel.u_output_register.last_gesture[1]
.sym 18012 u_accel.class_gesture[1]
.sym 18013 u_accel.u_output_register.last_gesture[0]
.sym 18016 u_accel.class_gesture[1]
.sym 18022 activity_led_cnt[0]
.sym 18024 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 18025 activity_led_cnt[1]
.sym 18043 u_accel.class_gesture[0]
.sym 18050 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 18051 clk$SB_IO_IN_$glb_clk
.sym 18052 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 18053 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[1]
.sym 18054 u_accel.delta_y[17]
.sym 18055 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 18056 u_accel.delta_y[1]
.sym 18057 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[2]
.sym 18058 u_accel.delta_y[16]
.sym 18059 u_accel.delta_y[0]
.sym 18060 u_accel.delta_y[14]
.sym 18065 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 18072 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 18074 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 18075 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 18079 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 18085 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 18087 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 18094 led_activity_SB_LUT4_O_I2[3]
.sym 18096 event_valid_SB_DFFSR_Q_D[2]
.sym 18097 activity_led_cnt[11]
.sym 18098 activity_led_cnt[12]
.sym 18099 u_accel.u_motion_computer.stage1_valid
.sym 18100 led_activity$SB_IO_OUT
.sym 18101 event_valid
.sym 18102 activity_led_cnt[8]
.sym 18103 activity_led_cnt[9]
.sym 18104 activity_led_cnt[10]
.sym 18105 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 18107 activity_led_cnt[13]
.sym 18111 u_accel.window_complete
.sym 18116 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 18117 activity_led_cnt[7]
.sym 18120 led_activity_SB_LUT4_O_I2[2]
.sym 18121 u_accel.motion_valid
.sym 18122 u_accel.accum_valid
.sym 18124 activity_led_cnt[6]
.sym 18127 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 18128 activity_led_cnt[8]
.sym 18129 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 18130 activity_led_cnt[7]
.sym 18136 u_accel.motion_valid
.sym 18139 activity_led_cnt[12]
.sym 18140 activity_led_cnt[11]
.sym 18141 activity_led_cnt[13]
.sym 18142 activity_led_cnt[10]
.sym 18147 u_accel.u_motion_computer.stage1_valid
.sym 18152 u_accel.window_complete
.sym 18159 u_accel.accum_valid
.sym 18163 led_activity_SB_LUT4_O_I2[3]
.sym 18164 led_activity_SB_LUT4_O_I2[2]
.sym 18165 activity_led_cnt[9]
.sym 18166 activity_led_cnt[6]
.sym 18169 event_valid
.sym 18170 event_valid_SB_DFFSR_Q_D[2]
.sym 18172 led_activity$SB_IO_OUT
.sym 18174 clk$SB_IO_IN_$glb_clk
.sym 18175 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 18176 u_accel.delta_y[11]
.sym 18178 u_accel.delta_y[12]
.sym 18179 u_accel.delta_y[9]
.sym 18182 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 18190 u_accel.u_motion_computer.stage1_valid
.sym 18197 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18198 u_accel.accum_valid
.sym 18218 event_valid
.sym 18228 led_activity_SB_LUT4_I3_O
.sym 18246 activity_led_cnt[0]
.sym 18280 event_valid
.sym 18283 activity_led_cnt[0]
.sym 18296 led_activity_SB_LUT4_I3_O
.sym 18297 clk$SB_IO_IN_$glb_clk
.sym 18298 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 18861 led_heartbeat$SB_IO_OUT
.sym 19820 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 20039 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 20040 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 20041 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 20042 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 20043 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 20044 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 20045 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 20046 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 20069 u_accel.compressed_x[0]
.sym 20070 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 20071 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20073 u_accel.compressed_x[2]
.sym 20091 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20096 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 20122 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 20159 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20160 clk$SB_IO_IN_$glb_clk
.sym 20161 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20162 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 20163 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 20164 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 20165 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 20166 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 20167 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 20168 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 20169 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 20186 u_accel.compressed_x[3]
.sym 20190 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 20192 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 20196 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 20203 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 20204 u_accel.compressed_x[3]
.sym 20207 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 20209 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 20212 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 20215 u_accel.compressed_x[1]
.sym 20218 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 20221 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 20229 u_accel.compressed_x[0]
.sym 20230 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 20232 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 20233 u_accel.compressed_x[2]
.sym 20235 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 20237 u_accel.compressed_x[0]
.sym 20238 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 20241 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 20243 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 20244 u_accel.compressed_x[1]
.sym 20245 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 20247 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 20249 u_accel.compressed_x[2]
.sym 20250 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 20251 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 20253 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 20255 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 20256 u_accel.compressed_x[3]
.sym 20257 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 20259 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 20261 u_accel.compressed_x[3]
.sym 20262 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 20263 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 20265 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 20267 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 20268 u_accel.compressed_x[3]
.sym 20269 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 20271 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 20273 u_accel.compressed_x[3]
.sym 20274 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 20275 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 20277 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 20279 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 20280 u_accel.compressed_x[3]
.sym 20281 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 20282 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 20283 clk$SB_IO_IN_$glb_clk
.sym 20284 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 20285 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 20286 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 20287 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 20288 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 20289 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 20290 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 20291 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 20292 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 20310 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 20312 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 20313 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 20314 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 20315 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20316 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20317 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20318 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 20319 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 20320 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 20321 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 20331 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 20343 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 20345 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 20346 u_accel.compressed_x[3]
.sym 20349 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20350 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20352 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20354 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20356 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 20358 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 20360 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20361 u_accel.compressed_x[3]
.sym 20362 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 20364 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 20366 u_accel.compressed_x[3]
.sym 20367 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 20368 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 20370 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 20372 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20373 u_accel.compressed_x[3]
.sym 20374 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 20376 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 20378 u_accel.compressed_x[3]
.sym 20379 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 20380 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 20382 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 20384 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20385 u_accel.compressed_x[3]
.sym 20386 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 20388 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 20390 u_accel.compressed_x[3]
.sym 20391 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 20392 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 20394 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 20396 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 20397 u_accel.compressed_x[3]
.sym 20398 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 20400 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 20402 u_accel.compressed_x[3]
.sym 20403 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20404 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 20405 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 20406 clk$SB_IO_IN_$glb_clk
.sym 20407 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 20408 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 20409 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 20410 u_accel.late_sum_x[7]
.sym 20411 u_accel.late_sum_x[1]
.sym 20412 u_accel.early_sum_x[10]
.sym 20413 u_accel.early_sum_x[3]
.sym 20414 u_accel.early_sum_x[11]
.sym 20415 u_accel.early_sum_x[4]
.sym 20426 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 20429 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 20431 u_accel.compressed_x[1]
.sym 20432 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 20433 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20435 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 20437 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20440 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 20441 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 20442 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 20443 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20444 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 20450 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 20455 u_accel.compressed_x[3]
.sym 20457 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20458 u_accel.compressed_x[3]
.sym 20470 u_accel.early_sum_x[3]
.sym 20477 u_accel.early_sum_x[10]
.sym 20479 u_accel.early_sum_x[11]
.sym 20480 u_accel.early_sum_x[4]
.sym 20481 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 20483 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20484 u_accel.compressed_x[3]
.sym 20485 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 20488 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 20489 u_accel.compressed_x[3]
.sym 20491 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 20502 u_accel.early_sum_x[3]
.sym 20515 u_accel.early_sum_x[4]
.sym 20519 u_accel.early_sum_x[11]
.sym 20526 u_accel.early_sum_x[10]
.sym 20528 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 20529 clk$SB_IO_IN_$glb_clk
.sym 20530 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 20531 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 20532 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 20533 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 20534 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 20535 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 20536 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 20537 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 20538 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 20545 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 20556 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20562 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 20566 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 20576 u_accel.early_sum_x[9]
.sym 20583 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20589 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20591 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 20593 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20595 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 20596 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 20601 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 20603 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20607 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 20614 u_accel.early_sum_x[9]
.sym 20620 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 20625 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 20630 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 20635 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20644 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 20650 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20651 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20652 clk$SB_IO_IN_$glb_clk
.sym 20653 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20654 u_accel.early_sum_x[13]
.sym 20655 u_accel.early_sum_x[12]
.sym 20656 u_accel.early_sum_x[14]
.sym 20657 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 20658 u_accel.early_sum_x[17]
.sym 20659 u_accel.early_sum_x[8]
.sym 20660 u_accel.early_sum_x[15]
.sym 20661 u_accel.early_sum_x[16]
.sym 20668 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 20670 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 20673 $PACKER_VCC_NET
.sym 20684 u_accel.window_complete
.sym 20687 $PACKER_VCC_NET
.sym 20695 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20697 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20702 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 20705 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 20707 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20711 u_accel.early_sum_x[13]
.sym 20712 u_accel.early_sum_x[12]
.sym 20713 u_accel.early_sum_x[14]
.sym 20724 u_accel.early_sum_x[8]
.sym 20728 u_accel.early_sum_x[8]
.sym 20737 u_accel.early_sum_x[13]
.sym 20743 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20746 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 20755 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 20759 u_accel.early_sum_x[14]
.sym 20766 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 20770 u_accel.early_sum_x[12]
.sym 20774 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20775 clk$SB_IO_IN_$glb_clk
.sym 20776 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20780 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 20782 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 20791 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20920 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 20928 u_accel.abs_delta_x[15]
.sym 20943 u_accel.abs_delta_x[1]
.sym 20949 u_accel.abs_delta_x[0]
.sym 20955 u_accel.abs_delta_x[4]
.sym 20957 u_accel.abs_delta_x[5]
.sym 20958 u_accel.abs_delta_x[2]
.sym 20962 u_accel.abs_delta_x[6]
.sym 20967 u_accel.abs_delta_x[7]
.sym 20971 u_accel.abs_delta_x[3]
.sym 20973 $nextpnr_ICESTORM_LC_4$O
.sym 20975 u_accel.abs_delta_x[0]
.sym 20979 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20981 u_accel.abs_delta_x[1]
.sym 20985 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20987 u_accel.abs_delta_x[2]
.sym 20991 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20994 u_accel.abs_delta_x[3]
.sym 20997 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 20999 u_accel.abs_delta_x[4]
.sym 21003 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21005 u_accel.abs_delta_x[5]
.sym 21009 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21011 u_accel.abs_delta_x[6]
.sym 21015 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21018 u_accel.abs_delta_x[7]
.sym 21025 u_accel.abs_delta_y[0]
.sym 21028 u_accel.abs_delta_y[1]
.sym 21029 u_accel.abs_delta_y[2]
.sym 21046 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 21047 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21057 u_accel.abs_delta_y[16]
.sym 21058 u_accel.abs_delta_x[2]
.sym 21059 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21067 u_accel.abs_delta_x[9]
.sym 21068 $PACKER_VCC_NET
.sym 21070 u_accel.abs_delta_x[11]
.sym 21076 $PACKER_VCC_NET
.sym 21080 u_accel.abs_delta_x[13]
.sym 21086 u_accel.abs_delta_x[12]
.sym 21088 u_accel.abs_delta_x[15]
.sym 21090 u_accel.abs_delta_x[10]
.sym 21092 u_accel.abs_delta_x[8]
.sym 21094 u_accel.abs_delta_x[14]
.sym 21096 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21098 u_accel.abs_delta_x[8]
.sym 21099 $PACKER_VCC_NET
.sym 21102 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21104 $PACKER_VCC_NET
.sym 21105 u_accel.abs_delta_x[9]
.sym 21108 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21110 u_accel.abs_delta_x[10]
.sym 21111 $PACKER_VCC_NET
.sym 21114 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21116 u_accel.abs_delta_x[11]
.sym 21117 $PACKER_VCC_NET
.sym 21120 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21122 $PACKER_VCC_NET
.sym 21123 u_accel.abs_delta_x[12]
.sym 21126 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21128 u_accel.abs_delta_x[13]
.sym 21129 $PACKER_VCC_NET
.sym 21132 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21134 u_accel.abs_delta_x[14]
.sym 21135 $PACKER_VCC_NET
.sym 21138 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21140 $PACKER_VCC_NET
.sym 21141 u_accel.abs_delta_x[15]
.sym 21164 $PACKER_VCC_NET
.sym 21172 $PACKER_VCC_NET
.sym 21178 $PACKER_VCC_NET
.sym 21179 u_accel.abs_delta_y[4]
.sym 21181 u_accel.abs_delta_y[5]
.sym 21182 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21188 u_accel.abs_delta_y[5]
.sym 21189 $PACKER_VCC_NET
.sym 21190 u_accel.abs_delta_y[7]
.sym 21191 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 21192 u_accel.abs_delta_x[1]
.sym 21193 u_accel.abs_delta_y[2]
.sym 21195 u_accel.abs_delta_x[7]
.sym 21196 u_accel.abs_delta_y[9]
.sym 21198 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 21199 u_accel.abs_delta_x[5]
.sym 21200 u_accel.abs_delta_y[1]
.sym 21201 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21204 $PACKER_VCC_NET
.sym 21205 u_accel.abs_delta_x[9]
.sym 21207 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21208 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21212 u_accel.abs_delta_x[17]
.sym 21214 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 21215 u_accel.abs_delta_x[16]
.sym 21217 u_accel.abs_delta_y[16]
.sym 21218 u_accel.abs_delta_x[2]
.sym 21219 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI
.sym 21221 u_accel.abs_delta_x[16]
.sym 21222 $PACKER_VCC_NET
.sym 21225 $nextpnr_ICESTORM_LC_5$I3
.sym 21227 u_accel.abs_delta_x[17]
.sym 21228 $PACKER_VCC_NET
.sym 21235 $nextpnr_ICESTORM_LC_5$I3
.sym 21238 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 21239 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 21240 u_accel.abs_delta_x[1]
.sym 21241 u_accel.abs_delta_y[1]
.sym 21244 u_accel.abs_delta_y[9]
.sym 21245 u_accel.abs_delta_x[7]
.sym 21246 u_accel.abs_delta_x[9]
.sym 21247 u_accel.abs_delta_y[7]
.sym 21251 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21252 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21253 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 21256 u_accel.abs_delta_y[2]
.sym 21257 u_accel.abs_delta_x[16]
.sym 21258 u_accel.abs_delta_x[2]
.sym 21259 u_accel.abs_delta_y[16]
.sym 21262 u_accel.abs_delta_y[5]
.sym 21264 u_accel.abs_delta_x[5]
.sym 21265 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 21266 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 21267 clk$SB_IO_IN_$glb_clk
.sym 21268 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21286 u_accel.abs_delta_y[7]
.sym 21292 u_accel.abs_delta_y[9]
.sym 21293 u_accel.abs_delta_y[6]
.sym 21296 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 21297 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21298 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 21299 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21300 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 21301 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 21302 u_accel.u_motion_computer.abs_diff_y[0]
.sym 21315 u_accel.abs_delta_y[3]
.sym 21330 u_accel.abs_delta_y[4]
.sym 21331 u_accel.abs_delta_y[10]
.sym 21332 $PACKER_VCC_NET
.sym 21333 u_accel.abs_delta_y[7]
.sym 21335 u_accel.abs_delta_y[9]
.sym 21337 u_accel.abs_delta_y[8]
.sym 21338 $PACKER_VCC_NET
.sym 21339 u_accel.abs_delta_y[5]
.sym 21340 u_accel.abs_delta_y[6]
.sym 21342 $nextpnr_ICESTORM_LC_6$O
.sym 21344 u_accel.abs_delta_y[3]
.sym 21348 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21350 u_accel.abs_delta_y[4]
.sym 21351 $PACKER_VCC_NET
.sym 21354 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21356 $PACKER_VCC_NET
.sym 21357 u_accel.abs_delta_y[5]
.sym 21360 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21362 $PACKER_VCC_NET
.sym 21363 u_accel.abs_delta_y[6]
.sym 21366 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21368 u_accel.abs_delta_y[7]
.sym 21369 $PACKER_VCC_NET
.sym 21372 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21374 u_accel.abs_delta_y[8]
.sym 21375 $PACKER_VCC_NET
.sym 21378 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21380 $PACKER_VCC_NET
.sym 21381 u_accel.abs_delta_y[9]
.sym 21384 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21386 $PACKER_VCC_NET
.sym 21387 u_accel.abs_delta_y[10]
.sym 21394 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 21395 u_accel.abs_delta_y[8]
.sym 21396 u_accel.abs_delta_y[4]
.sym 21397 u_accel.abs_delta_y[5]
.sym 21398 u_accel.abs_delta_y[6]
.sym 21399 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21409 u_accel.abs_delta_y[14]
.sym 21416 u_accel.abs_delta_y[13]
.sym 21417 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 21418 u_accel.abs_delta_y[12]
.sym 21420 u_accel.abs_delta_y[9]
.sym 21422 u_accel.abs_delta_y[15]
.sym 21424 u_accel.abs_delta_y[10]
.sym 21425 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 21426 u_accel.abs_delta_y[7]
.sym 21428 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21442 u_accel.abs_delta_y[13]
.sym 21444 $PACKER_VCC_NET
.sym 21448 u_accel.abs_delta_y[15]
.sym 21450 $PACKER_VCC_NET
.sym 21451 u_accel.abs_delta_y[12]
.sym 21453 u_accel.abs_delta_y[11]
.sym 21455 u_accel.abs_delta_y[16]
.sym 21456 u_accel.abs_delta_y[17]
.sym 21463 u_accel.abs_delta_y[14]
.sym 21465 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21467 $PACKER_VCC_NET
.sym 21468 u_accel.abs_delta_y[11]
.sym 21471 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21473 u_accel.abs_delta_y[12]
.sym 21474 $PACKER_VCC_NET
.sym 21477 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21479 $PACKER_VCC_NET
.sym 21480 u_accel.abs_delta_y[13]
.sym 21483 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21485 $PACKER_VCC_NET
.sym 21486 u_accel.abs_delta_y[14]
.sym 21489 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21491 $PACKER_VCC_NET
.sym 21492 u_accel.abs_delta_y[15]
.sym 21495 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 21497 u_accel.abs_delta_y[16]
.sym 21498 $PACKER_VCC_NET
.sym 21501 $nextpnr_ICESTORM_LC_7$I3
.sym 21503 u_accel.abs_delta_y[17]
.sym 21504 $PACKER_VCC_NET
.sym 21511 $nextpnr_ICESTORM_LC_7$I3
.sym 21516 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21517 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 21518 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 21519 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 21520 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 21521 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 21522 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 21530 u_accel.abs_delta_y[8]
.sym 21540 u_accel.abs_delta_y[11]
.sym 21541 u_accel.abs_delta_y[16]
.sym 21542 u_accel.abs_delta_y[17]
.sym 21544 u_accel.abs_delta_y[13]
.sym 21546 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21548 $PACKER_VCC_NET
.sym 21550 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21556 u_accel.abs_delta_x[4]
.sym 21559 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21560 u_accel.abs_delta_x[6]
.sym 21561 u_accel.abs_delta_y[7]
.sym 21562 u_accel.abs_delta_x[7]
.sym 21567 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21568 u_accel.abs_delta_y[4]
.sym 21569 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21570 u_accel.abs_delta_y[6]
.sym 21571 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21572 u_accel.u_motion_computer.abs_diff_y[0]
.sym 21574 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 21575 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 21587 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 21591 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21597 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21601 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 21602 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 21603 u_accel.abs_delta_x[6]
.sym 21604 u_accel.abs_delta_y[6]
.sym 21607 u_accel.abs_delta_y[4]
.sym 21608 u_accel.abs_delta_x[4]
.sym 21609 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 21610 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 21613 u_accel.u_motion_computer.abs_diff_y[0]
.sym 21620 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21625 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21631 u_accel.abs_delta_y[7]
.sym 21632 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 21633 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 21634 u_accel.abs_delta_x[7]
.sym 21635 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 21636 clk$SB_IO_IN_$glb_clk
.sym 21637 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21638 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 21639 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 21640 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 21641 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 21642 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 21643 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 21644 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 21645 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 21651 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 21653 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21655 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21656 gesture_confidence[2]
.sym 21657 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21658 gesture_confidence[0]
.sym 21659 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21666 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 21669 $PACKER_VCC_NET
.sym 21670 $PACKER_VCC_NET
.sym 21671 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21680 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21682 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21686 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21687 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 21688 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21690 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21692 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 21694 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 21696 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 21701 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 21702 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 21705 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 21706 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 21707 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 21708 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 21709 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21710 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21712 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21713 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21714 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 21719 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 21720 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 21721 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21724 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21725 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 21727 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 21731 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21732 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 21733 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21736 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21737 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 21738 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21743 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 21744 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21745 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21748 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 21749 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21750 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21755 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 21756 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21757 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21758 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 21759 clk$SB_IO_IN_$glb_clk
.sym 21760 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21761 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 21762 u_accel.abs_delta_y[17]
.sym 21763 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21764 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21765 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21766 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21767 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21768 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21774 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21776 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21778 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21780 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 21781 gesture_valid
.sym 21782 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21784 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21785 $PACKER_VCC_NET
.sym 21790 u_accel.u_motion_computer.diff_y[1]
.sym 21792 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21794 u_accel.u_motion_computer.abs_diff_y[0]
.sym 21796 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 21802 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21807 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21812 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21815 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21816 u_accel.delta_y[2]
.sym 21819 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21820 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21825 u_accel.delta_y[4]
.sym 21826 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 21829 u_accel.delta_y[5]
.sym 21831 u_accel.delta_y[3]
.sym 21833 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 21837 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21841 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 21842 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21843 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21847 u_accel.delta_y[3]
.sym 21848 u_accel.delta_y[4]
.sym 21849 u_accel.delta_y[5]
.sym 21850 u_accel.delta_y[2]
.sym 21855 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21859 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21865 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 21871 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 21878 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21881 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 21882 clk$SB_IO_IN_$glb_clk
.sym 21883 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21884 u_accel.delta_y[8]
.sym 21886 u_accel.delta_y[10]
.sym 21887 u_accel.delta_y[13]
.sym 21888 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21889 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 21890 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 21891 u_accel.delta_y[7]
.sym 21897 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21898 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 21899 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 21901 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21903 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21913 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 21915 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 21917 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 21926 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21927 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 21929 u_accel.delta_y[15]
.sym 21931 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 21934 u_accel.delta_y[17]
.sym 21935 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21939 u_accel.delta_y[0]
.sym 21941 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[1]
.sym 21944 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21946 u_accel.delta_y[16]
.sym 21948 u_accel.delta_y[14]
.sym 21950 u_accel.u_motion_computer.diff_y[1]
.sym 21952 u_accel.delta_y[1]
.sym 21953 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[2]
.sym 21954 u_accel.u_motion_computer.abs_diff_y[0]
.sym 21955 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 21958 u_accel.delta_y[15]
.sym 21959 u_accel.delta_y[14]
.sym 21960 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 21961 u_accel.delta_y[16]
.sym 21964 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21970 u_accel.delta_y[17]
.sym 21971 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[2]
.sym 21972 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[1]
.sym 21979 u_accel.u_motion_computer.diff_y[1]
.sym 21982 u_accel.delta_y[1]
.sym 21983 u_accel.delta_y[0]
.sym 21984 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 21985 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 21988 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21996 u_accel.u_motion_computer.abs_diff_y[0]
.sym 22002 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 22004 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 22005 clk$SB_IO_IN_$glb_clk
.sym 22006 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 22012 u_accel.delta_y[6]
.sym 22024 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 22030 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 22056 u_accel.delta_y[11]
.sym 22059 u_accel.delta_y[9]
.sym 22060 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 22062 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 22073 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 22074 u_accel.delta_y[12]
.sym 22077 u_accel.delta_y[6]
.sym 22082 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 22096 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 22102 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 22117 u_accel.delta_y[6]
.sym 22118 u_accel.delta_y[12]
.sym 22119 u_accel.delta_y[9]
.sym 22120 u_accel.delta_y[11]
.sym 22127 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 22128 clk$SB_IO_IN_$glb_clk
.sym 22129 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 22288 led_gesture_valid$SB_IO_OUT
.sym 22667 led_heartbeat$SB_IO_OUT
.sym 22680 led_heartbeat$SB_IO_OUT
.sym 22912 event_valid_SB_DFFSR_Q_D[2]
.sym 23266 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 23388 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 23649 u_accel.window_complete
.sym 23774 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 23780 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 23782 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 23898 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 23901 u_accel.compressed_x[1]
.sym 23911 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 23913 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 23914 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 23919 u_accel.window_complete
.sym 23920 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 23923 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 23924 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 23925 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 23926 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 23927 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 23929 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 23931 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 23932 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 23933 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 23934 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 23936 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 23938 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 23944 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 23945 u_accel.window_complete
.sym 23947 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 23950 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 23952 u_accel.window_complete
.sym 23953 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 23956 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 23957 u_accel.window_complete
.sym 23959 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 23962 u_accel.window_complete
.sym 23963 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 23965 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 23969 u_accel.window_complete
.sym 23970 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 23971 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 23974 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 23975 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 23976 u_accel.window_complete
.sym 23980 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 23981 u_accel.window_complete
.sym 23982 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 23986 u_accel.window_complete
.sym 23987 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 23989 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 23990 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 23991 clk$SB_IO_IN_$glb_clk
.sym 23992 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24035 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 24036 u_accel.compressed_x[0]
.sym 24037 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 24039 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 24040 u_accel.compressed_x[2]
.sym 24041 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 24042 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 24044 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 24046 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 24048 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 24059 u_accel.compressed_x[3]
.sym 24061 u_accel.compressed_x[1]
.sym 24066 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24068 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 24069 u_accel.compressed_x[0]
.sym 24072 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24074 u_accel.compressed_x[1]
.sym 24075 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 24076 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24078 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24080 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 24081 u_accel.compressed_x[2]
.sym 24082 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24084 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24086 u_accel.compressed_x[3]
.sym 24087 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 24088 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24090 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24092 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 24093 u_accel.compressed_x[3]
.sym 24094 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24096 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24098 u_accel.compressed_x[3]
.sym 24099 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 24100 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24102 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24104 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 24105 u_accel.compressed_x[3]
.sym 24106 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24108 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24110 u_accel.compressed_x[3]
.sym 24111 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 24112 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24148 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24150 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 24151 u_accel.window_complete
.sym 24152 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24157 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 24160 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 24161 u_accel.compressed_x[3]
.sym 24163 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 24169 u_accel.compressed_x[3]
.sym 24174 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24178 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 24181 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 24183 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 24185 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 24189 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24191 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 24192 u_accel.compressed_x[3]
.sym 24193 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24195 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24197 u_accel.compressed_x[3]
.sym 24198 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 24199 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24201 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24203 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24204 u_accel.compressed_x[3]
.sym 24205 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24207 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24209 u_accel.compressed_x[3]
.sym 24210 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 24211 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24213 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24215 u_accel.compressed_x[3]
.sym 24216 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 24217 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24219 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24221 u_accel.compressed_x[3]
.sym 24222 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 24223 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24225 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24227 u_accel.compressed_x[3]
.sym 24228 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 24229 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24231 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24233 u_accel.compressed_x[3]
.sym 24234 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 24235 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24239 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 24240 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 24241 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 24242 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 24243 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 24244 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 24245 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 24246 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 24254 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 24255 u_accel.compressed_x[0]
.sym 24256 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 24259 u_accel.compressed_x[2]
.sym 24264 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 24266 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 24275 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24280 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 24282 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24283 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 24284 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24287 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 24288 u_accel.compressed_x[3]
.sym 24289 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 24291 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 24293 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 24295 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 24312 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24314 u_accel.compressed_x[3]
.sym 24315 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 24316 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24319 u_accel.compressed_x[3]
.sym 24320 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 24322 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24326 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 24331 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 24339 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24346 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 24351 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 24356 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 24359 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24360 clk$SB_IO_IN_$glb_clk
.sym 24361 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24362 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 24363 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 24364 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 24365 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 24366 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 24367 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 24368 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 24375 $PACKER_VCC_NET
.sym 24377 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 24378 event_y[8]
.sym 24379 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 24383 $PACKER_VCC_NET
.sym 24384 u_accel.compressed_x[3]
.sym 24392 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 24403 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 24404 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 24406 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 24407 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 24408 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 24410 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 24411 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 24412 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 24413 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 24415 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 24416 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 24417 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 24418 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 24420 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 24421 u_accel.window_complete
.sym 24426 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 24427 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 24437 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 24438 u_accel.window_complete
.sym 24439 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 24442 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 24443 u_accel.window_complete
.sym 24444 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 24448 u_accel.window_complete
.sym 24449 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 24450 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 24455 u_accel.window_complete
.sym 24456 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 24457 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 24460 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 24461 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 24462 u_accel.window_complete
.sym 24466 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 24467 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 24469 u_accel.window_complete
.sym 24472 u_accel.window_complete
.sym 24473 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 24475 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 24479 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 24480 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 24481 u_accel.window_complete
.sym 24482 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 24483 clk$SB_IO_IN_$glb_clk
.sym 24484 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24492 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 24497 event_valid
.sym 24498 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24500 event_y[5]
.sym 24506 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24508 event_polarity
.sym 24515 event_x[8]
.sym 24528 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 24529 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 24531 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 24533 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 24537 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 24539 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 24540 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 24549 u_accel.early_sum_x[16]
.sym 24553 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24562 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 24566 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 24573 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 24579 u_accel.early_sum_x[16]
.sym 24586 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 24591 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 24597 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 24603 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 24605 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24606 clk$SB_IO_IN_$glb_clk
.sym 24607 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24611 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 24615 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 24639 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24651 u_accel.window_complete
.sym 24657 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 24659 u_accel.window_complete
.sym 24664 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 24667 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 24673 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 24700 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 24702 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 24703 u_accel.window_complete
.sym 24713 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 24714 u_accel.window_complete
.sym 24715 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 24728 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 24729 clk$SB_IO_IN_$glb_clk
.sym 24730 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24745 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 24746 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 24753 $PACKER_VCC_NET
.sym 24871 $PACKER_VCC_NET
.sym 24875 u_accel.window_complete
.sym 24904 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 24911 u_accel.u_motion_computer.abs_diff_y[0]
.sym 24912 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 24919 u_accel.u_motion_computer.diff_y[1]
.sym 24920 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 24921 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 24940 u_accel.u_motion_computer.abs_diff_y[0]
.sym 24958 u_accel.u_motion_computer.diff_y[1]
.sym 24959 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 24961 u_accel.u_motion_computer.abs_diff_y[0]
.sym 24965 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 24966 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 24967 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 24974 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 24975 clk$SB_IO_IN_$glb_clk
.sym 24976 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24995 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 25000 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 25021 u_accel.abs_delta_y[7]
.sym 25023 u_accel.abs_delta_y[1]
.sym 25028 u_accel.abs_delta_y[0]
.sym 25031 u_accel.abs_delta_y[3]
.sym 25032 u_accel.abs_delta_y[2]
.sym 25034 u_accel.abs_delta_y[4]
.sym 25038 u_accel.abs_delta_y[6]
.sym 25044 u_accel.abs_delta_y[5]
.sym 25050 $nextpnr_ICESTORM_LC_0$O
.sym 25052 u_accel.abs_delta_y[0]
.sym 25056 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25059 u_accel.abs_delta_y[1]
.sym 25062 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25064 u_accel.abs_delta_y[2]
.sym 25068 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25070 u_accel.abs_delta_y[3]
.sym 25074 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25077 u_accel.abs_delta_y[4]
.sym 25080 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25083 u_accel.abs_delta_y[5]
.sym 25086 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25089 u_accel.abs_delta_y[6]
.sym 25092 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25095 u_accel.abs_delta_y[7]
.sym 25115 u_accel.abs_delta_y[7]
.sym 25125 u_accel.abs_delta_y[6]
.sym 25126 event_valid
.sym 25127 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 25136 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25144 u_accel.abs_delta_y[8]
.sym 25145 $PACKER_VCC_NET
.sym 25147 u_accel.abs_delta_y[14]
.sym 25154 u_accel.abs_delta_y[11]
.sym 25155 $PACKER_VCC_NET
.sym 25157 u_accel.abs_delta_y[9]
.sym 25161 u_accel.abs_delta_y[10]
.sym 25163 u_accel.abs_delta_y[12]
.sym 25167 u_accel.abs_delta_y[15]
.sym 25169 u_accel.abs_delta_y[13]
.sym 25173 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25175 u_accel.abs_delta_y[8]
.sym 25176 $PACKER_VCC_NET
.sym 25179 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25181 u_accel.abs_delta_y[9]
.sym 25182 $PACKER_VCC_NET
.sym 25185 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25187 $PACKER_VCC_NET
.sym 25188 u_accel.abs_delta_y[10]
.sym 25191 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25193 u_accel.abs_delta_y[11]
.sym 25194 $PACKER_VCC_NET
.sym 25197 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25199 $PACKER_VCC_NET
.sym 25200 u_accel.abs_delta_y[12]
.sym 25203 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25205 $PACKER_VCC_NET
.sym 25206 u_accel.abs_delta_y[13]
.sym 25209 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25211 $PACKER_VCC_NET
.sym 25212 u_accel.abs_delta_y[14]
.sym 25215 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25217 $PACKER_VCC_NET
.sym 25218 u_accel.abs_delta_y[15]
.sym 25239 $PACKER_VCC_NET
.sym 25242 u_accel.abs_delta_y[11]
.sym 25259 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25265 $PACKER_VCC_NET
.sym 25266 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 25268 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 25269 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 25270 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 25272 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 25276 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25280 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 25286 u_accel.abs_delta_y[16]
.sym 25287 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 25288 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 25290 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25295 u_accel.abs_delta_y[17]
.sym 25296 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI
.sym 25298 $PACKER_VCC_NET
.sym 25299 u_accel.abs_delta_y[16]
.sym 25302 $nextpnr_ICESTORM_LC_1$I3
.sym 25304 u_accel.abs_delta_y[17]
.sym 25305 $PACKER_VCC_NET
.sym 25312 $nextpnr_ICESTORM_LC_1$I3
.sym 25315 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25316 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 25317 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 25321 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 25322 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25324 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 25327 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 25328 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 25329 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25333 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 25334 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25336 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25341 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 25343 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 25344 clk$SB_IO_IN_$glb_clk
.sym 25345 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25360 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 25373 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25376 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25389 u_accel.u_motion_computer.diff_y[1]
.sym 25391 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25392 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25394 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25395 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25396 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25401 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25409 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25412 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 25419 $nextpnr_ICESTORM_LC_27$O
.sym 25422 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25425 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25427 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 25429 u_accel.u_motion_computer.diff_y[1]
.sym 25431 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25433 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25435 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25437 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25439 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25441 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25443 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25445 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25447 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25449 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25452 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25453 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25455 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25458 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25459 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25461 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25464 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25465 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25481 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 25482 $PACKER_VCC_NET
.sym 25483 u_accel.u_motion_computer.diff_y[1]
.sym 25485 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 25487 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25489 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 25491 u_accel.u_motion_computer.abs_diff_y[0]
.sym 25496 event_valid
.sym 25505 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25517 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25520 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25522 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25523 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25524 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25526 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25533 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25534 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25542 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25544 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25546 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25548 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25551 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25552 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25554 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25556 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25558 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25560 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25563 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25564 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25566 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25568 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25570 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25572 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25574 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25576 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25578 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25581 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25582 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25584 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25587 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 25588 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 25604 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 25606 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 25614 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 25626 event_valid
.sym 25628 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25635 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25638 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25639 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 25641 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 25645 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 25647 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 25648 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25660 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 25665 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25667 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 25669 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25673 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25675 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25681 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 25687 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25691 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 25698 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 25702 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 25711 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 25712 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 25713 clk$SB_IO_IN_$glb_clk
.sym 25714 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25729 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25731 $PACKER_VCC_NET
.sym 25741 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 25759 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 25760 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 25762 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 25767 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 25772 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 25780 u_accel.delta_y[8]
.sym 25782 u_accel.delta_y[10]
.sym 25783 u_accel.delta_y[13]
.sym 25787 u_accel.delta_y[7]
.sym 25791 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 25801 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 25808 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 25815 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 25820 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 25825 u_accel.delta_y[7]
.sym 25826 u_accel.delta_y[10]
.sym 25827 u_accel.delta_y[13]
.sym 25828 u_accel.delta_y[8]
.sym 25831 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 25835 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 25836 clk$SB_IO_IN_$glb_clk
.sym 25837 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25889 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25942 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25958 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 25959 clk$SB_IO_IN_$glb_clk
.sym 25960 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25985 led_activity$SB_IO_OUT
.sym 26116 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 26478 led_activity$SB_IO_OUT
.sym 26496 led_gesture_valid$SB_IO_OUT
.sym 26498 led_gesture_valid$SB_IO_OUT
.sym 26522 led_gesture_valid$SB_IO_OUT
.sym 26527 event_valid_SB_DFFSR_Q_D[2]
.sym 26540 event_valid_SB_DFFSR_Q_D[2]
.sym 27021 event_valid_SB_DFFSR_Q_D[2]
.sym 27434 event_x[4]
.sym 27441 event_x[5]
.sym 27481 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 27482 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 27483 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 27484 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 27485 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 27486 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27487 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 27488 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 27541 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 27546 event_x[2]
.sym 27583 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 27584 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 27585 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27586 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 27587 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 27588 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 27589 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 27590 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27634 u_accel.window_complete
.sym 27635 event_x[1]
.sym 27637 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 27639 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 27641 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 27685 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27690 u_accel.compressed_x[0]
.sym 27691 u_accel.compressed_x[1]
.sym 27692 u_accel.compressed_x[2]
.sym 27731 event_x[0]
.sym 27735 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 27739 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 27740 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 27741 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 27742 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 27744 event_y[4]
.sym 27745 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 27746 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 27747 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 27748 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 27787 u_accel.compressed_x[3]
.sym 27788 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 27789 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 27790 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 27791 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 27792 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 27793 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 27794 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 27830 u_accel.compressed_x[1]
.sym 27841 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 27842 u_accel.u_input_fifo.wr_ptr[0]
.sym 27843 event_y[1]
.sym 27845 event_valid_SB_DFFSR_Q_D[2]
.sym 27850 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 27857 event_y[6]
.sym 27858 event_x[3]
.sym 27859 $PACKER_VCC_NET
.sym 27861 $PACKER_VCC_NET
.sym 27863 event_y[2]
.sym 27864 event_y[8]
.sym 27869 event_x[5]
.sym 27875 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 27877 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27878 event_x[1]
.sym 27880 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 27881 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 27882 event_y[4]
.sym 27884 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 27885 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27888 event_y[0]
.sym 27889 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 27890 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 27891 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 27892 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 27893 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27894 u_accel.u_input_fifo.rd_addr[1]
.sym 27895 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 27896 u_accel.u_input_fifo.rd_addr[2]
.sym 27897 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27898 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27899 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27900 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27901 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27902 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27903 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27904 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27905 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 27906 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 27908 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 27909 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 27916 clk$SB_IO_IN_$glb_clk
.sym 27917 $PACKER_VCC_NET
.sym 27918 $PACKER_VCC_NET
.sym 27919 event_y[4]
.sym 27920 event_x[3]
.sym 27921 event_y[2]
.sym 27922 event_x[1]
.sym 27923 event_y[6]
.sym 27924 event_x[5]
.sym 27925 event_y[0]
.sym 27926 event_y[8]
.sym 27933 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 27935 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 27937 event_x[5]
.sym 27939 event_y[2]
.sym 27941 event_y[6]
.sym 27942 event_x[3]
.sym 27944 event_x[1]
.sym 27948 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 27950 event_x[2]
.sym 27951 event_y[7]
.sym 27954 event_y[0]
.sym 27960 event_x[4]
.sym 27961 event_y[3]
.sym 27962 event_x[0]
.sym 27963 event_polarity
.sym 27965 event_y[5]
.sym 27970 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 27973 event_x[2]
.sym 27974 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 27976 event_y[7]
.sym 27977 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 27979 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27980 u_accel.u_input_fifo.wr_ptr[0]
.sym 27981 event_y[1]
.sym 27985 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 27987 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 27988 $PACKER_VCC_NET
.sym 27992 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 27993 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 27994 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 27995 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 27996 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 27997 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 27998 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 27999 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28000 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28001 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28002 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28003 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28004 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28005 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28006 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28007 u_accel.u_input_fifo.wr_ptr[0]
.sym 28008 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28010 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 28011 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28018 clk$SB_IO_IN_$glb_clk
.sym 28019 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28020 event_polarity
.sym 28021 event_y[7]
.sym 28022 event_y[3]
.sym 28023 event_x[2]
.sym 28024 event_y[1]
.sym 28025 event_x[0]
.sym 28026 event_y[5]
.sym 28027 event_x[4]
.sym 28028 $PACKER_VCC_NET
.sym 28029 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 28035 event_y[3]
.sym 28036 event_x[0]
.sym 28038 event_valid_SB_DFFSR_Q_D[1]
.sym 28039 event_y[7]
.sym 28040 u_accel.window_complete
.sym 28041 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 28044 event_x[4]
.sym 28045 $PACKER_VCC_NET
.sym 28046 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 28048 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 28049 $PACKER_VCC_NET
.sym 28050 $PACKER_VCC_NET
.sym 28052 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 28054 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 28055 $PACKER_VCC_NET
.sym 28056 $PACKER_VCC_NET
.sym 28065 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28069 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 28070 $PACKER_VCC_NET
.sym 28072 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 28073 $PACKER_VCC_NET
.sym 28074 $PACKER_VCC_NET
.sym 28076 event_x[7]
.sym 28079 $PACKER_VCC_NET
.sym 28080 $PACKER_VCC_NET
.sym 28082 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 28088 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 28095 u_accel.u_input_fifo.rd_addr[0]
.sym 28096 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 28097 u_accel.u_input_fifo.rd_addr[3]
.sym 28098 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 28099 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 28101 $PACKER_VCC_NET
.sym 28102 $PACKER_VCC_NET
.sym 28103 $PACKER_VCC_NET
.sym 28104 $PACKER_VCC_NET
.sym 28105 $PACKER_VCC_NET
.sym 28106 $PACKER_VCC_NET
.sym 28107 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28108 $PACKER_VCC_NET
.sym 28109 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 28110 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 28112 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 28113 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 28120 clk$SB_IO_IN_$glb_clk
.sym 28121 $PACKER_VCC_NET
.sym 28122 $PACKER_VCC_NET
.sym 28129 event_x[7]
.sym 28144 event_x[7]
.sym 28150 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 28153 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28157 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28158 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28165 event_x[8]
.sym 28176 $PACKER_VCC_NET
.sym 28181 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28183 event_x[6]
.sym 28185 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28188 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28189 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 28190 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28191 u_accel.u_input_fifo.wr_ptr[0]
.sym 28193 $PACKER_VCC_NET
.sym 28196 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28197 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 28198 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28199 u_accel.u_input_fifo.wr_ptr[0]
.sym 28201 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 28203 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28204 $PACKER_VCC_NET
.sym 28205 $PACKER_VCC_NET
.sym 28206 $PACKER_VCC_NET
.sym 28207 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28208 $PACKER_VCC_NET
.sym 28209 $PACKER_VCC_NET
.sym 28210 $PACKER_VCC_NET
.sym 28211 u_accel.u_input_fifo.wr_ptr[0]
.sym 28212 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28214 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 28215 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28222 clk$SB_IO_IN_$glb_clk
.sym 28223 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28224 event_x[6]
.sym 28228 event_x[8]
.sym 28232 $PACKER_VCC_NET
.sym 28238 event_valid_SB_DFFSR_Q_D[2]
.sym 28249 event_x[6]
.sym 28250 u_accel.u_input_fifo.wr_ptr[0]
.sym 28252 event_valid_SB_DFFSR_Q_D[2]
.sym 28348 event_x[8]
.sym 28399 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 28400 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 28401 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 28402 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 28403 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 28404 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 28405 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 28406 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 28442 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 28446 event_valid
.sym 28461 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 28463 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 28501 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 28502 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 28503 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 28504 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 28505 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 28506 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 28507 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 28508 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 28544 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 28555 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 28556 u_accel.u_motion_computer.abs_diff_y[0]
.sym 28558 u_accel.u_motion_computer.diff_y[1]
.sym 28559 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 28560 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 28561 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 28562 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 28564 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 28565 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 28603 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 28604 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 28607 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 28608 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 28609 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 28610 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 28659 event_valid_SB_DFFSR_Q_D[2]
.sym 28666 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 28705 u_accel.u_motion_computer.abs_diff_y[0]
.sym 28706 u_accel.u_motion_computer.diff_y[1]
.sym 28707 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 28708 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 28709 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 28710 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 28711 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 28712 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 28751 event_valid
.sym 28760 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 28761 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 28762 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 28763 u_accel.late_sum_y[3]
.sym 28766 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 28807 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 28808 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 28809 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 28810 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 28811 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 28812 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 28813 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 28814 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 28849 gesture[1]
.sym 28852 gesture[0]
.sym 28853 event_valid_SB_DFFSR_Q_D[2]
.sym 28857 gesture_confidence[3]
.sym 28860 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 28862 u_accel.late_sum_y[8]
.sym 28863 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 28864 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 28865 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 28866 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 28867 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 28868 u_accel.late_sum_y[10]
.sym 28870 u_accel.late_sum_y[15]
.sym 28872 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 28909 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 28910 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 28911 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 28912 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 28913 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 28914 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 28915 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 28916 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 28962 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 28967 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 28970 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 28973 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 28974 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 29011 u_accel.late_sum_y[8]
.sym 29012 u_accel.late_sum_y[16]
.sym 29013 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 29014 u_accel.late_sum_y[10]
.sym 29015 u_accel.late_sum_y[15]
.sym 29016 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 29017 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 29018 u_accel.late_sum_y[11]
.sym 29062 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 29064 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 29070 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 29072 event_valid_SB_DFFSR_Q_D[2]
.sym 29075 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 29115 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 29116 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 29268 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 29271 u_accel.u_motion_computer.stage1_valid
.sym 29686 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 29697 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 29698 led_activity$SB_IO_OUT
.sym 29711 led_activity$SB_IO_OUT
.sym 29712 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 30689 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 30902 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 30904 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 30927 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30928 event_x[3]
.sym 30931 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 30935 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 30942 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 30943 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 30944 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 30947 event_x[4]
.sym 30951 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 30953 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 30954 event_x[5]
.sym 30959 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 30960 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 30961 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 30962 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 30965 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 30967 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 30968 event_x[2]
.sym 30976 event_x[2]
.sym 30981 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 30982 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 30984 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 30990 event_x[4]
.sym 30993 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 30994 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 30996 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 31000 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31001 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 31002 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 31005 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31006 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31007 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31008 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 31011 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 31012 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31013 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31014 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31019 event_x[5]
.sym 31022 clk$SB_IO_IN_$glb_clk
.sym 31024 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31025 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31026 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 31027 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 31028 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 31029 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31030 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 31031 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 31037 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 31040 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 31041 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31046 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 31057 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31058 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 31066 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 31067 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31068 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31069 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31074 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31077 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31087 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31089 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31090 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31098 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31099 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 31100 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31101 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31104 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31105 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31106 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31107 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31110 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31111 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 31112 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31113 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31116 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31117 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31118 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31119 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31122 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31123 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31124 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31125 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31128 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31129 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31130 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31131 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31134 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31136 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31137 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31140 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31141 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31142 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 31147 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31152 u_accel.compressed_y[0]
.sym 31153 u_accel.compressed_y[1]
.sym 31154 u_accel.compressed_y[2]
.sym 31160 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 31161 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 31167 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 31168 event_x[4]
.sym 31170 event_x[5]
.sym 31171 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 31173 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31176 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 31178 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 31180 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31188 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31189 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31190 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 31191 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 31192 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 31193 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31194 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 31195 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31196 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31197 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31198 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31199 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31200 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 31201 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31202 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 31203 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 31213 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31214 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31215 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31217 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31218 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 31220 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31221 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31222 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31223 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31224 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31226 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31228 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31229 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31232 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31234 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31235 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31238 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31240 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31241 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31244 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 31246 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 31247 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 31250 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 31251 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31252 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 31253 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 31254 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 31256 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 31257 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31258 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 31259 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 31260 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 31262 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 31263 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31264 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 31265 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 31266 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 31267 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31268 clk$SB_IO_IN_$glb_clk
.sym 31269 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 31270 u_accel.compressed_y[3]
.sym 31271 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31272 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 31273 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 31274 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 31275 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 31276 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 31277 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 31289 event_x[2]
.sym 31299 event_valid_SB_DFFSR_Q_D[2]
.sym 31300 u_accel.compressed_y[0]
.sym 31302 u_accel.compressed_y[1]
.sym 31303 u_accel.compressed_y[3]
.sym 31304 u_accel.compressed_y[2]
.sym 31306 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 31312 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31314 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31316 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31317 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31320 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31322 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31325 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31327 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31330 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 31336 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31340 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 31343 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 31344 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31345 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 31346 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 31347 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 31351 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31352 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31353 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 31356 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31357 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31358 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31359 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31363 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31364 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31365 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31368 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31370 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31371 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31375 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31377 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31380 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31381 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31382 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31386 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31387 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31388 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31389 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31390 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31391 clk$SB_IO_IN_$glb_clk
.sym 31392 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 31393 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31394 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 31395 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 31396 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 31397 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31398 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 31399 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31400 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 31405 u_accel.compressed_x[3]
.sym 31413 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 31415 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 31417 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 31419 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 31427 event_x[3]
.sym 31436 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 31438 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 31440 event_valid_SB_DFFSR_Q_D[1]
.sym 31442 event_valid_SB_DFFSR_Q_D[2]
.sym 31443 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 31445 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31447 u_accel.u_input_fifo.rd_addr[1]
.sym 31448 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 31449 u_accel.u_input_fifo.rd_addr[2]
.sym 31450 event_valid
.sym 31455 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 31457 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 31462 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31465 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 31467 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 31468 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 31469 u_accel.u_input_fifo.rd_addr[2]
.sym 31470 event_valid_SB_DFFSR_Q_D[2]
.sym 31473 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31474 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 31475 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 31479 event_valid_SB_DFFSR_Q_D[1]
.sym 31481 event_valid
.sym 31482 event_valid_SB_DFFSR_Q_D[2]
.sym 31485 event_valid_SB_DFFSR_Q_D[2]
.sym 31486 u_accel.u_input_fifo.rd_addr[1]
.sym 31487 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 31488 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 31491 event_valid_SB_DFFSR_Q_D[1]
.sym 31492 event_valid_SB_DFFSR_Q_D[2]
.sym 31493 event_valid
.sym 31498 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 31503 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 31504 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31506 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 31510 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 31513 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31514 clk$SB_IO_IN_$glb_clk
.sym 31515 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 31517 u_accel.u_temporal_accumulator.timer[1]
.sym 31518 u_accel.u_temporal_accumulator.timer[2]
.sym 31519 u_accel.u_temporal_accumulator.timer[3]
.sym 31520 u_accel.u_temporal_accumulator.timer[4]
.sym 31521 u_accel.u_temporal_accumulator.timer[5]
.sym 31522 u_accel.u_temporal_accumulator.timer[6]
.sym 31523 u_accel.u_temporal_accumulator.timer[7]
.sym 31528 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 31529 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31531 event_y[4]
.sym 31534 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 31536 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31541 u_accel.compressed_y[3]
.sym 31542 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 31544 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 31546 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 31548 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31551 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 31558 event_x[7]
.sym 31559 u_accel.u_input_fifo.rd_addr[0]
.sym 31560 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 31561 u_accel.u_input_fifo.rd_addr[3]
.sym 31562 u_accel.u_input_fifo.rd_addr[1]
.sym 31563 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 31564 u_accel.u_input_fifo.rd_addr[2]
.sym 31565 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 31568 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 31569 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 31570 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 31572 event_x[6]
.sym 31579 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 31583 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 31589 $nextpnr_ICESTORM_LC_14$O
.sym 31592 u_accel.u_input_fifo.rd_addr[0]
.sym 31595 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 31598 u_accel.u_input_fifo.rd_addr[1]
.sym 31599 u_accel.u_input_fifo.rd_addr[0]
.sym 31601 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 31603 u_accel.u_input_fifo.rd_addr[2]
.sym 31605 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 31609 u_accel.u_input_fifo.rd_addr[3]
.sym 31611 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 31616 event_x[6]
.sym 31620 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 31621 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 31622 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 31623 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 31627 event_x[7]
.sym 31632 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 31633 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 31634 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 31635 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 31637 clk$SB_IO_IN_$glb_clk
.sym 31649 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 31652 event_x[7]
.sym 31658 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 31660 event_x[6]
.sym 31662 event_y[1]
.sym 31668 event_valid
.sym 31672 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 31673 $PACKER_VCC_NET
.sym 31683 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 31684 u_accel.u_input_fifo.wr_ptr[0]
.sym 31690 u_accel.u_input_fifo.rd_addr[0]
.sym 31692 event_valid_SB_DFFSR_Q_D[2]
.sym 31693 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 31698 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31700 u_accel.u_input_fifo.rd_addr[3]
.sym 31701 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 31703 event_valid_SB_DFFSR_Q_D[2]
.sym 31728 u_accel.u_input_fifo.rd_addr[0]
.sym 31731 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 31732 u_accel.u_input_fifo.rd_addr[3]
.sym 31733 event_valid_SB_DFFSR_Q_D[2]
.sym 31734 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 31738 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 31743 u_accel.u_input_fifo.rd_addr[0]
.sym 31745 event_valid_SB_DFFSR_Q_D[2]
.sym 31746 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 31750 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 31751 u_accel.u_input_fifo.wr_ptr[0]
.sym 31759 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31760 clk$SB_IO_IN_$glb_clk
.sym 31761 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 31765 $PACKER_VCC_NET
.sym 31768 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 31769 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 31775 event_x[2]
.sym 31781 event_y[0]
.sym 31783 event_x[1]
.sym 31785 event_y[7]
.sym 31788 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 31789 u_accel.compressed_y[2]
.sym 31790 u_accel.compressed_y[1]
.sym 31791 event_valid_SB_DFFSR_Q_D[2]
.sym 31796 u_accel.compressed_y[3]
.sym 31797 u_accel.compressed_y[0]
.sym 31805 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 31807 u_accel.u_input_fifo.wr_ptr[0]
.sym 31812 event_valid_SB_DFFSR_Q_D[1]
.sym 31814 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 31820 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 31822 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 31828 event_valid
.sym 31829 event_valid_SB_DFFSR_Q_D[2]
.sym 31835 $nextpnr_ICESTORM_LC_15$O
.sym 31838 u_accel.u_input_fifo.wr_ptr[0]
.sym 31841 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 31844 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 31845 u_accel.u_input_fifo.wr_ptr[0]
.sym 31847 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 31850 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 31851 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 31854 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 31857 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 31862 u_accel.u_input_fifo.wr_ptr[0]
.sym 31872 event_valid
.sym 31873 event_valid_SB_DFFSR_Q_D[2]
.sym 31874 event_valid_SB_DFFSR_Q_D[1]
.sym 31882 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 31883 clk$SB_IO_IN_$glb_clk
.sym 31884 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 31898 event_valid_SB_DFFSR_Q_D[1]
.sym 31899 $PACKER_VCC_NET
.sym 31900 $PACKER_VCC_NET
.sym 31902 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 31906 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 31908 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 31911 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 31914 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 31917 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 31919 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 32013 u_accel.late_sum_y[6]
.sym 32020 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32034 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 32037 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 32039 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 32040 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 32041 u_accel.compressed_y[3]
.sym 32051 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 32053 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 32055 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 32057 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 32059 u_accel.compressed_y[2]
.sym 32062 u_accel.compressed_y[1]
.sym 32066 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 32067 u_accel.compressed_y[0]
.sym 32068 u_accel.compressed_y[3]
.sym 32076 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 32078 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 32080 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 32081 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 32083 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 32084 u_accel.compressed_y[0]
.sym 32087 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 32089 u_accel.compressed_y[1]
.sym 32090 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 32091 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 32093 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 32095 u_accel.compressed_y[2]
.sym 32096 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 32097 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 32099 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 32101 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 32102 u_accel.compressed_y[3]
.sym 32103 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 32105 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 32107 u_accel.compressed_y[3]
.sym 32108 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 32109 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 32111 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 32113 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 32114 u_accel.compressed_y[3]
.sym 32115 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 32117 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 32119 u_accel.compressed_y[3]
.sym 32120 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 32121 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 32123 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 32125 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 32126 u_accel.compressed_y[3]
.sym 32127 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 32128 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 32129 clk$SB_IO_IN_$glb_clk
.sym 32130 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 32132 u_accel.late_sum_y[2]
.sym 32134 u_accel.late_sum_y[3]
.sym 32136 u_accel.late_sum_y[14]
.sym 32137 u_accel.late_sum_y[7]
.sym 32138 u_accel.late_sum_y[1]
.sym 32152 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32154 event_valid_SB_DFFSR_Q_D[2]
.sym 32155 u_accel.late_sum_y[5]
.sym 32156 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 32158 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 32160 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 32161 u_accel.late_sum_y[6]
.sym 32162 u_accel.late_sum_y[1]
.sym 32165 $PACKER_VCC_NET
.sym 32166 u_accel.late_sum_y[2]
.sym 32167 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 32173 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 32177 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 32179 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 32180 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 32182 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 32191 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 32200 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 32201 u_accel.compressed_y[3]
.sym 32202 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 32204 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 32206 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 32207 u_accel.compressed_y[3]
.sym 32208 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 32210 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 32212 u_accel.compressed_y[3]
.sym 32213 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 32214 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 32216 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 32218 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 32219 u_accel.compressed_y[3]
.sym 32220 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 32222 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 32224 u_accel.compressed_y[3]
.sym 32225 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 32226 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 32228 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 32230 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 32231 u_accel.compressed_y[3]
.sym 32232 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 32234 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 32236 u_accel.compressed_y[3]
.sym 32237 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 32238 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 32240 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 32242 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 32243 u_accel.compressed_y[3]
.sym 32244 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 32246 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 32248 u_accel.compressed_y[3]
.sym 32249 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 32250 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 32251 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 32252 clk$SB_IO_IN_$glb_clk
.sym 32253 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 32254 u_accel.early_sum_y[3]
.sym 32255 u_accel.early_sum_y[0]
.sym 32256 u_accel.late_sum_y[4]
.sym 32257 u_accel.early_sum_y[4]
.sym 32258 u_accel.late_sum_y[0]
.sym 32259 u_accel.late_sum_y[17]
.sym 32260 u_accel.late_sum_y[5]
.sym 32261 u_accel.early_sum_y[7]
.sym 32269 u_accel.late_sum_y[3]
.sym 32279 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 32280 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32281 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 32283 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 32284 u_accel.late_sum_y[14]
.sym 32285 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 32286 u_accel.late_sum_y[7]
.sym 32287 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 32288 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 32289 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 32290 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 32296 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 32303 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 32311 u_accel.compressed_y[3]
.sym 32312 u_accel.early_sum_y[0]
.sym 32314 u_accel.early_sum_y[4]
.sym 32319 u_accel.early_sum_y[3]
.sym 32326 u_accel.early_sum_y[7]
.sym 32327 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 32329 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 32330 u_accel.compressed_y[3]
.sym 32331 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 32334 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 32335 u_accel.compressed_y[3]
.sym 32337 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 32353 u_accel.early_sum_y[3]
.sym 32361 u_accel.early_sum_y[7]
.sym 32367 u_accel.early_sum_y[4]
.sym 32370 u_accel.early_sum_y[0]
.sym 32374 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 32375 clk$SB_IO_IN_$glb_clk
.sym 32376 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 32377 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 32378 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 32379 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 32380 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 32381 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 32382 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 32383 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 32384 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 32391 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 32393 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 32402 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 32403 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 32404 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32405 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 32406 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 32407 u_accel.late_sum_y[17]
.sym 32408 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 32409 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 32410 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 32411 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 32412 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 32422 u_accel.late_sum_y[0]
.sym 32424 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 32425 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 32427 u_accel.late_sum_y[5]
.sym 32428 u_accel.late_sum_y[4]
.sym 32430 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 32431 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 32432 u_accel.late_sum_y[1]
.sym 32433 u_accel.late_sum_y[6]
.sym 32435 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 32436 u_accel.late_sum_y[2]
.sym 32437 $PACKER_VCC_NET
.sym 32439 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 32440 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 32446 u_accel.late_sum_y[7]
.sym 32447 u_accel.late_sum_y[3]
.sym 32448 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 32450 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 32452 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 32453 u_accel.late_sum_y[0]
.sym 32454 $PACKER_VCC_NET
.sym 32456 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 32458 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 32459 u_accel.late_sum_y[1]
.sym 32460 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 32462 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 32464 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 32465 u_accel.late_sum_y[2]
.sym 32466 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 32468 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 32470 u_accel.late_sum_y[3]
.sym 32471 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 32472 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 32474 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 32476 u_accel.late_sum_y[4]
.sym 32477 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 32478 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 32480 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 32482 u_accel.late_sum_y[5]
.sym 32483 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 32484 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 32486 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 32488 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 32489 u_accel.late_sum_y[6]
.sym 32490 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 32492 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 32494 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 32495 u_accel.late_sum_y[7]
.sym 32496 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 32497 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 32498 clk$SB_IO_IN_$glb_clk
.sym 32499 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 32500 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 32501 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 32502 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 32503 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 32504 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 32505 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 32506 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 32507 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 32512 pending_confidence[2]
.sym 32513 event_valid_SB_DFFSR_Q_D[2]
.sym 32518 gesture_confidence[1]
.sym 32519 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 32520 u_accel.window_complete
.sym 32521 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 32526 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 32528 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 32529 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 32530 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 32531 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 32532 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 32536 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 32545 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 32546 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 32547 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 32553 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 32554 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 32555 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 32556 u_accel.late_sum_y[14]
.sym 32557 u_accel.late_sum_y[8]
.sym 32561 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 32563 u_accel.late_sum_y[10]
.sym 32564 u_accel.late_sum_y[11]
.sym 32565 u_accel.late_sum_y[15]
.sym 32567 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 32568 u_accel.late_sum_y[12]
.sym 32569 u_accel.late_sum_y[9]
.sym 32571 u_accel.late_sum_y[13]
.sym 32573 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 32575 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 32576 u_accel.late_sum_y[8]
.sym 32577 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 32579 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 32581 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 32582 u_accel.late_sum_y[9]
.sym 32583 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 32585 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 32587 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 32588 u_accel.late_sum_y[10]
.sym 32589 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 32591 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 32593 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 32594 u_accel.late_sum_y[11]
.sym 32595 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 32597 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 32599 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 32600 u_accel.late_sum_y[12]
.sym 32601 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 32603 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 32605 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 32606 u_accel.late_sum_y[13]
.sym 32607 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 32609 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 32611 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 32612 u_accel.late_sum_y[14]
.sym 32613 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 32615 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 32617 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 32618 u_accel.late_sum_y[15]
.sym 32619 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 32620 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 32621 clk$SB_IO_IN_$glb_clk
.sym 32622 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 32623 u_accel.early_sum_y[11]
.sym 32624 u_accel.early_sum_y[1]
.sym 32625 u_accel.early_sum_y[2]
.sym 32626 u_accel.late_sum_y[12]
.sym 32627 u_accel.late_sum_y[9]
.sym 32628 u_accel.early_sum_y[14]
.sym 32629 u_accel.late_sum_y[13]
.sym 32630 u_accel.early_sum_y[10]
.sym 32639 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 32641 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 32645 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 32647 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 32650 u_accel.late_sum_y[11]
.sym 32655 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 32657 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 32659 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 32672 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 32673 u_accel.late_sum_y[16]
.sym 32679 u_accel.late_sum_y[17]
.sym 32682 u_accel.early_sum_y[2]
.sym 32687 u_accel.early_sum_y[10]
.sym 32688 u_accel.early_sum_y[11]
.sym 32689 u_accel.early_sum_y[1]
.sym 32692 u_accel.early_sum_y[17]
.sym 32693 u_accel.early_sum_y[14]
.sym 32694 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 32696 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 32698 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 32699 u_accel.late_sum_y[16]
.sym 32700 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 32703 u_accel.early_sum_y[17]
.sym 32704 u_accel.late_sum_y[17]
.sym 32706 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 32710 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 32716 u_accel.early_sum_y[2]
.sym 32723 u_accel.early_sum_y[14]
.sym 32727 u_accel.early_sum_y[11]
.sym 32734 u_accel.early_sum_y[10]
.sym 32740 u_accel.early_sum_y[1]
.sym 32743 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 32744 clk$SB_IO_IN_$glb_clk
.sym 32745 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 32746 u_accel.early_sum_y[13]
.sym 32747 u_accel.early_sum_y[8]
.sym 32748 u_accel.early_sum_y[15]
.sym 32749 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 32750 u_accel.early_sum_y[17]
.sym 32751 u_accel.early_sum_y[9]
.sym 32752 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 32753 u_accel.early_sum_y[12]
.sym 32758 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 32787 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 32789 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 32792 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 32798 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32801 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 32804 u_accel.early_sum_y[8]
.sym 32808 u_accel.early_sum_y[9]
.sym 32816 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 32818 u_accel.early_sum_y[12]
.sym 32823 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 32827 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 32832 u_accel.early_sum_y[12]
.sym 32838 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 32844 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 32850 u_accel.early_sum_y[8]
.sym 32859 u_accel.early_sum_y[9]
.sym 32865 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 32866 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32867 clk$SB_IO_IN_$glb_clk
.sym 32868 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 32874 u_accel.early_sum_y[16]
.sym 32891 u_accel.accum_valid
.sym 32913 event_valid_SB_DFFSR_Q_D[2]
.sym 32931 u_accel.early_sum_y[16]
.sym 32940 u_accel.u_motion_computer.stage1_valid
.sym 32956 u_accel.u_motion_computer.stage1_valid
.sym 32958 event_valid_SB_DFFSR_Q_D[2]
.sym 32961 u_accel.early_sum_y[16]
.sym 34767 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 34774 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 34778 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 34797 event_x[1]
.sym 34800 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 34812 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 34813 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 34814 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 34826 event_x[1]
.sym 34853 clk$SB_IO_IN_$glb_clk
.sym 34856 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 34857 u_rx.bit_idx[2]
.sym 34858 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 34859 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 34860 u_rx.bit_idx[1]
.sym 34862 u_rx.bit_idx[0]
.sym 34868 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 34879 u_accel.compressed_y[3]
.sym 34885 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 34887 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 34897 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 34899 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 34900 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 34903 event_x[3]
.sym 34905 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 34908 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 34913 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 34916 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 34918 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 34920 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 34922 event_x[0]
.sym 34923 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 34924 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 34925 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 34929 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 34930 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 34931 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 34936 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 34937 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 34938 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 34942 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 34943 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 34944 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 34948 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 34949 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 34950 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 34954 event_x[0]
.sym 34959 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 34961 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 34962 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 34968 event_x[3]
.sym 34971 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 34972 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 34974 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 34976 clk$SB_IO_IN_$glb_clk
.sym 34978 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 34979 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 34980 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 34981 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 34982 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 34983 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 34984 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 34985 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35002 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 35003 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 35007 u_accel.compressed_y[3]
.sym 35019 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 35020 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35021 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 35022 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35027 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35028 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35029 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 35030 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 35035 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35036 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 35037 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 35038 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 35039 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35040 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 35043 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35044 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35045 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35046 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35048 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 35049 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35050 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35051 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35052 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35053 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35054 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35055 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 35057 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35059 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35060 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35063 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35065 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35066 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35069 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 35071 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35072 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35075 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 35077 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 35078 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 35081 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 35082 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35083 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 35084 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 35085 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 35087 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 35088 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35089 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35090 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 35091 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 35093 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 35094 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35095 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 35096 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 35097 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 35098 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 35099 clk$SB_IO_IN_$glb_clk
.sym 35100 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 35101 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35102 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35103 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 35104 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 35105 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 35106 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 35107 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 35108 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 35123 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 35132 u_accel.compressed_y[0]
.sym 35133 u_accel.compressed_y[3]
.sym 35134 u_accel.compressed_y[1]
.sym 35136 u_accel.compressed_y[2]
.sym 35137 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 35143 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 35144 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 35145 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35146 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35148 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 35151 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 35152 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 35154 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35155 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 35157 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 35160 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 35163 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 35164 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 35165 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35167 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35168 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 35174 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 35175 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35176 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 35177 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 35178 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 35182 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35183 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35184 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 35187 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 35188 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35189 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 35190 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35193 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35194 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 35195 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35196 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 35199 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 35200 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35202 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 35205 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35206 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35211 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 35212 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35214 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 35217 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 35219 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35220 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 35221 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 35222 clk$SB_IO_IN_$glb_clk
.sym 35223 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 35236 u_accel.compressed_y[3]
.sym 35239 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 35240 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 35252 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 35258 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 35265 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 35269 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35270 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 35271 event_y[4]
.sym 35274 event_valid_SB_DFFSR_Q_D[2]
.sym 35277 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35278 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 35280 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 35283 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 35286 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 35288 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 35293 event_y[7]
.sym 35294 event_y[8]
.sym 35296 event_x[8]
.sym 35298 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 35299 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35300 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 35307 event_y[4]
.sym 35311 event_y[7]
.sym 35316 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 35317 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 35319 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35323 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 35325 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 35331 event_y[8]
.sym 35334 event_valid_SB_DFFSR_Q_D[2]
.sym 35336 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 35341 event_x[8]
.sym 35345 clk$SB_IO_IN_$glb_clk
.sym 35347 u_accel.u_temporal_accumulator.timer[8]
.sym 35348 u_accel.u_temporal_accumulator.timer[9]
.sym 35349 u_accel.u_temporal_accumulator.timer[10]
.sym 35350 u_accel.u_temporal_accumulator.timer[11]
.sym 35351 u_accel.u_temporal_accumulator.timer[12]
.sym 35352 u_accel.u_temporal_accumulator.timer[13]
.sym 35353 u_accel.u_temporal_accumulator.timer[14]
.sym 35354 u_accel.u_temporal_accumulator.timer[15]
.sym 35371 u_accel.u_temporal_accumulator.timer[0]
.sym 35376 u_accel.compressed_y[3]
.sym 35377 $PACKER_VCC_NET
.sym 35380 event_y[8]
.sym 35382 event_x[8]
.sym 35393 u_accel.u_temporal_accumulator.timer[5]
.sym 35397 u_accel.u_temporal_accumulator.timer[1]
.sym 35399 u_accel.u_temporal_accumulator.timer[3]
.sym 35400 u_accel.u_temporal_accumulator.timer[4]
.sym 35406 u_accel.u_temporal_accumulator.timer[2]
.sym 35410 u_accel.u_temporal_accumulator.timer[0]
.sym 35411 u_accel.u_temporal_accumulator.timer[7]
.sym 35418 u_accel.u_temporal_accumulator.timer[6]
.sym 35420 $nextpnr_ICESTORM_LC_21$O
.sym 35423 u_accel.u_temporal_accumulator.timer[0]
.sym 35426 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 35428 u_accel.u_temporal_accumulator.timer[1]
.sym 35430 u_accel.u_temporal_accumulator.timer[0]
.sym 35432 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 35435 u_accel.u_temporal_accumulator.timer[2]
.sym 35436 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 35438 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 35440 u_accel.u_temporal_accumulator.timer[3]
.sym 35442 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 35444 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 35446 u_accel.u_temporal_accumulator.timer[4]
.sym 35448 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 35450 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 35453 u_accel.u_temporal_accumulator.timer[5]
.sym 35454 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 35456 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 35458 u_accel.u_temporal_accumulator.timer[6]
.sym 35460 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 35462 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 35465 u_accel.u_temporal_accumulator.timer[7]
.sym 35466 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 35468 clk$SB_IO_IN_$glb_clk
.sym 35469 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 35470 u_accel.u_temporal_accumulator.timer[16]
.sym 35471 u_accel.u_temporal_accumulator.timer[17]
.sym 35472 u_accel.u_temporal_accumulator.timer[18]
.sym 35473 u_accel.u_temporal_accumulator.timer[19]
.sym 35474 u_accel.u_temporal_accumulator.timer[20]
.sym 35475 u_accel.u_temporal_accumulator.timer[21]
.sym 35476 u_accel.u_temporal_accumulator.timer[0]
.sym 35484 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35489 pkt_y[6]
.sym 35491 pkt_y[2]
.sym 35494 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35499 u_accel.compressed_y[3]
.sym 35501 event_valid
.sym 35505 $PACKER_VCC_NET
.sym 35506 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 35511 u_accel.u_temporal_accumulator.timer[8]
.sym 35514 $PACKER_VCC_NET
.sym 35515 u_accel.u_temporal_accumulator.timer[12]
.sym 35517 u_accel.u_temporal_accumulator.timer[14]
.sym 35518 u_accel.u_temporal_accumulator.timer[15]
.sym 35520 u_accel.u_temporal_accumulator.timer[9]
.sym 35521 u_accel.u_temporal_accumulator.timer[10]
.sym 35522 u_accel.u_temporal_accumulator.timer[11]
.sym 35524 u_accel.u_temporal_accumulator.timer[13]
.sym 35543 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 35545 $PACKER_VCC_NET
.sym 35546 u_accel.u_temporal_accumulator.timer[8]
.sym 35549 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 35551 u_accel.u_temporal_accumulator.timer[9]
.sym 35555 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 35557 u_accel.u_temporal_accumulator.timer[10]
.sym 35561 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 35563 u_accel.u_temporal_accumulator.timer[11]
.sym 35567 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 35570 u_accel.u_temporal_accumulator.timer[12]
.sym 35573 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 35575 u_accel.u_temporal_accumulator.timer[13]
.sym 35576 $PACKER_VCC_NET
.sym 35579 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35581 $PACKER_VCC_NET
.sym 35582 u_accel.u_temporal_accumulator.timer[14]
.sym 35585 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35588 u_accel.u_temporal_accumulator.timer[15]
.sym 35597 event_y[8]
.sym 35598 event_x[8]
.sym 35613 event_x[3]
.sym 35617 u_accel.compressed_y[2]
.sym 35620 u_accel.compressed_y[0]
.sym 35625 u_accel.compressed_y[3]
.sym 35626 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 35627 u_accel.compressed_y[1]
.sym 35629 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35634 u_accel.u_temporal_accumulator.timer[16]
.sym 35643 u_accel.u_temporal_accumulator.timer[17]
.sym 35644 u_accel.u_temporal_accumulator.timer[18]
.sym 35645 u_accel.u_temporal_accumulator.timer[19]
.sym 35646 u_accel.u_temporal_accumulator.timer[20]
.sym 35647 u_accel.u_temporal_accumulator.timer[21]
.sym 35653 $PACKER_VCC_NET
.sym 35661 $PACKER_VCC_NET
.sym 35662 event_valid_SB_DFFSR_Q_D[2]
.sym 35666 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35668 $PACKER_VCC_NET
.sym 35669 u_accel.u_temporal_accumulator.timer[16]
.sym 35672 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35674 u_accel.u_temporal_accumulator.timer[17]
.sym 35675 $PACKER_VCC_NET
.sym 35678 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35680 u_accel.u_temporal_accumulator.timer[18]
.sym 35684 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35686 u_accel.u_temporal_accumulator.timer[19]
.sym 35687 $PACKER_VCC_NET
.sym 35690 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 35692 u_accel.u_temporal_accumulator.timer[20]
.sym 35693 $PACKER_VCC_NET
.sym 35696 $nextpnr_ICESTORM_LC_22$I3
.sym 35698 u_accel.u_temporal_accumulator.timer[21]
.sym 35702 $nextpnr_ICESTORM_LC_22$COUT
.sym 35705 $PACKER_VCC_NET
.sym 35706 $nextpnr_ICESTORM_LC_22$I3
.sym 35711 event_valid_SB_DFFSR_Q_D[2]
.sym 35712 $nextpnr_ICESTORM_LC_22$COUT
.sym 35719 event_valid
.sym 35720 event_valid_SB_DFFSR_Q_R
.sym 35721 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35729 pkt_y[8]
.sym 35732 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 35743 $PACKER_VCC_NET
.sym 35745 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 35844 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 35853 pkt_state[1]
.sym 35854 event_valid
.sym 35866 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 35867 u_accel.window_complete
.sym 35868 u_accel.compressed_y[3]
.sym 35873 u_accel.window_complete
.sym 35882 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35894 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 35945 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 35959 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35960 clk$SB_IO_IN_$glb_clk
.sym 35961 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 35977 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 35980 event_valid_SB_DFFSR_Q_D[2]
.sym 35985 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35986 $PACKER_VCC_NET
.sym 35988 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 35989 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35992 u_accel.compressed_y[3]
.sym 36005 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36009 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 36020 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 36021 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 36030 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 36034 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 36045 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 36057 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 36069 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 36074 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 36078 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 36082 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36083 clk$SB_IO_IN_$glb_clk
.sym 36084 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36085 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2
.sym 36086 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 36090 u_accel.early_sum_y[5]
.sym 36092 u_accel.early_sum_y[6]
.sym 36100 soft_rst_SB_DFFSR_Q_R
.sym 36101 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36110 u_accel.compressed_y[3]
.sym 36113 u_accel.compressed_y[0]
.sym 36117 u_accel.compressed_y[2]
.sym 36119 u_accel.compressed_y[1]
.sym 36120 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 36127 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 36128 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 36129 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 36133 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 36135 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 36138 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 36141 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 36148 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 36153 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36160 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 36167 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 36172 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 36178 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 36185 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 36192 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 36198 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 36202 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 36205 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36206 clk$SB_IO_IN_$glb_clk
.sym 36207 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36208 pending_confidence[3]
.sym 36209 pending_gesture[0]
.sym 36210 pending_gesture[1]
.sym 36211 pending_confidence[1]
.sym 36212 pending_confidence[2]
.sym 36213 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 36214 pending_confidence[0]
.sym 36227 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2
.sym 36232 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 36235 $PACKER_VCC_NET
.sym 36249 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 36251 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 36257 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 36259 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 36260 u_accel.window_complete
.sym 36261 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 36263 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 36264 u_accel.early_sum_y[6]
.sym 36265 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 36267 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 36268 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 36269 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 36270 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 36272 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 36274 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 36277 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 36282 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 36284 u_accel.window_complete
.sym 36285 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 36288 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 36289 u_accel.window_complete
.sym 36291 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 36294 u_accel.window_complete
.sym 36296 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 36297 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 36300 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 36301 u_accel.window_complete
.sym 36303 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 36307 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 36308 u_accel.window_complete
.sym 36309 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 36315 u_accel.early_sum_y[6]
.sym 36318 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 36319 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 36320 u_accel.window_complete
.sym 36325 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 36326 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 36327 u_accel.window_complete
.sym 36328 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 36329 clk$SB_IO_IN_$glb_clk
.sym 36330 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36331 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 36332 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 36333 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 36334 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 36335 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 36336 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 36337 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 36338 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 36343 gesture_confidence[2]
.sym 36347 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 36351 gesture_confidence[0]
.sym 36355 u_accel.window_complete
.sym 36356 u_accel.compressed_y[3]
.sym 36357 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 36358 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 36359 u_accel.window_complete
.sym 36361 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 36363 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 36364 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 36365 u_accel.window_complete
.sym 36366 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 36372 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 36374 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 36376 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 36377 u_accel.window_complete
.sym 36378 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 36380 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 36381 u_accel.window_complete
.sym 36382 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 36385 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 36386 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 36391 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 36392 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 36393 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 36394 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 36396 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 36397 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 36398 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 36403 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 36405 u_accel.window_complete
.sym 36406 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 36407 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 36411 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 36412 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 36414 u_accel.window_complete
.sym 36417 u_accel.window_complete
.sym 36419 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 36420 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 36424 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 36425 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 36426 u_accel.window_complete
.sym 36429 u_accel.window_complete
.sym 36430 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 36431 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 36436 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 36437 u_accel.window_complete
.sym 36438 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 36441 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 36442 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 36443 u_accel.window_complete
.sym 36447 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 36448 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 36450 u_accel.window_complete
.sym 36451 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 36452 clk$SB_IO_IN_$glb_clk
.sym 36453 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36454 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 36455 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 36456 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 36457 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 36458 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 36459 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 36460 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 36461 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 36477 gesture_valid
.sym 36480 u_accel.compressed_y[3]
.sym 36482 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 36483 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 36485 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36489 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36496 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 36497 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36498 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 36499 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 36504 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 36505 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 36506 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 36518 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 36524 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 36530 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 36536 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 36540 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 36548 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 36554 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 36561 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 36565 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 36570 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 36574 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36575 clk$SB_IO_IN_$glb_clk
.sym 36576 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36577 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 36578 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 36579 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 36584 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 36620 u_accel.early_sum_y[15]
.sym 36629 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 36630 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 36634 u_accel.early_sum_y[13]
.sym 36635 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 36641 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 36643 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 36644 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 36645 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36654 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 36659 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 36665 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 36672 u_accel.early_sum_y[15]
.sym 36676 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 36683 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 36689 u_accel.early_sum_y[13]
.sym 36696 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 36697 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36698 clk$SB_IO_IN_$glb_clk
.sym 36699 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36713 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 36744 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 36759 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36806 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 36820 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36821 clk$SB_IO_IN_$glb_clk
.sym 36822 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 38096 event_valid_SB_DFFSR_Q_D[2]
.sym 38588 event_valid_SB_DFFSR_Q_D[2]
.sym 38593 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 38687 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 38688 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 38689 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 38690 u_rx.rx_data[0]
.sym 38691 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 38692 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 38693 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 38742 u_rx.bit_idx[0]
.sym 38744 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 38745 u_rx.bit_idx[2]
.sym 38748 u_rx.bit_idx[1]
.sym 38752 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 38753 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 38754 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 38755 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 38756 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 38759 $nextpnr_ICESTORM_LC_16$O
.sym 38762 u_rx.bit_idx[0]
.sym 38765 u_rx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 38768 u_rx.bit_idx[1]
.sym 38769 u_rx.bit_idx[0]
.sym 38773 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 38774 u_rx.bit_idx[2]
.sym 38775 u_rx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 38778 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 38780 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 38781 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 38784 u_rx.bit_idx[0]
.sym 38790 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 38791 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 38804 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 38805 u_rx.bit_idx[0]
.sym 38806 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 38807 clk$SB_IO_IN_$glb_clk
.sym 38808 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 38810 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 38811 u_rx.rx_data[3]
.sym 38812 u_rx.rx_data[5]
.sym 38813 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 38814 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 38815 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 38816 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 38834 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 38836 event_x[1]
.sym 38839 u_accel.window_complete
.sym 38843 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 38851 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 38853 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 38854 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 38857 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 38861 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 38862 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 38864 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 38865 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 38870 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 38880 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 38881 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 38883 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 38884 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 38885 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 38886 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 38889 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 38890 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 38891 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 38892 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 38895 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 38896 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 38897 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 38898 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 38901 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 38902 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 38903 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 38904 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 38907 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 38908 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 38910 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 38913 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 38914 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 38915 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 38916 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 38919 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 38921 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 38922 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 38925 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 38926 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 38927 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 38928 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 38933 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 38934 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 38936 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 38937 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 38939 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 38946 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 38955 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 38957 event_y[6]
.sym 38965 event_x[0]
.sym 38975 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 38979 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 38980 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 38982 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 38984 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 38985 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 38988 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 38991 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 38993 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 38994 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 38995 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 38996 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 38998 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 39000 event_y[5]
.sym 39001 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39002 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 39003 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39004 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 39006 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 39007 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39008 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 39009 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 39012 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39013 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 39015 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 39018 event_y[5]
.sym 39024 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39025 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 39027 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 39031 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 39032 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 39033 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39036 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 39037 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 39038 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 39039 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 39042 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 39043 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 39045 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39048 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39049 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 39051 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 39053 clk$SB_IO_IN_$glb_clk
.sym 39057 event_polarity
.sym 39058 event_y[5]
.sym 39062 event_y[4]
.sym 39070 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 39071 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 39079 event_y[1]
.sym 39081 event_y[2]
.sym 39082 event_y[3]
.sym 39087 event_valid_SB_DFFSR_Q_D[2]
.sym 39088 event_y[0]
.sym 39113 u_accel.u_temporal_accumulator.timer[1]
.sym 39115 u_accel.u_temporal_accumulator.timer[3]
.sym 39116 u_accel.u_temporal_accumulator.timer[4]
.sym 39118 u_accel.u_temporal_accumulator.timer[6]
.sym 39119 u_accel.u_temporal_accumulator.timer[7]
.sym 39122 u_accel.u_temporal_accumulator.timer[2]
.sym 39124 u_accel.u_temporal_accumulator.timer[0]
.sym 39125 u_accel.u_temporal_accumulator.timer[5]
.sym 39128 $nextpnr_ICESTORM_LC_8$O
.sym 39130 u_accel.u_temporal_accumulator.timer[0]
.sym 39134 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39137 u_accel.u_temporal_accumulator.timer[1]
.sym 39140 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39142 u_accel.u_temporal_accumulator.timer[2]
.sym 39146 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39149 u_accel.u_temporal_accumulator.timer[3]
.sym 39152 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39155 u_accel.u_temporal_accumulator.timer[4]
.sym 39158 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39160 u_accel.u_temporal_accumulator.timer[5]
.sym 39164 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 39167 u_accel.u_temporal_accumulator.timer[6]
.sym 39170 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 39173 u_accel.u_temporal_accumulator.timer[7]
.sym 39178 event_y[6]
.sym 39179 event_x[5]
.sym 39180 event_x[7]
.sym 39181 event_x[4]
.sym 39182 event_x[0]
.sym 39183 event_x[6]
.sym 39184 event_y[1]
.sym 39185 event_y[2]
.sym 39193 event_y[5]
.sym 39201 event_polarity
.sym 39202 pkt_state[1]
.sym 39204 event_x[3]
.sym 39205 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 39209 event_y[2]
.sym 39211 event_y[6]
.sym 39213 event_x[5]
.sym 39214 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 39219 u_accel.u_temporal_accumulator.timer[8]
.sym 39226 u_accel.u_temporal_accumulator.timer[15]
.sym 39228 u_accel.u_temporal_accumulator.timer[9]
.sym 39231 u_accel.u_temporal_accumulator.timer[12]
.sym 39233 u_accel.u_temporal_accumulator.timer[14]
.sym 39245 u_accel.u_temporal_accumulator.timer[10]
.sym 39246 u_accel.u_temporal_accumulator.timer[11]
.sym 39248 u_accel.u_temporal_accumulator.timer[13]
.sym 39251 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 39254 u_accel.u_temporal_accumulator.timer[8]
.sym 39255 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 39257 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 39259 u_accel.u_temporal_accumulator.timer[9]
.sym 39261 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 39263 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 39265 u_accel.u_temporal_accumulator.timer[10]
.sym 39267 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 39269 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39271 u_accel.u_temporal_accumulator.timer[11]
.sym 39273 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 39275 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 39277 u_accel.u_temporal_accumulator.timer[12]
.sym 39279 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 39281 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 39283 u_accel.u_temporal_accumulator.timer[13]
.sym 39285 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 39287 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 39289 u_accel.u_temporal_accumulator.timer[14]
.sym 39291 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 39293 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 39296 u_accel.u_temporal_accumulator.timer[15]
.sym 39297 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 39299 clk$SB_IO_IN_$glb_clk
.sym 39300 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 39301 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39302 event_y[3]
.sym 39303 event_x[2]
.sym 39305 event_y[0]
.sym 39306 event_x[1]
.sym 39307 event_y[7]
.sym 39308 event_x[3]
.sym 39317 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 39318 pkt_x[0]
.sym 39322 pkt_x[5]
.sym 39324 pkt_x[4]
.sym 39325 accel_temporal_phase
.sym 39327 event_x[4]
.sym 39328 event_x[1]
.sym 39329 event_x[0]
.sym 39330 event_y[7]
.sym 39331 rx_data[0]
.sym 39333 event_valid_SB_DFFSR_Q_D[1]
.sym 39334 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39335 u_accel.window_complete
.sym 39336 event_y[3]
.sym 39337 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 39354 u_accel.u_temporal_accumulator.timer[20]
.sym 39355 u_accel.u_temporal_accumulator.timer[21]
.sym 39358 u_accel.u_temporal_accumulator.timer[16]
.sym 39359 u_accel.u_temporal_accumulator.timer[17]
.sym 39360 u_accel.u_temporal_accumulator.timer[18]
.sym 39369 u_accel.u_temporal_accumulator.timer[19]
.sym 39372 u_accel.u_temporal_accumulator.timer[0]
.sym 39374 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 39377 u_accel.u_temporal_accumulator.timer[16]
.sym 39378 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 39380 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 39383 u_accel.u_temporal_accumulator.timer[17]
.sym 39384 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 39386 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 39389 u_accel.u_temporal_accumulator.timer[18]
.sym 39390 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 39392 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 39394 u_accel.u_temporal_accumulator.timer[19]
.sym 39396 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 39398 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 39400 u_accel.u_temporal_accumulator.timer[20]
.sym 39402 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 39406 u_accel.u_temporal_accumulator.timer[21]
.sym 39408 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 39412 u_accel.u_temporal_accumulator.timer[0]
.sym 39422 clk$SB_IO_IN_$glb_clk
.sym 39423 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 39426 event_valid_SB_DFFSR_Q_D[1]
.sym 39427 u_accel.window_complete
.sym 39429 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 39437 pkt_y[7]
.sym 39441 pkt_y[0]
.sym 39457 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 39469 pkt_y[8]
.sym 39492 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39496 pkt_x[8]
.sym 39524 pkt_y[8]
.sym 39529 pkt_x[8]
.sym 39544 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39545 clk$SB_IO_IN_$glb_clk
.sym 39546 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 39549 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 39550 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 39551 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 39552 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 39553 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 39554 pkt_x[8]
.sym 39562 u_accel.window_complete
.sym 39571 event_valid_SB_DFFSR_Q_D[2]
.sym 39573 u_accel.window_complete
.sym 39578 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39598 event_valid_SB_DFFSR_Q_D[1]
.sym 39601 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 39603 pkt_state[1]
.sym 39608 event_valid_SB_DFFSR_Q_R
.sym 39610 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 39618 event_valid_SB_DFFSR_Q_D[2]
.sym 39641 event_valid_SB_DFFSR_Q_D[1]
.sym 39645 pkt_state[1]
.sym 39646 event_valid_SB_DFFSR_Q_D[2]
.sym 39647 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 39651 event_valid_SB_DFFSR_Q_D[2]
.sym 39654 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 39668 clk$SB_IO_IN_$glb_clk
.sym 39669 event_valid_SB_DFFSR_Q_R
.sym 39672 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 39673 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 39674 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 39675 u_accel.u_input_fifo.count[2]
.sym 39676 event_valid_SB_DFFSR_Q_D[2]
.sym 39677 u_accel.u_input_fifo.count[3]
.sym 39684 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39692 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 39697 event_valid
.sym 39705 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 39712 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 39733 u_accel.window_complete
.sym 39739 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 39774 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 39776 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 39777 u_accel.window_complete
.sym 39790 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 39791 clk$SB_IO_IN_$glb_clk
.sym 39792 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 39794 debug_event_count[1]
.sym 39795 debug_event_count[2]
.sym 39796 debug_event_count[3]
.sym 39797 debug_event_count[4]
.sym 39798 debug_event_count[5]
.sym 39799 debug_event_count[6]
.sym 39800 debug_event_count[7]
.sym 39806 event_valid_SB_DFFSR_Q_D[2]
.sym 39807 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 39820 debug_event_count[5]
.sym 39823 rx_data[0]
.sym 39824 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 39825 event_valid_SB_DFFSR_Q_D[2]
.sym 39837 debug_event_count[0]
.sym 39856 debug_event_count[6]
.sym 39859 debug_event_count[1]
.sym 39860 debug_event_count[2]
.sym 39861 debug_event_count[3]
.sym 39862 debug_event_count[4]
.sym 39863 debug_event_count[5]
.sym 39865 debug_event_count[7]
.sym 39866 $nextpnr_ICESTORM_LC_2$O
.sym 39868 debug_event_count[0]
.sym 39872 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39874 debug_event_count[1]
.sym 39878 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39880 debug_event_count[2]
.sym 39884 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39886 debug_event_count[3]
.sym 39890 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39892 debug_event_count[4]
.sym 39896 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39898 debug_event_count[5]
.sym 39902 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI
.sym 39905 debug_event_count[6]
.sym 39908 $nextpnr_ICESTORM_LC_3$I3
.sym 39910 debug_event_count[7]
.sym 39917 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 39921 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 39923 tx_state[5]
.sym 39933 debug_event_count[0]
.sym 39952 $nextpnr_ICESTORM_LC_3$I3
.sym 39959 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 39973 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 39984 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 39986 u_accel.early_sum_y[5]
.sym 39993 $nextpnr_ICESTORM_LC_3$I3
.sym 39997 u_accel.early_sum_y[5]
.sym 40023 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 40033 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 40036 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 40037 clk$SB_IO_IN_$glb_clk
.sym 40038 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40039 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 40040 tx_data[7]
.sym 40041 tx_data[4]
.sym 40042 tx_data[5]
.sym 40043 tx_data[2]
.sym 40044 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 40045 tx_data[3]
.sym 40046 tx_data[1]
.sym 40056 tx_busy
.sym 40083 tx_state[7]
.sym 40085 gesture_confidence[2]
.sym 40090 debug_event_count[5]
.sym 40091 gesture_confidence[0]
.sym 40095 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 40098 pending_gesture[1]
.sym 40099 gesture_confidence[3]
.sym 40100 gesture_confidence[1]
.sym 40101 gesture[1]
.sym 40102 gesture[0]
.sym 40107 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 40114 gesture_confidence[3]
.sym 40122 gesture[0]
.sym 40128 gesture[1]
.sym 40132 gesture_confidence[1]
.sym 40138 gesture_confidence[2]
.sym 40143 tx_state[7]
.sym 40144 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 40145 debug_event_count[5]
.sym 40146 pending_gesture[1]
.sym 40151 gesture_confidence[0]
.sym 40159 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 40160 clk$SB_IO_IN_$glb_clk
.sym 40161 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40162 u_tx.tx_data[3]
.sym 40165 u_tx.tx_data[5]
.sym 40166 u_tx.tx_data[1]
.sym 40167 u_tx.tx_data[2]
.sym 40168 u_tx.tx_data[4]
.sym 40169 u_tx.tx_data[7]
.sym 40178 pending_gesture[0]
.sym 40179 tx_state[7]
.sym 40182 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 40193 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 40203 u_accel.compressed_y[3]
.sym 40204 u_accel.compressed_y[2]
.sym 40206 u_accel.compressed_y[1]
.sym 40213 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 40216 u_accel.compressed_y[0]
.sym 40220 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 40225 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 40226 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 40227 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 40229 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 40230 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 40231 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 40235 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40237 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 40238 u_accel.compressed_y[0]
.sym 40241 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40243 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 40244 u_accel.compressed_y[1]
.sym 40245 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40247 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40249 u_accel.compressed_y[2]
.sym 40250 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 40251 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40253 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40255 u_accel.compressed_y[3]
.sym 40256 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 40257 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40259 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40261 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 40262 u_accel.compressed_y[3]
.sym 40263 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40265 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40267 u_accel.compressed_y[3]
.sym 40268 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 40269 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40271 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40273 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 40274 u_accel.compressed_y[3]
.sym 40275 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40277 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40279 u_accel.compressed_y[3]
.sym 40280 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 40281 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40285 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40286 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40287 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 40288 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 40289 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 40290 uart_tx$SB_IO_OUT
.sym 40291 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 40292 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 40310 event_valid_SB_DFFSR_Q_D[2]
.sym 40313 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 40321 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40331 u_accel.compressed_y[3]
.sym 40341 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 40342 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 40344 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 40346 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 40348 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 40351 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 40353 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 40355 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 40358 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40360 u_accel.compressed_y[3]
.sym 40361 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 40362 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40364 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40366 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 40367 u_accel.compressed_y[3]
.sym 40368 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40370 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40372 u_accel.compressed_y[3]
.sym 40373 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 40374 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40376 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40378 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 40379 u_accel.compressed_y[3]
.sym 40380 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40382 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40384 u_accel.compressed_y[3]
.sym 40385 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 40386 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40388 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40390 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 40391 u_accel.compressed_y[3]
.sym 40392 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40394 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40396 u_accel.compressed_y[3]
.sym 40397 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 40398 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40400 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40402 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 40403 u_accel.compressed_y[3]
.sym 40404 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40409 u_tx.bit_idx[1]
.sym 40410 u_tx.bit_idx[2]
.sym 40411 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 40412 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 40413 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 40414 u_tx.bit_idx[0]
.sym 40415 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 40435 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 40436 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 40444 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40453 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 40457 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 40459 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 40460 u_accel.window_complete
.sym 40463 u_accel.compressed_y[3]
.sym 40464 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 40474 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 40475 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 40481 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40483 u_accel.compressed_y[3]
.sym 40484 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 40485 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40488 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 40490 u_accel.compressed_y[3]
.sym 40491 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40494 u_accel.window_complete
.sym 40495 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 40496 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 40525 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 40526 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 40527 u_accel.window_complete
.sym 40528 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 40529 clk$SB_IO_IN_$glb_clk
.sym 40530 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40531 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 40534 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 40535 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 40537 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 40538 u_tx.clk_cnt[0]
.sym 40655 u_tx.clk_cnt[1]
.sym 40656 u_tx.clk_cnt[2]
.sym 40657 u_tx.clk_cnt[3]
.sym 40658 u_tx.clk_cnt[4]
.sym 40659 u_tx.clk_cnt[5]
.sym 40660 u_tx.clk_cnt[6]
.sym 40661 u_tx.clk_cnt[7]
.sym 41790 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 42296 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 42300 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 42396 u_rx.clk_cnt[0]
.sym 42424 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42427 event_valid_SB_DFFSR_Q_D[2]
.sym 42517 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 42518 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 42519 u_rx.rx_data[4]
.sym 42520 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 42521 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0[0]
.sym 42524 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 42527 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 42546 u_rx.state[0]
.sym 42550 $PACKER_VCC_NET
.sym 42552 u_rx.state[3]
.sym 42559 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42560 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42562 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 42565 u_rx.bit_idx[0]
.sym 42567 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42568 u_rx.bit_idx[2]
.sym 42571 u_rx.bit_idx[1]
.sym 42574 $PACKER_VCC_NET
.sym 42575 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 42577 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 42578 u_rx.rx_data[0]
.sym 42579 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42590 $nextpnr_ICESTORM_LC_25$O
.sym 42593 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 42596 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 42599 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 42600 u_rx.bit_idx[1]
.sym 42602 $nextpnr_ICESTORM_LC_26$I3
.sym 42604 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 42606 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 42608 $nextpnr_ICESTORM_LC_26$COUT
.sym 42610 $PACKER_VCC_NET
.sym 42612 $nextpnr_ICESTORM_LC_26$I3
.sym 42616 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42617 u_rx.rx_data[0]
.sym 42618 $nextpnr_ICESTORM_LC_26$COUT
.sym 42621 u_rx.bit_idx[2]
.sym 42628 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 42629 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42630 u_rx.bit_idx[0]
.sym 42633 u_rx.bit_idx[0]
.sym 42634 u_rx.bit_idx[1]
.sym 42637 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42638 clk$SB_IO_IN_$glb_clk
.sym 42639 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 42641 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42642 u_rx.rx_data[1]
.sym 42643 u_rx.rx_data[6]
.sym 42644 u_rx.rx_data[2]
.sym 42645 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 42646 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 42647 u_rx.rx_data[7]
.sym 42653 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42655 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 42657 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 42666 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 42669 u_rx.rx_data[0]
.sym 42675 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42683 u_rx.rx_data[3]
.sym 42685 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42688 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 42691 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 42696 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 42699 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42700 u_rx.rx_data[5]
.sym 42701 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 42702 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 42704 u_rx.bit_idx[0]
.sym 42706 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42707 u_rx.bit_idx[2]
.sym 42720 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 42722 u_rx.bit_idx[0]
.sym 42723 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42726 u_rx.rx_data[3]
.sym 42727 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 42728 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 42729 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 42732 u_rx.rx_data[5]
.sym 42733 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42735 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 42739 u_rx.bit_idx[0]
.sym 42740 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42741 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 42744 u_rx.bit_idx[0]
.sym 42745 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42747 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42751 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 42753 u_rx.bit_idx[2]
.sym 42756 u_rx.bit_idx[0]
.sym 42759 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 42760 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42761 clk$SB_IO_IN_$glb_clk
.sym 42762 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 42763 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 42764 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42765 u_rx.state[0]
.sym 42766 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 42767 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 42768 u_rx.state[3]
.sym 42769 u_rx.data_SB_DFFESR_Q_E
.sym 42770 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 42776 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 42784 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 42787 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 42788 u_rx.rx_data[3]
.sym 42789 event_x[5]
.sym 42790 u_rx.rx_data[5]
.sym 42792 u_rx.data_SB_DFFESR_Q_E
.sym 42793 event_x[4]
.sym 42798 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 42820 event_y[6]
.sym 42825 event_y[0]
.sym 42827 event_y[3]
.sym 42832 event_y[1]
.sym 42834 event_y[2]
.sym 42845 event_y[2]
.sym 42851 event_y[6]
.sym 42864 event_y[1]
.sym 42867 event_y[3]
.sym 42879 event_y[0]
.sym 42884 clk$SB_IO_IN_$glb_clk
.sym 42886 rx_data[4]
.sym 42887 rx_data[0]
.sym 42888 rx_data[6]
.sym 42889 rx_data[5]
.sym 42890 rx_data[7]
.sym 42891 rx_data[3]
.sym 42893 rx_data[2]
.sym 42897 event_valid_SB_DFFSR_Q_D[2]
.sym 42908 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 42910 pkt_y[1]
.sym 42914 event_x[2]
.sym 42917 rx_data[2]
.sym 42919 event_valid_SB_DFFSR_Q_D[2]
.sym 42921 uart_tx$SB_IO_OUT
.sym 42935 pkt_y[5]
.sym 42938 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 42941 pkt_y[4]
.sym 42944 rx_data[0]
.sym 42973 rx_data[0]
.sym 42978 pkt_y[5]
.sym 43004 pkt_y[4]
.sym 43006 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43007 clk$SB_IO_IN_$glb_clk
.sym 43008 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43009 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 43013 rx_data[1]
.sym 43021 pkt_y[5]
.sym 43029 pkt_y[4]
.sym 43030 rx_data[0]
.sym 43034 rx_data[1]
.sym 43037 $PACKER_VCC_NET
.sym 43042 pkt_y_SB_DFFESR_Q_E
.sym 43043 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43052 pkt_x[6]
.sym 43054 pkt_x[4]
.sym 43060 pkt_x[5]
.sym 43064 pkt_x[0]
.sym 43069 pkt_x[7]
.sym 43070 pkt_y[1]
.sym 43071 pkt_y[6]
.sym 43077 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43081 pkt_y[2]
.sym 43084 pkt_y[6]
.sym 43091 pkt_x[5]
.sym 43098 pkt_x[7]
.sym 43102 pkt_x[4]
.sym 43110 pkt_x[0]
.sym 43114 pkt_x[6]
.sym 43119 pkt_y[1]
.sym 43126 pkt_y[2]
.sym 43129 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43130 clk$SB_IO_IN_$glb_clk
.sym 43131 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43132 pkt_x[3]
.sym 43135 pkt_x[7]
.sym 43136 pkt_x[2]
.sym 43137 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 43139 pkt_x[1]
.sym 43143 event_valid_SB_DFFSR_Q_D[1]
.sym 43146 pkt_x[6]
.sym 43150 event_x[7]
.sym 43157 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 43159 rx_data[0]
.sym 43160 rx_data[1]
.sym 43164 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43167 u_accel.window_complete
.sym 43173 pkt_y[3]
.sym 43175 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43177 pkt_state[1]
.sym 43180 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43182 event_valid_SB_DFFSR_Q_D[2]
.sym 43183 event_valid_SB_DFFSR_Q_D[1]
.sym 43185 pkt_y[7]
.sym 43187 pkt_y[0]
.sym 43196 pkt_x[1]
.sym 43197 pkt_x[3]
.sym 43201 pkt_x[2]
.sym 43206 event_valid_SB_DFFSR_Q_D[2]
.sym 43207 event_valid_SB_DFFSR_Q_D[1]
.sym 43208 pkt_state[1]
.sym 43209 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43213 pkt_y[3]
.sym 43221 pkt_x[2]
.sym 43233 pkt_y[0]
.sym 43238 pkt_x[1]
.sym 43243 pkt_y[7]
.sym 43250 pkt_x[3]
.sym 43252 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43253 clk$SB_IO_IN_$glb_clk
.sym 43254 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43257 pkt_y[8]
.sym 43259 pkt_y_SB_DFFESR_Q_E
.sym 43267 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43268 event_valid_SB_DFFSR_Q_D[2]
.sym 43275 pkt_x_SB_DFFESR_Q_8_E
.sym 43277 pkt_y[3]
.sym 43279 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 43283 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 43300 accel_temporal_phase
.sym 43310 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 43312 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43316 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 43341 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43342 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 43350 accel_temporal_phase
.sym 43359 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 43362 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43376 clk$SB_IO_IN_$glb_clk
.sym 43377 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 43378 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 43379 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 43380 pkt_x_SB_DFFESR_Q_E
.sym 43381 u_accel.u_input_fifo.count[0]
.sym 43383 u_accel.u_input_fifo.count[1]
.sym 43384 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 43400 pkt_state[1]
.sym 43403 event_valid_SB_DFFSR_Q_D[2]
.sym 43405 uart_tx$SB_IO_OUT
.sym 43424 u_accel.u_input_fifo.count[2]
.sym 43426 u_accel.u_input_fifo.count[3]
.sym 43430 event_valid
.sym 43431 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43434 rx_data[0]
.sym 43437 pkt_x_SB_DFFESR_Q_E
.sym 43441 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 43446 u_accel.u_input_fifo.count[0]
.sym 43448 u_accel.u_input_fifo.count[1]
.sym 43451 $nextpnr_ICESTORM_LC_12$O
.sym 43454 u_accel.u_input_fifo.count[0]
.sym 43457 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43459 u_accel.u_input_fifo.count[1]
.sym 43463 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43465 u_accel.u_input_fifo.count[2]
.sym 43467 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43469 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 43472 u_accel.u_input_fifo.count[3]
.sym 43473 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43477 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43479 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 43483 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 43484 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43485 event_valid
.sym 43488 u_accel.u_input_fifo.count[0]
.sym 43489 u_accel.u_input_fifo.count[3]
.sym 43490 u_accel.u_input_fifo.count[1]
.sym 43491 u_accel.u_input_fifo.count[2]
.sym 43495 rx_data[0]
.sym 43498 pkt_x_SB_DFFESR_Q_E
.sym 43499 clk$SB_IO_IN_$glb_clk
.sym 43500 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43502 por_cnt[1]
.sym 43503 por_cnt[2]
.sym 43504 por_cnt[3]
.sym 43505 por_cnt[4]
.sym 43506 rst_por
.sym 43507 rst_por_SB_LUT4_O_I3[2]
.sym 43508 por_cnt[0]
.sym 43514 accel_temporal_phase
.sym 43520 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 43521 event_valid
.sym 43525 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43526 rx_data[1]
.sym 43529 event_valid_SB_DFFSR_Q_D[2]
.sym 43530 $PACKER_VCC_NET
.sym 43531 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43535 $PACKER_VCC_NET
.sym 43536 u_accel.accum_valid
.sym 43542 $PACKER_VCC_NET
.sym 43544 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 43545 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 43546 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 43547 u_accel.u_input_fifo.count[1]
.sym 43549 u_accel.u_input_fifo.count[3]
.sym 43553 u_accel.u_input_fifo.count[0]
.sym 43554 $PACKER_VCC_NET
.sym 43555 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 43561 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 43563 rst_por
.sym 43566 soft_rst
.sym 43568 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 43569 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 43570 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43571 u_accel.u_input_fifo.count[2]
.sym 43574 $nextpnr_ICESTORM_LC_13$O
.sym 43577 u_accel.u_input_fifo.count[0]
.sym 43580 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 43582 $PACKER_VCC_NET
.sym 43583 u_accel.u_input_fifo.count[1]
.sym 43586 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 43588 $PACKER_VCC_NET
.sym 43589 u_accel.u_input_fifo.count[2]
.sym 43590 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 43592 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 43594 $PACKER_VCC_NET
.sym 43595 u_accel.u_input_fifo.count[3]
.sym 43596 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 43599 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 43600 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43601 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 43602 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 43606 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 43607 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 43608 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 43612 rst_por
.sym 43614 soft_rst
.sym 43617 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 43619 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 43620 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 43621 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 43622 clk$SB_IO_IN_$glb_clk
.sym 43623 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43624 soft_rst
.sym 43625 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_O
.sym 43627 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 43629 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 43630 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43631 soft_rst_SB_DFFSR_Q_R
.sym 43648 rx_data[1]
.sym 43652 debug_event_count[6]
.sym 43655 u_accel.window_complete
.sym 43657 event_valid_SB_DFFSR_Q_D[2]
.sym 43659 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_O
.sym 43667 debug_event_count[2]
.sym 43669 debug_event_count[4]
.sym 43671 debug_event_count[0]
.sym 43672 debug_event_count[7]
.sym 43676 debug_event_count[3]
.sym 43678 debug_event_count[5]
.sym 43683 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_O
.sym 43687 debug_event_count[6]
.sym 43690 debug_event_count[1]
.sym 43697 $nextpnr_ICESTORM_LC_24$O
.sym 43700 debug_event_count[0]
.sym 43703 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 43705 debug_event_count[1]
.sym 43707 debug_event_count[0]
.sym 43709 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 43712 debug_event_count[2]
.sym 43713 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 43715 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 43717 debug_event_count[3]
.sym 43719 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 43721 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 43724 debug_event_count[4]
.sym 43725 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 43727 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 43729 debug_event_count[5]
.sym 43731 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 43733 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 43736 debug_event_count[6]
.sym 43737 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 43742 debug_event_count[7]
.sym 43743 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 43744 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_O
.sym 43745 clk$SB_IO_IN_$glb_clk
.sym 43746 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 43747 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 43748 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 43749 tx_state[4]
.sym 43750 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 43751 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 43752 tx_state[0]
.sym 43753 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43754 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 43776 debug_event_count[4]
.sym 43777 tx_state[5]
.sym 43782 debug_event_count[7]
.sym 43790 rx_data[0]
.sym 43792 event_valid_SB_DFFSR_Q_D[2]
.sym 43795 tx_state[5]
.sym 43805 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 43812 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 43813 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 43818 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43827 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 43828 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 43829 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43830 rx_data[0]
.sym 43851 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 43854 event_valid_SB_DFFSR_Q_D[2]
.sym 43863 tx_state[5]
.sym 43864 rx_data[0]
.sym 43865 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43866 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 43868 clk$SB_IO_IN_$glb_clk
.sym 43870 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 43871 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 43872 tx_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43873 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 43874 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 43875 tx_state[1]
.sym 43876 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 43877 tx_state[8]
.sym 43896 event_valid_SB_DFFSR_Q_D[2]
.sym 43900 tx_valid_SB_DFFSR_Q_R
.sym 43904 uart_tx$SB_IO_OUT
.sym 43911 pending_confidence[3]
.sym 43912 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 43913 tx_state[4]
.sym 43916 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 43917 pending_confidence[0]
.sym 43920 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 43921 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 43922 pending_confidence[1]
.sym 43924 debug_event_count[6]
.sym 43925 tx_state[7]
.sym 43928 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 43929 tx_data_SB_DFFESR_Q_E
.sym 43930 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 43935 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 43936 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 43938 event_valid_SB_DFFSR_Q_D[1]
.sym 43940 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 43942 debug_event_count[7]
.sym 43944 tx_state[4]
.sym 43945 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 43946 debug_event_count[6]
.sym 43947 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 43950 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 43951 pending_confidence[3]
.sym 43952 tx_state[7]
.sym 43953 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 43956 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 43959 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 43962 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 43963 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 43964 tx_state[7]
.sym 43965 pending_confidence[1]
.sym 43968 event_valid_SB_DFFSR_Q_D[1]
.sym 43969 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 43971 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 43974 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 43975 tx_state[4]
.sym 43976 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 43977 pending_confidence[0]
.sym 43980 debug_event_count[7]
.sym 43981 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 43982 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 43986 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 43988 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 43989 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 43990 tx_data_SB_DFFESR_Q_E
.sym 43991 clk$SB_IO_IN_$glb_clk
.sym 43992 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43993 tx_data[6]
.sym 43994 tx_valid_SB_DFFSR_Q_R
.sym 43995 tx_data_SB_DFFESR_Q_E
.sym 43999 tx_data[0]
.sym 44007 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 44017 event_valid_SB_DFFSR_Q_D[2]
.sym 44019 u_tx.tx_data_SB_DFFESR_Q_E
.sym 44020 u_accel.accum_valid
.sym 44036 tx_data[4]
.sym 44037 tx_data[5]
.sym 44038 tx_data[2]
.sym 44040 tx_data[3]
.sym 44041 tx_data[1]
.sym 44043 tx_data[7]
.sym 44045 u_tx.tx_data_SB_DFFESR_Q_E
.sym 44069 tx_data[3]
.sym 44087 tx_data[5]
.sym 44094 tx_data[1]
.sym 44100 tx_data[2]
.sym 44103 tx_data[4]
.sym 44110 tx_data[7]
.sym 44113 u_tx.tx_data_SB_DFFESR_Q_E
.sym 44114 clk$SB_IO_IN_$glb_clk
.sym 44115 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 44120 u_tx.tx_data[6]
.sym 44121 u_tx.tx_data[0]
.sym 44123 u_tx.tx_data_SB_DFFESR_Q_E
.sym 44144 pending_confidence[2]
.sym 44150 event_valid_SB_DFFSR_Q_D[2]
.sym 44158 u_tx.bit_idx[1]
.sym 44159 u_tx.bit_idx[2]
.sym 44160 u_tx.tx_data[5]
.sym 44161 u_tx.tx_data[1]
.sym 44163 u_tx.bit_idx[0]
.sym 44164 u_tx.tx_data[7]
.sym 44165 u_tx.tx_data[3]
.sym 44166 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 44167 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 44169 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 44170 u_tx.tx_data[2]
.sym 44171 u_tx.tx_data[4]
.sym 44173 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44176 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44178 u_tx.tx_data[0]
.sym 44179 u_tx.state[1]
.sym 44181 u_tx.state[3]
.sym 44185 u_tx.tx_data[6]
.sym 44186 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44187 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 44188 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 44190 u_tx.bit_idx[0]
.sym 44192 u_tx.tx_data[2]
.sym 44193 u_tx.tx_data[3]
.sym 44196 u_tx.tx_data[4]
.sym 44197 u_tx.bit_idx[0]
.sym 44198 u_tx.tx_data[5]
.sym 44202 u_tx.tx_data[1]
.sym 44204 u_tx.bit_idx[0]
.sym 44205 u_tx.tx_data[0]
.sym 44208 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 44209 u_tx.bit_idx[2]
.sym 44210 u_tx.bit_idx[1]
.sym 44211 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 44215 u_tx.tx_data[7]
.sym 44216 u_tx.bit_idx[0]
.sym 44217 u_tx.tx_data[6]
.sym 44220 u_tx.state[3]
.sym 44221 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44222 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 44226 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 44228 u_tx.state[1]
.sym 44229 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44232 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 44233 u_tx.bit_idx[2]
.sym 44234 u_tx.bit_idx[1]
.sym 44235 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44237 clk$SB_IO_IN_$glb_clk
.sym 44238 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 44239 u_tx.state[3]
.sym 44240 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 44241 u_tx.busy_SB_DFFESR_Q_E
.sym 44242 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 44243 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 44244 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44245 u_tx.state[1]
.sym 44246 u_tx.state[2]
.sym 44256 u_tx.tx_data_SB_DFFESR_Q_E
.sym 44259 u_tx.tx_data_SB_DFFESR_Q_E
.sym 44281 u_tx.bit_idx[1]
.sym 44282 u_tx.bit_idx[2]
.sym 44286 u_tx.bit_idx[0]
.sym 44291 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 44294 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44296 event_valid_SB_DFFSR_Q_D[2]
.sym 44301 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44302 u_tx.state[1]
.sym 44303 u_tx.state[2]
.sym 44304 u_tx.state[3]
.sym 44310 u_tx.state[1]
.sym 44312 $nextpnr_ICESTORM_LC_17$O
.sym 44315 u_tx.bit_idx[0]
.sym 44318 u_tx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 44319 u_tx.state[1]
.sym 44321 u_tx.bit_idx[1]
.sym 44322 u_tx.bit_idx[0]
.sym 44325 u_tx.bit_idx[2]
.sym 44327 u_tx.state[1]
.sym 44328 u_tx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 44331 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44332 u_tx.state[1]
.sym 44333 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 44334 event_valid_SB_DFFSR_Q_D[2]
.sym 44338 u_tx.state[3]
.sym 44339 event_valid_SB_DFFSR_Q_D[2]
.sym 44340 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44343 u_tx.state[2]
.sym 44345 u_tx.state[3]
.sym 44346 u_tx.state[1]
.sym 44349 u_tx.bit_idx[0]
.sym 44351 u_tx.state[1]
.sym 44355 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44356 u_tx.bit_idx[0]
.sym 44357 u_tx.bit_idx[1]
.sym 44358 u_tx.bit_idx[2]
.sym 44359 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 44360 clk$SB_IO_IN_$glb_clk
.sym 44361 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 44404 u_tx.clk_cnt[1]
.sym 44407 u_tx.clk_cnt[4]
.sym 44408 u_tx.clk_cnt[5]
.sym 44409 u_tx.clk_cnt[6]
.sym 44410 u_tx.clk_cnt[7]
.sym 44411 event_valid_SB_DFFSR_Q_D[2]
.sym 44413 u_tx.clk_cnt[2]
.sym 44414 u_tx.clk_cnt[3]
.sym 44416 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 44418 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 44422 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 44423 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44425 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44434 u_tx.clk_cnt[0]
.sym 44436 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44437 event_valid_SB_DFFSR_Q_D[2]
.sym 44438 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 44454 u_tx.clk_cnt[2]
.sym 44455 u_tx.clk_cnt[3]
.sym 44456 u_tx.clk_cnt[1]
.sym 44457 u_tx.clk_cnt[0]
.sym 44460 u_tx.clk_cnt[6]
.sym 44461 u_tx.clk_cnt[7]
.sym 44462 u_tx.clk_cnt[4]
.sym 44463 u_tx.clk_cnt[5]
.sym 44472 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44475 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 44479 u_tx.clk_cnt[0]
.sym 44483 clk$SB_IO_IN_$glb_clk
.sym 44484 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 44497 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 44530 u_tx.clk_cnt[4]
.sym 44532 u_tx.clk_cnt[6]
.sym 44536 u_tx.clk_cnt[2]
.sym 44537 u_tx.clk_cnt[3]
.sym 44539 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 44541 u_tx.clk_cnt[0]
.sym 44543 u_tx.clk_cnt[1]
.sym 44549 u_tx.clk_cnt[7]
.sym 44555 u_tx.clk_cnt[5]
.sym 44558 $nextpnr_ICESTORM_LC_20$O
.sym 44561 u_tx.clk_cnt[0]
.sym 44564 u_tx.clk_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 44567 u_tx.clk_cnt[1]
.sym 44568 u_tx.clk_cnt[0]
.sym 44570 u_tx.clk_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 44572 u_tx.clk_cnt[2]
.sym 44574 u_tx.clk_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 44576 u_tx.clk_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 44578 u_tx.clk_cnt[3]
.sym 44580 u_tx.clk_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 44582 u_tx.clk_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 44585 u_tx.clk_cnt[4]
.sym 44586 u_tx.clk_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 44588 u_tx.clk_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 44590 u_tx.clk_cnt[5]
.sym 44592 u_tx.clk_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 44594 u_tx.clk_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 44597 u_tx.clk_cnt[6]
.sym 44598 u_tx.clk_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 44601 u_tx.clk_cnt[7]
.sym 44604 u_tx.clk_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 44606 clk$SB_IO_IN_$glb_clk
.sym 44607 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 45098 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 45990 u_rx.data_SB_DFFESR_Q_E
.sym 45997 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 46126 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46133 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46226 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 46227 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 46228 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 46229 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 46230 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 46231 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 46232 u_rx.clk_cnt[7]
.sym 46235 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 46260 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 46269 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 46276 u_rx.clk_cnt[0]
.sym 46286 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 46293 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46312 u_rx.clk_cnt[0]
.sym 46313 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 46314 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 46345 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46346 clk$SB_IO_IN_$glb_clk
.sym 46347 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 46348 u_rx.clk_cnt[4]
.sym 46349 u_rx.clk_cnt[6]
.sym 46350 u_rx.clk_cnt[5]
.sym 46351 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 46352 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 46353 u_rx.clk_cnt[3]
.sym 46354 u_rx.clk_cnt[1]
.sym 46355 u_rx.clk_cnt[2]
.sym 46372 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 46373 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 46374 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46376 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 46391 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 46392 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46393 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 46394 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 46395 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 46399 u_rx.clk_cnt[0]
.sym 46400 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46401 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0[0]
.sym 46402 event_valid_SB_DFFSR_Q_D[2]
.sym 46407 u_rx.state[3]
.sym 46409 u_rx.state[0]
.sym 46411 u_rx.clk_cnt[1]
.sym 46415 u_rx.rx_data[4]
.sym 46416 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 46417 u_rx.state[0]
.sym 46418 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46419 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 46422 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 46423 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0[0]
.sym 46424 event_valid_SB_DFFSR_Q_D[2]
.sym 46425 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 46430 u_rx.clk_cnt[0]
.sym 46431 u_rx.clk_cnt[1]
.sym 46434 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 46436 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 46437 u_rx.rx_data[4]
.sym 46441 u_rx.state[3]
.sym 46443 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46446 u_rx.state[0]
.sym 46447 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 46464 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46465 event_valid_SB_DFFSR_Q_D[2]
.sym 46466 u_rx.state[0]
.sym 46467 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46468 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 46469 clk$SB_IO_IN_$glb_clk
.sym 46470 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 46471 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 46474 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 46475 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 46476 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46477 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 46481 rx_data[0]
.sym 46482 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 46491 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46496 u_rx.rx_data[4]
.sym 46499 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 46501 u_rx.rx_data[7]
.sym 46513 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46514 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 46516 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0[0]
.sym 46517 u_rx.state[3]
.sym 46520 event_valid_SB_DFFSR_Q_D[2]
.sym 46521 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 46523 u_rx.rx_data[6]
.sym 46524 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 46525 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 46526 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46527 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 46530 u_rx.rx_data[1]
.sym 46531 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 46532 u_rx.rx_data[2]
.sym 46534 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 46535 u_rx.rx_data[7]
.sym 46538 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 46541 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46551 event_valid_SB_DFFSR_Q_D[2]
.sym 46552 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46553 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46554 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 46557 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 46559 u_rx.rx_data[1]
.sym 46560 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 46563 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 46564 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 46565 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 46566 u_rx.rx_data[6]
.sym 46569 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 46570 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 46571 u_rx.rx_data[2]
.sym 46572 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 46575 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 46577 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 46581 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0[0]
.sym 46582 u_rx.state[3]
.sym 46587 u_rx.rx_data[7]
.sym 46588 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 46589 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46591 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 46592 clk$SB_IO_IN_$glb_clk
.sym 46593 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 46594 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 46610 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 46611 uart_tx$SB_IO_OUT
.sym 46616 event_valid_SB_DFFSR_Q_D[2]
.sym 46619 u_rx.rx_data[1]
.sym 46621 u_rx.rx_data[6]
.sym 46623 u_rx.rx_data[2]
.sym 46626 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 46627 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 46636 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46637 u_rx.state[0]
.sym 46638 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 46640 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 46648 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46652 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 46656 u_rx.state[3]
.sym 46658 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 46659 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 46662 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 46663 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 46664 event_valid_SB_DFFSR_Q_D[2]
.sym 46665 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46668 event_valid_SB_DFFSR_Q_D[2]
.sym 46669 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 46670 u_rx.state[0]
.sym 46671 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 46674 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 46675 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 46676 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 46677 event_valid_SB_DFFSR_Q_D[2]
.sym 46681 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 46683 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 46686 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46687 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46688 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46689 event_valid_SB_DFFSR_Q_D[2]
.sym 46692 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46693 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 46694 event_valid_SB_DFFSR_Q_D[2]
.sym 46695 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 46698 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 46699 event_valid_SB_DFFSR_Q_D[2]
.sym 46700 u_rx.state[3]
.sym 46701 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46704 event_valid_SB_DFFSR_Q_D[2]
.sym 46705 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 46706 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46707 u_rx.state[3]
.sym 46710 u_rx.state[3]
.sym 46711 event_valid_SB_DFFSR_Q_D[2]
.sym 46713 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46715 clk$SB_IO_IN_$glb_clk
.sym 46721 pkt_y[5]
.sym 46724 pkt_y[4]
.sym 46736 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 46744 pkt_y_SB_DFFESR_Q_8_E
.sym 46751 rx_data[0]
.sym 46765 u_rx.rx_data[5]
.sym 46766 u_rx.rx_data[4]
.sym 46770 u_rx.rx_data[0]
.sym 46771 u_rx.rx_data[3]
.sym 46773 u_rx.rx_data[7]
.sym 46781 u_rx.rx_data[6]
.sym 46783 u_rx.rx_data[2]
.sym 46785 u_rx.data_SB_DFFESR_Q_E
.sym 46794 u_rx.rx_data[4]
.sym 46797 u_rx.rx_data[0]
.sym 46806 u_rx.rx_data[6]
.sym 46809 u_rx.rx_data[5]
.sym 46815 u_rx.rx_data[7]
.sym 46822 u_rx.rx_data[3]
.sym 46836 u_rx.rx_data[2]
.sym 46837 u_rx.data_SB_DFFESR_Q_E
.sym 46838 clk$SB_IO_IN_$glb_clk
.sym 46839 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 46841 pkt_x[6]
.sym 46843 pkt_x[0]
.sym 46845 pkt_x[5]
.sym 46846 pkt_x[4]
.sym 46856 rx_data[0]
.sym 46865 rx_data[6]
.sym 46866 pkt_x_SB_DFFESR_Q_8_E
.sym 46869 rx_data[7]
.sym 46871 rx_data[3]
.sym 46873 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 46875 rx_data[2]
.sym 46881 rx_data[4]
.sym 46883 u_rx.data_SB_DFFESR_Q_E
.sym 46884 rx_data[5]
.sym 46885 rx_data[7]
.sym 46889 u_rx.rx_data[1]
.sym 46891 rx_data[6]
.sym 46914 rx_data[4]
.sym 46915 rx_data[6]
.sym 46916 rx_data[7]
.sym 46917 rx_data[5]
.sym 46941 u_rx.rx_data[1]
.sym 46960 u_rx.data_SB_DFFESR_Q_E
.sym 46961 clk$SB_IO_IN_$glb_clk
.sym 46962 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 46963 pkt_y[3]
.sym 46964 pkt_y_SB_DFFESR_Q_8_E
.sym 46965 pkt_y[7]
.sym 46966 pkt_y[0]
.sym 46967 pkt_y[6]
.sym 46968 pkt_y[2]
.sym 46969 pkt_y[1]
.sym 46970 pkt_x_SB_DFFESR_Q_8_E
.sym 46977 u_rx.data_SB_DFFESR_Q_E
.sym 46987 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 46991 pkt_state[1]
.sym 47008 rx_data[1]
.sym 47015 pkt_x_SB_DFFESR_Q_8_E
.sym 47018 rx_data[2]
.sym 47029 rx_data[7]
.sym 47031 rx_data[3]
.sym 47037 rx_data[3]
.sym 47056 rx_data[7]
.sym 47064 rx_data[2]
.sym 47069 rx_data[2]
.sym 47070 rx_data[3]
.sym 47080 rx_data[1]
.sym 47083 pkt_x_SB_DFFESR_Q_8_E
.sym 47084 clk$SB_IO_IN_$glb_clk
.sym 47085 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 47086 pkt_state[1]
.sym 47087 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O
.sym 47088 pkt_state[2]
.sym 47092 pkt_state[4]
.sym 47099 pkt_y[1]
.sym 47105 event_valid_SB_DFFSR_Q_D[2]
.sym 47107 pkt_y_SB_DFFESR_Q_8_E
.sym 47114 pkt_y[6]
.sym 47115 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47116 pkt_y[2]
.sym 47117 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 47120 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47129 pkt_y_SB_DFFESR_Q_E
.sym 47138 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47142 rx_data[0]
.sym 47148 event_valid_SB_DFFSR_Q_D[2]
.sym 47153 pkt_state[2]
.sym 47174 rx_data[0]
.sym 47185 event_valid_SB_DFFSR_Q_D[2]
.sym 47186 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47187 pkt_state[2]
.sym 47206 pkt_y_SB_DFFESR_Q_E
.sym 47207 clk$SB_IO_IN_$glb_clk
.sym 47208 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 47211 pkt_state[3]
.sym 47214 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 47223 event_valid_SB_DFFSR_Q_D[2]
.sym 47225 pkt_y_SB_DFFESR_Q_E
.sym 47229 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 47237 soft_rst_SB_DFFSR_Q_R
.sym 47241 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47252 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 47253 u_accel.u_input_fifo.count[0]
.sym 47255 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 47261 event_valid
.sym 47263 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 47269 u_accel.window_complete
.sym 47270 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47271 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 47272 event_valid_SB_DFFSR_Q_D[2]
.sym 47273 u_accel.accum_valid
.sym 47279 u_accel.u_input_fifo.count[1]
.sym 47280 pkt_state[0]
.sym 47285 event_valid_SB_DFFSR_Q_D[2]
.sym 47286 u_accel.window_complete
.sym 47289 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 47290 event_valid
.sym 47291 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 47292 event_valid_SB_DFFSR_Q_D[2]
.sym 47295 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47297 event_valid_SB_DFFSR_Q_D[2]
.sym 47298 pkt_state[0]
.sym 47303 u_accel.u_input_fifo.count[0]
.sym 47314 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 47315 u_accel.u_input_fifo.count[0]
.sym 47316 u_accel.u_input_fifo.count[1]
.sym 47319 event_valid_SB_DFFSR_Q_D[2]
.sym 47320 u_accel.accum_valid
.sym 47329 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 47330 clk$SB_IO_IN_$glb_clk
.sym 47331 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 47337 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 47338 pkt_state[0]
.sym 47339 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 47344 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47348 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 47357 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47359 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 47360 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2
.sym 47363 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_O
.sym 47365 u_accel.compressed_valid
.sym 47375 rst_por
.sym 47376 por_cnt[3]
.sym 47377 por_cnt[4]
.sym 47379 rst_por_SB_LUT4_O_I3[2]
.sym 47388 por_cnt[0]
.sym 47390 por_cnt[1]
.sym 47399 por_cnt[2]
.sym 47405 $nextpnr_ICESTORM_LC_28$O
.sym 47408 por_cnt[0]
.sym 47411 por_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 47414 por_cnt[1]
.sym 47415 por_cnt[0]
.sym 47417 por_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 47419 por_cnt[2]
.sym 47421 por_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 47423 por_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47426 por_cnt[3]
.sym 47427 por_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 47432 por_cnt[4]
.sym 47433 por_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47436 por_cnt[1]
.sym 47437 rst_por_SB_LUT4_O_I3[2]
.sym 47439 por_cnt[0]
.sym 47442 por_cnt[4]
.sym 47443 por_cnt[2]
.sym 47445 por_cnt[3]
.sym 47451 por_cnt[0]
.sym 47452 rst_por
.sym 47453 clk$SB_IO_IN_$glb_clk
.sym 47458 debug_event_count[0]
.sym 47469 rst_por
.sym 47470 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47481 accel_temporal_phase
.sym 47498 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47501 rx_data[1]
.sym 47502 pkt_state[0]
.sym 47509 soft_rst_SB_DFFSR_Q_R
.sym 47513 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47515 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 47516 u_accel.compressed_valid
.sym 47518 rx_data[0]
.sym 47519 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47520 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2
.sym 47522 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 47525 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 47526 event_valid_SB_DFFSR_Q_D[2]
.sym 47527 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47530 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 47531 rx_data[0]
.sym 47535 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47536 u_accel.compressed_valid
.sym 47537 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2
.sym 47547 rx_data[1]
.sym 47548 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47549 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 47560 pkt_state[0]
.sym 47562 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47566 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 47567 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47568 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47571 event_valid_SB_DFFSR_Q_D[2]
.sym 47572 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 47576 clk$SB_IO_IN_$glb_clk
.sym 47577 soft_rst_SB_DFFSR_Q_R
.sym 47582 u_accel.compressed_valid
.sym 47610 gesture_valid
.sym 47622 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 47623 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 47624 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 47625 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47627 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 47630 event_valid_SB_DFFSR_Q_D[2]
.sym 47631 rx_data[1]
.sym 47632 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 47633 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 47638 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 47640 tx_state[0]
.sym 47644 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 47645 tx_state[4]
.sym 47646 tx_busy
.sym 47647 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47648 rx_data[0]
.sym 47650 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47652 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 47654 rx_data[0]
.sym 47655 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 47658 rx_data[1]
.sym 47659 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 47660 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47661 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 47664 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47665 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 47667 tx_state[4]
.sym 47670 tx_state[0]
.sym 47671 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 47672 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 47673 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47677 tx_state[0]
.sym 47678 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 47679 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 47682 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 47683 tx_busy
.sym 47684 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 47685 event_valid_SB_DFFSR_Q_D[2]
.sym 47689 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 47690 tx_busy
.sym 47694 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47695 rx_data[0]
.sym 47696 rx_data[1]
.sym 47697 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 47699 clk$SB_IO_IN_$glb_clk
.sym 47702 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47704 tx_state[7]
.sym 47705 tx_state[2]
.sym 47706 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 47708 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 47716 event_valid_SB_DFFSR_Q_D[2]
.sym 47733 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47744 tx_state[4]
.sym 47747 tx_state[0]
.sym 47749 tx_state[8]
.sym 47751 debug_event_count[4]
.sym 47753 accel_temporal_phase
.sym 47755 tx_state[1]
.sym 47757 tx_state[8]
.sym 47759 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47760 pending_gesture[0]
.sym 47761 tx_state[7]
.sym 47763 tx_state[1]
.sym 47765 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 47766 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 47767 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 47768 tx_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47769 tx_state[7]
.sym 47770 gesture_valid
.sym 47771 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 47773 tx_state[5]
.sym 47776 gesture_valid
.sym 47778 tx_state[0]
.sym 47782 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 47783 tx_state[1]
.sym 47784 accel_temporal_phase
.sym 47787 tx_state[7]
.sym 47788 tx_state[1]
.sym 47789 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 47790 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47793 tx_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 47794 tx_state[4]
.sym 47799 debug_event_count[4]
.sym 47800 tx_state[7]
.sym 47801 pending_gesture[0]
.sym 47802 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47805 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 47806 tx_state[8]
.sym 47807 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 47808 tx_state[1]
.sym 47811 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 47812 tx_state[1]
.sym 47813 tx_state[5]
.sym 47814 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47817 tx_state[8]
.sym 47818 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 47819 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 47820 tx_state[4]
.sym 47822 clk$SB_IO_IN_$glb_clk
.sym 47846 event_valid_SB_DFFSR_Q_D[2]
.sym 47857 tx_busy
.sym 47866 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47867 tx_data_SB_DFFESR_Q_E
.sym 47872 tx_state[5]
.sym 47876 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 47877 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 47879 event_valid_SB_DFFSR_Q_D[2]
.sym 47881 tx_busy
.sym 47889 pending_confidence[2]
.sym 47899 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47900 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 47901 pending_confidence[2]
.sym 47904 tx_state[5]
.sym 47906 event_valid_SB_DFFSR_Q_D[2]
.sym 47907 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 47910 tx_busy
.sym 47911 tx_state[5]
.sym 47912 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 47913 event_valid_SB_DFFSR_Q_D[2]
.sym 47934 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 47935 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 47944 tx_data_SB_DFFESR_Q_E
.sym 47945 clk$SB_IO_IN_$glb_clk
.sym 47946 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 47949 tx_valid
.sym 47988 tx_data[6]
.sym 47993 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 47994 tx_data[0]
.sym 47999 u_tx.tx_data_SB_DFFESR_Q_E
.sym 48000 event_valid_SB_DFFSR_Q_D[2]
.sym 48006 tx_valid
.sym 48045 tx_data[6]
.sym 48054 tx_data[0]
.sym 48063 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48064 tx_valid
.sym 48065 event_valid_SB_DFFSR_Q_D[2]
.sym 48067 u_tx.tx_data_SB_DFFESR_Q_E
.sym 48068 clk$SB_IO_IN_$glb_clk
.sym 48069 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 48074 tx_busy
.sym 48083 tx_valid_SB_DFFSR_Q_R
.sym 48113 tx_valid
.sym 48115 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 48117 event_valid_SB_DFFSR_Q_D[2]
.sym 48118 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 48120 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 48123 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 48125 u_tx.state[1]
.sym 48127 u_tx.state[3]
.sym 48132 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48133 u_tx.state[1]
.sym 48134 u_tx.state[2]
.sym 48138 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 48140 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48141 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48144 u_tx.state[1]
.sym 48145 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 48146 event_valid_SB_DFFSR_Q_D[2]
.sym 48147 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 48150 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48151 tx_valid
.sym 48152 u_tx.state[2]
.sym 48153 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48156 u_tx.state[3]
.sym 48157 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48158 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 48162 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48164 u_tx.state[2]
.sym 48168 event_valid_SB_DFFSR_Q_D[2]
.sym 48169 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48170 u_tx.state[3]
.sym 48175 tx_valid
.sym 48176 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48177 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 48180 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 48181 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 48182 event_valid_SB_DFFSR_Q_D[2]
.sym 48183 u_tx.state[1]
.sym 48187 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 48189 event_valid_SB_DFFSR_Q_D[2]
.sym 48191 clk$SB_IO_IN_$glb_clk
.sym 48225 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 48710 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 48810 clk$SB_IO_IN
.sym 48882 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O
.sym 48902 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O
.sym 48918 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O
.sym 49034 uart_rx$SB_IO_IN
.sym 49075 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49351 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49441 u_rx.rx_sync
.sym 49697 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O
.sym 49843 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50067 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 50088 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 50099 u_rx.clk_cnt[0]
.sym 50103 u_rx.clk_cnt[1]
.sym 50104 u_rx.clk_cnt[7]
.sym 50105 u_rx.clk_cnt[4]
.sym 50106 u_rx.clk_cnt[6]
.sym 50107 u_rx.clk_cnt[5]
.sym 50108 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50110 u_rx.clk_cnt[3]
.sym 50112 u_rx.clk_cnt[2]
.sym 50116 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50117 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50129 $nextpnr_ICESTORM_LC_19$O
.sym 50132 u_rx.clk_cnt[0]
.sym 50135 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50137 u_rx.clk_cnt[1]
.sym 50139 u_rx.clk_cnt[0]
.sym 50141 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50144 u_rx.clk_cnt[2]
.sym 50145 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50147 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50149 u_rx.clk_cnt[3]
.sym 50151 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50153 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50155 u_rx.clk_cnt[4]
.sym 50157 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50159 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 50162 u_rx.clk_cnt[5]
.sym 50163 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 50165 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 50168 u_rx.clk_cnt[6]
.sym 50169 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 50172 u_rx.clk_cnt[7]
.sym 50173 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50174 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50175 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 50176 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50177 clk$SB_IO_IN_$glb_clk
.sym 50178 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 50181 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 50203 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 50220 u_rx.clk_cnt[4]
.sym 50223 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 50224 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 50225 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 50226 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 50227 u_rx.clk_cnt[7]
.sym 50229 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 50230 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 50231 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50232 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 50233 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 50234 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50235 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50239 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50245 u_rx.clk_cnt[6]
.sym 50246 u_rx.clk_cnt[5]
.sym 50253 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50255 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 50256 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 50259 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50260 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 50261 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50262 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 50265 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 50266 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 50267 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 50268 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50271 u_rx.clk_cnt[5]
.sym 50272 u_rx.clk_cnt[4]
.sym 50273 u_rx.clk_cnt[7]
.sym 50274 u_rx.clk_cnt[6]
.sym 50277 u_rx.clk_cnt[4]
.sym 50278 u_rx.clk_cnt[5]
.sym 50279 u_rx.clk_cnt[6]
.sym 50280 u_rx.clk_cnt[7]
.sym 50283 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 50284 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50285 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50286 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 50289 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50290 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50291 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 50296 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 50297 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 50298 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50299 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50300 clk$SB_IO_IN_$glb_clk
.sym 50301 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 50315 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50325 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 50326 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 50327 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50345 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 50346 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 50348 event_valid_SB_DFFSR_Q_D[2]
.sym 50350 u_rx.clk_cnt[2]
.sym 50355 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 50356 u_rx.clk_cnt[3]
.sym 50359 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 50361 u_rx.state[0]
.sym 50368 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 50371 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 50373 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50376 u_rx.clk_cnt[3]
.sym 50377 u_rx.clk_cnt[2]
.sym 50378 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 50379 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 50394 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50397 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 50402 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 50403 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50406 u_rx.clk_cnt[2]
.sym 50407 u_rx.clk_cnt[3]
.sym 50408 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 50409 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 50412 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 50413 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 50414 u_rx.state[0]
.sym 50415 event_valid_SB_DFFSR_Q_D[2]
.sym 50423 clk$SB_IO_IN_$glb_clk
.sym 50457 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 50479 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 50486 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 50501 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 50546 clk$SB_IO_IN_$glb_clk
.sym 50547 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 50597 rx_data[4]
.sym 50600 rx_data[5]
.sym 50607 pkt_y_SB_DFFESR_Q_8_E
.sym 50646 rx_data[5]
.sym 50664 rx_data[4]
.sym 50668 pkt_y_SB_DFFESR_Q_8_E
.sym 50669 clk$SB_IO_IN_$glb_clk
.sym 50670 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 50695 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 50729 rx_data[0]
.sym 50730 rx_data[6]
.sym 50731 rx_data[5]
.sym 50736 rx_data[4]
.sym 50739 pkt_x_SB_DFFESR_Q_8_E
.sym 50754 rx_data[6]
.sym 50763 rx_data[0]
.sym 50775 rx_data[5]
.sym 50784 rx_data[4]
.sym 50791 pkt_x_SB_DFFESR_Q_8_E
.sym 50792 clk$SB_IO_IN_$glb_clk
.sym 50793 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 50823 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50835 event_valid_SB_DFFSR_Q_D[2]
.sym 50836 rx_data[7]
.sym 50837 pkt_y_SB_DFFESR_Q_8_E
.sym 50838 rx_data[0]
.sym 50840 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 50841 pkt_state[4]
.sym 50843 event_valid_SB_DFFSR_Q_D[2]
.sym 50846 rx_data[3]
.sym 50848 rx_data[6]
.sym 50850 rx_data[2]
.sym 50855 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 50863 rx_data[1]
.sym 50864 pkt_state[3]
.sym 50868 rx_data[3]
.sym 50874 event_valid_SB_DFFSR_Q_D[2]
.sym 50875 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 50877 pkt_state[4]
.sym 50881 rx_data[7]
.sym 50886 rx_data[0]
.sym 50894 rx_data[6]
.sym 50901 rx_data[2]
.sym 50907 rx_data[1]
.sym 50911 event_valid_SB_DFFSR_Q_D[2]
.sym 50912 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 50913 pkt_state[3]
.sym 50914 pkt_y_SB_DFFESR_Q_8_E
.sym 50915 clk$SB_IO_IN_$glb_clk
.sym 50916 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 50947 event_valid_SB_DFFSR_Q_D[2]
.sym 50949 pkt_state[1]
.sym 50950 pkt_state[3]
.sym 50959 u_accel.compressed_valid
.sym 50962 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 50968 pkt_state[3]
.sym 50973 event_valid_SB_DFFSR_Q_D[2]
.sym 50974 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 50976 accel_temporal_phase
.sym 50982 pkt_state[1]
.sym 50984 pkt_state[2]
.sym 50988 pkt_state[4]
.sym 50991 event_valid_SB_DFFSR_Q_D[2]
.sym 50992 pkt_state[4]
.sym 50993 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 50994 pkt_state[1]
.sym 50998 accel_temporal_phase
.sym 50999 u_accel.compressed_valid
.sym 51000 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 51003 event_valid_SB_DFFSR_Q_D[2]
.sym 51004 pkt_state[3]
.sym 51005 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51006 pkt_state[2]
.sym 51027 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51028 pkt_state[4]
.sym 51029 event_valid_SB_DFFSR_Q_D[2]
.sym 51030 pkt_state[2]
.sym 51038 clk$SB_IO_IN_$glb_clk
.sym 51042 accel_temporal_phase
.sym 51053 u_accel.compressed_valid
.sym 51083 pkt_state[3]
.sym 51087 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51094 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 51095 pkt_state[0]
.sym 51102 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51107 event_valid_SB_DFFSR_Q_D[2]
.sym 51128 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 51129 event_valid_SB_DFFSR_Q_D[2]
.sym 51144 pkt_state[0]
.sym 51145 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51146 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51147 pkt_state[3]
.sym 51161 clk$SB_IO_IN_$glb_clk
.sym 51186 accel_temporal_phase
.sym 51214 accel_temporal_phase
.sym 51217 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 51220 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 51221 pkt_state[1]
.sym 51224 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51226 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51228 u_accel.compressed_valid
.sym 51232 event_valid_SB_DFFSR_Q_D[2]
.sym 51234 pkt_state[0]
.sym 51267 event_valid_SB_DFFSR_Q_D[2]
.sym 51268 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51269 pkt_state[1]
.sym 51273 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51274 pkt_state[0]
.sym 51275 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 51279 accel_temporal_phase
.sym 51281 u_accel.compressed_valid
.sym 51282 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 51284 clk$SB_IO_IN_$glb_clk
.sym 51310 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 51321 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 51330 debug_event_count[0]
.sym 51338 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_O
.sym 51380 debug_event_count[0]
.sym 51406 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_O
.sym 51407 clk$SB_IO_IN_$glb_clk
.sym 51408 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 51460 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 51508 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 51530 clk$SB_IO_IN_$glb_clk
.sym 51531 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 51576 tx_state[7]
.sym 51578 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 51581 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 51584 tx_state[7]
.sym 51585 tx_state[2]
.sym 51586 event_valid_SB_DFFSR_Q_D[2]
.sym 51588 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 51593 tx_state[2]
.sym 51598 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 51602 tx_busy
.sym 51612 tx_state[2]
.sym 51613 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 51614 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 51615 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 51624 tx_state[7]
.sym 51625 event_valid_SB_DFFSR_Q_D[2]
.sym 51626 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 51627 tx_busy
.sym 51630 tx_state[7]
.sym 51631 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 51632 tx_state[2]
.sym 51633 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 51637 event_valid_SB_DFFSR_Q_D[2]
.sym 51639 tx_busy
.sym 51649 tx_busy
.sym 51651 event_valid_SB_DFFSR_Q_D[2]
.sym 51653 clk$SB_IO_IN_$glb_clk
.sym 51671 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 51687 tx_busy
.sym 51802 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 51823 tx_valid_SB_DFFSR_Q_R
.sym 51831 tx_busy
.sym 51867 tx_busy
.sym 51899 clk$SB_IO_IN_$glb_clk
.sym 51900 tx_valid_SB_DFFSR_Q_R
.sym 51944 u_tx.busy_SB_DFFESR_Q_E
.sym 51950 u_tx.state[3]
.sym 51952 tx_valid
.sym 52000 u_tx.state[3]
.sym 52002 tx_valid
.sym 52021 u_tx.busy_SB_DFFESR_Q_E
.sym 52022 clk$SB_IO_IN_$glb_clk
.sym 52023 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 52294 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 52683 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 52698 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 52711 clk$SB_IO_IN
.sym 52713 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52737 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52751 uart_rx$SB_IO_IN
.sym 52878 u_rx.rx_sync
.sym 53333 uart_rx$SB_IO_IN
.sym 53348 uart_rx$SB_IO_IN
.sym 53393 clk$SB_IO_IN_$glb_clk
.sym 53394 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 53920 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 54079 u_rx.rx_sync
.sym 54097 u_rx.rx_sync
.sym 54131 clk$SB_IO_IN_$glb_clk
.sym 54132 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 54914 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54930 accel_temporal_phase
.sym 54959 accel_temporal_phase
.sym 54991 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54992 clk$SB_IO_IN_$glb_clk
.sym 54993 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 55008 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 56507 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 56514 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 56525 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 56761 uart_tx$SB_IO_OUT
.sym 57253 uart_tx$SB_IO_OUT
.sym 57749 uart_tx$SB_IO_OUT
.sym 59579 u_tx.tx_data_SB_DFFESR_Q_E
.sym 60374 uart_tx$SB_IO_OUT
.sym 60396 uart_tx$SB_IO_OUT
.sym 61322 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 68033 clk$SB_IO_IN
.sym 72071 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 72449 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 75697 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 75708 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 78867 clk$SB_IO_IN
.sym 78891 clk$SB_IO_IN
.sym 103653 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 103682 u_accel.window_complete
.sym 103683 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 103684 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 103686 u_accel.window_complete
.sym 103687 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 103688 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 103690 u_accel.window_complete
.sym 103691 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 103692 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 103694 u_accel.window_complete
.sym 103695 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 103696 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 103698 u_accel.window_complete
.sym 103699 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 103700 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 103706 u_accel.window_complete
.sym 103707 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 103708 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 103710 u_accel.window_complete
.sym 103711 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 103712 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 103714 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 103719 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 103720 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 103723 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 103724 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103727 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 103728 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103731 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 103732 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103735 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 103736 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103739 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 103740 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103743 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 103744 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103747 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 103748 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103751 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 103752 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103755 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 103756 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103757 u_accel.window_complete
.sym 103758 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 103759 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 103760 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 103762 u_accel.window_complete
.sym 103763 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 103764 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 103766 u_accel.window_complete
.sym 103767 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 103768 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 103770 u_accel.window_complete
.sym 103771 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 103772 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 103774 u_accel.window_complete
.sym 103775 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 103776 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 103778 u_accel.early_count[0]
.sym 103779 u_accel.late_count[0]
.sym 103782 u_accel.early_count[1]
.sym 103783 u_accel.late_count[1]
.sym 103786 u_accel.early_count[2]
.sym 103787 u_accel.late_count[2]
.sym 103788 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 103790 u_accel.early_count[3]
.sym 103791 u_accel.late_count[3]
.sym 103792 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 103794 u_accel.early_count[4]
.sym 103795 u_accel.late_count[4]
.sym 103796 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 103798 u_accel.early_count[5]
.sym 103799 u_accel.late_count[5]
.sym 103800 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 103802 u_accel.early_count[6]
.sym 103803 u_accel.late_count[6]
.sym 103804 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 103806 u_accel.early_count[7]
.sym 103807 u_accel.late_count[7]
.sym 103808 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 103810 u_accel.early_count[8]
.sym 103811 u_accel.late_count[8]
.sym 103812 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 103814 u_accel.early_count[9]
.sym 103815 u_accel.late_count[9]
.sym 103816 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 103818 u_accel.early_count[10]
.sym 103819 u_accel.late_count[10]
.sym 103820 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 103822 u_accel.early_count[11]
.sym 103823 u_accel.late_count[11]
.sym 103824 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 103841 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 103845 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 103853 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 103857 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 103861 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 103865 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 103874 u_accel.total_events[2]
.sym 103878 u_accel.total_events[3]
.sym 103879 $PACKER_VCC_NET
.sym 103882 u_accel.total_events[4]
.sym 103886 u_accel.total_events[5]
.sym 103887 $PACKER_VCC_NET
.sym 103890 u_accel.total_events[6]
.sym 103891 $PACKER_VCC_NET
.sym 103894 u_accel.total_events[7]
.sym 103895 $PACKER_VCC_NET
.sym 103898 u_accel.total_events[8]
.sym 103899 $PACKER_VCC_NET
.sym 103902 u_accel.total_events[9]
.sym 103903 $PACKER_VCC_NET
.sym 103906 u_accel.total_events[10]
.sym 103907 $PACKER_VCC_NET
.sym 103910 u_accel.total_events[11]
.sym 103911 $PACKER_VCC_NET
.sym 103916 $nextpnr_ICESTORM_LC_11$I3
.sym 103920 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 103924 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 103925 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 103936 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 103937 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 103941 u_accel.u_motion_computer.sum_count[10]
.sym 103945 u_accel.delta_x[1]
.sym 103946 u_accel.delta_x[0]
.sym 103947 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 103948 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 103949 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 103953 u_accel.delta_x[5]
.sym 103954 u_accel.delta_x[4]
.sym 103955 u_accel.delta_x[3]
.sym 103956 u_accel.delta_x[2]
.sym 103957 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 103961 u_accel.u_motion_computer.sum_count[11]
.sym 103965 u_accel.u_motion_computer.abs_diff_x[0]
.sym 103969 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 103978 u_accel.delta_x[16]
.sym 103979 u_accel.delta_x[15]
.sym 103980 u_accel.delta_x[14]
.sym 103981 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 103986 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[0]
.sym 103987 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[1]
.sym 103988 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 103989 u_accel.delta_x[12]
.sym 103990 u_accel.delta_x[11]
.sym 103991 u_accel.delta_x[9]
.sym 103992 u_accel.delta_x[6]
.sym 103993 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 103997 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 104028 heartbeat_cnt[0]
.sym 104034 heartbeat_cnt[0]
.sym 104039 heartbeat_cnt[1]
.sym 104040 heartbeat_cnt[0]
.sym 104043 heartbeat_cnt[2]
.sym 104044 heartbeat_cnt_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 104047 heartbeat_cnt[3]
.sym 104048 heartbeat_cnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 104051 heartbeat_cnt[4]
.sym 104052 heartbeat_cnt_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 104055 heartbeat_cnt[5]
.sym 104056 heartbeat_cnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 104059 heartbeat_cnt[6]
.sym 104060 heartbeat_cnt_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 104063 heartbeat_cnt[7]
.sym 104064 heartbeat_cnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 104067 heartbeat_cnt[8]
.sym 104068 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 104071 heartbeat_cnt[9]
.sym 104072 heartbeat_cnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 104075 heartbeat_cnt[10]
.sym 104076 heartbeat_cnt_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 104079 heartbeat_cnt[11]
.sym 104080 heartbeat_cnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 104083 heartbeat_cnt[12]
.sym 104084 heartbeat_cnt_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 104087 heartbeat_cnt[13]
.sym 104088 heartbeat_cnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 104091 heartbeat_cnt[14]
.sym 104092 heartbeat_cnt_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 104095 heartbeat_cnt[15]
.sym 104096 heartbeat_cnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 104099 heartbeat_cnt[16]
.sym 104100 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 104103 heartbeat_cnt[17]
.sym 104104 heartbeat_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 104107 heartbeat_cnt[18]
.sym 104108 heartbeat_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 104111 heartbeat_cnt[19]
.sym 104112 heartbeat_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 104115 heartbeat_cnt[20]
.sym 104116 heartbeat_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 104119 heartbeat_cnt[21]
.sym 104120 heartbeat_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 104123 heartbeat_cnt[22]
.sym 104124 heartbeat_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104125 gesture_led_cnt[7]
.sym 104126 gesture_led_cnt[6]
.sym 104127 gesture_led_cnt[5]
.sym 104128 gesture_led_cnt[4]
.sym 104130 gesture_led_cnt[0]
.sym 104133 gesture_valid
.sym 104134 gesture_led_cnt[1]
.sym 104135 $PACKER_VCC_NET
.sym 104136 gesture_led_cnt[0]
.sym 104137 gesture_valid
.sym 104138 gesture_led_cnt[2]
.sym 104139 $PACKER_VCC_NET
.sym 104140 gesture_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 104141 gesture_valid
.sym 104142 gesture_led_cnt[3]
.sym 104143 $PACKER_VCC_NET
.sym 104144 gesture_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 104145 gesture_valid
.sym 104146 gesture_led_cnt[4]
.sym 104147 $PACKER_VCC_NET
.sym 104148 gesture_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 104149 gesture_valid
.sym 104150 gesture_led_cnt[5]
.sym 104151 $PACKER_VCC_NET
.sym 104152 gesture_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 104153 gesture_valid
.sym 104154 gesture_led_cnt[6]
.sym 104155 $PACKER_VCC_NET
.sym 104156 gesture_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 104157 gesture_valid
.sym 104158 gesture_led_cnt[7]
.sym 104159 $PACKER_VCC_NET
.sym 104160 gesture_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 104161 gesture_valid
.sym 104162 gesture_led_cnt[8]
.sym 104163 $PACKER_VCC_NET
.sym 104164 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 104165 gesture_valid
.sym 104166 gesture_led_cnt[9]
.sym 104167 $PACKER_VCC_NET
.sym 104168 gesture_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 104169 gesture_valid
.sym 104170 gesture_led_cnt[10]
.sym 104171 $PACKER_VCC_NET
.sym 104172 gesture_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 104173 gesture_valid
.sym 104174 gesture_led_cnt[11]
.sym 104175 $PACKER_VCC_NET
.sym 104176 gesture_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 104177 gesture_valid
.sym 104178 gesture_led_cnt[12]
.sym 104179 $PACKER_VCC_NET
.sym 104180 gesture_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 104181 gesture_valid
.sym 104182 gesture_led_cnt[13]
.sym 104183 $PACKER_VCC_NET
.sym 104184 gesture_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 104185 gesture_valid
.sym 104186 gesture_led_cnt[14]
.sym 104187 $PACKER_VCC_NET
.sym 104188 gesture_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 104192 $nextpnr_ICESTORM_LC_33$I3
.sym 104193 gesture_led_cnt[3]
.sym 104194 gesture_led_cnt[2]
.sym 104195 gesture_led_cnt[1]
.sym 104196 gesture_led_cnt[0]
.sym 104198 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 104199 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 104200 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 104201 gesture_led_cnt[11]
.sym 104202 gesture_led_cnt[10]
.sym 104203 gesture_led_cnt[9]
.sym 104204 gesture_led_cnt[8]
.sym 104207 gesture_valid
.sym 104208 gesture_led_cnt[0]
.sym 104214 led_gesture_valid_SB_LUT4_O_I1[0]
.sym 104215 led_gesture_valid_SB_LUT4_O_I1[1]
.sym 104216 led_gesture_valid_SB_LUT4_O_I1[2]
.sym 104218 gesture_valid
.sym 104219 event_valid_SB_DFFSR_Q_D[2]
.sym 104220 led_gesture_valid$SB_IO_OUT
.sym 104221 gesture_led_cnt[15]
.sym 104222 gesture_led_cnt[14]
.sym 104223 gesture_led_cnt[13]
.sym 104224 gesture_led_cnt[12]
.sym 104226 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 104229 gesture_valid
.sym 104230 gesture_led_cnt[15]
.sym 104231 $PACKER_VCC_NET
.sym 104232 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 104233 gesture_valid
.sym 104234 gesture_led_cnt[16]
.sym 104235 $PACKER_VCC_NET
.sym 104236 gesture_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 104237 gesture_valid
.sym 104238 gesture_led_cnt[17]
.sym 104239 $PACKER_VCC_NET
.sym 104240 gesture_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 104241 gesture_valid
.sym 104242 gesture_led_cnt[18]
.sym 104243 $PACKER_VCC_NET
.sym 104244 gesture_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 104245 gesture_valid
.sym 104246 gesture_led_cnt[19]
.sym 104247 $PACKER_VCC_NET
.sym 104248 gesture_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104253 gesture_led_cnt[19]
.sym 104254 gesture_led_cnt[18]
.sym 104255 gesture_led_cnt[17]
.sym 104256 gesture_led_cnt[16]
.sym 104642 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104647 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104648 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104651 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 104652 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 104655 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 104656 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 104659 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 104660 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 104663 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 104664 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 104667 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 104668 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 104671 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 104672 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 104675 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104676 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 104679 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 104680 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 104683 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104684 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 104687 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 104688 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104704 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104705 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 104709 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 104713 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 104717 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104721 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 104725 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 104729 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104733 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 104737 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 104741 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 104745 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 104749 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104753 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 104757 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 104761 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 104765 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 104769 u_accel.u_motion_computer.sum_count[5]
.sym 104773 u_accel.u_motion_computer.sum_count[3]
.sym 104777 u_accel.u_motion_computer.sum_count[7]
.sym 104781 u_accel.u_motion_computer.sum_count[4]
.sym 104785 u_accel.u_motion_computer.sum_count[2]
.sym 104789 u_accel.u_motion_computer.sum_count[9]
.sym 104793 u_accel.u_motion_computer.sum_count[6]
.sym 104797 u_accel.u_motion_computer.sum_count[8]
.sym 104804 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 104805 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 104809 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 104816 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 104817 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 104824 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104825 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104829 u_accel.delta_x[13]
.sym 104830 u_accel.delta_x[10]
.sym 104831 u_accel.delta_x[8]
.sym 104832 u_accel.delta_x[7]
.sym 104834 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 104839 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 104840 u_accel.u_motion_computer.diff_x[1]
.sym 104843 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104844 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104847 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104848 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104851 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104852 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104855 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104856 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104859 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104860 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104863 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104864 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104867 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104868 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104871 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104872 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104875 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104876 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104879 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104880 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104883 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104884 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104887 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104888 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104891 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104892 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104895 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104896 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104899 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 104900 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 104901 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104904 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104905 u_accel.u_motion_computer.diff_x[1]
.sym 104910 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104911 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104912 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 104914 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104915 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 104916 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 104918 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104919 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 104920 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 104922 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104923 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 104924 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 104926 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104927 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 104928 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 104930 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104931 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 104932 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 104933 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 104938 u_accel.abs_delta_x[10]
.sym 104939 u_accel.abs_delta_y[10]
.sym 104940 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 104941 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104948 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104950 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104951 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 104952 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 104954 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104955 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104956 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 104958 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104959 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 104960 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 104979 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 104980 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 104981 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 104991 u_accel.abs_delta_y[12]
.sym 104992 u_accel.abs_delta_x[12]
.sym 104994 u_accel.abs_delta_x[3]
.sym 104998 u_accel.abs_delta_x[4]
.sym 104999 $PACKER_VCC_NET
.sym 105002 u_accel.abs_delta_x[5]
.sym 105003 $PACKER_VCC_NET
.sym 105006 u_accel.abs_delta_x[6]
.sym 105007 $PACKER_VCC_NET
.sym 105010 u_accel.abs_delta_x[7]
.sym 105011 $PACKER_VCC_NET
.sym 105014 u_accel.abs_delta_x[8]
.sym 105015 $PACKER_VCC_NET
.sym 105018 u_accel.abs_delta_x[9]
.sym 105019 $PACKER_VCC_NET
.sym 105022 u_accel.abs_delta_x[10]
.sym 105023 $PACKER_VCC_NET
.sym 105026 u_accel.abs_delta_x[11]
.sym 105027 $PACKER_VCC_NET
.sym 105030 u_accel.abs_delta_x[12]
.sym 105031 $PACKER_VCC_NET
.sym 105034 u_accel.abs_delta_x[13]
.sym 105035 $PACKER_VCC_NET
.sym 105038 u_accel.abs_delta_x[14]
.sym 105039 $PACKER_VCC_NET
.sym 105042 u_accel.abs_delta_x[15]
.sym 105043 $PACKER_VCC_NET
.sym 105046 u_accel.abs_delta_x[16]
.sym 105047 $PACKER_VCC_NET
.sym 105050 u_accel.abs_delta_x[17]
.sym 105051 $PACKER_VCC_NET
.sym 105055 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 105056 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105061 $PACKER_VCC_NET
.sym 105090 activity_led_cnt[0]
.sym 105093 event_valid
.sym 105094 activity_led_cnt[1]
.sym 105095 $PACKER_VCC_NET
.sym 105096 activity_led_cnt[0]
.sym 105097 event_valid
.sym 105098 activity_led_cnt[2]
.sym 105099 $PACKER_VCC_NET
.sym 105100 activity_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 105101 event_valid
.sym 105102 activity_led_cnt[3]
.sym 105103 $PACKER_VCC_NET
.sym 105104 activity_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 105105 event_valid
.sym 105106 activity_led_cnt[4]
.sym 105107 $PACKER_VCC_NET
.sym 105108 activity_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 105109 event_valid
.sym 105110 activity_led_cnt[5]
.sym 105111 $PACKER_VCC_NET
.sym 105112 activity_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 105113 event_valid
.sym 105114 activity_led_cnt[6]
.sym 105115 $PACKER_VCC_NET
.sym 105116 activity_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 105117 event_valid
.sym 105118 activity_led_cnt[7]
.sym 105119 $PACKER_VCC_NET
.sym 105120 activity_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 105121 event_valid
.sym 105122 activity_led_cnt[8]
.sym 105123 $PACKER_VCC_NET
.sym 105124 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 105125 event_valid
.sym 105126 activity_led_cnt[9]
.sym 105127 $PACKER_VCC_NET
.sym 105128 activity_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 105129 event_valid
.sym 105130 activity_led_cnt[10]
.sym 105131 $PACKER_VCC_NET
.sym 105132 activity_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 105133 event_valid
.sym 105134 activity_led_cnt[11]
.sym 105135 $PACKER_VCC_NET
.sym 105136 activity_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 105137 event_valid
.sym 105138 activity_led_cnt[12]
.sym 105139 $PACKER_VCC_NET
.sym 105140 activity_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 105141 event_valid
.sym 105142 activity_led_cnt[13]
.sym 105143 $PACKER_VCC_NET
.sym 105144 activity_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 105145 event_valid
.sym 105146 activity_led_cnt[14]
.sym 105147 $PACKER_VCC_NET
.sym 105148 activity_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 105152 $nextpnr_ICESTORM_LC_36$I3
.sym 105154 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 105157 event_valid
.sym 105158 activity_led_cnt[15]
.sym 105159 $PACKER_VCC_NET
.sym 105160 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 105161 event_valid
.sym 105162 activity_led_cnt[16]
.sym 105163 $PACKER_VCC_NET
.sym 105164 activity_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 105165 event_valid
.sym 105166 activity_led_cnt[17]
.sym 105167 $PACKER_VCC_NET
.sym 105168 activity_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 105177 activity_led_cnt[17]
.sym 105178 activity_led_cnt[16]
.sym 105179 activity_led_cnt[15]
.sym 105180 activity_led_cnt[14]
.sym 105196 heartbeat_cnt[22]
.sym 105628 u_accel.early_sum_x[6]
.sym 105636 u_accel.early_sum_x[0]
.sym 105640 u_accel.early_sum_x[2]
.sym 105641 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 105645 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 105652 u_accel.early_sum_x[5]
.sym 105653 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 105657 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 105664 u_accel.early_sum_x[7]
.sym 105665 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 105669 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 105673 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 105677 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 105681 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 105685 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 105692 u_accel.early_sum_x[1]
.sym 105693 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 105698 u_accel.late_sum_x[0]
.sym 105699 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 105700 $PACKER_VCC_NET
.sym 105702 u_accel.late_sum_x[1]
.sym 105703 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 105704 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 105706 u_accel.late_sum_x[2]
.sym 105707 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 105708 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 105710 u_accel.late_sum_x[3]
.sym 105711 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 105712 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 105714 u_accel.late_sum_x[4]
.sym 105715 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 105716 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 105718 u_accel.late_sum_x[5]
.sym 105719 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 105720 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 105722 u_accel.late_sum_x[6]
.sym 105723 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 105724 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 105726 u_accel.late_sum_x[7]
.sym 105727 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 105728 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 105730 u_accel.late_sum_x[8]
.sym 105731 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 105732 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 105734 u_accel.late_sum_x[9]
.sym 105735 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 105736 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 105738 u_accel.late_sum_x[10]
.sym 105739 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 105740 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 105742 u_accel.late_sum_x[11]
.sym 105743 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 105744 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 105746 u_accel.late_sum_x[12]
.sym 105747 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 105748 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 105750 u_accel.late_sum_x[13]
.sym 105751 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 105752 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 105754 u_accel.late_sum_x[14]
.sym 105755 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 105756 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 105758 u_accel.late_sum_x[15]
.sym 105759 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 105760 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 105762 u_accel.late_sum_x[16]
.sym 105763 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 105764 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 105765 u_accel.early_sum_x[17]
.sym 105766 u_accel.late_sum_x[17]
.sym 105768 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 105772 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 105776 u_accel.u_motion_computer.abs_diff_x[0]
.sym 105784 u_accel.early_sum_x[15]
.sym 105788 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 105792 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 105794 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105795 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 105796 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 105798 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105799 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 105800 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 105802 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105803 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 105804 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 105805 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 105812 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 105814 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105815 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 105816 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 105818 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105819 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 105820 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 105821 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 105825 u_accel.u_motion_computer.abs_diff_x[0]
.sym 105832 u_accel.abs_delta_x[0]
.sym 105834 u_accel.u_motion_computer.abs_diff_x[0]
.sym 105835 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105836 u_accel.u_motion_computer.diff_x[1]
.sym 105840 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 105844 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 105848 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 105850 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105851 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 105852 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 105856 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 105858 u_accel.abs_delta_y[0]
.sym 105859 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 105860 $PACKER_VCC_NET
.sym 105862 u_accel.abs_delta_y[1]
.sym 105863 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.sym 105864 u_accel.abs_delta_x[1]
.sym 105866 u_accel.abs_delta_y[2]
.sym 105867 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 105868 u_accel.abs_delta_x[2]
.sym 105870 u_accel.abs_delta_y[3]
.sym 105871 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 105872 u_accel.abs_delta_x[3]
.sym 105874 u_accel.abs_delta_y[4]
.sym 105875 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 105876 u_accel.abs_delta_x[4]
.sym 105878 u_accel.abs_delta_y[5]
.sym 105879 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 105880 u_accel.abs_delta_x[5]
.sym 105882 u_accel.abs_delta_y[6]
.sym 105883 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105884 u_accel.abs_delta_x[6]
.sym 105886 u_accel.abs_delta_y[7]
.sym 105887 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105888 u_accel.abs_delta_x[7]
.sym 105890 u_accel.abs_delta_y[8]
.sym 105891 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105892 u_accel.abs_delta_x[8]
.sym 105894 u_accel.abs_delta_y[9]
.sym 105895 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105896 u_accel.abs_delta_x[9]
.sym 105898 u_accel.abs_delta_y[10]
.sym 105899 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105900 u_accel.abs_delta_x[10]
.sym 105902 u_accel.abs_delta_y[11]
.sym 105903 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105904 u_accel.abs_delta_x[11]
.sym 105906 u_accel.abs_delta_y[12]
.sym 105907 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105908 u_accel.abs_delta_x[12]
.sym 105910 u_accel.abs_delta_y[13]
.sym 105911 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105912 u_accel.abs_delta_x[13]
.sym 105914 u_accel.abs_delta_y[14]
.sym 105915 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105916 u_accel.abs_delta_x[14]
.sym 105918 u_accel.abs_delta_y[15]
.sym 105919 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105920 u_accel.abs_delta_x[15]
.sym 105922 u_accel.abs_delta_y[16]
.sym 105923 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 105924 u_accel.abs_delta_x[16]
.sym 105926 u_accel.abs_delta_y[17]
.sym 105927 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 105928 u_accel.abs_delta_x[17]
.sym 105930 $PACKER_VCC_NET
.sym 105932 $nextpnr_ICESTORM_LC_30$I3
.sym 105933 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 105934 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 105935 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 105936 $nextpnr_ICESTORM_LC_30$COUT
.sym 105937 u_accel.abs_delta_y[15]
.sym 105938 u_accel.abs_delta_x[15]
.sym 105939 u_accel.abs_delta_x[13]
.sym 105940 u_accel.abs_delta_y[13]
.sym 105941 u_accel.abs_delta_x[14]
.sym 105942 u_accel.abs_delta_y[14]
.sym 105943 u_accel.abs_delta_x[6]
.sym 105944 u_accel.abs_delta_y[6]
.sym 105945 u_accel.abs_delta_x[17]
.sym 105946 u_accel.abs_delta_y[17]
.sym 105947 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 105948 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 105949 u_accel.abs_delta_y[3]
.sym 105950 u_accel.abs_delta_x[3]
.sym 105951 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 105952 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 105953 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 105957 u_accel.delta_x[17]
.sym 105958 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 105959 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 105960 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 105967 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 105968 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 105971 u_accel.abs_delta_y[8]
.sym 105972 u_accel.abs_delta_x[8]
.sym 105975 u_accel.abs_delta_x[11]
.sym 105976 u_accel.abs_delta_y[11]
.sym 105977 u_accel.abs_delta_y[4]
.sym 105978 u_accel.abs_delta_x[4]
.sym 105979 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105980 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 105983 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 105984 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 105993 u_accel.class_gesture[1]
.sym 105997 u_accel.motion_valid
.sym 105998 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 105999 event_valid_SB_DFFSR_Q_D[2]
.sym 106000 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 106001 u_accel.abs_delta_y[5]
.sym 106002 u_accel.abs_delta_x[5]
.sym 106003 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 106004 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 106010 u_accel.motion_valid
.sym 106011 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 106012 event_valid_SB_DFFSR_Q_D[2]
.sym 106013 u_accel.class_gesture[0]
.sym 106017 soft_rst_SB_LUT4_I2_O[0]
.sym 106018 soft_rst_SB_LUT4_I2_O[1]
.sym 106019 soft_rst_SB_LUT4_I2_O[2]
.sym 106020 event_valid_SB_DFFSR_Q_D[2]
.sym 106033 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 106037 soft_rst_SB_LUT4_I2_O[0]
.sym 106038 soft_rst_SB_LUT4_I2_O[1]
.sym 106039 soft_rst_SB_LUT4_I2_O[2]
.sym 106040 event_valid_SB_DFFSR_Q_D[2]
.sym 106045 soft_rst_SB_LUT4_I2_O[0]
.sym 106046 soft_rst_SB_LUT4_I2_O[1]
.sym 106047 soft_rst_SB_LUT4_I2_O[2]
.sym 106048 event_valid_SB_DFFSR_Q_D[2]
.sym 106049 activity_led_cnt[5]
.sym 106050 activity_led_cnt[4]
.sym 106051 activity_led_cnt[3]
.sym 106052 activity_led_cnt[2]
.sym 106053 u_accel.class_gesture[1]
.sym 106054 u_accel.class_gesture[0]
.sym 106055 u_accel.u_output_register.last_gesture[1]
.sym 106056 u_accel.u_output_register.last_gesture[0]
.sym 106057 u_accel.class_gesture[1]
.sym 106062 activity_led_cnt[1]
.sym 106063 activity_led_cnt[0]
.sym 106064 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 106073 u_accel.class_gesture[0]
.sym 106081 activity_led_cnt[8]
.sym 106082 activity_led_cnt[7]
.sym 106083 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 106084 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 106085 u_accel.motion_valid
.sym 106089 activity_led_cnt[13]
.sym 106090 activity_led_cnt[12]
.sym 106091 activity_led_cnt[11]
.sym 106092 activity_led_cnt[10]
.sym 106093 u_accel.u_motion_computer.stage1_valid
.sym 106097 u_accel.window_complete
.sym 106101 u_accel.accum_valid
.sym 106105 activity_led_cnt[9]
.sym 106106 activity_led_cnt[6]
.sym 106107 led_activity_SB_LUT4_O_I2[2]
.sym 106108 led_activity_SB_LUT4_O_I2[3]
.sym 106110 event_valid
.sym 106111 event_valid_SB_DFFSR_Q_D[2]
.sym 106112 led_activity$SB_IO_OUT
.sym 106135 event_valid
.sym 106136 activity_led_cnt[0]
.sym 106565 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 106594 u_accel.compressed_x[0]
.sym 106595 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 106598 u_accel.compressed_x[1]
.sym 106599 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 106600 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 106602 u_accel.compressed_x[2]
.sym 106603 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 106604 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 106606 u_accel.compressed_x[3]
.sym 106607 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 106608 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 106610 u_accel.compressed_x[3]
.sym 106611 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 106612 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 106614 u_accel.compressed_x[3]
.sym 106615 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 106616 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 106618 u_accel.compressed_x[3]
.sym 106619 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 106620 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 106622 u_accel.compressed_x[3]
.sym 106623 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 106624 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 106626 u_accel.compressed_x[3]
.sym 106627 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 106628 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 106630 u_accel.compressed_x[3]
.sym 106631 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 106632 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 106634 u_accel.compressed_x[3]
.sym 106635 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 106636 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 106638 u_accel.compressed_x[3]
.sym 106639 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 106640 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 106642 u_accel.compressed_x[3]
.sym 106643 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 106644 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 106646 u_accel.compressed_x[3]
.sym 106647 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 106648 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 106650 u_accel.compressed_x[3]
.sym 106651 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 106652 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 106654 u_accel.compressed_x[3]
.sym 106655 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 106656 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 106658 u_accel.compressed_x[3]
.sym 106659 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 106660 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 106662 u_accel.compressed_x[3]
.sym 106663 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 106664 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 106672 u_accel.early_sum_x[3]
.sym 106680 u_accel.early_sum_x[4]
.sym 106684 u_accel.early_sum_x[11]
.sym 106688 u_accel.early_sum_x[10]
.sym 106689 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 106696 u_accel.early_sum_x[9]
.sym 106697 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 106701 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 106705 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 106709 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 106713 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 106717 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 106724 u_accel.early_sum_x[8]
.sym 106728 u_accel.early_sum_x[13]
.sym 106729 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 106733 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 106737 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 106744 u_accel.early_sum_x[14]
.sym 106745 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 106752 u_accel.early_sum_x[12]
.sym 106786 u_accel.abs_delta_x[0]
.sym 106790 u_accel.abs_delta_x[1]
.sym 106794 u_accel.abs_delta_x[2]
.sym 106798 u_accel.abs_delta_x[3]
.sym 106802 u_accel.abs_delta_x[4]
.sym 106806 u_accel.abs_delta_x[5]
.sym 106810 u_accel.abs_delta_x[6]
.sym 106814 u_accel.abs_delta_x[7]
.sym 106818 u_accel.abs_delta_x[8]
.sym 106819 $PACKER_VCC_NET
.sym 106822 u_accel.abs_delta_x[9]
.sym 106823 $PACKER_VCC_NET
.sym 106826 u_accel.abs_delta_x[10]
.sym 106827 $PACKER_VCC_NET
.sym 106830 u_accel.abs_delta_x[11]
.sym 106831 $PACKER_VCC_NET
.sym 106834 u_accel.abs_delta_x[12]
.sym 106835 $PACKER_VCC_NET
.sym 106838 u_accel.abs_delta_x[13]
.sym 106839 $PACKER_VCC_NET
.sym 106842 u_accel.abs_delta_x[14]
.sym 106843 $PACKER_VCC_NET
.sym 106846 u_accel.abs_delta_x[15]
.sym 106847 $PACKER_VCC_NET
.sym 106850 u_accel.abs_delta_x[16]
.sym 106851 $PACKER_VCC_NET
.sym 106854 u_accel.abs_delta_x[17]
.sym 106855 $PACKER_VCC_NET
.sym 106860 $nextpnr_ICESTORM_LC_5$I3
.sym 106861 u_accel.abs_delta_y[1]
.sym 106862 u_accel.abs_delta_x[1]
.sym 106863 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 106864 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 106865 u_accel.abs_delta_x[9]
.sym 106866 u_accel.abs_delta_y[9]
.sym 106867 u_accel.abs_delta_y[7]
.sym 106868 u_accel.abs_delta_x[7]
.sym 106870 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106871 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 106872 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 106873 u_accel.abs_delta_x[16]
.sym 106874 u_accel.abs_delta_y[16]
.sym 106875 u_accel.abs_delta_x[2]
.sym 106876 u_accel.abs_delta_y[2]
.sym 106878 u_accel.abs_delta_y[5]
.sym 106879 u_accel.abs_delta_x[5]
.sym 106880 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 106882 u_accel.abs_delta_y[3]
.sym 106886 u_accel.abs_delta_y[4]
.sym 106887 $PACKER_VCC_NET
.sym 106890 u_accel.abs_delta_y[5]
.sym 106891 $PACKER_VCC_NET
.sym 106894 u_accel.abs_delta_y[6]
.sym 106895 $PACKER_VCC_NET
.sym 106898 u_accel.abs_delta_y[7]
.sym 106899 $PACKER_VCC_NET
.sym 106902 u_accel.abs_delta_y[8]
.sym 106903 $PACKER_VCC_NET
.sym 106906 u_accel.abs_delta_y[9]
.sym 106907 $PACKER_VCC_NET
.sym 106910 u_accel.abs_delta_y[10]
.sym 106911 $PACKER_VCC_NET
.sym 106914 u_accel.abs_delta_y[11]
.sym 106915 $PACKER_VCC_NET
.sym 106918 u_accel.abs_delta_y[12]
.sym 106919 $PACKER_VCC_NET
.sym 106922 u_accel.abs_delta_y[13]
.sym 106923 $PACKER_VCC_NET
.sym 106926 u_accel.abs_delta_y[14]
.sym 106927 $PACKER_VCC_NET
.sym 106930 u_accel.abs_delta_y[15]
.sym 106931 $PACKER_VCC_NET
.sym 106934 u_accel.abs_delta_y[16]
.sym 106935 $PACKER_VCC_NET
.sym 106938 u_accel.abs_delta_y[17]
.sym 106939 $PACKER_VCC_NET
.sym 106944 $nextpnr_ICESTORM_LC_7$I3
.sym 106948 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 106952 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 106953 u_accel.abs_delta_x[6]
.sym 106954 u_accel.abs_delta_y[6]
.sym 106955 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 106956 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 106957 u_accel.abs_delta_y[4]
.sym 106958 u_accel.abs_delta_x[4]
.sym 106959 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 106960 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 106964 u_accel.u_motion_computer.abs_diff_y[0]
.sym 106968 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 106972 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 106973 u_accel.abs_delta_y[7]
.sym 106974 u_accel.abs_delta_x[7]
.sym 106975 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 106976 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 106978 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106979 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 106980 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 106982 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106983 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 106984 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 106986 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106987 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 106988 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 106990 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106991 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 106992 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 106994 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106995 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 106996 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 106998 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106999 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 107000 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 107002 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107003 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107004 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 107006 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107007 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107008 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 107012 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107014 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107015 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 107016 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 107017 u_accel.delta_y[5]
.sym 107018 u_accel.delta_y[4]
.sym 107019 u_accel.delta_y[3]
.sym 107020 u_accel.delta_y[2]
.sym 107021 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 107025 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107029 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 107033 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 107037 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 107041 u_accel.delta_y[16]
.sym 107042 u_accel.delta_y[15]
.sym 107043 u_accel.delta_y[14]
.sym 107044 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 107045 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107050 u_accel.delta_y[17]
.sym 107051 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[1]
.sym 107052 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[2]
.sym 107053 u_accel.u_motion_computer.diff_y[1]
.sym 107057 u_accel.delta_y[1]
.sym 107058 u_accel.delta_y[0]
.sym 107059 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 107060 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 107061 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 107065 u_accel.u_motion_computer.abs_diff_y[0]
.sym 107069 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107073 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107081 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 107085 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 107097 u_accel.delta_y[12]
.sym 107098 u_accel.delta_y[11]
.sym 107099 u_accel.delta_y[9]
.sym 107100 u_accel.delta_y[6]
.sym 107522 u_accel.window_complete
.sym 107523 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 107524 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 107526 u_accel.window_complete
.sym 107527 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 107528 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 107530 u_accel.window_complete
.sym 107531 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 107532 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 107534 u_accel.window_complete
.sym 107535 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 107536 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 107538 u_accel.window_complete
.sym 107539 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 107540 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 107542 u_accel.window_complete
.sym 107543 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 107544 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 107546 u_accel.window_complete
.sym 107547 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 107548 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 107550 u_accel.window_complete
.sym 107551 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 107552 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 107554 u_accel.compressed_x[0]
.sym 107555 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 107558 u_accel.compressed_x[1]
.sym 107559 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 107560 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107562 u_accel.compressed_x[2]
.sym 107563 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 107564 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107566 u_accel.compressed_x[3]
.sym 107567 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 107568 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107570 u_accel.compressed_x[3]
.sym 107571 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 107572 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107574 u_accel.compressed_x[3]
.sym 107575 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 107576 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107578 u_accel.compressed_x[3]
.sym 107579 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 107580 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107582 u_accel.compressed_x[3]
.sym 107583 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 107584 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107586 u_accel.compressed_x[3]
.sym 107587 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 107588 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107590 u_accel.compressed_x[3]
.sym 107591 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 107592 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107594 u_accel.compressed_x[3]
.sym 107595 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 107596 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107598 u_accel.compressed_x[3]
.sym 107599 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 107600 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107602 u_accel.compressed_x[3]
.sym 107603 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 107604 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107606 u_accel.compressed_x[3]
.sym 107607 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 107608 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107610 u_accel.compressed_x[3]
.sym 107611 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 107612 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107614 u_accel.compressed_x[3]
.sym 107615 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 107616 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107618 u_accel.compressed_x[3]
.sym 107619 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 107620 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107622 u_accel.compressed_x[3]
.sym 107623 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 107624 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107625 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 107629 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 107633 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 107637 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 107641 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 107645 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 107650 u_accel.window_complete
.sym 107651 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 107652 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 107654 u_accel.window_complete
.sym 107655 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107656 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 107658 u_accel.window_complete
.sym 107659 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107660 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 107662 u_accel.window_complete
.sym 107663 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 107664 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 107666 u_accel.window_complete
.sym 107667 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 107668 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 107670 u_accel.window_complete
.sym 107671 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107672 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 107674 u_accel.window_complete
.sym 107675 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 107676 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 107678 u_accel.window_complete
.sym 107679 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 107680 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 107681 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 107685 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 107689 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 107696 u_accel.early_sum_x[16]
.sym 107697 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 107701 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 107705 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 107709 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 107726 u_accel.window_complete
.sym 107727 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 107728 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 107734 u_accel.window_complete
.sym 107735 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 107736 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 107785 u_accel.u_motion_computer.abs_diff_y[0]
.sym 107798 u_accel.u_motion_computer.abs_diff_y[0]
.sym 107799 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107800 u_accel.u_motion_computer.diff_y[1]
.sym 107802 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107803 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 107804 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 107810 u_accel.abs_delta_y[0]
.sym 107814 u_accel.abs_delta_y[1]
.sym 107818 u_accel.abs_delta_y[2]
.sym 107822 u_accel.abs_delta_y[3]
.sym 107826 u_accel.abs_delta_y[4]
.sym 107830 u_accel.abs_delta_y[5]
.sym 107834 u_accel.abs_delta_y[6]
.sym 107838 u_accel.abs_delta_y[7]
.sym 107842 u_accel.abs_delta_y[8]
.sym 107843 $PACKER_VCC_NET
.sym 107846 u_accel.abs_delta_y[9]
.sym 107847 $PACKER_VCC_NET
.sym 107850 u_accel.abs_delta_y[10]
.sym 107851 $PACKER_VCC_NET
.sym 107854 u_accel.abs_delta_y[11]
.sym 107855 $PACKER_VCC_NET
.sym 107858 u_accel.abs_delta_y[12]
.sym 107859 $PACKER_VCC_NET
.sym 107862 u_accel.abs_delta_y[13]
.sym 107863 $PACKER_VCC_NET
.sym 107866 u_accel.abs_delta_y[14]
.sym 107867 $PACKER_VCC_NET
.sym 107870 u_accel.abs_delta_y[15]
.sym 107871 $PACKER_VCC_NET
.sym 107874 u_accel.abs_delta_y[16]
.sym 107875 $PACKER_VCC_NET
.sym 107878 u_accel.abs_delta_y[17]
.sym 107879 $PACKER_VCC_NET
.sym 107884 $nextpnr_ICESTORM_LC_1$I3
.sym 107886 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107887 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 107888 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 107890 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107891 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 107892 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 107894 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107895 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 107896 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 107898 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107899 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 107900 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 107904 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 107906 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 107911 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 107912 u_accel.u_motion_computer.diff_y[1]
.sym 107915 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107916 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107919 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107920 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107923 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107924 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107927 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107928 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107931 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107932 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107935 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107936 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107939 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107940 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107943 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107944 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107947 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107948 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107951 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107952 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107955 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107956 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107959 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107960 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107963 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107964 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107967 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 107968 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 107971 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 107972 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 107973 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107976 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 107980 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107984 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 107988 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 107992 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107996 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 108000 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 108001 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 108009 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 108013 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 108020 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 108024 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 108025 u_accel.delta_y[13]
.sym 108026 u_accel.delta_y[10]
.sym 108027 u_accel.delta_y[8]
.sym 108028 u_accel.delta_y[7]
.sym 108029 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 108053 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 108481 event_x[2]
.sym 108486 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 108487 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108488 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 108489 event_x[4]
.sym 108494 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 108495 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108496 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 108498 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 108499 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108500 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 108501 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108502 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108503 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 108504 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 108505 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108506 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108507 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 108508 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 108509 event_x[5]
.sym 108513 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108514 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108515 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108516 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 108517 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108518 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108519 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108520 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108521 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108522 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108523 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108524 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 108525 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108526 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108527 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108528 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108529 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108530 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108531 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108532 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108533 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108534 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108535 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108536 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108538 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108539 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108540 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108542 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108543 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 108544 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 108545 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108546 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 108547 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108548 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 108550 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 108551 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108554 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 108555 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108558 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 108559 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108562 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 108563 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 108565 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 108566 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 108567 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 108568 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 108569 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 108570 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 108571 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 108572 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 108573 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 108574 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 108575 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 108576 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 108577 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 108578 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 108579 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 108580 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 108581 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108582 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108584 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 108585 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108586 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108587 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108588 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108590 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108591 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108592 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108594 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108595 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108596 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108599 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108600 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108602 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108603 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108604 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108605 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108606 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108607 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108608 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108609 u_accel.u_input_fifo.rd_addr[2]
.sym 108610 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 108611 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 108612 event_valid_SB_DFFSR_Q_D[2]
.sym 108614 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 108615 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108616 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 108618 event_valid
.sym 108619 event_valid_SB_DFFSR_Q_D[1]
.sym 108620 event_valid_SB_DFFSR_Q_D[2]
.sym 108621 u_accel.u_input_fifo.rd_addr[1]
.sym 108622 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 108623 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 108624 event_valid_SB_DFFSR_Q_D[2]
.sym 108626 event_valid
.sym 108627 event_valid_SB_DFFSR_Q_D[1]
.sym 108628 event_valid_SB_DFFSR_Q_D[2]
.sym 108629 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 108634 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 108635 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108636 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 108637 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 108642 u_accel.u_input_fifo.rd_addr[0]
.sym 108647 u_accel.u_input_fifo.rd_addr[1]
.sym 108648 u_accel.u_input_fifo.rd_addr[0]
.sym 108651 u_accel.u_input_fifo.rd_addr[2]
.sym 108652 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 108655 u_accel.u_input_fifo.rd_addr[3]
.sym 108656 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 108657 event_x[6]
.sym 108661 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 108662 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 108663 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 108664 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 108665 event_x[7]
.sym 108669 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 108670 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 108671 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 108672 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 108684 u_accel.u_input_fifo.rd_addr[0]
.sym 108685 u_accel.u_input_fifo.rd_addr[3]
.sym 108686 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 108687 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 108688 event_valid_SB_DFFSR_Q_D[2]
.sym 108689 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 108694 u_accel.u_input_fifo.rd_addr[0]
.sym 108695 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 108696 event_valid_SB_DFFSR_Q_D[2]
.sym 108699 u_accel.u_input_fifo.wr_ptr[0]
.sym 108700 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 108706 u_accel.u_input_fifo.wr_ptr[0]
.sym 108711 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 108712 u_accel.u_input_fifo.wr_ptr[0]
.sym 108715 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 108716 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 108719 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 108720 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 108724 u_accel.u_input_fifo.wr_ptr[0]
.sym 108730 event_valid
.sym 108731 event_valid_SB_DFFSR_Q_D[1]
.sym 108732 event_valid_SB_DFFSR_Q_D[2]
.sym 108770 u_accel.compressed_y[0]
.sym 108771 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 108774 u_accel.compressed_y[1]
.sym 108775 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 108776 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 108778 u_accel.compressed_y[2]
.sym 108779 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 108780 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 108782 u_accel.compressed_y[3]
.sym 108783 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 108784 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 108786 u_accel.compressed_y[3]
.sym 108787 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 108788 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 108790 u_accel.compressed_y[3]
.sym 108791 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 108792 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 108794 u_accel.compressed_y[3]
.sym 108795 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 108796 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 108798 u_accel.compressed_y[3]
.sym 108799 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 108800 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 108802 u_accel.compressed_y[3]
.sym 108803 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 108804 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 108806 u_accel.compressed_y[3]
.sym 108807 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 108808 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 108810 u_accel.compressed_y[3]
.sym 108811 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 108812 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 108814 u_accel.compressed_y[3]
.sym 108815 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 108816 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 108818 u_accel.compressed_y[3]
.sym 108819 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 108820 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 108822 u_accel.compressed_y[3]
.sym 108823 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 108824 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 108826 u_accel.compressed_y[3]
.sym 108827 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 108828 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 108830 u_accel.compressed_y[3]
.sym 108831 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 108832 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 108834 u_accel.compressed_y[3]
.sym 108835 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 108836 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 108838 u_accel.compressed_y[3]
.sym 108839 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 108840 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 108852 u_accel.early_sum_y[3]
.sym 108856 u_accel.early_sum_y[7]
.sym 108860 u_accel.early_sum_y[4]
.sym 108864 u_accel.early_sum_y[0]
.sym 108866 u_accel.late_sum_y[0]
.sym 108867 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 108868 $PACKER_VCC_NET
.sym 108870 u_accel.late_sum_y[1]
.sym 108871 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 108872 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 108874 u_accel.late_sum_y[2]
.sym 108875 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 108876 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 108878 u_accel.late_sum_y[3]
.sym 108879 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 108880 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 108882 u_accel.late_sum_y[4]
.sym 108883 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 108884 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 108886 u_accel.late_sum_y[5]
.sym 108887 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 108888 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 108890 u_accel.late_sum_y[6]
.sym 108891 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 108892 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 108894 u_accel.late_sum_y[7]
.sym 108895 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 108896 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 108898 u_accel.late_sum_y[8]
.sym 108899 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 108900 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 108902 u_accel.late_sum_y[9]
.sym 108903 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 108904 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 108906 u_accel.late_sum_y[10]
.sym 108907 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 108908 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 108910 u_accel.late_sum_y[11]
.sym 108911 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 108912 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 108914 u_accel.late_sum_y[12]
.sym 108915 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 108916 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 108918 u_accel.late_sum_y[13]
.sym 108919 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 108920 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 108922 u_accel.late_sum_y[14]
.sym 108923 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 108924 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 108926 u_accel.late_sum_y[15]
.sym 108927 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 108928 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 108930 u_accel.late_sum_y[16]
.sym 108931 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 108932 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 108933 u_accel.early_sum_y[17]
.sym 108934 u_accel.late_sum_y[17]
.sym 108936 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 108940 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 108944 u_accel.early_sum_y[2]
.sym 108948 u_accel.early_sum_y[14]
.sym 108952 u_accel.early_sum_y[11]
.sym 108956 u_accel.early_sum_y[10]
.sym 108960 u_accel.early_sum_y[1]
.sym 108961 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 108965 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 108972 u_accel.early_sum_y[12]
.sym 108973 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 108977 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 108984 u_accel.early_sum_y[8]
.sym 108988 u_accel.early_sum_y[9]
.sym 108989 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 109003 u_accel.u_motion_computer.stage1_valid
.sym 109004 event_valid_SB_DFFSR_Q_D[2]
.sym 109008 u_accel.early_sum_y[16]
.sym 109446 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 109447 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109448 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 109453 event_x[1]
.sym 109474 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 109475 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109476 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 109478 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 109479 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109480 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 109482 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 109483 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 109484 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 109486 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109487 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 109488 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 109489 event_x[0]
.sym 109494 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 109495 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 109496 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 109497 event_x[3]
.sym 109502 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109503 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 109504 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 109505 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 109506 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109507 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109508 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 109510 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109511 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109514 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109515 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109518 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109519 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109522 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 109523 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 109525 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109526 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 109527 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 109528 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 109529 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109530 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 109531 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 109532 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 109533 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109534 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 109535 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 109536 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 109537 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109538 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 109539 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 109540 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 109541 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109542 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 109544 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 109545 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109546 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 109547 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 109548 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 109549 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109550 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 109551 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 109552 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 109554 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 109555 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109556 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 109559 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109560 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 109562 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 109563 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109564 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 109566 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 109567 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109568 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 109570 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 109571 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109572 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 109573 event_y[4]
.sym 109577 event_y[7]
.sym 109582 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 109583 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109584 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 109587 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 109588 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 109589 event_y[8]
.sym 109595 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 109596 event_valid_SB_DFFSR_Q_D[2]
.sym 109597 event_x[8]
.sym 109602 u_accel.u_temporal_accumulator.timer[0]
.sym 109606 u_accel.u_temporal_accumulator.timer[1]
.sym 109608 u_accel.u_temporal_accumulator.timer[0]
.sym 109610 u_accel.u_temporal_accumulator.timer[2]
.sym 109612 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 109614 u_accel.u_temporal_accumulator.timer[3]
.sym 109616 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 109618 u_accel.u_temporal_accumulator.timer[4]
.sym 109620 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 109622 u_accel.u_temporal_accumulator.timer[5]
.sym 109624 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 109626 u_accel.u_temporal_accumulator.timer[6]
.sym 109628 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 109630 u_accel.u_temporal_accumulator.timer[7]
.sym 109632 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 109634 u_accel.u_temporal_accumulator.timer[8]
.sym 109635 $PACKER_VCC_NET
.sym 109638 u_accel.u_temporal_accumulator.timer[9]
.sym 109642 u_accel.u_temporal_accumulator.timer[10]
.sym 109646 u_accel.u_temporal_accumulator.timer[11]
.sym 109650 u_accel.u_temporal_accumulator.timer[12]
.sym 109654 u_accel.u_temporal_accumulator.timer[13]
.sym 109655 $PACKER_VCC_NET
.sym 109658 u_accel.u_temporal_accumulator.timer[14]
.sym 109659 $PACKER_VCC_NET
.sym 109662 u_accel.u_temporal_accumulator.timer[15]
.sym 109666 u_accel.u_temporal_accumulator.timer[16]
.sym 109667 $PACKER_VCC_NET
.sym 109670 u_accel.u_temporal_accumulator.timer[17]
.sym 109671 $PACKER_VCC_NET
.sym 109674 u_accel.u_temporal_accumulator.timer[18]
.sym 109678 u_accel.u_temporal_accumulator.timer[19]
.sym 109679 $PACKER_VCC_NET
.sym 109682 u_accel.u_temporal_accumulator.timer[20]
.sym 109683 $PACKER_VCC_NET
.sym 109686 u_accel.u_temporal_accumulator.timer[21]
.sym 109690 $PACKER_VCC_NET
.sym 109692 $nextpnr_ICESTORM_LC_22$I3
.sym 109695 event_valid_SB_DFFSR_Q_D[2]
.sym 109696 $nextpnr_ICESTORM_LC_22$COUT
.sym 109749 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 109765 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 109773 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 109781 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 109785 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 109789 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 109793 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 109797 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 109801 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 109805 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 109809 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 109813 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 109817 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 109821 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 109826 u_accel.window_complete
.sym 109827 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 109828 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 109830 u_accel.window_complete
.sym 109831 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 109832 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 109834 u_accel.window_complete
.sym 109835 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 109836 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 109838 u_accel.window_complete
.sym 109839 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 109840 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 109842 u_accel.window_complete
.sym 109843 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 109844 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 109848 u_accel.early_sum_y[6]
.sym 109850 u_accel.window_complete
.sym 109851 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 109852 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 109854 u_accel.window_complete
.sym 109855 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 109856 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 109858 u_accel.window_complete
.sym 109859 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 109860 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 109862 u_accel.window_complete
.sym 109863 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 109864 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 109866 u_accel.window_complete
.sym 109867 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 109868 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 109870 u_accel.window_complete
.sym 109871 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 109872 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 109874 u_accel.window_complete
.sym 109875 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 109876 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 109878 u_accel.window_complete
.sym 109879 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 109880 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 109882 u_accel.window_complete
.sym 109883 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 109884 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 109886 u_accel.window_complete
.sym 109887 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 109888 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 109889 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 109893 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 109897 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 109901 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 109905 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 109909 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 109913 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 109917 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 109921 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 109925 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 109929 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 109936 u_accel.early_sum_y[15]
.sym 109937 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 109941 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 109948 u_accel.early_sum_y[13]
.sym 109949 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 109973 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 110434 u_rx.bit_idx[0]
.sym 110439 u_rx.bit_idx[1]
.sym 110440 u_rx.bit_idx[0]
.sym 110441 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 110443 u_rx.bit_idx[2]
.sym 110444 u_rx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 110446 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 110447 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 110448 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 110452 u_rx.bit_idx[0]
.sym 110455 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 110456 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 110463 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 110464 u_rx.bit_idx[0]
.sym 110465 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 110466 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 110467 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 110468 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 110469 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 110470 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 110471 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 110472 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 110473 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 110474 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 110475 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 110476 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 110477 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 110478 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 110479 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 110480 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 110482 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 110483 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 110484 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 110485 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 110486 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 110487 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 110488 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 110490 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 110491 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 110492 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 110493 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 110494 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 110495 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 110496 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 110497 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 110498 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 110499 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 110500 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 110502 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 110503 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 110504 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 110505 event_y[5]
.sym 110510 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 110511 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 110512 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 110514 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 110515 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 110516 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 110517 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 110518 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 110519 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 110520 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 110522 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 110523 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 110524 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 110526 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 110527 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 110528 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 110530 u_accel.u_temporal_accumulator.timer[0]
.sym 110535 u_accel.u_temporal_accumulator.timer[1]
.sym 110539 u_accel.u_temporal_accumulator.timer[2]
.sym 110543 u_accel.u_temporal_accumulator.timer[3]
.sym 110547 u_accel.u_temporal_accumulator.timer[4]
.sym 110551 u_accel.u_temporal_accumulator.timer[5]
.sym 110555 u_accel.u_temporal_accumulator.timer[6]
.sym 110559 u_accel.u_temporal_accumulator.timer[7]
.sym 110563 u_accel.u_temporal_accumulator.timer[8]
.sym 110564 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 110567 u_accel.u_temporal_accumulator.timer[9]
.sym 110568 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 110571 u_accel.u_temporal_accumulator.timer[10]
.sym 110572 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 110575 u_accel.u_temporal_accumulator.timer[11]
.sym 110576 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 110579 u_accel.u_temporal_accumulator.timer[12]
.sym 110580 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 110583 u_accel.u_temporal_accumulator.timer[13]
.sym 110584 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 110587 u_accel.u_temporal_accumulator.timer[14]
.sym 110588 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 110591 u_accel.u_temporal_accumulator.timer[15]
.sym 110592 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 110595 u_accel.u_temporal_accumulator.timer[16]
.sym 110596 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 110599 u_accel.u_temporal_accumulator.timer[17]
.sym 110600 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 110603 u_accel.u_temporal_accumulator.timer[18]
.sym 110604 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 110607 u_accel.u_temporal_accumulator.timer[19]
.sym 110608 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 110611 u_accel.u_temporal_accumulator.timer[20]
.sym 110612 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 110615 u_accel.u_temporal_accumulator.timer[21]
.sym 110616 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 110620 u_accel.u_temporal_accumulator.timer[0]
.sym 110641 pkt_y[8]
.sym 110645 pkt_x[8]
.sym 110669 event_valid_SB_DFFSR_Q_D[1]
.sym 110674 pkt_state[1]
.sym 110675 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 110676 event_valid_SB_DFFSR_Q_D[2]
.sym 110679 event_valid_SB_DFFSR_Q_D[2]
.sym 110680 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 110710 u_accel.window_complete
.sym 110711 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 110712 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 110722 debug_event_count[0]
.sym 110726 debug_event_count[1]
.sym 110730 debug_event_count[2]
.sym 110734 debug_event_count[3]
.sym 110738 debug_event_count[4]
.sym 110742 debug_event_count[5]
.sym 110746 debug_event_count[6]
.sym 110750 debug_event_count[7]
.sym 110756 $nextpnr_ICESTORM_LC_3$I3
.sym 110760 u_accel.early_sum_y[5]
.sym 110773 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 110781 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 110785 gesture_confidence[3]
.sym 110789 gesture[0]
.sym 110793 gesture[1]
.sym 110797 gesture_confidence[1]
.sym 110801 gesture_confidence[2]
.sym 110805 tx_state[7]
.sym 110806 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 110807 debug_event_count[5]
.sym 110808 pending_gesture[1]
.sym 110809 gesture_confidence[0]
.sym 110818 u_accel.compressed_y[0]
.sym 110819 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 110822 u_accel.compressed_y[1]
.sym 110823 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 110824 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110826 u_accel.compressed_y[2]
.sym 110827 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 110828 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110830 u_accel.compressed_y[3]
.sym 110831 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 110832 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110834 u_accel.compressed_y[3]
.sym 110835 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 110836 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110838 u_accel.compressed_y[3]
.sym 110839 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 110840 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110842 u_accel.compressed_y[3]
.sym 110843 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 110844 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110846 u_accel.compressed_y[3]
.sym 110847 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 110848 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110850 u_accel.compressed_y[3]
.sym 110851 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 110852 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110854 u_accel.compressed_y[3]
.sym 110855 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 110856 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110858 u_accel.compressed_y[3]
.sym 110859 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 110860 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110862 u_accel.compressed_y[3]
.sym 110863 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 110864 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110866 u_accel.compressed_y[3]
.sym 110867 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 110868 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110870 u_accel.compressed_y[3]
.sym 110871 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 110872 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110874 u_accel.compressed_y[3]
.sym 110875 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 110876 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110878 u_accel.compressed_y[3]
.sym 110879 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 110880 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110882 u_accel.compressed_y[3]
.sym 110883 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 110884 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110886 u_accel.compressed_y[3]
.sym 110887 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 110888 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 110890 u_accel.window_complete
.sym 110891 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 110892 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 110910 u_accel.window_complete
.sym 110911 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 110912 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 111394 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111399 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111400 u_rx.bit_idx[1]
.sym 111403 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111404 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 111406 $PACKER_VCC_NET
.sym 111408 $nextpnr_ICESTORM_LC_26$I3
.sym 111410 u_rx.rx_data[0]
.sym 111411 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 111412 $nextpnr_ICESTORM_LC_26$COUT
.sym 111416 u_rx.bit_idx[2]
.sym 111418 u_rx.bit_idx[0]
.sym 111419 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 111420 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111423 u_rx.bit_idx[1]
.sym 111424 u_rx.bit_idx[0]
.sym 111430 u_rx.bit_idx[0]
.sym 111431 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111432 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111433 u_rx.rx_data[3]
.sym 111434 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111435 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 111436 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 111438 u_rx.rx_data[5]
.sym 111439 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 111440 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 111442 u_rx.bit_idx[0]
.sym 111443 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111444 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111446 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 111447 u_rx.bit_idx[0]
.sym 111448 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111451 u_rx.bit_idx[2]
.sym 111452 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 111455 u_rx.bit_idx[0]
.sym 111456 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111461 event_y[2]
.sym 111465 event_y[6]
.sym 111473 event_y[1]
.sym 111477 event_y[3]
.sym 111485 event_y[0]
.sym 111497 rx_data[0]
.sym 111501 pkt_y[5]
.sym 111517 pkt_y[4]
.sym 111521 pkt_y[6]
.sym 111525 pkt_x[5]
.sym 111529 pkt_x[7]
.sym 111533 pkt_x[4]
.sym 111537 pkt_x[0]
.sym 111541 pkt_x[6]
.sym 111545 pkt_y[1]
.sym 111549 pkt_y[2]
.sym 111553 pkt_state[1]
.sym 111554 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 111555 event_valid_SB_DFFSR_Q_D[1]
.sym 111556 event_valid_SB_DFFSR_Q_D[2]
.sym 111557 pkt_y[3]
.sym 111561 pkt_x[2]
.sym 111569 pkt_y[0]
.sym 111573 pkt_x[1]
.sym 111577 pkt_y[7]
.sym 111581 pkt_x[3]
.sym 111595 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 111596 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 111597 accel_temporal_phase
.sym 111607 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 111608 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 111618 u_accel.u_input_fifo.count[0]
.sym 111623 u_accel.u_input_fifo.count[1]
.sym 111627 u_accel.u_input_fifo.count[2]
.sym 111628 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111631 u_accel.u_input_fifo.count[3]
.sym 111632 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111635 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 111636 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 111638 event_valid
.sym 111639 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 111640 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 111641 u_accel.u_input_fifo.count[3]
.sym 111642 u_accel.u_input_fifo.count[2]
.sym 111643 u_accel.u_input_fifo.count[1]
.sym 111644 u_accel.u_input_fifo.count[0]
.sym 111645 rx_data[0]
.sym 111650 u_accel.u_input_fifo.count[0]
.sym 111654 u_accel.u_input_fifo.count[1]
.sym 111655 $PACKER_VCC_NET
.sym 111658 u_accel.u_input_fifo.count[2]
.sym 111659 $PACKER_VCC_NET
.sym 111660 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 111662 u_accel.u_input_fifo.count[3]
.sym 111663 $PACKER_VCC_NET
.sym 111664 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 111665 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 111666 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 111667 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 111668 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 111670 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 111671 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 111672 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 111675 soft_rst
.sym 111676 rst_por
.sym 111678 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 111679 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 111680 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 111682 debug_event_count[0]
.sym 111687 debug_event_count[1]
.sym 111688 debug_event_count[0]
.sym 111691 debug_event_count[2]
.sym 111692 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 111695 debug_event_count[3]
.sym 111696 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 111699 debug_event_count[4]
.sym 111700 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 111703 debug_event_count[5]
.sym 111704 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 111707 debug_event_count[6]
.sym 111708 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 111711 debug_event_count[7]
.sym 111712 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 111717 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 111718 rx_data[0]
.sym 111719 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 111720 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 111735 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 111736 event_valid_SB_DFFSR_Q_D[2]
.sym 111741 tx_state[5]
.sym 111742 rx_data[0]
.sym 111743 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 111744 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 111745 debug_event_count[6]
.sym 111746 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 111747 tx_state[4]
.sym 111748 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 111749 tx_state[7]
.sym 111750 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 111751 pending_confidence[3]
.sym 111752 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 111755 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 111756 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 111757 tx_state[7]
.sym 111758 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 111759 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 111760 pending_confidence[1]
.sym 111762 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 111763 event_valid_SB_DFFSR_Q_D[1]
.sym 111764 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111765 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 111766 tx_state[4]
.sym 111767 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 111768 pending_confidence[0]
.sym 111770 debug_event_count[7]
.sym 111771 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 111772 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 111774 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 111775 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 111776 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 111777 tx_data[3]
.sym 111789 tx_data[5]
.sym 111793 tx_data[1]
.sym 111797 tx_data[2]
.sym 111801 tx_data[4]
.sym 111805 tx_data[7]
.sym 111810 u_tx.tx_data[3]
.sym 111811 u_tx.tx_data[2]
.sym 111812 u_tx.bit_idx[0]
.sym 111814 u_tx.tx_data[5]
.sym 111815 u_tx.tx_data[4]
.sym 111816 u_tx.bit_idx[0]
.sym 111818 u_tx.tx_data[1]
.sym 111819 u_tx.bit_idx[0]
.sym 111820 u_tx.tx_data[0]
.sym 111821 u_tx.bit_idx[2]
.sym 111822 u_tx.bit_idx[1]
.sym 111823 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111824 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 111826 u_tx.tx_data[7]
.sym 111827 u_tx.tx_data[6]
.sym 111828 u_tx.bit_idx[0]
.sym 111830 u_tx.state[3]
.sym 111831 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111832 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 111834 u_tx.state[1]
.sym 111835 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 111836 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 111837 u_tx.bit_idx[2]
.sym 111838 u_tx.bit_idx[1]
.sym 111839 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 111840 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 111842 u_tx.bit_idx[0]
.sym 111845 u_tx.state[1]
.sym 111847 u_tx.bit_idx[1]
.sym 111848 u_tx.bit_idx[0]
.sym 111849 u_tx.state[1]
.sym 111851 u_tx.bit_idx[2]
.sym 111852 u_tx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 111853 u_tx.state[1]
.sym 111854 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 111855 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 111856 event_valid_SB_DFFSR_Q_D[2]
.sym 111858 u_tx.state[3]
.sym 111859 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 111860 event_valid_SB_DFFSR_Q_D[2]
.sym 111862 u_tx.state[3]
.sym 111863 u_tx.state[2]
.sym 111864 u_tx.state[1]
.sym 111867 u_tx.state[1]
.sym 111868 u_tx.bit_idx[0]
.sym 111869 u_tx.bit_idx[2]
.sym 111870 u_tx.bit_idx[1]
.sym 111871 u_tx.bit_idx[0]
.sym 111872 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 111874 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 111875 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 111876 event_valid_SB_DFFSR_Q_D[2]
.sym 111885 u_tx.clk_cnt[3]
.sym 111886 u_tx.clk_cnt[2]
.sym 111887 u_tx.clk_cnt[1]
.sym 111888 u_tx.clk_cnt[0]
.sym 111889 u_tx.clk_cnt[7]
.sym 111890 u_tx.clk_cnt[6]
.sym 111891 u_tx.clk_cnt[5]
.sym 111892 u_tx.clk_cnt[4]
.sym 111899 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 111900 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 111904 u_tx.clk_cnt[0]
.sym 111906 u_tx.clk_cnt[0]
.sym 111911 u_tx.clk_cnt[1]
.sym 111912 u_tx.clk_cnt[0]
.sym 111915 u_tx.clk_cnt[2]
.sym 111916 u_tx.clk_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 111919 u_tx.clk_cnt[3]
.sym 111920 u_tx.clk_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 111923 u_tx.clk_cnt[4]
.sym 111924 u_tx.clk_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 111927 u_tx.clk_cnt[5]
.sym 111928 u_tx.clk_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 111931 u_tx.clk_cnt[6]
.sym 111932 u_tx.clk_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 111935 u_tx.clk_cnt[7]
.sym 111936 u_tx.clk_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 112330 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 112331 u_rx.clk_cnt[0]
.sym 112332 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 112353 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0[0]
.sym 112354 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 112355 event_valid_SB_DFFSR_Q_D[2]
.sym 112356 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 112359 u_rx.clk_cnt[1]
.sym 112360 u_rx.clk_cnt[0]
.sym 112362 u_rx.rx_data[4]
.sym 112363 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 112364 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 112367 u_rx.state[3]
.sym 112368 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 112371 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 112372 u_rx.state[0]
.sym 112381 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 112382 u_rx.state[0]
.sym 112383 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112384 event_valid_SB_DFFSR_Q_D[2]
.sym 112389 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 112390 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 112391 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112392 event_valid_SB_DFFSR_Q_D[2]
.sym 112394 u_rx.rx_data[1]
.sym 112395 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 112396 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 112397 u_rx.rx_data[6]
.sym 112398 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 112399 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 112400 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 112401 u_rx.rx_data[2]
.sym 112402 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 112403 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 112404 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 112407 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 112408 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 112411 u_rx.state[3]
.sym 112412 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0[0]
.sym 112414 u_rx.rx_data[7]
.sym 112415 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 112416 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 112417 u_rx.state[0]
.sym 112418 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 112419 event_valid_SB_DFFSR_Q_D[2]
.sym 112420 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 112421 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 112422 event_valid_SB_DFFSR_Q_D[2]
.sym 112423 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 112424 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 112427 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 112428 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 112429 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 112430 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 112431 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112432 event_valid_SB_DFFSR_Q_D[2]
.sym 112433 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 112434 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 112435 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112436 event_valid_SB_DFFSR_Q_D[2]
.sym 112437 u_rx.state[3]
.sym 112438 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112439 event_valid_SB_DFFSR_Q_D[2]
.sym 112440 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 112441 u_rx.state[3]
.sym 112442 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 112443 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112444 event_valid_SB_DFFSR_Q_D[2]
.sym 112446 u_rx.state[3]
.sym 112447 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112448 event_valid_SB_DFFSR_Q_D[2]
.sym 112449 u_rx.rx_data[4]
.sym 112453 u_rx.rx_data[0]
.sym 112457 u_rx.rx_data[6]
.sym 112461 u_rx.rx_data[5]
.sym 112465 u_rx.rx_data[7]
.sym 112469 u_rx.rx_data[3]
.sym 112477 u_rx.rx_data[2]
.sym 112481 rx_data[7]
.sym 112482 rx_data[6]
.sym 112483 rx_data[5]
.sym 112484 rx_data[4]
.sym 112497 u_rx.rx_data[1]
.sym 112513 rx_data[3]
.sym 112525 rx_data[7]
.sym 112529 rx_data[2]
.sym 112535 rx_data[3]
.sym 112536 rx_data[2]
.sym 112541 rx_data[1]
.sym 112553 rx_data[0]
.sym 112562 pkt_state[2]
.sym 112563 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 112564 event_valid_SB_DFFSR_Q_D[2]
.sym 112579 u_accel.window_complete
.sym 112580 event_valid_SB_DFFSR_Q_D[2]
.sym 112581 event_valid
.sym 112582 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 112583 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 112584 event_valid_SB_DFFSR_Q_D[2]
.sym 112586 pkt_state[0]
.sym 112587 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 112588 event_valid_SB_DFFSR_Q_D[2]
.sym 112592 u_accel.u_input_fifo.count[0]
.sym 112597 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 112599 u_accel.u_input_fifo.count[1]
.sym 112600 u_accel.u_input_fifo.count[0]
.sym 112603 u_accel.accum_valid
.sym 112604 event_valid_SB_DFFSR_Q_D[2]
.sym 112610 por_cnt[0]
.sym 112615 por_cnt[1]
.sym 112616 por_cnt[0]
.sym 112619 por_cnt[2]
.sym 112620 por_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 112623 por_cnt[3]
.sym 112624 por_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 112627 por_cnt[4]
.sym 112628 por_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 112630 por_cnt[1]
.sym 112631 por_cnt[0]
.sym 112632 rst_por_SB_LUT4_O_I3[2]
.sym 112634 por_cnt[4]
.sym 112635 por_cnt[3]
.sym 112636 por_cnt[2]
.sym 112640 por_cnt[0]
.sym 112643 rx_data[0]
.sym 112644 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 112646 u_accel.compressed_valid
.sym 112647 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2
.sym 112648 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 112654 rx_data[1]
.sym 112655 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 112656 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 112663 pkt_state[0]
.sym 112664 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 112666 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 112667 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 112668 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 112671 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 112672 event_valid_SB_DFFSR_Q_D[2]
.sym 112674 rx_data[0]
.sym 112675 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 112676 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 112677 rx_data[1]
.sym 112678 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 112679 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 112680 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 112682 tx_state[4]
.sym 112683 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 112684 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 112685 tx_state[0]
.sym 112686 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 112687 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 112688 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 112690 tx_state[0]
.sym 112691 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 112692 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 112693 tx_busy
.sym 112694 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 112695 event_valid_SB_DFFSR_Q_D[2]
.sym 112696 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 112699 tx_busy
.sym 112700 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 112701 rx_data[1]
.sym 112702 rx_data[0]
.sym 112703 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 112704 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 112707 tx_state[0]
.sym 112708 gesture_valid
.sym 112710 accel_temporal_phase
.sym 112711 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 112712 tx_state[1]
.sym 112713 tx_state[7]
.sym 112714 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112715 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 112716 tx_state[1]
.sym 112719 tx_state[4]
.sym 112720 tx_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112721 tx_state[7]
.sym 112722 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112723 debug_event_count[4]
.sym 112724 pending_gesture[0]
.sym 112725 tx_state[8]
.sym 112726 tx_state[1]
.sym 112727 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 112728 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 112729 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112730 tx_state[5]
.sym 112731 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 112732 tx_state[1]
.sym 112733 tx_state[8]
.sym 112734 tx_state[4]
.sym 112735 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 112736 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 112738 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112739 pending_confidence[2]
.sym 112740 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 112742 tx_state[5]
.sym 112743 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 112744 event_valid_SB_DFFSR_Q_D[2]
.sym 112745 tx_state[5]
.sym 112746 tx_busy
.sym 112747 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 112748 event_valid_SB_DFFSR_Q_D[2]
.sym 112763 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 112764 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 112785 tx_data[6]
.sym 112789 tx_data[0]
.sym 112798 tx_valid
.sym 112799 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112800 event_valid_SB_DFFSR_Q_D[2]
.sym 112801 u_tx.state[1]
.sym 112802 event_valid_SB_DFFSR_Q_D[2]
.sym 112803 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 112804 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 112805 tx_valid
.sym 112806 u_tx.state[2]
.sym 112807 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112808 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 112810 u_tx.state[3]
.sym 112811 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112812 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 112815 u_tx.state[2]
.sym 112816 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 112818 u_tx.state[3]
.sym 112819 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 112820 event_valid_SB_DFFSR_Q_D[2]
.sym 112822 tx_valid
.sym 112823 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112824 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 112825 u_tx.state[1]
.sym 112826 event_valid_SB_DFFSR_Q_D[2]
.sym 112827 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 112828 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 112831 event_valid_SB_DFFSR_Q_D[2]
.sym 112832 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 113282 u_rx.clk_cnt[0]
.sym 113287 u_rx.clk_cnt[1]
.sym 113288 u_rx.clk_cnt[0]
.sym 113291 u_rx.clk_cnt[2]
.sym 113292 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113295 u_rx.clk_cnt[3]
.sym 113296 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113299 u_rx.clk_cnt[4]
.sym 113300 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113303 u_rx.clk_cnt[5]
.sym 113304 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 113307 u_rx.clk_cnt[6]
.sym 113308 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 113309 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 113310 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113311 u_rx.clk_cnt[7]
.sym 113312 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 113314 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113315 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 113316 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 113317 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 113318 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113319 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 113320 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 113321 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113322 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 113323 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 113324 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 113325 u_rx.clk_cnt[7]
.sym 113326 u_rx.clk_cnt[6]
.sym 113327 u_rx.clk_cnt[5]
.sym 113328 u_rx.clk_cnt[4]
.sym 113329 u_rx.clk_cnt[7]
.sym 113330 u_rx.clk_cnt[6]
.sym 113331 u_rx.clk_cnt[5]
.sym 113332 u_rx.clk_cnt[4]
.sym 113333 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 113334 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113335 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 113336 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 113338 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 113339 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 113340 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113342 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 113343 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113344 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 113345 u_rx.clk_cnt[3]
.sym 113346 u_rx.clk_cnt[2]
.sym 113347 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 113348 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 113359 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 113360 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 113363 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 113364 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 113365 u_rx.clk_cnt[3]
.sym 113366 u_rx.clk_cnt[2]
.sym 113367 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 113368 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 113369 u_rx.state[0]
.sym 113370 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 113371 event_valid_SB_DFFSR_Q_D[2]
.sym 113372 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 113377 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 113425 rx_data[5]
.sym 113437 rx_data[4]
.sym 113445 rx_data[6]
.sym 113453 rx_data[0]
.sym 113461 rx_data[5]
.sym 113465 rx_data[4]
.sym 113473 rx_data[3]
.sym 113478 pkt_state[4]
.sym 113479 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113480 event_valid_SB_DFFSR_Q_D[2]
.sym 113481 rx_data[7]
.sym 113485 rx_data[0]
.sym 113489 rx_data[6]
.sym 113493 rx_data[2]
.sym 113497 rx_data[1]
.sym 113502 pkt_state[3]
.sym 113503 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113504 event_valid_SB_DFFSR_Q_D[2]
.sym 113505 pkt_state[4]
.sym 113506 pkt_state[1]
.sym 113507 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113508 event_valid_SB_DFFSR_Q_D[2]
.sym 113510 u_accel.compressed_valid
.sym 113511 accel_temporal_phase
.sym 113512 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 113513 pkt_state[3]
.sym 113514 pkt_state[2]
.sym 113515 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113516 event_valid_SB_DFFSR_Q_D[2]
.sym 113529 pkt_state[4]
.sym 113530 pkt_state[2]
.sym 113531 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113532 event_valid_SB_DFFSR_Q_D[2]
.sym 113547 event_valid_SB_DFFSR_Q_D[2]
.sym 113548 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 113557 pkt_state[3]
.sym 113558 pkt_state[0]
.sym 113559 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113560 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 113590 pkt_state[1]
.sym 113591 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113592 event_valid_SB_DFFSR_Q_D[2]
.sym 113594 pkt_state[0]
.sym 113595 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 113596 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 113598 u_accel.compressed_valid
.sym 113599 accel_temporal_phase
.sym 113600 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 113616 debug_event_count[0]
.sym 113649 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 113669 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 113670 tx_state[2]
.sym 113671 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 113672 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 113677 tx_state[7]
.sym 113678 tx_busy
.sym 113679 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 113680 event_valid_SB_DFFSR_Q_D[2]
.sym 113681 tx_state[7]
.sym 113682 tx_state[2]
.sym 113683 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 113684 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 113687 tx_busy
.sym 113688 event_valid_SB_DFFSR_Q_D[2]
.sym 113695 tx_busy
.sym 113696 event_valid_SB_DFFSR_Q_D[2]
.sym 113740 tx_busy
.sym 113779 tx_valid
.sym 113780 u_tx.state[3]
.sym 114081 uart_rx$SB_IO_IN
.sym 114281 u_rx.rx_sync
.sym 114508 accel_temporal_phase
