# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/ten_gig_eth_mac_v15_1_1/hdl/bd_efdb_0_xmac_0_core.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0_sync_resetn.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0_block.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_0/synth/bd_efdb_0_xmac_0.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/ip_0/sim/bd_efdb_0_xpcs_0_gt_gthe3_channel_wrapper.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/ip_0/sim/bd_efdb_0_xpcs_0_gt_gtwizard_gthe3.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/ip_0/sim/bd_efdb_0_xpcs_0_gt_gtwizard_top.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/ip_0/sim/bd_efdb_0_xpcs_0_gt.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer_rst.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_local_clock_and_reset.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_sim_speedup_controller.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_cable_pull_logic.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_block.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_support.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_shared_clock_and_reset.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/gtwizard_ultrascale_v1_7_gthe3_common.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gt_common_wrapper.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_gt_common.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0_ff_synchronizer_rst2.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_1/synth/bd_efdb_0_xpcs_0.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_2/sim/bd_efdb_0_prtad_driver_0.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_3/sim/bd_efdb_0_dcm_locked_driver_0.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/bd_0/ip/ip_4/sim/bd_efdb_0_pma_pmd_type_driver_0.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/ip/axi_10g_ethernet_0/sim/axi_10g_ethernet_0.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_arp_block.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_arp_control.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_arp_generator.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_arp_parser.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_arp_reply.v" \
"../../../../axi_10g_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_arp_request.v" \
"../../../../imports/axi_10g_ethernet_0_axi_fifo.v" \
"../../../../imports/axi_10g_ethernet_0_axi_lite_sm.v" \
"../../../../imports/axi_10g_ethernet_0_clocking.v" \
"../../../../imports/axi_10g_ethernet_0_example_design.v" \
"../../../../imports/axi_10g_ethernet_0_fifo_block.v" \
"../../../../imports/axi_10g_ethernet_0_fifo_ram.v" \
"../../../../imports/axi_10g_ethernet_0_sync_block.v" \
"../../../../imports/axi_10g_ethernet_0_sync_reset.v" \
"../../../../imports/axi_10g_ethernet_0_xgmac_fifo.v" \
"../../../../imports/axi_10g_ethernet_0_demo_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
