<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4843" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4843{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4843{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4843{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4843{left:190px;bottom:979px;letter-spacing:-0.16px;}
#t5_4843{left:533px;bottom:979px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6_4843{left:533px;bottom:958px;letter-spacing:-0.11px;}
#t7_4843{left:533px;bottom:941px;letter-spacing:-0.11px;word-spacing:-0.56px;}
#t8_4843{left:533px;bottom:924px;letter-spacing:-0.12px;}
#t9_4843{left:533px;bottom:907px;letter-spacing:-0.12px;}
#ta_4843{left:190px;bottom:883px;letter-spacing:-0.13px;}
#tb_4843{left:533px;bottom:883px;letter-spacing:-0.11px;}
#tc_4843{left:190px;bottom:859px;letter-spacing:-0.2px;}
#td_4843{left:533px;bottom:859px;letter-spacing:-0.14px;}
#te_4843{left:82px;bottom:834px;letter-spacing:-0.15px;}
#tf_4843{left:139px;bottom:834px;letter-spacing:-0.17px;}
#tg_4843{left:190px;bottom:834px;letter-spacing:-0.13px;}
#th_4843{left:533px;bottom:834px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ti_4843{left:533px;bottom:813px;letter-spacing:-0.11px;}
#tj_4843{left:82px;bottom:788px;letter-spacing:-0.14px;}
#tk_4843{left:139px;bottom:788px;letter-spacing:-0.16px;}
#tl_4843{left:190px;bottom:788px;letter-spacing:-0.12px;}
#tm_4843{left:533px;bottom:788px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tn_4843{left:533px;bottom:767px;letter-spacing:-0.11px;}
#to_4843{left:82px;bottom:742px;letter-spacing:-0.15px;}
#tp_4843{left:139px;bottom:742px;letter-spacing:-0.16px;}
#tq_4843{left:190px;bottom:742px;letter-spacing:-0.13px;}
#tr_4843{left:533px;bottom:742px;letter-spacing:-0.11px;}
#ts_4843{left:533px;bottom:726px;letter-spacing:-0.11px;}
#tt_4843{left:533px;bottom:704px;letter-spacing:-0.11px;}
#tu_4843{left:82px;bottom:680px;letter-spacing:-0.15px;}
#tv_4843{left:139px;bottom:680px;letter-spacing:-0.16px;}
#tw_4843{left:190px;bottom:680px;letter-spacing:-0.13px;}
#tx_4843{left:533px;bottom:680px;letter-spacing:-0.11px;}
#ty_4843{left:533px;bottom:663px;letter-spacing:-0.11px;}
#tz_4843{left:533px;bottom:642px;letter-spacing:-0.11px;}
#t10_4843{left:82px;bottom:617px;letter-spacing:-0.15px;}
#t11_4843{left:139px;bottom:617px;letter-spacing:-0.16px;}
#t12_4843{left:190px;bottom:617px;letter-spacing:-0.13px;}
#t13_4843{left:533px;bottom:617px;letter-spacing:-0.11px;}
#t14_4843{left:533px;bottom:600px;letter-spacing:-0.11px;}
#t15_4843{left:533px;bottom:579px;letter-spacing:-0.11px;}
#t16_4843{left:82px;bottom:554px;letter-spacing:-0.15px;}
#t17_4843{left:139px;bottom:554px;letter-spacing:-0.16px;}
#t18_4843{left:190px;bottom:554px;letter-spacing:-0.13px;}
#t19_4843{left:533px;bottom:554px;letter-spacing:-0.11px;}
#t1a_4843{left:533px;bottom:538px;letter-spacing:-0.11px;}
#t1b_4843{left:533px;bottom:516px;letter-spacing:-0.11px;}
#t1c_4843{left:82px;bottom:492px;letter-spacing:-0.15px;}
#t1d_4843{left:139px;bottom:492px;letter-spacing:-0.17px;}
#t1e_4843{left:190px;bottom:492px;letter-spacing:-0.14px;}
#t1f_4843{left:533px;bottom:492px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1g_4843{left:533px;bottom:475px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_4843{left:533px;bottom:458px;letter-spacing:-0.11px;}
#t1i_4843{left:533px;bottom:441px;letter-spacing:-0.11px;}
#t1j_4843{left:533px;bottom:420px;letter-spacing:-0.11px;}
#t1k_4843{left:82px;bottom:396px;letter-spacing:-0.16px;}
#t1l_4843{left:139px;bottom:396px;letter-spacing:-0.16px;}
#t1m_4843{left:190px;bottom:396px;letter-spacing:-0.13px;}
#t1n_4843{left:533px;bottom:396px;letter-spacing:-0.11px;}
#t1o_4843{left:82px;bottom:371px;letter-spacing:-0.16px;}
#t1p_4843{left:139px;bottom:371px;letter-spacing:-0.16px;}
#t1q_4843{left:190px;bottom:371px;letter-spacing:-0.14px;}
#t1r_4843{left:533px;bottom:371px;letter-spacing:-0.11px;}
#t1s_4843{left:82px;bottom:347px;letter-spacing:-0.16px;}
#t1t_4843{left:139px;bottom:347px;letter-spacing:-0.16px;}
#t1u_4843{left:190px;bottom:347px;letter-spacing:-0.14px;}
#t1v_4843{left:533px;bottom:347px;letter-spacing:-0.12px;}
#t1w_4843{left:82px;bottom:322px;letter-spacing:-0.16px;}
#t1x_4843{left:139px;bottom:322px;letter-spacing:-0.16px;}
#t1y_4843{left:190px;bottom:322px;letter-spacing:-0.14px;}
#t1z_4843{left:533px;bottom:322px;letter-spacing:-0.12px;}
#t20_4843{left:82px;bottom:298px;letter-spacing:-0.17px;}
#t21_4843{left:139px;bottom:298px;letter-spacing:-0.16px;}
#t22_4843{left:190px;bottom:298px;letter-spacing:-0.14px;}
#t23_4843{left:311px;bottom:305px;}
#t24_4843{left:440px;bottom:298px;letter-spacing:-0.13px;}
#t25_4843{left:533px;bottom:298px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t26_4843{left:82px;bottom:273px;letter-spacing:-0.17px;}
#t27_4843{left:139px;bottom:273px;letter-spacing:-0.17px;}
#t28_4843{left:190px;bottom:273px;letter-spacing:-0.14px;}
#t29_4843{left:365px;bottom:280px;}
#t2a_4843{left:440px;bottom:273px;letter-spacing:-0.13px;}
#t2b_4843{left:533px;bottom:273px;letter-spacing:-0.12px;}
#t2c_4843{left:83px;bottom:249px;letter-spacing:-0.16px;}
#t2d_4843{left:139px;bottom:249px;letter-spacing:-0.16px;}
#t2e_4843{left:190px;bottom:249px;letter-spacing:-0.14px;}
#t2f_4843{left:440px;bottom:249px;letter-spacing:-0.13px;}
#t2g_4843{left:533px;bottom:249px;letter-spacing:-0.14px;}
#t2h_4843{left:533px;bottom:228px;letter-spacing:-0.12px;}
#t2i_4843{left:533px;bottom:211px;letter-spacing:-0.12px;}
#t2j_4843{left:533px;bottom:194px;letter-spacing:-0.11px;}
#t2k_4843{left:89px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2l_4843{left:175px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t2m_4843{left:370px;bottom:1068px;letter-spacing:0.12px;}
#t2n_4843{left:498px;bottom:1068px;letter-spacing:0.12px;}
#t2o_4843{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t2p_4843{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t2q_4843{left:228px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2r_4843{left:462px;bottom:1028px;letter-spacing:-0.14px;}
#t2s_4843{left:644px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2t_4843{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t2u_4843{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4843{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4843{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4843{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4843{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4843{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4843{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4843" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4843Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4843" style="-webkit-user-select: none;"><object width="935" height="1210" data="4843/4843.svg" type="image/svg+xml" id="pdf4843" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4843" class="t s1_4843">Vol. 4 </span><span id="t2_4843" class="t s1_4843">2-321 </span>
<span id="t3_4843" class="t s2_4843">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4843" class="t s3_4843">31 </span><span id="t5_4843" class="t s3_4843">Lock Indication (LOCK) </span>
<span id="t6_4843" class="t s3_4843">This bit will lock the CURRENT_LIMIT settings in this </span>
<span id="t7_4843" class="t s3_4843">register and will also lock this setting. This means that </span>
<span id="t8_4843" class="t s3_4843">once set to 1b, the CURRENT_LIMIT setting and this </span>
<span id="t9_4843" class="t s3_4843">bit become Read Only until the next Warm Reset. </span>
<span id="ta_4843" class="t s3_4843">62:32 </span><span id="tb_4843" class="t s3_4843">Not in use. </span>
<span id="tc_4843" class="t s3_4843">63 </span><span id="td_4843" class="t s3_4843">Reserved </span>
<span id="te_4843" class="t s3_4843">6A0H </span><span id="tf_4843" class="t s3_4843">1696 </span><span id="tg_4843" class="t s3_4843">IA32_U_CET </span><span id="th_4843" class="t s3_4843">Configure User Mode CET (R/W) </span>
<span id="ti_4843" class="t s3_4843">See Table 2-2. </span>
<span id="tj_4843" class="t s3_4843">6A2H </span><span id="tk_4843" class="t s3_4843">1698 </span><span id="tl_4843" class="t s3_4843">IA32_S_CET </span><span id="tm_4843" class="t s3_4843">Configure Supervisor Mode CET (R/W) </span>
<span id="tn_4843" class="t s3_4843">See Table 2-2. </span>
<span id="to_4843" class="t s3_4843">6A4H </span><span id="tp_4843" class="t s3_4843">1700 </span><span id="tq_4843" class="t s3_4843">IA32_PL0_SSP </span><span id="tr_4843" class="t s3_4843">Linear address to be loaded into SSP on transition to </span>
<span id="ts_4843" class="t s3_4843">privilege level 0. (R/W) </span>
<span id="tt_4843" class="t s3_4843">See Table 2-2. </span>
<span id="tu_4843" class="t s3_4843">6A5H </span><span id="tv_4843" class="t s3_4843">1701 </span><span id="tw_4843" class="t s3_4843">IA32_PL1_SSP </span><span id="tx_4843" class="t s3_4843">Linear address to be loaded into SSP on transition to </span>
<span id="ty_4843" class="t s3_4843">privilege level 1. (R/W) </span>
<span id="tz_4843" class="t s3_4843">See Table 2-2. </span>
<span id="t10_4843" class="t s3_4843">6A6H </span><span id="t11_4843" class="t s3_4843">1702 </span><span id="t12_4843" class="t s3_4843">IA32_PL2_SSP </span><span id="t13_4843" class="t s3_4843">Linear address to be loaded into SSP on transition to </span>
<span id="t14_4843" class="t s3_4843">privilege level 2. (R/W) </span>
<span id="t15_4843" class="t s3_4843">See Table 2-2. </span>
<span id="t16_4843" class="t s3_4843">6A7H </span><span id="t17_4843" class="t s3_4843">1703 </span><span id="t18_4843" class="t s3_4843">IA32_PL3_SSP </span><span id="t19_4843" class="t s3_4843">Linear address to be loaded into SSP on transition to </span>
<span id="t1a_4843" class="t s3_4843">privilege level 3. (R/W) </span>
<span id="t1b_4843" class="t s3_4843">See Table 2-2. </span>
<span id="t1c_4843" class="t s3_4843">6A8H </span><span id="t1d_4843" class="t s3_4843">1704 </span><span id="t1e_4843" class="t s3_4843">IA32_INTERRUPT_SSP_TABLE_ADDR </span><span id="t1f_4843" class="t s3_4843">Linear address of a table of seven shadow stack </span>
<span id="t1g_4843" class="t s3_4843">pointers that are selected in IA-32e mode using the </span>
<span id="t1h_4843" class="t s3_4843">IST index (when not 0) from the interrupt gate </span>
<span id="t1i_4843" class="t s3_4843">descriptor. (R/W) </span>
<span id="t1j_4843" class="t s3_4843">See Table 2-2. </span>
<span id="t1k_4843" class="t s3_4843">981H </span><span id="t1l_4843" class="t s3_4843">2433 </span><span id="t1m_4843" class="t s3_4843">IA32_TME_CAPABILITY </span><span id="t1n_4843" class="t s3_4843">See Table 2-2. </span>
<span id="t1o_4843" class="t s3_4843">982H </span><span id="t1p_4843" class="t s3_4843">2434 </span><span id="t1q_4843" class="t s3_4843">IA32_TME_ACTIVATE </span><span id="t1r_4843" class="t s3_4843">See Table 2-2. </span>
<span id="t1s_4843" class="t s3_4843">983H </span><span id="t1t_4843" class="t s3_4843">2435 </span><span id="t1u_4843" class="t s3_4843">IA32_TME_EXCLUDE_MASK </span><span id="t1v_4843" class="t s3_4843">See Table 2-2. </span>
<span id="t1w_4843" class="t s3_4843">984H </span><span id="t1x_4843" class="t s3_4843">2436 </span><span id="t1y_4843" class="t s3_4843">IA32_TME_EXCLUDE_BASE </span><span id="t1z_4843" class="t s3_4843">See Table 2-2. </span>
<span id="t20_4843" class="t s3_4843">990H </span><span id="t21_4843" class="t s3_4843">2448 </span><span id="t22_4843" class="t s3_4843">IA32_COPY_STATUS </span>
<span id="t23_4843" class="t s4_4843">1 </span>
<span id="t24_4843" class="t s3_4843">Thread </span><span id="t25_4843" class="t s3_4843">See Table 2-2. </span>
<span id="t26_4843" class="t s3_4843">991H </span><span id="t27_4843" class="t s3_4843">2449 </span><span id="t28_4843" class="t s3_4843">IA32_IWKEYBACKUP_STATUS </span>
<span id="t29_4843" class="t s4_4843">1 </span>
<span id="t2a_4843" class="t s3_4843">Platform </span><span id="t2b_4843" class="t s3_4843">See Table 2-2. </span>
<span id="t2c_4843" class="t s3_4843">C82H </span><span id="t2d_4843" class="t s3_4843">3202 </span><span id="t2e_4843" class="t s3_4843">IA32_L2_QOS_CFG </span><span id="t2f_4843" class="t s3_4843">Core </span><span id="t2g_4843" class="t s3_4843">IA32_CR_L2_QOS_CFG </span>
<span id="t2h_4843" class="t s3_4843">This MSR provides software an enumeration of the </span>
<span id="t2i_4843" class="t s3_4843">parameters that L2 QoS (Intel RDT) support in any </span>
<span id="t2j_4843" class="t s3_4843">particular implementation. </span>
<span id="t2k_4843" class="t s5_4843">Table 2-45. </span><span id="t2l_4843" class="t s5_4843">Additional MSRs Supported by the 11th Generation Intel® Core™ Processors Based on Tiger Lake </span>
<span id="t2m_4843" class="t s5_4843">Microarchitecture </span><span id="t2n_4843" class="t s5_4843">(Contd.) </span>
<span id="t2o_4843" class="t s6_4843">Register </span>
<span id="t2p_4843" class="t s6_4843">Address </span><span id="t2q_4843" class="t s6_4843">Register Name / Bit Fields </span><span id="t2r_4843" class="t s6_4843">Scope </span><span id="t2s_4843" class="t s6_4843">Bit Description </span>
<span id="t2t_4843" class="t s6_4843">Hex </span><span id="t2u_4843" class="t s6_4843">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
