Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Dec  1 00:30:12 2025
| Host         : mymelody running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -file hier_util.txt
| Design       : system_top
| Device       : xc7z010clg225-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                     Instance                                     |                                      Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| system_top                                                                       |                                                                           (top) |      14131 |      13509 |     550 |   72 | 20623 |      2 |      4 |         20 |
|   (system_top)                                                                   |                                                                           (top) |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|   i_system_wrapper                                                               |                                                                  system_wrapper |      14131 |      13509 |     550 |   72 | 20623 |      2 |      4 |         20 |
|     (i_system_wrapper)                                                           |                                                                  system_wrapper |          2 |          2 |       0 |    0 |     0 |      0 |      0 |          0 |
|     system_i                                                                     |                                                                          system |      14130 |      13508 |     550 |   72 | 20623 |      2 |      4 |         20 |
|       (system_i)                                                                 |                                                                          system |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       axi_ad9361                                                                 |                                                             system_axi_ad9361_0 |       1974 |       1974 |       0 |    0 |  3196 |      0 |      0 |          0 |
|         inst                                                                     |                                                  system_axi_ad9361_0_axi_ad9361 |       1974 |       1974 |       0 |    0 |  3196 |      0 |      0 |          0 |
|           (inst)                                                                 |                                                  system_axi_ad9361_0_axi_ad9361 |          0 |          0 |       0 |    0 |    59 |      0 |      0 |          0 |
|           i_dev_if                                                               |                                          system_axi_ad9361_0_axi_ad9361_cmos_if |        129 |        129 |       0 |    0 |   181 |      0 |      0 |          0 |
|             (i_dev_if)                                                           |                                          system_axi_ad9361_0_axi_ad9361_cmos_if |         67 |         67 |       0 |    0 |   181 |      0 |      0 |          0 |
|             g_rx_data[0].i_rx_data                                               |                                                  system_axi_ad9361_0_ad_data_in |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_rx_data[10].i_rx_data                                              |                                               system_axi_ad9361_0_ad_data_in_41 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_rx_data[11].i_rx_data                                              |                                               system_axi_ad9361_0_ad_data_in_42 |         12 |         12 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_rx_data[1].i_rx_data                                               |                                               system_axi_ad9361_0_ad_data_in_43 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_rx_data[2].i_rx_data                                               |                                               system_axi_ad9361_0_ad_data_in_44 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_rx_data[3].i_rx_data                                               |                                               system_axi_ad9361_0_ad_data_in_45 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_rx_data[4].i_rx_data                                               |                                               system_axi_ad9361_0_ad_data_in_46 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_rx_data[5].i_rx_data                                               |                                               system_axi_ad9361_0_ad_data_in_47 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_rx_data[6].i_rx_data                                               |                                               system_axi_ad9361_0_ad_data_in_48 |          7 |          7 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_rx_data[7].i_rx_data                                               |                                               system_axi_ad9361_0_ad_data_in_49 |         13 |         13 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_rx_data[8].i_rx_data                                               |                                               system_axi_ad9361_0_ad_data_in_50 |          5 |          5 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_rx_data[9].i_rx_data                                               |                                               system_axi_ad9361_0_ad_data_in_51 |          8 |          8 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_tx_data[0].i_tx_data                                               |                                                 system_axi_ad9361_0_ad_data_out |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_tx_data[10].i_tx_data                                              |                                              system_axi_ad9361_0_ad_data_out_52 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_tx_data[11].i_tx_data                                              |                                              system_axi_ad9361_0_ad_data_out_53 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_tx_data[1].i_tx_data                                               |                                              system_axi_ad9361_0_ad_data_out_54 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_tx_data[2].i_tx_data                                               |                                              system_axi_ad9361_0_ad_data_out_55 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_tx_data[3].i_tx_data                                               |                                              system_axi_ad9361_0_ad_data_out_56 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_tx_data[4].i_tx_data                                               |                                              system_axi_ad9361_0_ad_data_out_57 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_tx_data[5].i_tx_data                                               |                                              system_axi_ad9361_0_ad_data_out_58 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_tx_data[6].i_tx_data                                               |                                              system_axi_ad9361_0_ad_data_out_59 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_tx_data[7].i_tx_data                                               |                                              system_axi_ad9361_0_ad_data_out_60 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_tx_data[8].i_tx_data                                               |                                              system_axi_ad9361_0_ad_data_out_61 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             g_tx_data[9].i_tx_data                                               |                                              system_axi_ad9361_0_ad_data_out_62 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_clk                                                                |                                                 system_axi_ad9361_0_ad_data_clk |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_enable                                                             |                                              system_axi_ad9361_0_ad_data_out_63 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_rx_frame                                                           |                                  system_axi_ad9361_0_ad_data_in__parameterized0 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_tx_clk                                                             |                                              system_axi_ad9361_0_ad_data_out_64 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_tx_frame                                                           |                                              system_axi_ad9361_0_ad_data_out_65 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|             i_txnrx                                                              |                                              system_axi_ad9361_0_ad_data_out_66 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|           i_rx                                                                   |                                               system_axi_ad9361_0_axi_ad9361_rx |        699 |        699 |       0 |    0 |  1518 |      0 |      0 |          0 |
|             (i_rx)                                                               |                                               system_axi_ad9361_0_axi_ad9361_rx |         60 |         60 |       0 |    0 |    36 |      0 |      0 |          0 |
|             i_delay_cntrl                                                        |                                              system_axi_ad9361_0_up_delay_cntrl |          6 |          6 |       0 |    0 |    96 |      0 |      0 |          0 |
|               (i_delay_cntrl)                                                    |                                              system_axi_ad9361_0_up_delay_cntrl |          6 |          6 |       0 |    0 |    91 |      0 |      0 |          0 |
|               i_delay_rst_reg                                                    |                                           system_axi_ad9361_0_ad_rst__xdcDup__1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|             i_rx_channel_0                                                       |                                       system_axi_ad9361_0_axi_ad9361_rx_channel |        148 |        148 |       0 |    0 |   252 |      0 |      0 |          0 |
|               i_ad_datafmt                                                       |                                               system_axi_ad9361_0_ad_datafmt_34 |          0 |          0 |       0 |    0 |    13 |      0 |      0 |          0 |
|               i_rx_pnmon                                                         |                                         system_axi_ad9361_0_axi_ad9361_rx_pnmon |         61 |         61 |       0 |    0 |   137 |      0 |      0 |          0 |
|                 (i_rx_pnmon)                                                     |                                         system_axi_ad9361_0_axi_ad9361_rx_pnmon |          2 |          2 |       0 |    0 |   128 |      0 |      0 |          0 |
|                 i_pnmon                                                          |                                                 system_axi_ad9361_0_ad_pnmon_36 |         59 |         59 |       0 |    0 |     9 |      0 |      0 |          0 |
|               i_up_adc_channel                                                   |                                              system_axi_ad9361_0_up_adc_channel |         87 |         87 |       0 |    0 |   102 |      0 |      0 |          0 |
|                 (i_up_adc_channel)                                               |                                              system_axi_ad9361_0_up_adc_channel |          5 |          5 |       0 |    0 |    44 |      0 |      0 |          0 |
|                 i_xfer_cntrl                                                     |                                    system_axi_ad9361_0_up_xfer_cntrl__xdcDup__1 |         71 |         71 |       0 |    0 |    38 |      0 |      0 |          0 |
|                 i_xfer_status                                                    |                                   system_axi_ad9361_0_up_xfer_status__xdcDup__1 |         11 |         11 |       0 |    0 |    20 |      0 |      0 |          0 |
|             i_rx_channel_1                                                       |                       system_axi_ad9361_0_axi_ad9361_rx_channel__parameterized0 |        141 |        141 |       0 |    0 |   277 |      0 |      0 |          0 |
|               i_ad_datafmt                                                       |                                               system_axi_ad9361_0_ad_datafmt_27 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|               i_rx_pnmon                                                         |                         system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized0 |         59 |         59 |       0 |    0 |   168 |      0 |      0 |          0 |
|                 (i_rx_pnmon)                                                     |                         system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized0 |          2 |          2 |       0 |    0 |   159 |      0 |      0 |          0 |
|                 i_pnmon                                                          |                                                 system_axi_ad9361_0_ad_pnmon_29 |         57 |         57 |       0 |    0 |     9 |      0 |      0 |          0 |
|               i_up_adc_channel                                                   |                              system_axi_ad9361_0_up_adc_channel__parameterized0 |         82 |         82 |       0 |    0 |   100 |      0 |      0 |          0 |
|                 (i_up_adc_channel)                                               |                              system_axi_ad9361_0_up_adc_channel__parameterized0 |          5 |          5 |       0 |    0 |    44 |      0 |      0 |          0 |
|                 i_xfer_cntrl                                                     |                                    system_axi_ad9361_0_up_xfer_cntrl__xdcDup__2 |         66 |         66 |       0 |    0 |    36 |      0 |      0 |          0 |
|                 i_xfer_status                                                    |                                   system_axi_ad9361_0_up_xfer_status__xdcDup__2 |         11 |         11 |       0 |    0 |    20 |      0 |      0 |          0 |
|             i_rx_channel_2                                                       |                       system_axi_ad9361_0_axi_ad9361_rx_channel__parameterized1 |        129 |        129 |       0 |    0 |   250 |      0 |      0 |          0 |
|               i_rx_pnmon                                                         |                         system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized1 |         59 |         59 |       0 |    0 |   168 |      0 |      0 |          0 |
|                 (i_rx_pnmon)                                                     |                         system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized1 |          2 |          2 |       0 |    0 |   159 |      0 |      0 |          0 |
|                 i_pnmon                                                          |                                                 system_axi_ad9361_0_ad_pnmon_22 |         57 |         57 |       0 |    0 |     9 |      0 |      0 |          0 |
|               i_up_adc_channel                                                   |                              system_axi_ad9361_0_up_adc_channel__parameterized1 |         70 |         70 |       0 |    0 |    82 |      0 |      0 |          0 |
|                 (i_up_adc_channel)                                               |                              system_axi_ad9361_0_up_adc_channel__parameterized1 |          3 |          3 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 i_xfer_cntrl                                                     |                                    system_axi_ad9361_0_up_xfer_cntrl__xdcDup__3 |         56 |         56 |       0 |    0 |    22 |      0 |      0 |          0 |
|                 i_xfer_status                                                    |                                   system_axi_ad9361_0_up_xfer_status__xdcDup__3 |         11 |         11 |       0 |    0 |    20 |      0 |      0 |          0 |
|             i_rx_channel_3                                                       |                       system_axi_ad9361_0_axi_ad9361_rx_channel__parameterized2 |        138 |        138 |       0 |    0 |   218 |      0 |      0 |          0 |
|               i_rx_pnmon                                                         |                         system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized2 |         66 |         66 |       0 |    0 |   136 |      0 |      0 |          0 |
|                 (i_rx_pnmon)                                                     |                         system_axi_ad9361_0_axi_ad9361_rx_pnmon__parameterized2 |          2 |          2 |       0 |    0 |   127 |      0 |      0 |          0 |
|                 i_pnmon                                                          |                                                    system_axi_ad9361_0_ad_pnmon |         64 |         64 |       0 |    0 |     9 |      0 |      0 |          0 |
|               i_up_adc_channel                                                   |                              system_axi_ad9361_0_up_adc_channel__parameterized2 |         72 |         72 |       0 |    0 |    82 |      0 |      0 |          0 |
|                 (i_up_adc_channel)                                               |                              system_axi_ad9361_0_up_adc_channel__parameterized2 |          4 |          4 |       0 |    0 |    40 |      0 |      0 |          0 |
|                 i_xfer_cntrl                                                     |                                               system_axi_ad9361_0_up_xfer_cntrl |         57 |         57 |       0 |    0 |    22 |      0 |      0 |          0 |
|                 i_xfer_status                                                    |                                              system_axi_ad9361_0_up_xfer_status |         11 |         11 |       0 |    0 |    20 |      0 |      0 |          0 |
|             i_up_adc_common                                                      |                                               system_axi_ad9361_0_up_adc_common |         78 |         78 |       0 |    0 |   389 |      0 |      0 |          0 |
|               (i_up_adc_common)                                                  |                                               system_axi_ad9361_0_up_adc_common |         17 |         17 |       0 |    0 |   257 |      0 |      0 |          0 |
|               i_clock_mon                                                        |                                     system_axi_ad9361_0_up_clock_mon__xdcDup__1 |         41 |         41 |       0 |    0 |    88 |      0 |      0 |          0 |
|               i_core_rst_reg                                                     |                                           system_axi_ad9361_0_ad_rst__xdcDup__2 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|               i_xfer_cntrl                                                       |                               system_axi_ad9361_0_up_xfer_cntrl__parameterized0 |          9 |          9 |       0 |    0 |    19 |      0 |      0 |          0 |
|               i_xfer_status                                                      |                              system_axi_ad9361_0_up_xfer_status__parameterized0 |         11 |         11 |       0 |    0 |    20 |      0 |      0 |          0 |
|           i_tx                                                                   |                                               system_axi_ad9361_0_axi_ad9361_tx |        388 |        388 |       0 |    0 |  1285 |      0 |      0 |          0 |
|             (i_tx)                                                               |                                               system_axi_ad9361_0_axi_ad9361_tx |         53 |         53 |       0 |    0 |    54 |      0 |      0 |          0 |
|             i_tx_channel_0                                                       |                                       system_axi_ad9361_0_axi_ad9361_tx_channel |         65 |         65 |       0 |    0 |   222 |      0 |      0 |          0 |
|               (i_tx_channel_0)                                                   |                                       system_axi_ad9361_0_axi_ad9361_tx_channel |         22 |         22 |       0 |    0 |    74 |      0 |      0 |          0 |
|               i_up_dac_channel                                                   |                                              system_axi_ad9361_0_up_dac_channel |         43 |         43 |       0 |    0 |   148 |      0 |      0 |          0 |
|                 (i_up_dac_channel)                                               |                                              system_axi_ad9361_0_up_dac_channel |          3 |          3 |       0 |    0 |    78 |      0 |      0 |          0 |
|                 i_xfer_cntrl                                                     |                    system_axi_ad9361_0_up_xfer_cntrl__parameterized1__xdcDup__1 |         40 |         40 |       0 |    0 |    70 |      0 |      0 |          0 |
|             i_tx_channel_1                                                       |                       system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized0 |         64 |         64 |       0 |    0 |   221 |      0 |      0 |          0 |
|               (i_tx_channel_1)                                                   |                       system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized0 |         21 |         21 |       0 |    0 |    73 |      0 |      0 |          0 |
|               i_up_dac_channel                                                   |                              system_axi_ad9361_0_up_dac_channel__parameterized0 |         43 |         43 |       0 |    0 |   148 |      0 |      0 |          0 |
|                 (i_up_dac_channel)                                               |                              system_axi_ad9361_0_up_dac_channel__parameterized0 |          3 |          3 |       0 |    0 |    78 |      0 |      0 |          0 |
|                 i_xfer_cntrl                                                     |                    system_axi_ad9361_0_up_xfer_cntrl__parameterized1__xdcDup__2 |         40 |         40 |       0 |    0 |    70 |      0 |      0 |          0 |
|             i_tx_channel_2                                                       |                       system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized1 |         63 |         63 |       0 |    0 |   221 |      0 |      0 |          0 |
|               (i_tx_channel_2)                                                   |                       system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized1 |         21 |         21 |       0 |    0 |    73 |      0 |      0 |          0 |
|               i_up_dac_channel                                                   |                              system_axi_ad9361_0_up_dac_channel__parameterized1 |         42 |         42 |       0 |    0 |   148 |      0 |      0 |          0 |
|                 (i_up_dac_channel)                                               |                              system_axi_ad9361_0_up_dac_channel__parameterized1 |          3 |          3 |       0 |    0 |    78 |      0 |      0 |          0 |
|                 i_xfer_cntrl                                                     |                    system_axi_ad9361_0_up_xfer_cntrl__parameterized1__xdcDup__3 |         39 |         39 |       0 |    0 |    70 |      0 |      0 |          0 |
|             i_tx_channel_3                                                       |                       system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized2 |         65 |         65 |       0 |    0 |   221 |      0 |      0 |          0 |
|               (i_tx_channel_3)                                                   |                       system_axi_ad9361_0_axi_ad9361_tx_channel__parameterized2 |         23 |         23 |       0 |    0 |    73 |      0 |      0 |          0 |
|               i_up_dac_channel                                                   |                              system_axi_ad9361_0_up_dac_channel__parameterized2 |         42 |         42 |       0 |    0 |   148 |      0 |      0 |          0 |
|                 (i_up_dac_channel)                                               |                              system_axi_ad9361_0_up_dac_channel__parameterized2 |          3 |          3 |       0 |    0 |    78 |      0 |      0 |          0 |
|                 i_xfer_cntrl                                                     |                               system_axi_ad9361_0_up_xfer_cntrl__parameterized1 |         39 |         39 |       0 |    0 |    70 |      0 |      0 |          0 |
|             i_up_dac_common                                                      |                                               system_axi_ad9361_0_up_dac_common |         96 |         96 |       0 |    0 |   346 |      0 |      0 |          0 |
|               (i_up_dac_common)                                                  |                                               system_axi_ad9361_0_up_dac_common |         16 |         16 |       0 |    0 |   178 |      0 |      0 |          0 |
|               i_clock_mon                                                        |                                                system_axi_ad9361_0_up_clock_mon |         42 |         42 |       0 |    0 |    88 |      0 |      0 |          0 |
|               i_core_rst_reg                                                     |                                           system_axi_ad9361_0_ad_rst__xdcDup__4 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|               i_xfer_cntrl                                                       |                               system_axi_ad9361_0_up_xfer_cntrl__parameterized2 |         29 |         29 |       0 |    0 |    55 |      0 |      0 |          0 |
|               i_xfer_status                                                      |                              system_axi_ad9361_0_up_xfer_status__parameterized1 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|           i_up_axi                                                               |                                                      system_axi_ad9361_0_up_axi |        760 |        760 |       0 |    0 |   153 |      0 |      0 |          0 |
|       axi_ad9361_adc_dma                                                         |                                                     system_axi_ad9361_adc_dma_0 |        487 |        453 |      34 |    0 |   727 |      1 |      0 |          0 |
|         (axi_ad9361_adc_dma)                                                     |                                                     system_axi_ad9361_adc_dma_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         inst                                                                     |                                            system_axi_ad9361_adc_dma_0_axi_dmac |        487 |        453 |      34 |    0 |   727 |      1 |      0 |          0 |
|           i_regmap                                                               |                                     system_axi_ad9361_adc_dma_0_axi_dmac_regmap |        276 |        258 |      18 |    0 |   330 |      0 |      0 |          0 |
|             (i_regmap)                                                           |                                     system_axi_ad9361_adc_dma_0_axi_dmac_regmap |          2 |          2 |       0 |    0 |    73 |      0 |      0 |          0 |
|             i_regmap_request                                                     |                             system_axi_ad9361_adc_dma_0_axi_dmac_regmap_request |         63 |         45 |      18 |    0 |   122 |      0 |      0 |          0 |
|               (i_regmap_request)                                                 |                             system_axi_ad9361_adc_dma_0_axi_dmac_regmap_request |         33 |         33 |       0 |    0 |    89 |      0 |      0 |          0 |
|               i_transfer_lenghts_fifo                                            |                                      system_axi_ad9361_adc_dma_0_util_axis_fifo |         30 |         12 |      18 |    0 |    33 |      0 |      0 |          0 |
|                 (i_transfer_lenghts_fifo)                                        |                                      system_axi_ad9361_adc_dma_0_util_axis_fifo |         20 |          2 |      18 |    0 |    27 |      0 |      0 |          0 |
|                 fifo.i_address_gray                                              |                    system_axi_ad9361_adc_dma_0_util_axis_fifo_address_generator |         10 |         10 |       0 |    0 |     6 |      0 |      0 |          0 |
|             i_up_axi                                                             |                                              system_axi_ad9361_adc_dma_0_up_axi |        212 |        212 |       0 |    0 |   135 |      0 |      0 |          0 |
|           i_transfer                                                             |                                   system_axi_ad9361_adc_dma_0_axi_dmac_transfer |        211 |        195 |      16 |    0 |   397 |      1 |      0 |          0 |
|             i_request_arb                                                        |                                         system_axi_ad9361_adc_dma_0_request_arb |        201 |        185 |      16 |    0 |   360 |      1 |      0 |          0 |
|               (i_request_arb)                                                    |                                         system_axi_ad9361_adc_dma_0_request_arb |          6 |          0 |       6 |    0 |    32 |      0 |      0 |          0 |
|               i_dest_dma_mm                                                      |                                         system_axi_ad9361_adc_dma_0_dest_axi_mm |         43 |         37 |       6 |    0 |    49 |      0 |      0 |          0 |
|                 (i_dest_dma_mm)                                                  |                                         system_axi_ad9361_adc_dma_0_dest_axi_mm |          6 |          0 |       6 |    0 |     0 |      0 |      0 |          0 |
|                 i_addr_gen                                                       |                                   system_axi_ad9361_adc_dma_0_address_generator |         32 |         32 |       0 |    0 |    44 |      0 |      0 |          0 |
|                 i_response_handler                                               |                                    system_axi_ad9361_adc_dma_0_response_handler |          5 |          5 |       0 |    0 |     5 |      0 |      0 |          0 |
|               i_dest_req_fifo                                                    |                      system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized2 |          3 |          3 |       0 |    0 |    32 |      0 |      0 |          0 |
|                 (i_dest_req_fifo)                                                |                      system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized2 |          0 |          0 |       0 |    0 |    28 |      0 |      0 |          0 |
|                 zerodeep.i_raddr_sync                                            |                system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 zerodeep.i_waddr_sync                                            |                system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_req_gen                                                          |                                   system_axi_ad9361_adc_dma_0_request_generator |         57 |         57 |       0 |    0 |    52 |      0 |      0 |          0 |
|               i_response_manager                                                 |                           system_axi_ad9361_adc_dma_0_axi_dmac_response_manager |         23 |         23 |       0 |    0 |    34 |      0 |      0 |          0 |
|                 (i_response_manager)                                             |                           system_axi_ad9361_adc_dma_0_axi_dmac_response_manager |         14 |         14 |       0 |    0 |    25 |      0 |      0 |          0 |
|                 i_dest_response_fifo                                             |                      system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized4 |          9 |          9 |       0 |    0 |     9 |      0 |      0 |          0 |
|               i_rewind_req_fifo                                                  |                      system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized1 |          3 |          3 |       0 |    0 |    13 |      0 |      0 |          0 |
|                 (i_rewind_req_fifo)                                              |                      system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized1 |          0 |          0 |       0 |    0 |     9 |      0 |      0 |          0 |
|                 zerodeep.i_raddr_sync                                            |                system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__3 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 zerodeep.i_waddr_sync                                            |                system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__4 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_src_dest_bl_fifo                                                 |                      system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized0 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                 (i_src_dest_bl_fifo)                                             |                      system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized0 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 zerodeep.i_raddr_sync                                            |                system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__5 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 zerodeep.i_waddr_sync                                            |                system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__6 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_src_dma_stream                                                   |                                      system_axi_ad9361_adc_dma_0_src_axi_stream |         28 |         28 |       0 |    0 |    32 |      0 |      0 |          0 |
|                 i_data_mover                                                     |                                          system_axi_ad9361_adc_dma_0_data_mover |         28 |         28 |       0 |    0 |    32 |      0 |      0 |          0 |
|               i_src_req_fifo                                                     |                      system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized3 |          2 |          2 |       0 |    0 |    39 |      0 |      0 |          0 |
|                 (i_src_req_fifo)                                                 |                      system_axi_ad9361_adc_dma_0_util_axis_fifo__parameterized3 |          1 |          1 |       0 |    0 |    35 |      0 |      0 |          0 |
|                 zerodeep.i_raddr_sync                                            |                system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__7 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 zerodeep.i_waddr_sync                                            |                system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_store_and_forward                                                |                               system_axi_ad9361_adc_dma_0_axi_dmac_burst_memory |         28 |         24 |       4 |    0 |    51 |      1 |      0 |          0 |
|                 (i_store_and_forward)                                            |                               system_axi_ad9361_adc_dma_0_axi_dmac_burst_memory |         24 |         20 |       4 |    0 |    35 |      0 |      0 |          0 |
|                 i_dest_sync_id                                                   |                system_axi_ad9361_adc_dma_0_sync_bits__parameterized2__xdcDup__1 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 i_mem                                                            |                                         system_axi_ad9361_adc_dma_0_ad_mem_asym |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_src_sync_id                                                    |                system_axi_ad9361_adc_dma_0_sync_bits__parameterized2__xdcDup__2 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |          0 |
|               i_sync_src_request_id                                              |                           system_axi_ad9361_adc_dma_0_sync_bits__parameterized2 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |          0 |
|               sync_rewind                                                        |                                          system_axi_ad9361_adc_dma_0_sync_event |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 (sync_rewind)                                                    |                                          system_axi_ad9361_adc_dma_0_sync_event |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_sync_in                                                        |                system_axi_ad9361_adc_dma_0_sync_bits__parameterized1__xdcDup__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_sync_out                                                       |                           system_axi_ad9361_adc_dma_0_sync_bits__parameterized1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             i_reset_manager                                                      |                              system_axi_ad9361_adc_dma_0_axi_dmac_reset_manager |         10 |         10 |       0 |    0 |    37 |      0 |      0 |          0 |
|               (i_reset_manager)                                                  |                              system_axi_ad9361_adc_dma_0_axi_dmac_reset_manager |          7 |          7 |       0 |    0 |    33 |      0 |      0 |          0 |
|               i_sync_control_src                                                 |                system_axi_ad9361_adc_dma_0_sync_bits__parameterized0__xdcDup__9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_sync_status_src                                                  |                           system_axi_ad9361_adc_dma_0_sync_bits__parameterized0 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|       axi_ad9361_dac_dma                                                         |                                                     system_axi_ad9361_dac_dma_0 |        437 |        405 |      32 |    0 |   576 |      1 |      0 |          0 |
|         (axi_ad9361_dac_dma)                                                     |                                                     system_axi_ad9361_dac_dma_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         inst                                                                     |                                            system_axi_ad9361_dac_dma_0_axi_dmac |        437 |        405 |      32 |    0 |   576 |      1 |      0 |          0 |
|           i_regmap                                                               |                                     system_axi_ad9361_dac_dma_0_axi_dmac_regmap |        254 |        236 |      18 |    0 |   331 |      0 |      0 |          0 |
|             (i_regmap)                                                           |                                     system_axi_ad9361_dac_dma_0_axi_dmac_regmap |          2 |          2 |       0 |    0 |    73 |      0 |      0 |          0 |
|             i_regmap_request                                                     |                             system_axi_ad9361_dac_dma_0_axi_dmac_regmap_request |         79 |         61 |      18 |    0 |   123 |      0 |      0 |          0 |
|               (i_regmap_request)                                                 |                             system_axi_ad9361_dac_dma_0_axi_dmac_regmap_request |         21 |         21 |       0 |    0 |    90 |      0 |      0 |          0 |
|               i_transfer_lenghts_fifo                                            |                                      system_axi_ad9361_dac_dma_0_util_axis_fifo |         58 |         40 |      18 |    0 |    33 |      0 |      0 |          0 |
|                 (i_transfer_lenghts_fifo)                                        |                                      system_axi_ad9361_dac_dma_0_util_axis_fifo |         48 |         30 |      18 |    0 |    27 |      0 |      0 |          0 |
|                 fifo.i_address_gray                                              |                    system_axi_ad9361_dac_dma_0_util_axis_fifo_address_generator |         10 |         10 |       0 |    0 |     6 |      0 |      0 |          0 |
|             i_up_axi                                                             |                                              system_axi_ad9361_dac_dma_0_up_axi |        175 |        175 |       0 |    0 |   135 |      0 |      0 |          0 |
|           i_transfer                                                             |                                   system_axi_ad9361_dac_dma_0_axi_dmac_transfer |        186 |        172 |      14 |    0 |   245 |      1 |      0 |          0 |
|             i_request_arb                                                        |                                         system_axi_ad9361_dac_dma_0_request_arb |        175 |        161 |      14 |    0 |   215 |      1 |      0 |          0 |
|               (i_request_arb)                                                    |                                         system_axi_ad9361_dac_dma_0_request_arb |          8 |          2 |       6 |    0 |     6 |      0 |      0 |          0 |
|               i_dest_dma_stream                                                  |                                     system_axi_ad9361_dac_dma_0_dest_axi_stream |         11 |         11 |       0 |    0 |    12 |      0 |      0 |          0 |
|                 (i_dest_dma_stream)                                              |                                     system_axi_ad9361_dac_dma_0_dest_axi_stream |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|                 i_response_generator                                             |                                  system_axi_ad9361_dac_dma_0_response_generator |          7 |          7 |       0 |    0 |     5 |      0 |      0 |          0 |
|               i_dest_req_fifo                                                    |                      system_axi_ad9361_dac_dma_0_util_axis_fifo__parameterized0 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|                 (i_dest_req_fifo)                                                |                      system_axi_ad9361_dac_dma_0_util_axis_fifo__parameterized0 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|                 zerodeep.i_raddr_sync                                            |                                system_axi_ad9361_dac_dma_0_sync_bits__xdcDup__1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 zerodeep.i_waddr_sync                                            |                                system_axi_ad9361_dac_dma_0_sync_bits__xdcDup__2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_req_gen                                                          |                                   system_axi_ad9361_dac_dma_0_request_generator |         40 |         40 |       0 |    0 |    23 |      0 |      0 |          0 |
|               i_response_manager                                                 |                           system_axi_ad9361_dac_dma_0_axi_dmac_response_manager |         25 |         25 |       0 |    0 |    24 |      0 |      0 |          0 |
|                 (i_response_manager)                                             |                           system_axi_ad9361_dac_dma_0_axi_dmac_response_manager |         14 |         14 |       0 |    0 |    17 |      0 |      0 |          0 |
|                 i_dest_response_fifo                                             |                      system_axi_ad9361_dac_dma_0_util_axis_fifo__parameterized2 |         11 |         11 |       0 |    0 |     7 |      0 |      0 |          0 |
|                   (i_dest_response_fifo)                                         |                      system_axi_ad9361_dac_dma_0_util_axis_fifo__parameterized2 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                   zerodeep.i_raddr_sync                                          |                                system_axi_ad9361_dac_dma_0_sync_bits__xdcDup__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   zerodeep.i_waddr_sync                                          |                                system_axi_ad9361_dac_dma_0_sync_bits__xdcDup__4 |         10 |         10 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_src_dma_mm                                                       |                                          system_axi_ad9361_dac_dma_0_src_axi_mm |         55 |         51 |       4 |    0 |    53 |      0 |      0 |          0 |
|                 (i_src_dma_mm)                                                   |                                          system_axi_ad9361_dac_dma_0_src_axi_mm |         13 |          9 |       4 |    0 |     7 |      0 |      0 |          0 |
|                 i_addr_gen                                                       |                                   system_axi_ad9361_dac_dma_0_address_generator |         42 |         42 |       0 |    0 |    44 |      0 |      0 |          0 |
|                 i_req_splitter                                                   |                                            system_axi_ad9361_dac_dma_0_splitter |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_src_req_fifo                                                     |                      system_axi_ad9361_dac_dma_0_util_axis_fifo__parameterized1 |          0 |          0 |       0 |    0 |    34 |      0 |      0 |          0 |
|               i_store_and_forward                                                |                               system_axi_ad9361_dac_dma_0_axi_dmac_burst_memory |         32 |         28 |       4 |    0 |    48 |      1 |      0 |          0 |
|                 (i_store_and_forward)                                            |                               system_axi_ad9361_dac_dma_0_axi_dmac_burst_memory |         25 |         21 |       4 |    0 |    32 |      0 |      0 |          0 |
|                 i_dest_sync_id                                                   |                system_axi_ad9361_dac_dma_0_sync_bits__parameterized2__xdcDup__1 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 i_mem                                                            |                                         system_axi_ad9361_dac_dma_0_ad_mem_asym |          1 |          1 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_src_sync_id                                                    |                system_axi_ad9361_dac_dma_0_sync_bits__parameterized2__xdcDup__2 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|               i_sync_req_response_id                                             |                           system_axi_ad9361_dac_dma_0_sync_bits__parameterized2 |          0 |          0 |       0 |    0 |     8 |      0 |      0 |          0 |
|             i_reset_manager                                                      |                              system_axi_ad9361_dac_dma_0_axi_dmac_reset_manager |         12 |         12 |       0 |    0 |    30 |      0 |      0 |          0 |
|               (i_reset_manager)                                                  |                              system_axi_ad9361_dac_dma_0_axi_dmac_reset_manager |          9 |          9 |       0 |    0 |    26 |      0 |      0 |          0 |
|               i_sync_control_dest                                                |                                system_axi_ad9361_dac_dma_0_sync_bits__xdcDup__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_sync_status_dest                                                 |                                           system_axi_ad9361_dac_dma_0_sync_bits |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|       axi_cpu_interconnect                                                       |                                                   system_axi_cpu_interconnect_0 |        654 |        593 |       0 |   61 |   683 |      0 |      0 |          0 |
|         s00_couplers                                                             |                                                         s00_couplers_imp_WZLZH6 |        409 |        348 |       0 |   61 |   550 |      0 |      0 |          0 |
|           auto_pc                                                                |                                                                system_auto_pc_0 |        409 |        348 |       0 |   61 |   550 |      0 |      0 |          0 |
|             inst                                                                 |          system_auto_pc_0_axi_protocol_converter_v2_1_27_axi_protocol_converter |        409 |        348 |       0 |   61 |   550 |      0 |      0 |          0 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                               |                             system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s |        409 |        348 |       0 |   61 |   550 |      0 |      0 |          0 |
|                 (gen_axilite.gen_b2s_conv.axilite_b2s)                           |                             system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                 RD.ar_channel_0                                                  |                  system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_ar_channel |         68 |         68 |       0 |    0 |    82 |      0 |      0 |          0 |
|                   (RD.ar_channel_0)                                              |                  system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_ar_channel |          0 |          0 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   ar_cmd_fsm_0                                                   |                  system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_rd_cmd_fsm |         36 |         36 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   cmd_translator_0                                               |            system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_cmd_translator_1 |         32 |         32 |       0 |    0 |    68 |      0 |      0 |          0 |
|                     (cmd_translator_0)                                           |            system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_cmd_translator_1 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     incr_cmd_0                                                   |                  system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_incr_cmd_2 |         21 |         21 |       0 |    0 |    22 |      0 |      0 |          0 |
|                     wrap_cmd_0                                                   |                  system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_wrap_cmd_3 |         10 |         10 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 RD.r_channel_0                                                   |                   system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_r_channel |         61 |         14 |       0 |   47 |    24 |      0 |      0 |          0 |
|                   (RD.r_channel_0)                                               |                   system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_r_channel |          0 |          0 |       0 |    0 |    14 |      0 |      0 |          0 |
|                   rd_data_fifo_0                                                 | system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized1 |         43 |          9 |       0 |   34 |     5 |      0 |      0 |          0 |
|                   transaction_fifo_0                                             | system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized2 |         19 |          6 |       0 |   13 |     5 |      0 |      0 |          0 |
|                 SI_REG                                                           |                  system_auto_pc_0_axi_register_slice_v2_1_27_axi_register_slice |        173 |        173 |       0 |    0 |   340 |      0 |      0 |          0 |
|                   ar.ar_pipe                                                     |                 system_auto_pc_0_axi_register_slice_v2_1_27_axic_register_slice |         65 |         65 |       0 |    0 |   107 |      0 |      0 |          0 |
|                   aw.aw_pipe                                                     |               system_auto_pc_0_axi_register_slice_v2_1_27_axic_register_slice_0 |         71 |         71 |       0 |    0 |   107 |      0 |      0 |          0 |
|                   b.b_pipe                                                       | system_auto_pc_0_axi_register_slice_v2_1_27_axic_register_slice__parameterized1 |         10 |         10 |       0 |    0 |    30 |      0 |      0 |          0 |
|                   r.r_pipe                                                       | system_auto_pc_0_axi_register_slice_v2_1_27_axic_register_slice__parameterized2 |         27 |         27 |       0 |    0 |    96 |      0 |      0 |          0 |
|                 WR.aw_channel_0                                                  |                  system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_aw_channel |         77 |         77 |       0 |    0 |    86 |      0 |      0 |          0 |
|                   (WR.aw_channel_0)                                              |                  system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_aw_channel |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|                   aw_cmd_fsm_0                                                   |                  system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_wr_cmd_fsm |         44 |         44 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   cmd_translator_0                                               |              system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_cmd_translator |         33 |         33 |       0 |    0 |    68 |      0 |      0 |          0 |
|                     (cmd_translator_0)                                           |              system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_cmd_translator |          1 |          1 |       0 |    0 |     3 |      0 |      0 |          0 |
|                     incr_cmd_0                                                   |                    system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_incr_cmd |         22 |         22 |       0 |    0 |    22 |      0 |      0 |          0 |
|                     wrap_cmd_0                                                   |                    system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_wrap_cmd |         10 |         10 |       0 |    0 |    43 |      0 |      0 |          0 |
|                 WR.b_channel_0                                                   |                   system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_b_channel |         35 |         21 |       0 |   14 |    17 |      0 |      0 |          0 |
|                   (WR.b_channel_0)                                               |                   system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_b_channel |          8 |          8 |       0 |    0 |    13 |      0 |      0 |          0 |
|                   bid_fifo_0                                                     |                 system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_simple_fifo |         21 |          9 |       0 |   12 |     2 |      0 |      0 |          0 |
|                   bresp_fifo_0                                                   | system_auto_pc_0_axi_protocol_converter_v2_1_27_b2s_simple_fifo__parameterized0 |          6 |          4 |       0 |    2 |     2 |      0 |      0 |          0 |
|         xbar                                                                     |                                                                   system_xbar_0 |        245 |        245 |       0 |    0 |   133 |      0 |      0 |          0 |
|           inst                                                                   |                                 system_xbar_0_axi_crossbar_v2_1_28_axi_crossbar |        245 |        245 |       0 |    0 |   133 |      0 |      0 |          0 |
|             gen_sasd.crossbar_sasd_0                                             |                                system_xbar_0_axi_crossbar_v2_1_28_crossbar_sasd |        245 |        245 |       0 |    0 |   133 |      0 |      0 |          0 |
|               (gen_sasd.crossbar_sasd_0)                                         |                                system_xbar_0_axi_crossbar_v2_1_28_crossbar_sasd |          7 |          7 |       0 |    0 |    12 |      0 |      0 |          0 |
|               addr_arbiter_inst                                                  |                            system_xbar_0_axi_crossbar_v2_1_28_addr_arbiter_sasd |        102 |        102 |       0 |    0 |    38 |      0 |      0 |          0 |
|               gen_decerr.decerr_slave_inst                                       |                                 system_xbar_0_axi_crossbar_v2_1_28_decerr_slave |         11 |         11 |       0 |    0 |     4 |      0 |      0 |          0 |
|               reg_slice_r                                                        |                    system_xbar_0_axi_register_slice_v2_1_27_axic_register_slice |        114 |        114 |       0 |    0 |    74 |      0 |      0 |          0 |
|               splitter_ar                                                        |                     system_xbar_0_axi_crossbar_v2_1_28_splitter__parameterized0 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|               splitter_aw                                                        |                                     system_xbar_0_axi_crossbar_v2_1_28_splitter |         12 |         12 |       0 |    0 |     3 |      0 |      0 |          0 |
|       axi_iic_main                                                               |                                                           system_axi_iic_main_0 |        381 |        371 |       0 |   10 |   374 |      0 |      0 |          0 |
|         (axi_iic_main)                                                           |                                                           system_axi_iic_main_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         U0                                                                       |                                                   system_axi_iic_main_0_axi_iic |        381 |        371 |       0 |   10 |   374 |      0 |      0 |          0 |
|           X_IIC                                                                  |                                                       system_axi_iic_main_0_iic |        381 |        371 |       0 |   10 |   374 |      0 |      0 |          0 |
|             (X_IIC)                                                              |                                                       system_axi_iic_main_0_iic |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|             DYN_MASTER_I                                                         |                                            system_axi_iic_main_0_dynamic_master |         15 |         15 |       0 |    0 |    16 |      0 |      0 |          0 |
|             FILTER_I                                                             |                                                    system_axi_iic_main_0_filter |          2 |          2 |       0 |    0 |     8 |      0 |      0 |          0 |
|               SCL_DEBOUNCE                                                       |                                                  system_axi_iic_main_0_debounce |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 INPUT_DOUBLE_REGS                                                |                                                system_axi_iic_main_0_cdc_sync_4 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|               SDA_DEBOUNCE                                                       |                                                system_axi_iic_main_0_debounce_3 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 INPUT_DOUBLE_REGS                                                |                                                  system_axi_iic_main_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|             IIC_CONTROL_I                                                        |                                               system_axi_iic_main_0_iic_control |        135 |        135 |       0 |    0 |   115 |      0 |      0 |          0 |
|               (IIC_CONTROL_I)                                                    |                                               system_axi_iic_main_0_iic_control |         61 |         61 |       0 |    0 |    75 |      0 |      0 |          0 |
|               BITCNT                                                             |                                   system_axi_iic_main_0_upcnt_n__parameterized0 |         11 |         11 |       0 |    0 |     4 |      0 |      0 |          0 |
|               CLKCNT                                                             |                                                   system_axi_iic_main_0_upcnt_n |         32 |         32 |       0 |    0 |    10 |      0 |      0 |          0 |
|               I2CDATA_REG                                                        |                                                    system_axi_iic_main_0_shift8 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|               I2CHEADER_REG                                                      |                                                  system_axi_iic_main_0_shift8_1 |         16 |         16 |       0 |    0 |     8 |      0 |      0 |          0 |
|               SETUP_CNT                                                          |                                                 system_axi_iic_main_0_upcnt_n_2 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|             READ_FIFO_I                                                          |                                                  system_axi_iic_main_0_SRL_FIFO |         12 |          8 |       0 |    4 |     5 |      0 |      0 |          0 |
|             REG_INTERFACE_I                                                      |                                             system_axi_iic_main_0_reg_interface |         65 |         65 |       0 |    0 |   124 |      0 |      0 |          0 |
|             WRITE_FIFO_CTRL_I                                                    |                                  system_axi_iic_main_0_SRL_FIFO__parameterized0 |          9 |          7 |       0 |    2 |     5 |      0 |      0 |          0 |
|             WRITE_FIFO_I                                                         |                                                system_axi_iic_main_0_SRL_FIFO_0 |         16 |         12 |       0 |    4 |     5 |      0 |      0 |          0 |
|             X_AXI_IPIF_SSP1                                                      |                                             system_axi_iic_main_0_axi_ipif_ssp1 |        134 |        134 |       0 |    0 |    92 |      0 |      0 |          0 |
|               (X_AXI_IPIF_SSP1)                                                  |                                             system_axi_iic_main_0_axi_ipif_ssp1 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|               AXI_LITE_IPIF_I                                                    |                                             system_axi_iic_main_0_axi_lite_ipif |        117 |        117 |       0 |    0 |    64 |      0 |      0 |          0 |
|                 I_SLAVE_ATTACHMENT                                               |                                          system_axi_iic_main_0_slave_attachment |        117 |        117 |       0 |    0 |    64 |      0 |      0 |          0 |
|                   (I_SLAVE_ATTACHMENT)                                           |                                          system_axi_iic_main_0_slave_attachment |         59 |         59 |       0 |    0 |    39 |      0 |      0 |          0 |
|                   I_DECODER                                                      |                                           system_axi_iic_main_0_address_decoder |         59 |         59 |       0 |    0 |    25 |      0 |      0 |          0 |
|               X_INTERRUPT_CONTROL                                                |                                         system_axi_iic_main_0_interrupt_control |         13 |         13 |       0 |    0 |    18 |      0 |      0 |          0 |
|               X_SOFT_RESET                                                       |                                                system_axi_iic_main_0_soft_reset |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|       axi_spi                                                                    |                                                                system_axi_spi_0 |        359 |        347 |      12 |    0 |   535 |      0 |      0 |          0 |
|         U0                                                                       |                                                   system_axi_spi_0_axi_quad_spi |        359 |        347 |      12 |    0 |   535 |      0 |      0 |          0 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                          |                                               system_axi_spi_0_axi_quad_spi_top |        359 |        347 |      12 |    0 |   535 |      0 |      0 |          0 |
|             (NO_DUAL_QUAD_MODE.QSPI_NORMAL)                                      |                                               system_axi_spi_0_axi_quad_spi_top |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                   |                                                  system_axi_spi_0_axi_lite_ipif |         95 |         95 |       0 |    0 |    70 |      0 |      0 |          0 |
|               I_SLAVE_ATTACHMENT                                                 |                                               system_axi_spi_0_slave_attachment |         95 |         95 |       0 |    0 |    70 |      0 |      0 |          0 |
|                 (I_SLAVE_ATTACHMENT)                                             |                                               system_axi_spi_0_slave_attachment |         23 |         23 |       0 |    0 |    37 |      0 |      0 |          0 |
|                 I_DECODER                                                        |                                                system_axi_spi_0_address_decoder |         72 |         72 |       0 |    0 |    33 |      0 |      0 |          0 |
|                   (I_DECODER)                                                    |                                                system_axi_spi_0_address_decoder |         53 |         53 |       0 |    0 |    33 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                 system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I |                system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized10 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I |                system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized11 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I |                system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized12 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I |                system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized13 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I |                system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized14 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                 system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                 system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                 system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized3 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                 system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized4 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                 system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized5 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                 system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized6 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                 system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized7 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                 system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized8 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                 system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized9 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized19 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |                system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized23 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |             system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized19_17 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |             system_axi_spi_0_axi_lite_ipif_v3_0_4_pselect_f__parameterized23_18 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                             |                                            system_axi_spi_0_qspi_core_interface |        265 |        253 |      12 |    0 |   464 |      0 |      0 |          0 |
|               (QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I)                         |                                            system_axi_spi_0_qspi_core_interface |          8 |          8 |       0 |    0 |    44 |      0 |      0 |          0 |
|               CONTROL_REG_I                                                      |                                                 system_axi_spi_0_qspi_cntrl_reg |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|               FIFO_EXISTS.CLK_CROSS_I                                            |                                          system_axi_spi_0_cross_clk_sync_fifo_1 |         17 |         17 |       0 |    0 |    34 |      0 |      0 |          0 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                       |                                             system_axi_spi_0_qspi_fifo_ifmodule |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                       |                                                       system_axi_spi_0_cdc_sync |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                      |                                                     system_axi_spi_0_cdc_sync_0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               FIFO_EXISTS.RX_FIFO_II                                             |                                                 system_axi_spi_0_xpm_fifo_async |         79 |         73 |       6 |    0 |   135 |      0 |      0 |          0 |
|                 gnuram_async_fifo.xpm_fifo_base_inst                             |                                                  system_axi_spi_0_xpm_fifo_base |         79 |         73 |       6 |    0 |   135 |      0 |      0 |          0 |
|                   (gnuram_async_fifo.xpm_fifo_base_inst)                         |                                                  system_axi_spi_0_xpm_fifo_base |          3 |          3 |       0 |    0 |    11 |      0 |      0 |          0 |
|                   gaf_wptr_p3.wrpp3_inst                                         |                                             system_axi_spi_0_xpm_counter_updn_5 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rd_pntr_cdc_inst                                  |                                                system_axi_spi_0_xpm_cdc_gray__2 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   gen_cdc_pntr.rpw_gray_reg                                      |                                             system_axi_spi_0_xpm_fifo_reg_vec_6 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_cdc_pntr.wpr_gray_reg                                      |                                             system_axi_spi_0_xpm_fifo_reg_vec_8 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   gen_cdc_pntr.wpr_gray_reg_dc                                   |                             system_axi_spi_0_xpm_fifo_reg_vec__parameterized0_9 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |          0 |
|                   gen_cdc_pntr.wr_pntr_cdc_dc_inst                               |                                system_axi_spi_0_xpm_cdc_gray__parameterized0__1 |          6 |          6 |       0 |    0 |    25 |      0 |      0 |          0 |
|                   gen_cdc_pntr.wr_pntr_cdc_inst                                  |                                                system_axi_spi_0_xpm_cdc_gray__1 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|                   gen_fwft.rdpp1_inst                                            |                            system_axi_spi_0_xpm_counter_updn__parameterized1_10 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|                   gen_sdpram.xpm_memory_base_inst                                |                                             system_axi_spi_0_xpm_memory_base__1 |          6 |          0 |       6 |    0 |    16 |      0 |      0 |          0 |
|                   rdp_inst                                                       |                            system_axi_spi_0_xpm_counter_updn__parameterized2_11 |          8 |          8 |       0 |    0 |     5 |      0 |      0 |          0 |
|                   rdpp1_inst                                                     |                            system_axi_spi_0_xpm_counter_updn__parameterized3_12 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   rst_d1_inst                                                    |                                            system_axi_spi_0_xpm_fifo_reg_bit_13 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|                   wrp_inst                                                       |                            system_axi_spi_0_xpm_counter_updn__parameterized2_14 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |          0 |
|                   wrpp1_inst                                                     |                            system_axi_spi_0_xpm_counter_updn__parameterized3_15 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   wrpp2_inst                                                     |                            system_axi_spi_0_xpm_counter_updn__parameterized0_16 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                   xpm_fifo_rst_inst                                              |                                        system_axi_spi_0_xpm_fifo_rst__xdcDup__1 |         17 |         17 |       0 |    0 |    17 |      0 |      0 |          0 |
|                     (xpm_fifo_rst_inst)                                          |                                        system_axi_spi_0_xpm_fifo_rst__xdcDup__1 |         17 |         17 |       0 |    0 |    13 |      0 |      0 |          0 |
|                     gen_rst_ic.rrst_wr_inst                                      |                                            system_axi_spi_0_xpm_cdc_sync_rst__5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_rst_ic.wrst_rd_inst                                      |                                            system_axi_spi_0_xpm_cdc_sync_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                   |                                                      system_axi_spi_0_counter_f |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|               FIFO_EXISTS.TX_FIFO_II                                             |                                                  system_axi_spi_0_async_fifo_fg |         88 |         82 |       6 |    0 |   125 |      0 |      0 |          0 |
|                 (FIFO_EXISTS.TX_FIFO_II)                                         |                                                  system_axi_spi_0_async_fifo_fg |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|                 xpm_fifo_instance.xpm_fifo_async_inst                            |                                 system_axi_spi_0_xpm_fifo_async__parameterized1 |         79 |         73 |       6 |    0 |   125 |      0 |      0 |          0 |
|                   gnuram_async_fifo.xpm_fifo_base_inst                           |                                  system_axi_spi_0_xpm_fifo_base__parameterized0 |         79 |         73 |       6 |    0 |   125 |      0 |      0 |          0 |
|                     (gnuram_async_fifo.xpm_fifo_base_inst)                       |                                  system_axi_spi_0_xpm_fifo_base__parameterized0 |          3 |          3 |       0 |    0 |    11 |      0 |      0 |          0 |
|                     gaf_wptr_p3.wrpp3_inst                                       |                                               system_axi_spi_0_xpm_counter_updn |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     gen_cdc_pntr.rd_pntr_cdc_dc_inst                             |                                   system_axi_spi_0_xpm_cdc_gray__parameterized1 |          6 |          6 |       0 |    0 |    15 |      0 |      0 |          0 |
|                     gen_cdc_pntr.rd_pntr_cdc_inst                                |                                                   system_axi_spi_0_xpm_cdc_gray |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|                     gen_cdc_pntr.rpw_gray_reg                                    |                                               system_axi_spi_0_xpm_fifo_reg_vec |          7 |          7 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     gen_cdc_pntr.rpw_gray_reg_dc                                 |                               system_axi_spi_0_xpm_fifo_reg_vec__parameterized0 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     gen_cdc_pntr.wpr_gray_reg                                    |                                             system_axi_spi_0_xpm_fifo_reg_vec_1 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     gen_cdc_pntr.wr_pntr_cdc_inst                                |                                                system_axi_spi_0_xpm_cdc_gray__3 |          5 |          5 |       0 |    0 |    12 |      0 |      0 |          0 |
|                     gen_fwft.rdpp1_inst                                          |                               system_axi_spi_0_xpm_counter_updn__parameterized1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|                     gen_sdpram.xpm_memory_base_inst                              |                                                system_axi_spi_0_xpm_memory_base |          6 |          0 |       6 |    0 |    16 |      0 |      0 |          0 |
|                     rdp_inst                                                     |                               system_axi_spi_0_xpm_counter_updn__parameterized2 |          8 |          8 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     rdpp1_inst                                                   |                               system_axi_spi_0_xpm_counter_updn__parameterized3 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     rst_d1_inst                                                  |                                               system_axi_spi_0_xpm_fifo_reg_bit |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|                     wrp_inst                                                     |                             system_axi_spi_0_xpm_counter_updn__parameterized2_3 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |          0 |
|                     wrpp1_inst                                                   |                             system_axi_spi_0_xpm_counter_updn__parameterized3_4 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     wrpp2_inst                                                   |                               system_axi_spi_0_xpm_counter_updn__parameterized0 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|                     xpm_fifo_rst_inst                                            |                                                   system_axi_spi_0_xpm_fifo_rst |         16 |         16 |       0 |    0 |    17 |      0 |      0 |          0 |
|                       (xpm_fifo_rst_inst)                                        |                                                   system_axi_spi_0_xpm_fifo_rst |         16 |         16 |       0 |    0 |    13 |      0 |      0 |          0 |
|                       gen_rst_ic.rrst_wr_inst                                    |                                               system_axi_spi_0_xpm_cdc_sync_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                       gen_rst_ic.wrst_rd_inst                                    |                                            system_axi_spi_0_xpm_cdc_sync_rst__6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               INTERRUPT_CONTROL_I                                                |                                              system_axi_spi_0_interrupt_control |         12 |         12 |       0 |    0 |    23 |      0 |      0 |          0 |
|               LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                    |                                             system_axi_spi_0_qspi_mode_0_module |         40 |         40 |       0 |    0 |    59 |      0 |      0 |          0 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                        |                                              system_axi_spi_0_reset_sync_module |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|               SOFT_RESET_I                                                       |                                                     system_axi_spi_0_soft_reset |          9 |          9 |       0 |    0 |    19 |      0 |      0 |          0 |
|               STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                       |                                      system_axi_spi_0_qspi_status_slave_sel_reg |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|       axi_tdd_0                                                                  |                                                            axi_tdd_0_imp_PE8F36 |        418 |        418 |       0 |    0 |   761 |      0 |      0 |          0 |
|         tdd_ch_slice_0                                                           |                                                         system_tdd_ch_slice_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|         tdd_core                                                                 |                                                               system_tdd_core_0 |        418 |        418 |       0 |    0 |   761 |      0 |      0 |          0 |
|           inst                                                                   |                                                       system_tdd_core_0_axi_tdd |        418 |        418 |       0 |    0 |   761 |      0 |      0 |          0 |
|             genblk1[0].i_channel                                                 |                                               system_tdd_core_0_axi_tdd_channel |         20 |         20 |       0 |    0 |    69 |      0 |      0 |          0 |
|             i_counter                                                            |                                               system_tdd_core_0_axi_tdd_counter |        166 |        166 |       0 |    0 |   166 |      0 |      0 |          0 |
|             i_regmap                                                             |                                                system_tdd_core_0_axi_tdd_regmap |         94 |         94 |       0 |    0 |   390 |      0 |      0 |          0 |
|               (i_regmap)                                                         |                                                system_tdd_core_0_axi_tdd_regmap |         85 |         85 |       0 |    0 |   364 |      0 |      0 |          0 |
|               i_tdd_ch_en_sync                                                   |                                     system_tdd_core_0_sync_bits__parameterized1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_tdd_control_sync                                                 |                                                     system_tdd_core_0_sync_bits |          1 |          1 |       0 |    0 |     6 |      0 |      0 |          0 |
|               i_tdd_cstate_sync                                                  |                                                     system_tdd_core_0_sync_data |          5 |          5 |       0 |    0 |    10 |      0 |      0 |          0 |
|                 (i_tdd_cstate_sync)                                              |                                                     system_tdd_core_0_sync_data |          4 |          4 |       0 |    0 |     6 |      0 |      0 |          0 |
|                 i_sync_in                                                        |                          system_tdd_core_0_sync_bits__parameterized0__xdcDup__1 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_sync_out                                                       |                          system_tdd_core_0_sync_bits__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_tdd_soft_sync                                                    |                                                    system_tdd_core_0_sync_event |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|                 (i_tdd_soft_sync)                                                |                                                    system_tdd_core_0_sync_event |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|                 i_sync_in                                                        |                          system_tdd_core_0_sync_bits__parameterized0__xdcDup__3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 i_sync_out                                                       |                                     system_tdd_core_0_sync_bits__parameterized0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             i_sync_gen                                                           |                                              system_tdd_core_0_axi_tdd_sync_gen |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|             i_up_axi                                                             |                                                        system_tdd_core_0_up_axi |        138 |        138 |       0 |    0 |   133 |      0 |      0 |          0 |
|       logic_inv                                                                  |                                                              system_logic_inv_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       logic_or                                                                   |                                                               system_logic_or_0 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |          0 |
|       msk_top                                                                    |                                                                system_msk_top_0 |       9416 |       8944 |     472 |    0 | 13740 |      0 |      4 |         20 |
|         (msk_top)                                                                |                                                                system_msk_top_0 |          2 |          2 |       0 |    0 |     3 |      0 |      2 |          0 |
|         U0                                                                       |                                                        system_msk_top_0_msk_top |       9414 |       8942 |     472 |    0 | 13737 |      0 |      2 |         20 |
|           (U0)                                                                   |                                                        system_msk_top_0_msk_top |         34 |         34 |       0 |    0 |    86 |      0 |      0 |          0 |
|           u_async_fifo                                                           |                                             system_msk_top_0_axis_async_fifo__1 |        359 |        135 |     224 |    0 |   127 |      0 |      0 |          0 |
|           u_dem                                                                  |                                                system_msk_top_0_msk_demodulator |       2181 |       2181 |       0 |    0 |  1130 |      0 |      0 |         16 |
|             (u_dem)                                                              |                                                system_msk_top_0_msk_demodulator |         65 |         65 |       0 |    0 |    82 |      0 |      0 |          4 |
|             U_f1                                                                 |                                                    system_msk_top_0_costas_loop |       1052 |       1052 |       0 |    0 |   524 |      0 |      0 |          6 |
|               (U_f1)                                                             |                                                    system_msk_top_0_costas_loop |        329 |        329 |       0 |    0 |   280 |      0 |      0 |          2 |
|               U_carrier_nco                                                      |                                         system_msk_top_0_nco__parameterized1_56 |        111 |        111 |       0 |    0 |   114 |      0 |      0 |          0 |
|               U_carrier_sin_cos_lut                                              |                                                 system_msk_top_0_sin_cos_lut_57 |        275 |        275 |       0 |    0 |     0 |      0 |      0 |          0 |
|               u_loopfilter                                                       |                                               system_msk_top_0_pi_controller_58 |        337 |        337 |       0 |    0 |   130 |      0 |      0 |          4 |
|             U_f2                                                                 |                                                 system_msk_top_0_costas_loop_55 |       1066 |       1066 |       0 |    0 |   524 |      0 |      0 |          6 |
|               (U_f2)                                                             |                                                 system_msk_top_0_costas_loop_55 |        346 |        346 |       0 |    0 |   280 |      0 |      0 |          2 |
|               U_carrier_nco                                                      |                                            system_msk_top_0_nco__parameterized1 |        111 |        111 |       0 |    0 |   114 |      0 |      0 |          0 |
|               U_carrier_sin_cos_lut                                              |                                                    system_msk_top_0_sin_cos_lut |        278 |        278 |       0 |    0 |     0 |      0 |      0 |          0 |
|               u_loopfilter                                                       |                                                  system_msk_top_0_pi_controller |        331 |        331 |       0 |    0 |   130 |      0 |      0 |          4 |
|           u_deserializer                                                         |                                       system_msk_top_0_byte_to_bit_deserializer |         24 |         24 |       0 |    0 |    20 |      0 |      0 |          0 |
|           u_mod                                                                  |                                                  system_msk_top_0_msk_modulator |        305 |        305 |       0 |    0 |   394 |      0 |      0 |          0 |
|             (u_mod)                                                              |                                                  system_msk_top_0_msk_modulator |        176 |        176 |       0 |    0 |   199 |      0 |      0 |          0 |
|             U_f1_nco                                                             |                                            system_msk_top_0_nco__parameterized0 |         32 |         32 |       0 |    0 |    64 |      0 |      0 |          0 |
|             U_f2_nco                                                             |                                         system_msk_top_0_nco__parameterized0_54 |         32 |         32 |       0 |    0 |    64 |      0 |      0 |          0 |
|             U_tclk_nco                                                           |                                                            system_msk_top_0_nco |         65 |         65 |       0 |    0 |    67 |      0 |      0 |          0 |
|           u_msk_top_csr                                                          |                                                    system_msk_top_0_msk_top_csr |       2299 |       2299 |       0 |    0 |  1618 |      0 |      0 |          0 |
|             (u_msk_top_csr)                                                      |                                                    system_msk_top_0_msk_top_csr |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u01s                                                                 |                                                     system_msk_top_0_cdc_resync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u02s                                                                 |                                                   system_msk_top_0_cdc_resync_0 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u03s                                                                 |                                                   system_msk_top_0_cdc_resync_1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u04s                                                                 |                                                   system_msk_top_0_cdc_resync_2 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u05s                                                                 |                                                   system_msk_top_0_cdc_resync_3 |         31 |         31 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u06s                                                                 |                                                   system_msk_top_0_cdc_resync_4 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u07s                                                                 |                                                   system_msk_top_0_cdc_resync_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u09s                                                                 |                                                   system_msk_top_0_cdc_resync_6 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u10s                                                                 |                                                   system_msk_top_0_cdc_resync_7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u11s                                                                 |                                                   system_msk_top_0_cdc_resync_8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u12s                                                                 |                                                   system_msk_top_0_cdc_resync_9 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u13s                                                                 |                                                  system_msk_top_0_cdc_resync_10 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u14s                                                                 |                                                  system_msk_top_0_cdc_resync_11 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u15s                                                                 |                                                  system_msk_top_0_cdc_resync_12 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u16s                                                                 |                                                  system_msk_top_0_cdc_resync_13 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             u_msk_regs                                                           |                                                   system_msk_top_0_msk_top_regs |       2166 |       2166 |       0 |    0 |  1091 |      0 |      0 |          0 |
|             urfl_s                                                               |                                                  system_msk_top_0_cdc_resync_14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             urxe_s                                                               |                                                  system_msk_top_0_cdc_resync_15 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|             utatc_a                                                              |                                                   system_msk_top_0_pulse_detect |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utatc_c                                                              |                                                   system_msk_top_0_data_capture |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|             utatc_r                                                              |                                                system_msk_top_0_pulse_detect_16 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utbc_a                                                               |                                                system_msk_top_0_pulse_detect_17 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utbc_c                                                               |                                                system_msk_top_0_data_capture_18 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|             utbc_r                                                               |                                                system_msk_top_0_pulse_detect_19 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utbe_a                                                               |                                                system_msk_top_0_pulse_detect_20 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utbe_c                                                               |                                                system_msk_top_0_data_capture_21 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|             utbe_r                                                               |                                                system_msk_top_0_pulse_detect_22 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utf1a_a                                                              |                                                system_msk_top_0_pulse_detect_23 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utf1a_c                                                              |                                                system_msk_top_0_data_capture_24 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|             utf1a_r                                                              |                                                system_msk_top_0_pulse_detect_25 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utf1e_a                                                              |                                                system_msk_top_0_pulse_detect_26 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utf1e_c                                                              |                                                system_msk_top_0_data_capture_27 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|             utf1e_r                                                              |                                                system_msk_top_0_pulse_detect_28 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utf2a_a                                                              |                                                system_msk_top_0_pulse_detect_29 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utf2a_c                                                              |                                                system_msk_top_0_data_capture_30 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|             utf2a_r                                                              |                                                system_msk_top_0_pulse_detect_31 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utf2e_a                                                              |                                                system_msk_top_0_pulse_detect_32 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utf2e_c                                                              |                                                system_msk_top_0_data_capture_33 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|             utf2e_r                                                              |                                                system_msk_top_0_pulse_detect_34 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utfsc_c                                                              |                                   system_msk_top_0_data_capture__parameterized4 |          0 |          0 |       0 |    0 |    24 |      0 |      0 |          0 |
|             utfse_c                                                              |                                   system_msk_top_0_data_capture__parameterized6 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |          0 |
|             utfsr_a                                                              |                                                system_msk_top_0_pulse_detect_35 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utfsr_r                                                              |                                                system_msk_top_0_pulse_detect_36 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utfss_a                                                              |                                                system_msk_top_0_pulse_detect_37 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utfss_r                                                              |                                                system_msk_top_0_pulse_detect_38 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utlp1_a                                                              |                                                system_msk_top_0_pulse_detect_39 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utlp1_c                                                              |                                                system_msk_top_0_data_capture_40 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|             utlp1_r                                                              |                                                system_msk_top_0_pulse_detect_41 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utlp2_a                                                              |                                                system_msk_top_0_pulse_detect_42 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utlp2_c                                                              |                                                system_msk_top_0_data_capture_43 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|             utlp2_r                                                              |                                                system_msk_top_0_pulse_detect_44 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utprb_a                                                              |                                                system_msk_top_0_pulse_detect_45 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utprb_c                                                              |                                                system_msk_top_0_data_capture_46 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|             utprb_r                                                              |                                                system_msk_top_0_pulse_detect_47 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utpre_a                                                              |                                                system_msk_top_0_pulse_detect_48 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utpre_c                                                              |                                                system_msk_top_0_data_capture_49 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |          0 |
|             utpre_r                                                              |                                                system_msk_top_0_pulse_detect_50 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utpwr_a                                                              |                                                system_msk_top_0_pulse_detect_51 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utpwr_c                                                              |                                   system_msk_top_0_data_capture__parameterized2 |          0 |          0 |       0 |    0 |    23 |      0 |      0 |          0 |
|             utpwr_r                                                              |                                                system_msk_top_0_pulse_detect_52 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |          0 |
|             utxe_s                                                               |                                                  system_msk_top_0_cdc_resync_53 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           u_ov_decoder                                                           |                                               system_msk_top_0_ov_frame_decoder |         73 |         73 |       0 |    0 |    60 |      0 |      1 |          0 |
|             (u_ov_decoder)                                                       |                                               system_msk_top_0_ov_frame_decoder |         66 |         66 |       0 |    0 |    57 |      0 |      1 |          0 |
|             U_DECODER                                                            |                                      system_msk_top_0_viterbi_decoder_k7_simple |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|           u_ov_encoder                                                           |                                               system_msk_top_0_ov_frame_encoder |       3598 |       3574 |      24 |    0 |  9822 |      0 |      0 |          0 |
|             (u_ov_encoder)                                                       |                                               system_msk_top_0_ov_frame_encoder |       1382 |       1358 |      24 |    0 |  4394 |      0 |      0 |          0 |
|             U_ENCODER                                                            |                                                system_msk_top_0_conv_encoder_k7 |       2216 |       2216 |       0 |    0 |  5428 |      0 |      0 |          0 |
|           u_power_det                                                            |                                                 system_msk_top_0_power_detector |         54 |         54 |       0 |    0 |    41 |      0 |      0 |          4 |
|             (u_power_det)                                                        |                                                 system_msk_top_0_power_detector |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          2 |
|             u_ema_1                                                              |                                                    system_msk_top_0_lowpass_ema |         54 |         54 |       0 |    0 |    41 |      0 |      0 |          2 |
|           u_prbs_gen                                                             |                                                       system_msk_top_0_prbs_gen |          2 |          2 |       0 |    0 |    34 |      0 |      0 |          0 |
|           u_prbs_mon                                                             |                                                       system_msk_top_0_prbs_mon |         26 |         26 |       0 |    0 |   105 |      0 |      0 |          0 |
|           u_rx_async_fifo                                                        |                                                system_msk_top_0_axis_async_fifo |        360 |        136 |     224 |    0 |   127 |      0 |      0 |          0 |
|           u_rx_frame_sync                                                        |                                            system_msk_top_0_frame_sync_detector |        123 |        123 |       0 |    0 |   173 |      0 |      1 |          0 |
|       sys_concat_intc                                                            |                                                        system_sys_concat_intc_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|       sys_ps7                                                                    |                                                                system_sys_ps7_0 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |          0 |
|         inst                                                                     |                     system_sys_ps7_0_processing_system7_v5_5_processing_system7 |         11 |         11 |       0 |    0 |     0 |      0 |      0 |          0 |
|       sys_rstgen                                                                 |                                                             system_sys_rstgen_0 |         16 |         15 |       0 |    1 |    30 |      0 |      0 |          0 |
|         U0                                                                       |                                              system_sys_rstgen_0_proc_sys_reset |         16 |         15 |       0 |    1 |    30 |      0 |      0 |          0 |
|           (U0)                                                                   |                                              system_sys_rstgen_0_proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           EXT_LPF                                                                |                                                         system_sys_rstgen_0_lpf |          4 |          3 |       0 |    1 |    14 |      0 |      0 |          0 |
|             (EXT_LPF)                                                            |                                                         system_sys_rstgen_0_lpf |          2 |          1 |       0 |    1 |     6 |      0 |      0 |          0 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                            |                                                    system_sys_rstgen_0_cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                            |                                                  system_sys_rstgen_0_cdc_sync_0 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|           SEQ                                                                    |                                                system_sys_rstgen_0_sequence_psr |         12 |         12 |       0 |    0 |    15 |      0 |      0 |          0 |
|             (SEQ)                                                                |                                                system_sys_rstgen_0_sequence_psr |          7 |          7 |       0 |    0 |     9 |      0 |      0 |          0 |
|             SEQ_COUNTER                                                          |                                                     system_sys_rstgen_0_upcnt_n |          5 |          5 |       0 |    0 |     6 |      0 |      0 |          0 |
|       tx_upack                                                                   |                                                               system_tx_upack_0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         inst                                                                     |                                                   system_tx_upack_0_util_upack2 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           i_upack                                                                |                                              system_tx_upack_0_util_upack2_impl |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             (i_upack)                                                            |                                              system_tx_upack_0_util_upack2_impl |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|             i_pack_shell                                                         |                                                    system_tx_upack_0_pack_shell |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


