
uC_ascii.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000000c0  00000000  00000000  000000f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  00000ebc  2**0
                  ALLOC, LOAD, DATA
  2 .bss          00000080  00800060  00800060  00000ebc  2**0
                  ALLOC
  3 .comment      0000002f  00000000  00000000  00000ebc  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000168  00000000  00000000  00000eeb  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000170e  00000000  00000000  00001053  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000081a  00000000  00000000  00002761  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000aa0  00000000  00000000  00002f7b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000350  00000000  00000000  00003a1c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000001e9  00000000  00000000  00003d6c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000427  00000000  00000000  00003f55  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000128  00000000  00000000  0000437c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .text         00000004  00000dbe  00000dbe  00000eb2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000044a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .text.AsciiStop 00000002  00000dc2  00000dc2  00000eb6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.AsciiSendNull 0000001c  00000c7c  00000c7c  00000d70  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.AsciiSendMark2 0000002a  00000bc4  00000bc4  00000cb8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.AsciiGetNextCharacter 00000042  00000a40  00000a40  00000b34  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.AsciiSendNullStart 00000018  00000cb4  00000cb4  00000da8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.AsciiSendNextBits 00000038  00000afa  00000afa  00000bee  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.AsciiStopBit1 00000012  00000d0a  00000d0a  00000dfe  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.AsciiStopBit2 00000012  00000d1c  00000d1c  00000e10  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.AsciiSendMark1 00000012  00000d2e  00000d2e  00000e22  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.InitAscii 0000000e  00000d52  00000d52  00000e46  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.isAscii 00000016  00000ccc  00000ccc  00000dc0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.SetAsciiIdleNull 0000001e  00000c5e  00000c5e  00000d52  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.SetAsciiText 0000004a  00000924  00000924  00000a18  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .progmemx.data 000000a3  000000c0  000000c0  000001b4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, PROGMEMX
 28 .text.main    000000ae  000006ce  000006ce  000007c2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.SerStateStart 00000024  00000c18  00000c18  00000d0c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.SerStateFsyncDwn 0000003c  00000a82  00000a82  00000b76  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.SerStateData 00000046  000009b6  000009b6  00000aaa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.SerStateClkLow 00000014  00000ce2  00000ce2  00000dd6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text.SerStateClkHigh 0000002a  00000bee  00000bee  00000ce2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 34 .text.SerStateFsyncUp 0000002e  00000b96  00000b96  00000c8a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text.SerStateStop 00000002  00000dc4  00000dc4  00000eb8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .text.CallSmSer 0000000c  00000d98  00000d98  00000e8c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 37 .text.InitFSK 000001f2  00000164  00000164  00000258  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 38 .text.FskSpace 000000e0  00000442  00000442  00000536  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 39 .text.FskMark 000000ec  00000356  00000356  0000044a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 40 .text.SerInit 00000032  00000b32  00000b32  00000c26  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 41 .text.SerStart 00000012  00000d40  00000d40  00000e34  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 42 .text.isSer   00000014  00000cf6  00000cf6  00000dea  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 43 .data.SerState 00000002  008000e0  00000dc6  00000eba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 44 .data.Cnt     00000001  008000e8  00000163  00000257  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 45 .bss.DatReg   00000002  008000e2  008000e2  00000ebc  2**0
                  ALLOC
 46 .text.init_timer_ctc 00000048  0000096e  0000096e  00000a62  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 47 .text.__vector_7 0000004e  000008d6  000008d6  000009ca  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 48 .text.__vector_9 0000005a  0000087c  0000087c  00000970  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 49 .bss.ctc_divider 00000002  008000e4  008000e4  00000ebc  2**0
                  ALLOC
 50 .bss.normal_divider 00000002  008000e6  008000e6  00000ebc  2**0
                  ALLOC
 51 .text.avrlibc.fplib 0000000e  00000d60  00000d60  00000e54  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 52 .text.avrlibc.fplib 000000ce  00000600  00000600  000006f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 53 .text.avrlibc.fplib 00000008  00000db0  00000db0  00000ea4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 54 .text.avrlibc.fplib 000000de  00000522  00000522  00000616  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 55 .text.avrlibc.fplib 0000005e  0000081e  0000081e  00000912  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 56 .text.avrlibc.fplib 0000000c  00000da4  00000da4  00000e98  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 57 .text.avrlibc.fplib 00000006  00000db8  00000db8  00000eac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 58 .text.avrlibc.fplib 0000000e  00000d6e  00000d6e  00000e62  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 59 .text.avrlibc.fplib 0000000e  00000d7c  00000d7c  00000e70  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 60 .text.avrlibc.fplib 00000022  00000c3c  00000c3c  00000d30  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 61 .text.avrlibc.fplib 00000044  000009fc  000009fc  00000af0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 62 .text.avrlibc.fplib 0000000e  00000d8a  00000d8a  00000e7e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 63 .text.libgcc.div 0000001c  00000c98  00000c98  00000d8c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 64 .text.libgcc.div 000000a2  0000077c  0000077c  00000870  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 65 .text.libgcc.builtins 00000032  00000b64  00000b64  00000c58  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 66 .text.libgcc.builtins 0000003c  00000abe  00000abe  00000bb2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 36 00 	jmp	0x6c	; 0x6c <__ctors_end>
   4:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
   8:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
   c:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
  10:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
  14:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
  18:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
  1c:	0c 94 6b 04 	jmp	0x8d6	; 0x8d6 <__vector_7>
  20:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
  24:	0c 94 3e 04 	jmp	0x87c	; 0x87c <__vector_9>
  28:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
  2c:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
  30:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
  34:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
  38:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
  3c:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
  40:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
  44:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
  48:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
  4c:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>
  50:	0c 94 df 06 	jmp	0xdbe	; 0xdbe <__bad_interrupt>

00000054 <.dinit>:
  54:	00 60       	ori	r16, 0x00	; 0
  56:	00 e0       	ldi	r16, 0x00	; 0
  58:	80 00       	.word	0x0080	; ????
  5a:	e0 00       	.word	0x00e0	; ????
  5c:	e2 00       	.word	0x00e2	; ????
  5e:	0d c6       	rjmp	.+3098   	; 0xc7a <SetAsciiIdleNull+0x1c>
  60:	00 e2       	ldi	r16, 0x20	; 32
  62:	00 e8       	ldi	r16, 0x80	; 128
  64:	80 00       	.word	0x0080	; ????
  66:	e8 00       	.word	0x00e8	; ????
  68:	e9 00       	.word	0x00e9	; ????
  6a:	01 63       	ori	r16, 0x31	; 49

0000006c <__ctors_end>:
  6c:	11 24       	eor	r1, r1
  6e:	1f be       	out	0x3f, r1	; 63
  70:	cf e5       	ldi	r28, 0x5F	; 95
  72:	d8 e0       	ldi	r29, 0x08	; 8
  74:	de bf       	out	0x3e, r29	; 62
  76:	cd bf       	out	0x3d, r28	; 61

00000078 <__do_copy_data>:
  78:	e4 e5       	ldi	r30, 0x54	; 84
  7a:	f0 e0       	ldi	r31, 0x00	; 0
  7c:	40 e0       	ldi	r20, 0x00	; 0
  7e:	17 c0       	rjmp	.+46     	; 0xae <__do_clear_bss+0x8>
  80:	b5 91       	lpm	r27, Z+
  82:	a5 91       	lpm	r26, Z+
  84:	35 91       	lpm	r19, Z+
  86:	25 91       	lpm	r18, Z+
  88:	05 91       	lpm	r16, Z+
  8a:	07 fd       	sbrc	r16, 7
  8c:	0c c0       	rjmp	.+24     	; 0xa6 <__do_clear_bss>
  8e:	95 91       	lpm	r25, Z+
  90:	85 91       	lpm	r24, Z+
  92:	ef 01       	movw	r28, r30
  94:	f9 2f       	mov	r31, r25
  96:	e8 2f       	mov	r30, r24
  98:	05 90       	lpm	r0, Z+
  9a:	0d 92       	st	X+, r0
  9c:	a2 17       	cp	r26, r18
  9e:	b3 07       	cpc	r27, r19
  a0:	d9 f7       	brne	.-10     	; 0x98 <__do_copy_data+0x20>
  a2:	fe 01       	movw	r30, r28
  a4:	04 c0       	rjmp	.+8      	; 0xae <__do_clear_bss+0x8>

000000a6 <__do_clear_bss>:
  a6:	1d 92       	st	X+, r1
  a8:	a2 17       	cp	r26, r18
  aa:	b3 07       	cpc	r27, r19
  ac:	e1 f7       	brne	.-8      	; 0xa6 <__do_clear_bss>
  ae:	ec 36       	cpi	r30, 0x6C	; 108
  b0:	f4 07       	cpc	r31, r20
  b2:	31 f7       	brne	.-52     	; 0x80 <__do_copy_data+0x8>
  b4:	0e 94 67 03 	call	0x6ce	; 0x6ce <main>
  b8:	0c 94 5e 00 	jmp	0xbc	; 0xbc <_exit>

000000bc <_exit>:
  bc:	f8 94       	cli

000000be <__stop_program>:
  be:	ff cf       	rjmp	.-2      	; 0xbe <__stop_program>

Disassembly of section .text:

00000dbe <__bad_interrupt>:
 dbe:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.AsciiStop:

00000dc2 <AsciiStop>:
	{
	}
}

void AsciiStop()
{
 dc2:	08 95       	ret

Disassembly of section .text.AsciiSendNull:

00000c7c <AsciiSendNull>:
	smFSK = AsciiSendNull;
}

void AsciiSendNull()
{
	if(--bitcnt)
 c7c:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <bitcnt>
 c80:	81 50       	subi	r24, 0x01	; 1
 c82:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <bitcnt>
 c86:	81 11       	cpse	r24, r1
 c88:	06 c0       	rjmp	.+12     	; 0xc96 <AsciiSendNull+0x1a>
		return;	
	smFSK = AsciiSendMark1;
 c8a:	87 e9       	ldi	r24, 0x97	; 151
 c8c:	96 e0       	ldi	r25, 0x06	; 6
 c8e:	90 93 62 00 	sts	0x0062, r25	; 0x800062 <smFSK+0x1>
 c92:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <smFSK>
 c96:	08 95       	ret

Disassembly of section .text.AsciiSendMark2:

00000bc4 <AsciiSendMark2>:
	smFSK = AsciiSendMark2;
}

void AsciiSendMark2()
{
	if(--nullcnt)
 bc4:	80 91 c7 00 	lds	r24, 0x00C7	; 0x8000c7 <nullcnt>
 bc8:	81 50       	subi	r24, 0x01	; 1
 bca:	80 93 c7 00 	sts	0x00C7, r24	; 0x8000c7 <nullcnt>
 bce:	88 23       	and	r24, r24
 bd0:	39 f0       	breq	.+14     	; 0xbe0 <AsciiSendMark2+0x1c>
	{
		smFSK = AsciiSendNullStart;
 bd2:	8a e5       	ldi	r24, 0x5A	; 90
 bd4:	96 e0       	ldi	r25, 0x06	; 6
 bd6:	90 93 62 00 	sts	0x0062, r25	; 0x800062 <smFSK+0x1>
 bda:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <smFSK>
		return;
 bde:	08 95       	ret
	}
	smFSK = AsciiStop;
 be0:	81 ee       	ldi	r24, 0xE1	; 225
 be2:	96 e0       	ldi	r25, 0x06	; 6
 be4:	90 93 62 00 	sts	0x0062, r25	; 0x800062 <smFSK+0x1>
 be8:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <smFSK>
 bec:	08 95       	ret

Disassembly of section .text.AsciiGetNextCharacter:

00000a40 <AsciiGetNextCharacter>:
	}
}

void AsciiGetNextCharacter()
{
	Asciibyte = AsciiBuf[character++];					// get CW-pattern of next text-character
 a40:	e0 91 60 00 	lds	r30, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 a44:	81 e0       	ldi	r24, 0x01	; 1
 a46:	8e 0f       	add	r24, r30
 a48:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
 a4c:	f0 e0       	ldi	r31, 0x00	; 0
 a4e:	ed 59       	subi	r30, 0x9D	; 157
 a50:	ff 4f       	sbci	r31, 0xFF	; 255
 a52:	80 81       	ld	r24, Z
 a54:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <Asciibyte>

	if(Asciibyte == 0)									// end of buffer ?
 a58:	81 11       	cpse	r24, r1
 a5a:	07 c0       	rjmp	.+14     	; 0xa6a <AsciiGetNextCharacter+0x2a>
	{
		smFSK = AsciiStop;
 a5c:	81 ee       	ldi	r24, 0xE1	; 225
 a5e:	96 e0       	ldi	r25, 0x06	; 6
 a60:	90 93 62 00 	sts	0x0062, r25	; 0x800062 <smFSK+0x1>
 a64:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <smFSK>
		return;
 a68:	08 95       	ret
	}

	FskSpace();											//start-bit
 a6a:	0e 94 21 02 	call	0x442	; 0x442 <FskSpace>
	
	bitcnt = 8;
 a6e:	88 e0       	ldi	r24, 0x08	; 8
 a70:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <bitcnt>

	smFSK = AsciiSendNextBits;
 a74:	8d e7       	ldi	r24, 0x7D	; 125
 a76:	95 e0       	ldi	r25, 0x05	; 5
 a78:	90 93 62 00 	sts	0x0062, r25	; 0x800062 <smFSK+0x1>
 a7c:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <smFSK>
 a80:	08 95       	ret

Disassembly of section .text.AsciiSendNullStart:

00000cb4 <AsciiSendNullStart>:
}


void AsciiSendNullStart()
{
	FskSpace();
 cb4:	0e 94 21 02 	call	0x442	; 0x442 <FskSpace>
	bitcnt = 8;
 cb8:	88 e0       	ldi	r24, 0x08	; 8
 cba:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <bitcnt>
	smFSK = AsciiSendNull;
 cbe:	8e e3       	ldi	r24, 0x3E	; 62
 cc0:	96 e0       	ldi	r25, 0x06	; 6
 cc2:	90 93 62 00 	sts	0x0062, r25	; 0x800062 <smFSK+0x1>
 cc6:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <smFSK>
 cca:	08 95       	ret

Disassembly of section .text.AsciiSendNextBits:

00000afa <AsciiSendNextBits>:
	smFSK = AsciiSendNextBits;
}

void AsciiSendNextBits()
{
	if(Asciibyte & 0x01)		// lsb first
 afa:	80 91 c8 00 	lds	r24, 0x00C8	; 0x8000c8 <Asciibyte>
 afe:	80 ff       	sbrs	r24, 0
 b00:	03 c0       	rjmp	.+6      	; 0xb08 <AsciiSendNextBits+0xe>
	{
		FskMark();
 b02:	0e 94 ab 01 	call	0x356	; 0x356 <FskMark>
 b06:	02 c0       	rjmp	.+4      	; 0xb0c <AsciiSendNextBits+0x12>
	}
	else
	{
		FskSpace();
 b08:	0e 94 21 02 	call	0x442	; 0x442 <FskSpace>
	}
	
	Asciibyte >>= 1;
 b0c:	80 91 c8 00 	lds	r24, 0x00C8	; 0x8000c8 <Asciibyte>
 b10:	86 95       	lsr	r24
 b12:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <Asciibyte>
	
	if(--bitcnt)
 b16:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <bitcnt>
 b1a:	81 50       	subi	r24, 0x01	; 1
 b1c:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <bitcnt>
 b20:	81 11       	cpse	r24, r1
 b22:	06 c0       	rjmp	.+12     	; 0xb30 <AsciiSendNextBits+0x36>
		return;
		
	smFSK = AsciiStopBit1;
 b24:	85 e8       	ldi	r24, 0x85	; 133
 b26:	96 e0       	ldi	r25, 0x06	; 6
 b28:	90 93 62 00 	sts	0x0062, r25	; 0x800062 <smFSK+0x1>
 b2c:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <smFSK>
 b30:	08 95       	ret

Disassembly of section .text.AsciiStopBit1:

00000d0a <AsciiStopBit1>:
}

void AsciiStopBit1()
{
	FskMark();											//stop-bit
 d0a:	0e 94 ab 01 	call	0x356	; 0x356 <FskMark>
	smFSK = AsciiStopBit2;	
 d0e:	8e e8       	ldi	r24, 0x8E	; 142
 d10:	96 e0       	ldi	r25, 0x06	; 6
 d12:	90 93 62 00 	sts	0x0062, r25	; 0x800062 <smFSK+0x1>
 d16:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <smFSK>
 d1a:	08 95       	ret

Disassembly of section .text.AsciiStopBit2:

00000d1c <AsciiStopBit2>:
}

void AsciiStopBit2()
{
	FskMark();											//stop-bit
 d1c:	0e 94 ab 01 	call	0x356	; 0x356 <FskMark>
	smFSK = AsciiGetNextCharacter;
 d20:	80 e2       	ldi	r24, 0x20	; 32
 d22:	95 e0       	ldi	r25, 0x05	; 5
 d24:	90 93 62 00 	sts	0x0062, r25	; 0x800062 <smFSK+0x1>
 d28:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <smFSK>
 d2c:	08 95       	ret

Disassembly of section .text.AsciiSendMark1:

00000d2e <AsciiSendMark1>:
	smFSK = AsciiSendMark1;
}

void AsciiSendMark1()
{
	FskMark();
 d2e:	0e 94 ab 01 	call	0x356	; 0x356 <FskMark>
	smFSK = AsciiSendMark2;
 d32:	82 ee       	ldi	r24, 0xE2	; 226
 d34:	95 e0       	ldi	r25, 0x05	; 5
 d36:	90 93 62 00 	sts	0x0062, r25	; 0x800062 <smFSK+0x1>
 d3a:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <smFSK>
 d3e:	08 95       	ret

Disassembly of section .text.InitAscii:

00000d52 <InitAscii>:

bool isAscii();

void InitAscii()
{
	smFSK = AsciiStop;
 d52:	81 ee       	ldi	r24, 0xE1	; 225
 d54:	96 e0       	ldi	r25, 0x06	; 6
 d56:	90 93 62 00 	sts	0x0062, r25	; 0x800062 <smFSK+0x1>
 d5a:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <smFSK>
 d5e:	08 95       	ret

Disassembly of section .text.isAscii:

00000ccc <isAscii>:
	smFSK = AsciiGetNextCharacter;
}

bool isAscii()
{
	wdt_reset();
 ccc:	a8 95       	wdr
	return !(smFSK == AsciiStop);
 cce:	81 e0       	ldi	r24, 0x01	; 1
 cd0:	20 91 61 00 	lds	r18, 0x0061	; 0x800061 <smFSK>
 cd4:	30 91 62 00 	lds	r19, 0x0062	; 0x800062 <smFSK+0x1>
 cd8:	21 5e       	subi	r18, 0xE1	; 225
 cda:	36 40       	sbci	r19, 0x06	; 6
 cdc:	09 f4       	brne	.+2      	; 0xce0 <isAscii+0x14>
 cde:	80 e0       	ldi	r24, 0x00	; 0
}
 ce0:	08 95       	ret

Disassembly of section .text.SetAsciiIdleNull:

00000c5e <SetAsciiIdleNull>:
	smFSK = AsciiStop;
}

void SetAsciiIdleNull()
{
	nullcnt = 64;
 c5e:	80 e4       	ldi	r24, 0x40	; 64
 c60:	80 93 c7 00 	sts	0x00C7, r24	; 0x8000c7 <nullcnt>
	smFSK = AsciiSendNullStart;
 c64:	8a e5       	ldi	r24, 0x5A	; 90
 c66:	96 e0       	ldi	r25, 0x06	; 6
 c68:	90 93 62 00 	sts	0x0062, r25	; 0x800062 <smFSK+0x1>
 c6c:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <smFSK>
	sei();
 c70:	78 94       	sei
	while(isAscii())
 c72:	0e 94 66 06 	call	0xccc	; 0xccc <isAscii>
 c76:	81 11       	cpse	r24, r1
 c78:	fc cf       	rjmp	.-8      	; 0xc72 <SetAsciiIdleNull+0x14>
	{
	}
}
 c7a:	08 95       	ret

Disassembly of section .text.SetAsciiText:

00000924 <SetAsciiText>:
	{
	}
}

void SetAsciiText(const char * buf)
{
 924:	a8 2f       	mov	r26, r24
 926:	cb 01       	movw	r24, r22
	uint8_t i = 0;
 928:	20 e0       	ldi	r18, 0x00	; 0
	while(*buf !=0)
 92a:	08 c0       	rjmp	.+16     	; 0x93c <SetAsciiText+0x18>
	{
		AsciiBuf[i++] = *buf++;
 92c:	e2 2f       	mov	r30, r18
 92e:	f0 e0       	ldi	r31, 0x00	; 0
 930:	01 96       	adiw	r24, 0x01	; 1
 932:	a1 1d       	adc	r26, r1
 934:	ed 59       	subi	r30, 0x9D	; 157
 936:	ff 4f       	sbci	r31, 0xFF	; 255
 938:	30 83       	st	Z, r19
 93a:	2f 5f       	subi	r18, 0xFF	; 255
}

void SetAsciiText(const char * buf)
{
	uint8_t i = 0;
	while(*buf !=0)
 93c:	fc 01       	movw	r30, r24
 93e:	34 91       	lpm	r19, Z
 940:	a7 fd       	sbrc	r26, 7
 942:	30 81       	ld	r19, Z
 944:	31 11       	cpse	r19, r1
 946:	f2 cf       	rjmp	.-28     	; 0x92c <SetAsciiText+0x8>
	{
		AsciiBuf[i++] = *buf++;
	}
	AsciiBuf[i] = 0;
 948:	e2 2f       	mov	r30, r18
 94a:	f0 e0       	ldi	r31, 0x00	; 0
 94c:	ed 59       	subi	r30, 0x9D	; 157
 94e:	ff 4f       	sbci	r31, 0xFF	; 255
 950:	10 82       	st	Z, r1
	character = 0;										// start of buffer
 952:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__DATA_REGION_ORIGIN__>
	smFSK = AsciiGetNextCharacter;						// hole erstes Zeichen
 956:	80 e2       	ldi	r24, 0x20	; 32
 958:	95 e0       	ldi	r25, 0x05	; 5
 95a:	90 93 62 00 	sts	0x0062, r25	; 0x800062 <smFSK+0x1>
 95e:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <smFSK>
	sei();
 962:	78 94       	sei
	while(isAscii())
 964:	0e 94 66 06 	call	0xccc	; 0xccc <isAscii>
 968:	81 11       	cpse	r24, r1
 96a:	fc cf       	rjmp	.-8      	; 0x964 <SetAsciiText+0x40>
	{
	}
}
 96c:	08 95       	ret

Disassembly of section .text.main:

000006ce <main>:
#include "ascii.h"
#include "timer.h"

int main(void)
{
	KEY_DDR_OUT;
 6ce:	81 b3       	in	r24, 0x11	; 17
 6d0:	80 61       	ori	r24, 0x10	; 16
 6d2:	81 bb       	out	0x11, r24	; 17
	KEY_ON;
 6d4:	82 b3       	in	r24, 0x12	; 18
 6d6:	80 61       	ori	r24, 0x10	; 16
 6d8:	82 bb       	out	0x12, r24	; 18
	GELB_DDR_OUT;
 6da:	81 b3       	in	r24, 0x11	; 17
 6dc:	80 62       	ori	r24, 0x20	; 32
 6de:	81 bb       	out	0x11, r24	; 17
	ROT_DDR_OUT;
 6e0:	81 b3       	in	r24, 0x11	; 17
 6e2:	80 64       	ori	r24, 0x40	; 64
 6e4:	81 bb       	out	0x11, r24	; 17
		
    while(1)
    {
		// ASCII 8 bit  300 bps   850 Hz
		cli();
 6e6:	f8 94       	cli
		//init_timer_normal(300);			// data rate in bits per second with normal-Timer
		init_timer_ctc(300);				// data rate in bits per second with CTC-Timer
 6e8:	60 e0       	ldi	r22, 0x00	; 0
 6ea:	70 e0       	ldi	r23, 0x00	; 0
 6ec:	86 e9       	ldi	r24, 0x96	; 150
 6ee:	93 e4       	ldi	r25, 0x43	; 67
 6f0:	0e 94 b7 04 	call	0x96e	; 0x96e <init_timer_ctc>
		SerInit();
 6f4:	0e 94 99 05 	call	0xb32	; 0xb32 <SerInit>
		
		InitFSK(10005000,10005170);			// RF mark / space frequencies AD9833
 6f8:	0f 2e       	mov	r0, r31
 6fa:	f2 eb       	ldi	r31, 0xB2	; 178
 6fc:	af 2e       	mov	r10, r31
 6fe:	f0 2d       	mov	r31, r0
 700:	0f 2e       	mov	r0, r31
 702:	fa ea       	ldi	r31, 0xAA	; 170
 704:	bf 2e       	mov	r11, r31
 706:	f0 2d       	mov	r31, r0
 708:	0f 2e       	mov	r0, r31
 70a:	f8 e9       	ldi	r31, 0x98	; 152
 70c:	cf 2e       	mov	r12, r31
 70e:	f0 2d       	mov	r31, r0
 710:	d1 2c       	mov	r13, r1
 712:	e1 2c       	mov	r14, r1
 714:	f1 2c       	mov	r15, r1
 716:	00 e0       	ldi	r16, 0x00	; 0
 718:	10 e0       	ldi	r17, 0x00	; 0
 71a:	28 e0       	ldi	r18, 0x08	; 8
 71c:	3a ea       	ldi	r19, 0xAA	; 170
 71e:	48 e9       	ldi	r20, 0x98	; 152
 720:	50 e0       	ldi	r21, 0x00	; 0
 722:	60 e0       	ldi	r22, 0x00	; 0
 724:	70 e0       	ldi	r23, 0x00	; 0
 726:	80 e0       	ldi	r24, 0x00	; 0
 728:	90 e0       	ldi	r25, 0x00	; 0
 72a:	0e 94 b2 00 	call	0x164	; 0x164 <InitFSK>
		//InitFSK(1275,2125);				// AF mark / space frequencies AD9833

		SerStart();
 72e:	0e 94 a0 06 	call	0xd40	; 0xd40 <SerStart>
		while (isSer())
 732:	02 c0       	rjmp	.+4      	; 0x738 <main+0x6a>
		{
			CallSmSer();
 734:	0e 94 cc 06 	call	0xd98	; 0xd98 <CallSmSer>
		
		InitFSK(10005000,10005170);			// RF mark / space frequencies AD9833
		//InitFSK(1275,2125);				// AF mark / space frequencies AD9833

		SerStart();
		while (isSer())
 738:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <isSer>
 73c:	81 11       	cpse	r24, r1
 73e:	fa cf       	rjmp	.-12     	; 0x734 <main+0x66>
		{
			CallSmSer();
		}
		InitAscii();
 740:	0e 94 a9 06 	call	0xd52	; 0xd52 <InitAscii>

		SetAsciiIdleNull();
 744:	0e 94 2f 06 	call	0xc5e	; 0xc5e <SetAsciiIdleNull>
		SetAsciiText("\r\nryryryryryryryryryryryryryryryry ");
 748:	60 ec       	ldi	r22, 0xC0	; 192
 74a:	70 e0       	ldi	r23, 0x00	; 0
 74c:	80 e0       	ldi	r24, 0x00	; 0
 74e:	0e 94 92 04 	call	0x924	; 0x924 <SetAsciiText>
		SetAsciiText("the quick brown fox jumps over the lazy dog 1234567890\n\r");
 752:	64 ee       	ldi	r22, 0xE4	; 228
 754:	70 e0       	ldi	r23, 0x00	; 0
 756:	80 e0       	ldi	r24, 0x00	; 0
 758:	0e 94 92 04 	call	0x924	; 0x924 <SetAsciiText>
		SetAsciiText("ascii 300 baud\n\r");
 75c:	6d e1       	ldi	r22, 0x1D	; 29
 75e:	71 e0       	ldi	r23, 0x01	; 1
 760:	80 e0       	ldi	r24, 0x00	; 0
 762:	0e 94 92 04 	call	0x924	; 0x924 <SetAsciiText>
		SetAsciiText("shift 170 Hz\n\r");
 766:	6e e2       	ldi	r22, 0x2E	; 46
 768:	71 e0       	ldi	r23, 0x01	; 1
 76a:	80 e0       	ldi	r24, 0x00	; 0
 76c:	0e 94 92 04 	call	0x924	; 0x924 <SetAsciiText>
		SetAsciiText("ryryryryryryryryryryryryryryryryryry ");
 770:	6d e3       	ldi	r22, 0x3D	; 61
 772:	71 e0       	ldi	r23, 0x01	; 1
 774:	80 e0       	ldi	r24, 0x00	; 0
 776:	0e 94 92 04 	call	0x924	; 0x924 <SetAsciiText>
    }
 77a:	b5 cf       	rjmp	.-150    	; 0x6e6 <main+0x18>

Disassembly of section .text.SerStateStart:

00000c18 <SerStateStart>:
	SerState();							// call state
}

void SerStateStart()
{
	FSYNC_HIGH;
 c18:	88 b3       	in	r24, 0x18	; 24
 c1a:	84 60       	ori	r24, 0x04	; 4
 c1c:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 c1e:	88 b3       	in	r24, 0x18	; 24
 c20:	82 60       	ori	r24, 0x02	; 2
 c22:	88 bb       	out	0x18, r24	; 24
	SDATA_HIGH;
 c24:	88 b3       	in	r24, 0x18	; 24
 c26:	81 60       	ori	r24, 0x01	; 1
 c28:	88 bb       	out	0x18, r24	; 24
	p=0;
 c2a:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <p>
	SerState = SerStateFsyncDwn;
 c2e:	81 e4       	ldi	r24, 0x41	; 65
 c30:	95 e0       	ldi	r25, 0x05	; 5
 c32:	90 93 e1 00 	sts	0x00E1, r25	; 0x8000e1 <_end+0x1>
 c36:	80 93 e0 00 	sts	0x00E0, r24	; 0x8000e0 <_end>
 c3a:	08 95       	ret

Disassembly of section .text.SerStateFsyncDwn:

00000a82 <SerStateFsyncDwn>:
	return;
}

void SerStateFsyncDwn()
{
	FSYNC_LOW;
 a82:	88 b3       	in	r24, 0x18	; 24
 a84:	8b 7f       	andi	r24, 0xFB	; 251
 a86:	88 bb       	out	0x18, r24	; 24
	DatReg = DatRegs[p];
 a88:	80 91 ca 00 	lds	r24, 0x00CA	; 0x8000ca <p>
 a8c:	e8 2f       	mov	r30, r24
 a8e:	f0 e0       	ldi	r31, 0x00	; 0
 a90:	ee 0f       	add	r30, r30
 a92:	ff 1f       	adc	r31, r31
 a94:	e0 53       	subi	r30, 0x30	; 48
 a96:	ff 4f       	sbci	r31, 0xFF	; 255
 a98:	20 81       	ld	r18, Z
 a9a:	31 81       	ldd	r19, Z+1	; 0x01
 a9c:	30 93 e3 00 	sts	0x00E3, r19	; 0x8000e3 <DatReg+0x1>
 aa0:	20 93 e2 00 	sts	0x00E2, r18	; 0x8000e2 <DatReg>
	p++;
 aa4:	8f 5f       	subi	r24, 0xFF	; 255
 aa6:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <p>
	Cnt = 16;
 aaa:	80 e1       	ldi	r24, 0x10	; 16
 aac:	80 93 e8 00 	sts	0x00E8, r24	; 0x8000e8 <Cnt>
	SerState = SerStateData;
 ab0:	8b ed       	ldi	r24, 0xDB	; 219
 ab2:	94 e0       	ldi	r25, 0x04	; 4
 ab4:	90 93 e1 00 	sts	0x00E1, r25	; 0x8000e1 <_end+0x1>
 ab8:	80 93 e0 00 	sts	0x00E0, r24	; 0x8000e0 <_end>
 abc:	08 95       	ret

Disassembly of section .text.SerStateData:

000009b6 <SerStateData>:
	return;
}

void SerStateData()
{
	if(DatReg & 0x8000)
 9b6:	80 91 e2 00 	lds	r24, 0x00E2	; 0x8000e2 <DatReg>
 9ba:	90 91 e3 00 	lds	r25, 0x00E3	; 0x8000e3 <DatReg+0x1>
 9be:	99 23       	and	r25, r25
 9c0:	24 f4       	brge	.+8      	; 0x9ca <SerStateData+0x14>
	{
		SDATA_HIGH;
 9c2:	88 b3       	in	r24, 0x18	; 24
 9c4:	81 60       	ori	r24, 0x01	; 1
 9c6:	88 bb       	out	0x18, r24	; 24
 9c8:	03 c0       	rjmp	.+6      	; 0x9d0 <SerStateData+0x1a>
	}
	else
	{
		SDATA_LOW;
 9ca:	88 b3       	in	r24, 0x18	; 24
 9cc:	8e 7f       	andi	r24, 0xFE	; 254
 9ce:	88 bb       	out	0x18, r24	; 24
	}
	DatReg <<= 1;
 9d0:	80 91 e2 00 	lds	r24, 0x00E2	; 0x8000e2 <DatReg>
 9d4:	90 91 e3 00 	lds	r25, 0x00E3	; 0x8000e3 <DatReg+0x1>
 9d8:	88 0f       	add	r24, r24
 9da:	99 1f       	adc	r25, r25
 9dc:	90 93 e3 00 	sts	0x00E3, r25	; 0x8000e3 <DatReg+0x1>
 9e0:	80 93 e2 00 	sts	0x00E2, r24	; 0x8000e2 <DatReg>
	Cnt--;
 9e4:	80 91 e8 00 	lds	r24, 0x00E8	; 0x8000e8 <Cnt>
 9e8:	81 50       	subi	r24, 0x01	; 1
 9ea:	80 93 e8 00 	sts	0x00E8, r24	; 0x8000e8 <Cnt>
	SerState = SerStateClkLow;
 9ee:	81 e7       	ldi	r24, 0x71	; 113
 9f0:	96 e0       	ldi	r25, 0x06	; 6
 9f2:	90 93 e1 00 	sts	0x00E1, r25	; 0x8000e1 <_end+0x1>
 9f6:	80 93 e0 00 	sts	0x00E0, r24	; 0x8000e0 <_end>
 9fa:	08 95       	ret

Disassembly of section .text.SerStateClkLow:

00000ce2 <SerStateClkLow>:
	return;
}

void SerStateClkLow()
{
	SCLK_LOW;
 ce2:	88 b3       	in	r24, 0x18	; 24
 ce4:	8d 7f       	andi	r24, 0xFD	; 253
 ce6:	88 bb       	out	0x18, r24	; 24
	SerState = SerStateClkHigh;
 ce8:	87 ef       	ldi	r24, 0xF7	; 247
 cea:	95 e0       	ldi	r25, 0x05	; 5
 cec:	90 93 e1 00 	sts	0x00E1, r25	; 0x8000e1 <_end+0x1>
 cf0:	80 93 e0 00 	sts	0x00E0, r24	; 0x8000e0 <_end>
 cf4:	08 95       	ret

Disassembly of section .text.SerStateClkHigh:

00000bee <SerStateClkHigh>:
	return;
}

void SerStateClkHigh()
{
	SCLK_HIGH;
 bee:	88 b3       	in	r24, 0x18	; 24
 bf0:	82 60       	ori	r24, 0x02	; 2
 bf2:	88 bb       	out	0x18, r24	; 24
	if(!Cnt)
 bf4:	80 91 e8 00 	lds	r24, 0x00E8	; 0x8000e8 <Cnt>
 bf8:	81 11       	cpse	r24, r1
 bfa:	07 c0       	rjmp	.+14     	; 0xc0a <SerStateClkHigh+0x1c>
	{
		SerState = SerStateFsyncUp;		// 16 Bit erreicht
 bfc:	8b ec       	ldi	r24, 0xCB	; 203
 bfe:	95 e0       	ldi	r25, 0x05	; 5
 c00:	90 93 e1 00 	sts	0x00E1, r25	; 0x8000e1 <_end+0x1>
 c04:	80 93 e0 00 	sts	0x00E0, r24	; 0x8000e0 <_end>
		return;
 c08:	08 95       	ret
	}
	SerState = SerStateData;
 c0a:	8b ed       	ldi	r24, 0xDB	; 219
 c0c:	94 e0       	ldi	r25, 0x04	; 4
 c0e:	90 93 e1 00 	sts	0x00E1, r25	; 0x8000e1 <_end+0x1>
 c12:	80 93 e0 00 	sts	0x00E0, r24	; 0x8000e0 <_end>
 c16:	08 95       	ret

Disassembly of section .text.SerStateFsyncUp:

00000b96 <SerStateFsyncUp>:
	return;
}

void SerStateFsyncUp()
{
	FSYNC_HIGH;
 b96:	88 b3       	in	r24, 0x18	; 24
 b98:	84 60       	ori	r24, 0x04	; 4
 b9a:	88 bb       	out	0x18, r24	; 24
	if(p>=DatRegN)
 b9c:	90 91 ca 00 	lds	r25, 0x00CA	; 0x8000ca <p>
 ba0:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <DatRegN>
 ba4:	98 17       	cp	r25, r24
 ba6:	38 f0       	brcs	.+14     	; 0xbb6 <SerStateFsyncUp+0x20>
	{
		SerState = SerStateStop;
 ba8:	82 ee       	ldi	r24, 0xE2	; 226
 baa:	96 e0       	ldi	r25, 0x06	; 6
 bac:	90 93 e1 00 	sts	0x00E1, r25	; 0x8000e1 <_end+0x1>
 bb0:	80 93 e0 00 	sts	0x00E0, r24	; 0x8000e0 <_end>
		return;
 bb4:	08 95       	ret
	}
	SerState = SerStateFsyncDwn;
 bb6:	81 e4       	ldi	r24, 0x41	; 65
 bb8:	95 e0       	ldi	r25, 0x05	; 5
 bba:	90 93 e1 00 	sts	0x00E1, r25	; 0x8000e1 <_end+0x1>
 bbe:	80 93 e0 00 	sts	0x00E0, r24	; 0x8000e0 <_end>
 bc2:	08 95       	ret

Disassembly of section .text.SerStateStop:

00000dc4 <SerStateStop>:
	return;
}

void SerStateStop()
{
 dc4:	08 95       	ret

Disassembly of section .text.CallSmSer:

00000d98 <CallSmSer>:

void (* SerState)() = SerStateStop;

void CallSmSer()
{
	SerState();							// call state
 d98:	e0 91 e0 00 	lds	r30, 0x00E0	; 0x8000e0 <_end>
 d9c:	f0 91 e1 00 	lds	r31, 0x00E1	; 0x8000e1 <_end+0x1>
 da0:	09 95       	icall
 da2:	08 95       	ret

Disassembly of section .text.InitFSK:

00000164 <InitFSK>:
{
	return;
}

void InitFSK(uint64_t freq0, uint64_t freq1)                                    // AD9833 initialisieren
{
 164:	2f 92       	push	r2
 166:	3f 92       	push	r3
 168:	4f 92       	push	r4
 16a:	5f 92       	push	r5
 16c:	6f 92       	push	r6
 16e:	7f 92       	push	r7
 170:	8f 92       	push	r8
 172:	9f 92       	push	r9
 174:	af 92       	push	r10
 176:	bf 92       	push	r11
 178:	cf 92       	push	r12
 17a:	df 92       	push	r13
 17c:	ef 92       	push	r14
 17e:	ff 92       	push	r15
 180:	0f 93       	push	r16
 182:	1f 93       	push	r17
 184:	cf 93       	push	r28
 186:	df 93       	push	r29
 188:	cd b7       	in	r28, 0x3d	; 61
 18a:	de b7       	in	r29, 0x3e	; 62
 18c:	e0 97       	sbiw	r28, 0x30	; 48
 18e:	0f b6       	in	r0, 0x3f	; 63
 190:	f8 94       	cli
 192:	de bf       	out	0x3e, r29	; 62
 194:	0f be       	out	0x3f, r0	; 63
 196:	cd bf       	out	0x3d, r28	; 61
 198:	3a 2c       	mov	r3, r10
 19a:	4b 2c       	mov	r4, r11
 19c:	5c 2c       	mov	r5, r12
 19e:	6d 2c       	mov	r6, r13
 1a0:	7e 2c       	mov	r7, r14
 1a2:	8f 2c       	mov	r8, r15
 1a4:	90 2e       	mov	r9, r16
 1a6:	21 2e       	mov	r2, r17
	volatile uint64_t freq_reg0 = freq0   * 268435456 / F_MCLK_AD9833;			// FREQREG = fout / fmclk * 2^28
 1a8:	0c e1       	ldi	r16, 0x1C	; 28
 1aa:	0e 94 b2 05 	call	0xb64	; 0xb64 <__ashldi3>
 1ae:	68 94       	set
 1b0:	aa 24       	eor	r10, r10
 1b2:	a6 f8       	bld	r10, 6
 1b4:	0f 2e       	mov	r0, r31
 1b6:	f8 e7       	ldi	r31, 0x78	; 120
 1b8:	bf 2e       	mov	r11, r31
 1ba:	f0 2d       	mov	r31, r0
 1bc:	0f 2e       	mov	r0, r31
 1be:	fd e7       	ldi	r31, 0x7D	; 125
 1c0:	cf 2e       	mov	r12, r31
 1c2:	f0 2d       	mov	r31, r0
 1c4:	dd 24       	eor	r13, r13
 1c6:	d3 94       	inc	r13
 1c8:	e1 2c       	mov	r14, r1
 1ca:	f1 2c       	mov	r15, r1
 1cc:	00 e0       	ldi	r16, 0x00	; 0
 1ce:	10 e0       	ldi	r17, 0x00	; 0
 1d0:	0e 94 4e 06 	call	0xc9c	; 0xc9c <__udivdi3>
 1d4:	29 83       	std	Y+1, r18	; 0x01
 1d6:	3a 83       	std	Y+2, r19	; 0x02
 1d8:	4b 83       	std	Y+3, r20	; 0x03
 1da:	5c 83       	std	Y+4, r21	; 0x04
 1dc:	6d 83       	std	Y+5, r22	; 0x05
 1de:	7e 83       	std	Y+6, r23	; 0x06
 1e0:	8f 83       	std	Y+7, r24	; 0x07
 1e2:	98 87       	std	Y+8, r25	; 0x08
	volatile uint64_t freq_reg1 = freq1   * 268435456 / F_MCLK_AD9833;	
 1e4:	23 2d       	mov	r18, r3
 1e6:	34 2d       	mov	r19, r4
 1e8:	45 2d       	mov	r20, r5
 1ea:	56 2d       	mov	r21, r6
 1ec:	67 2d       	mov	r22, r7
 1ee:	78 2d       	mov	r23, r8
 1f0:	89 2d       	mov	r24, r9
 1f2:	92 2d       	mov	r25, r2
 1f4:	0c e1       	ldi	r16, 0x1C	; 28
 1f6:	0e 94 b2 05 	call	0xb64	; 0xb64 <__ashldi3>
 1fa:	00 e0       	ldi	r16, 0x00	; 0
 1fc:	0e 94 4e 06 	call	0xc9c	; 0xc9c <__udivdi3>
 200:	29 87       	std	Y+9, r18	; 0x09
 202:	3a 87       	std	Y+10, r19	; 0x0a
 204:	4b 87       	std	Y+11, r20	; 0x0b
 206:	5c 87       	std	Y+12, r21	; 0x0c
 208:	6d 87       	std	Y+13, r22	; 0x0d
 20a:	7e 87       	std	Y+14, r23	; 0x0e
 20c:	8f 87       	std	Y+15, r24	; 0x0f
 20e:	98 8b       	std	Y+16, r25	; 0x10
	
	volatile uint64_t f0low = (freq_reg0 & 0x3FFF) | 0x4000;
 210:	99 81       	ldd	r25, Y+1	; 0x01
 212:	8a 81       	ldd	r24, Y+2	; 0x02
 214:	2b 81       	ldd	r18, Y+3	; 0x03
 216:	2c 81       	ldd	r18, Y+4	; 0x04
 218:	2d 81       	ldd	r18, Y+5	; 0x05
 21a:	2e 81       	ldd	r18, Y+6	; 0x06
 21c:	2f 81       	ldd	r18, Y+7	; 0x07
 21e:	28 85       	ldd	r18, Y+8	; 0x08
 220:	8f 73       	andi	r24, 0x3F	; 63
 222:	80 64       	ori	r24, 0x40	; 64
 224:	99 8b       	std	Y+17, r25	; 0x11
 226:	8a 8b       	std	Y+18, r24	; 0x12
 228:	1b 8a       	std	Y+19, r1	; 0x13
 22a:	1c 8a       	std	Y+20, r1	; 0x14
 22c:	1d 8a       	std	Y+21, r1	; 0x15
 22e:	1e 8a       	std	Y+22, r1	; 0x16
 230:	1f 8a       	std	Y+23, r1	; 0x17
 232:	18 8e       	std	Y+24, r1	; 0x18
	volatile uint64_t f0high = ((freq_reg0 >> 14) & 0x3FFF) | 0x4000;
 234:	29 81       	ldd	r18, Y+1	; 0x01
 236:	3a 81       	ldd	r19, Y+2	; 0x02
 238:	4b 81       	ldd	r20, Y+3	; 0x03
 23a:	5c 81       	ldd	r21, Y+4	; 0x04
 23c:	6d 81       	ldd	r22, Y+5	; 0x05
 23e:	7e 81       	ldd	r23, Y+6	; 0x06
 240:	8f 81       	ldd	r24, Y+7	; 0x07
 242:	98 85       	ldd	r25, Y+8	; 0x08
 244:	0e e0       	ldi	r16, 0x0E	; 14
 246:	0e 94 61 05 	call	0xac2	; 0xac2 <__lshrdi3>
 24a:	3f 73       	andi	r19, 0x3F	; 63
 24c:	30 64       	ori	r19, 0x40	; 64
 24e:	29 8f       	std	Y+25, r18	; 0x19
 250:	3a 8f       	std	Y+26, r19	; 0x1a
 252:	1b 8e       	std	Y+27, r1	; 0x1b
 254:	1c 8e       	std	Y+28, r1	; 0x1c
 256:	1d 8e       	std	Y+29, r1	; 0x1d
 258:	1e 8e       	std	Y+30, r1	; 0x1e
 25a:	1f 8e       	std	Y+31, r1	; 0x1f
 25c:	18 a2       	std	Y+32, r1	; 0x20
	
	volatile uint64_t f1low = (freq_reg1 & 0x3FFF) | 0x8000;
 25e:	99 85       	ldd	r25, Y+9	; 0x09
 260:	8a 85       	ldd	r24, Y+10	; 0x0a
 262:	2b 85       	ldd	r18, Y+11	; 0x0b
 264:	2c 85       	ldd	r18, Y+12	; 0x0c
 266:	2d 85       	ldd	r18, Y+13	; 0x0d
 268:	2e 85       	ldd	r18, Y+14	; 0x0e
 26a:	2f 85       	ldd	r18, Y+15	; 0x0f
 26c:	28 89       	ldd	r18, Y+16	; 0x10
 26e:	8f 73       	andi	r24, 0x3F	; 63
 270:	80 68       	ori	r24, 0x80	; 128
 272:	99 a3       	std	Y+33, r25	; 0x21
 274:	8a a3       	std	Y+34, r24	; 0x22
 276:	1b a2       	std	Y+35, r1	; 0x23
 278:	1c a2       	std	Y+36, r1	; 0x24
 27a:	1d a2       	std	Y+37, r1	; 0x25
 27c:	1e a2       	std	Y+38, r1	; 0x26
 27e:	1f a2       	std	Y+39, r1	; 0x27
 280:	18 a6       	std	Y+40, r1	; 0x28
	volatile uint64_t f1high = ((freq_reg1 >> 14) & 0x3FFF) | 0x8000;
 282:	29 85       	ldd	r18, Y+9	; 0x09
 284:	3a 85       	ldd	r19, Y+10	; 0x0a
 286:	4b 85       	ldd	r20, Y+11	; 0x0b
 288:	5c 85       	ldd	r21, Y+12	; 0x0c
 28a:	6d 85       	ldd	r22, Y+13	; 0x0d
 28c:	7e 85       	ldd	r23, Y+14	; 0x0e
 28e:	8f 85       	ldd	r24, Y+15	; 0x0f
 290:	98 89       	ldd	r25, Y+16	; 0x10
 292:	0e 94 61 05 	call	0xac2	; 0xac2 <__lshrdi3>
 296:	3f 73       	andi	r19, 0x3F	; 63
 298:	30 68       	ori	r19, 0x80	; 128
 29a:	29 a7       	std	Y+41, r18	; 0x29
 29c:	3a a7       	std	Y+42, r19	; 0x2a
 29e:	1b a6       	std	Y+43, r1	; 0x2b
 2a0:	1c a6       	std	Y+44, r1	; 0x2c
 2a2:	1d a6       	std	Y+45, r1	; 0x2d
 2a4:	1e a6       	std	Y+46, r1	; 0x2e
 2a6:	1f a6       	std	Y+47, r1	; 0x2f
 2a8:	18 aa       	std	Y+48, r1	; 0x30
	
	
	DatRegs[0] = 0x2100;	// Reset               // zuerst R0 ausgeben
 2aa:	e0 ed       	ldi	r30, 0xD0	; 208
 2ac:	f0 e0       	ldi	r31, 0x00	; 0
 2ae:	80 e0       	ldi	r24, 0x00	; 0
 2b0:	91 e2       	ldi	r25, 0x21	; 33
 2b2:	91 83       	std	Z+1, r25	; 0x01
 2b4:	80 83       	st	Z, r24
	
	DatRegs[1] = f0low;		// LSByte
 2b6:	39 89       	ldd	r19, Y+17	; 0x11
 2b8:	2a 89       	ldd	r18, Y+18	; 0x12
 2ba:	8b 89       	ldd	r24, Y+19	; 0x13
 2bc:	8c 89       	ldd	r24, Y+20	; 0x14
 2be:	8d 89       	ldd	r24, Y+21	; 0x15
 2c0:	8e 89       	ldd	r24, Y+22	; 0x16
 2c2:	8f 89       	ldd	r24, Y+23	; 0x17
 2c4:	88 8d       	ldd	r24, Y+24	; 0x18
 2c6:	32 83       	std	Z+2, r19	; 0x02
 2c8:	23 83       	std	Z+3, r18	; 0x03
	DatRegs[2] = f0high;	// MSByte
 2ca:	39 8d       	ldd	r19, Y+25	; 0x19
 2cc:	2a 8d       	ldd	r18, Y+26	; 0x1a
 2ce:	8b 8d       	ldd	r24, Y+27	; 0x1b
 2d0:	8c 8d       	ldd	r24, Y+28	; 0x1c
 2d2:	8d 8d       	ldd	r24, Y+29	; 0x1d
 2d4:	8e 8d       	ldd	r24, Y+30	; 0x1e
 2d6:	8f 8d       	ldd	r24, Y+31	; 0x1f
 2d8:	88 a1       	ldd	r24, Y+32	; 0x20
 2da:	34 83       	std	Z+4, r19	; 0x04
 2dc:	25 83       	std	Z+5, r18	; 0x05
	
	DatRegs[3] = f1low;		// LSByte
 2de:	39 a1       	ldd	r19, Y+33	; 0x21
 2e0:	2a a1       	ldd	r18, Y+34	; 0x22
 2e2:	8b a1       	ldd	r24, Y+35	; 0x23
 2e4:	8c a1       	ldd	r24, Y+36	; 0x24
 2e6:	8d a1       	ldd	r24, Y+37	; 0x25
 2e8:	8e a1       	ldd	r24, Y+38	; 0x26
 2ea:	8f a1       	ldd	r24, Y+39	; 0x27
 2ec:	88 a5       	ldd	r24, Y+40	; 0x28
 2ee:	36 83       	std	Z+6, r19	; 0x06
 2f0:	27 83       	std	Z+7, r18	; 0x07
	DatRegs[4] = f1high;	// MSByte	
 2f2:	39 a5       	ldd	r19, Y+41	; 0x29
 2f4:	2a a5       	ldd	r18, Y+42	; 0x2a
 2f6:	8b a5       	ldd	r24, Y+43	; 0x2b
 2f8:	8c a5       	ldd	r24, Y+44	; 0x2c
 2fa:	8d a5       	ldd	r24, Y+45	; 0x2d
 2fc:	8e a5       	ldd	r24, Y+46	; 0x2e
 2fe:	8f a5       	ldd	r24, Y+47	; 0x2f
 300:	88 a9       	ldd	r24, Y+48	; 0x30
 302:	30 87       	std	Z+8, r19	; 0x08
 304:	21 87       	std	Z+9, r18	; 0x09
		
	DatRegs[5] = 0xC000;    // PHASE 
 306:	80 e0       	ldi	r24, 0x00	; 0
 308:	90 ec       	ldi	r25, 0xC0	; 192
 30a:	93 87       	std	Z+11, r25	; 0x0b
 30c:	82 87       	std	Z+10, r24	; 0x0a
	DatRegs[6] = 0xE000;    // PHASE 
 30e:	80 e0       	ldi	r24, 0x00	; 0
 310:	90 ee       	ldi	r25, 0xE0	; 224
 312:	95 87       	std	Z+13, r25	; 0x0d
 314:	84 87       	std	Z+12, r24	; 0x0c
	DatRegs[7] = 0x2000;	// Reset wegnehmen    // zuletzt R7 ausgeben
 316:	80 e0       	ldi	r24, 0x00	; 0
 318:	90 e2       	ldi	r25, 0x20	; 32
 31a:	97 87       	std	Z+15, r25	; 0x0f
 31c:	86 87       	std	Z+14, r24	; 0x0e
		
	DatRegN = 8;
 31e:	88 e0       	ldi	r24, 0x08	; 8
 320:	80 93 cb 00 	sts	0x00CB, r24	; 0x8000cb <DatRegN>
}
 324:	e0 96       	adiw	r28, 0x30	; 48
 326:	0f b6       	in	r0, 0x3f	; 63
 328:	f8 94       	cli
 32a:	de bf       	out	0x3e, r29	; 62
 32c:	0f be       	out	0x3f, r0	; 63
 32e:	cd bf       	out	0x3d, r28	; 61
 330:	df 91       	pop	r29
 332:	cf 91       	pop	r28
 334:	1f 91       	pop	r17
 336:	0f 91       	pop	r16
 338:	ff 90       	pop	r15
 33a:	ef 90       	pop	r14
 33c:	df 90       	pop	r13
 33e:	cf 90       	pop	r12
 340:	bf 90       	pop	r11
 342:	af 90       	pop	r10
 344:	9f 90       	pop	r9
 346:	8f 90       	pop	r8
 348:	7f 90       	pop	r7
 34a:	6f 90       	pop	r6
 34c:	5f 90       	pop	r5
 34e:	4f 90       	pop	r4
 350:	3f 90       	pop	r3
 352:	2f 90       	pop	r2
 354:	08 95       	ret

Disassembly of section .text.FskSpace:

00000442 <FskSpace>:


void FskSpace()		// 0x0000 in AD9833 schieben
{
	FSYNC_LOW;
 442:	88 b3       	in	r24, 0x18	; 24
 444:	8b 7f       	andi	r24, 0xFB	; 251
 446:	88 bb       	out	0x18, r24	; 24
	SDATA_LOW;
 448:	88 b3       	in	r24, 0x18	; 24
 44a:	8e 7f       	andi	r24, 0xFE	; 254
 44c:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 44e:	88 b3       	in	r24, 0x18	; 24
 450:	8d 7f       	andi	r24, 0xFD	; 253
 452:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 454:	88 b3       	in	r24, 0x18	; 24
 456:	82 60       	ori	r24, 0x02	; 2
 458:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 45a:	88 b3       	in	r24, 0x18	; 24
 45c:	8d 7f       	andi	r24, 0xFD	; 253
 45e:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 460:	88 b3       	in	r24, 0x18	; 24
 462:	82 60       	ori	r24, 0x02	; 2
 464:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 466:	88 b3       	in	r24, 0x18	; 24
 468:	8d 7f       	andi	r24, 0xFD	; 253
 46a:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 46c:	88 b3       	in	r24, 0x18	; 24
 46e:	82 60       	ori	r24, 0x02	; 2
 470:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 472:	88 b3       	in	r24, 0x18	; 24
 474:	8d 7f       	andi	r24, 0xFD	; 253
 476:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 478:	88 b3       	in	r24, 0x18	; 24
 47a:	82 60       	ori	r24, 0x02	; 2
 47c:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 47e:	88 b3       	in	r24, 0x18	; 24
 480:	8d 7f       	andi	r24, 0xFD	; 253
 482:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 484:	88 b3       	in	r24, 0x18	; 24
 486:	82 60       	ori	r24, 0x02	; 2
 488:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 48a:	88 b3       	in	r24, 0x18	; 24
 48c:	8d 7f       	andi	r24, 0xFD	; 253
 48e:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 490:	88 b3       	in	r24, 0x18	; 24
 492:	82 60       	ori	r24, 0x02	; 2
 494:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 496:	88 b3       	in	r24, 0x18	; 24
 498:	8d 7f       	andi	r24, 0xFD	; 253
 49a:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 49c:	88 b3       	in	r24, 0x18	; 24
 49e:	82 60       	ori	r24, 0x02	; 2
 4a0:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 4a2:	88 b3       	in	r24, 0x18	; 24
 4a4:	8d 7f       	andi	r24, 0xFD	; 253
 4a6:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 4a8:	88 b3       	in	r24, 0x18	; 24
 4aa:	82 60       	ori	r24, 0x02	; 2
 4ac:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 4ae:	88 b3       	in	r24, 0x18	; 24
 4b0:	8d 7f       	andi	r24, 0xFD	; 253
 4b2:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 4b4:	88 b3       	in	r24, 0x18	; 24
 4b6:	82 60       	ori	r24, 0x02	; 2
 4b8:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 4ba:	88 b3       	in	r24, 0x18	; 24
 4bc:	8d 7f       	andi	r24, 0xFD	; 253
 4be:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 4c0:	88 b3       	in	r24, 0x18	; 24
 4c2:	82 60       	ori	r24, 0x02	; 2
 4c4:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 4c6:	88 b3       	in	r24, 0x18	; 24
 4c8:	8d 7f       	andi	r24, 0xFD	; 253
 4ca:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 4cc:	88 b3       	in	r24, 0x18	; 24
 4ce:	82 60       	ori	r24, 0x02	; 2
 4d0:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 4d2:	88 b3       	in	r24, 0x18	; 24
 4d4:	8d 7f       	andi	r24, 0xFD	; 253
 4d6:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 4d8:	88 b3       	in	r24, 0x18	; 24
 4da:	82 60       	ori	r24, 0x02	; 2
 4dc:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 4de:	88 b3       	in	r24, 0x18	; 24
 4e0:	8d 7f       	andi	r24, 0xFD	; 253
 4e2:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 4e4:	88 b3       	in	r24, 0x18	; 24
 4e6:	82 60       	ori	r24, 0x02	; 2
 4e8:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 4ea:	88 b3       	in	r24, 0x18	; 24
 4ec:	8d 7f       	andi	r24, 0xFD	; 253
 4ee:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 4f0:	88 b3       	in	r24, 0x18	; 24
 4f2:	82 60       	ori	r24, 0x02	; 2
 4f4:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 4f6:	88 b3       	in	r24, 0x18	; 24
 4f8:	8d 7f       	andi	r24, 0xFD	; 253
 4fa:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 4fc:	88 b3       	in	r24, 0x18	; 24
 4fe:	82 60       	ori	r24, 0x02	; 2
 500:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 502:	88 b3       	in	r24, 0x18	; 24
 504:	8d 7f       	andi	r24, 0xFD	; 253
 506:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 508:	88 b3       	in	r24, 0x18	; 24
 50a:	82 60       	ori	r24, 0x02	; 2
 50c:	88 bb       	out	0x18, r24	; 24
	FSYNC_HIGH;
 50e:	88 b3       	in	r24, 0x18	; 24
 510:	84 60       	ori	r24, 0x04	; 4
 512:	88 bb       	out	0x18, r24	; 24
	
	ROT_LOW;
 514:	82 b3       	in	r24, 0x12	; 18
 516:	8f 7b       	andi	r24, 0xBF	; 191
 518:	82 bb       	out	0x12, r24	; 18
	GELB_HIGH;
 51a:	82 b3       	in	r24, 0x12	; 18
 51c:	80 62       	ori	r24, 0x20	; 32
 51e:	82 bb       	out	0x12, r24	; 18
 520:	08 95       	ret

Disassembly of section .text.FskMark:

00000356 <FskMark>:
}

void FskMark()			// 0x0800 in AD9833 schieben
{
	FSYNC_LOW;
 356:	88 b3       	in	r24, 0x18	; 24
 358:	8b 7f       	andi	r24, 0xFB	; 251
 35a:	88 bb       	out	0x18, r24	; 24
	SDATA_LOW;
 35c:	88 b3       	in	r24, 0x18	; 24
 35e:	8e 7f       	andi	r24, 0xFE	; 254
 360:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 362:	88 b3       	in	r24, 0x18	; 24
 364:	8d 7f       	andi	r24, 0xFD	; 253
 366:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 368:	88 b3       	in	r24, 0x18	; 24
 36a:	82 60       	ori	r24, 0x02	; 2
 36c:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 36e:	88 b3       	in	r24, 0x18	; 24
 370:	8d 7f       	andi	r24, 0xFD	; 253
 372:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 374:	88 b3       	in	r24, 0x18	; 24
 376:	82 60       	ori	r24, 0x02	; 2
 378:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 37a:	88 b3       	in	r24, 0x18	; 24
 37c:	8d 7f       	andi	r24, 0xFD	; 253
 37e:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 380:	88 b3       	in	r24, 0x18	; 24
 382:	82 60       	ori	r24, 0x02	; 2
 384:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 386:	88 b3       	in	r24, 0x18	; 24
 388:	8d 7f       	andi	r24, 0xFD	; 253
 38a:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 38c:	88 b3       	in	r24, 0x18	; 24
 38e:	82 60       	ori	r24, 0x02	; 2
 390:	88 bb       	out	0x18, r24	; 24
	SDATA_HIGH;
 392:	88 b3       	in	r24, 0x18	; 24
 394:	81 60       	ori	r24, 0x01	; 1
 396:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 398:	88 b3       	in	r24, 0x18	; 24
 39a:	8d 7f       	andi	r24, 0xFD	; 253
 39c:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 39e:	88 b3       	in	r24, 0x18	; 24
 3a0:	82 60       	ori	r24, 0x02	; 2
 3a2:	88 bb       	out	0x18, r24	; 24
	SDATA_LOW;
 3a4:	88 b3       	in	r24, 0x18	; 24
 3a6:	8e 7f       	andi	r24, 0xFE	; 254
 3a8:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 3aa:	88 b3       	in	r24, 0x18	; 24
 3ac:	8d 7f       	andi	r24, 0xFD	; 253
 3ae:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 3b0:	88 b3       	in	r24, 0x18	; 24
 3b2:	82 60       	ori	r24, 0x02	; 2
 3b4:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 3b6:	88 b3       	in	r24, 0x18	; 24
 3b8:	8d 7f       	andi	r24, 0xFD	; 253
 3ba:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 3bc:	88 b3       	in	r24, 0x18	; 24
 3be:	82 60       	ori	r24, 0x02	; 2
 3c0:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 3c2:	88 b3       	in	r24, 0x18	; 24
 3c4:	8d 7f       	andi	r24, 0xFD	; 253
 3c6:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 3c8:	88 b3       	in	r24, 0x18	; 24
 3ca:	82 60       	ori	r24, 0x02	; 2
 3cc:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 3ce:	88 b3       	in	r24, 0x18	; 24
 3d0:	8d 7f       	andi	r24, 0xFD	; 253
 3d2:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 3d4:	88 b3       	in	r24, 0x18	; 24
 3d6:	82 60       	ori	r24, 0x02	; 2
 3d8:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 3da:	88 b3       	in	r24, 0x18	; 24
 3dc:	8d 7f       	andi	r24, 0xFD	; 253
 3de:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 3e0:	88 b3       	in	r24, 0x18	; 24
 3e2:	82 60       	ori	r24, 0x02	; 2
 3e4:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 3e6:	88 b3       	in	r24, 0x18	; 24
 3e8:	8d 7f       	andi	r24, 0xFD	; 253
 3ea:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 3ec:	88 b3       	in	r24, 0x18	; 24
 3ee:	82 60       	ori	r24, 0x02	; 2
 3f0:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 3f2:	88 b3       	in	r24, 0x18	; 24
 3f4:	8d 7f       	andi	r24, 0xFD	; 253
 3f6:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 3f8:	88 b3       	in	r24, 0x18	; 24
 3fa:	82 60       	ori	r24, 0x02	; 2
 3fc:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 3fe:	88 b3       	in	r24, 0x18	; 24
 400:	8d 7f       	andi	r24, 0xFD	; 253
 402:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 404:	88 b3       	in	r24, 0x18	; 24
 406:	82 60       	ori	r24, 0x02	; 2
 408:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 40a:	88 b3       	in	r24, 0x18	; 24
 40c:	8d 7f       	andi	r24, 0xFD	; 253
 40e:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 410:	88 b3       	in	r24, 0x18	; 24
 412:	82 60       	ori	r24, 0x02	; 2
 414:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 416:	88 b3       	in	r24, 0x18	; 24
 418:	8d 7f       	andi	r24, 0xFD	; 253
 41a:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 41c:	88 b3       	in	r24, 0x18	; 24
 41e:	82 60       	ori	r24, 0x02	; 2
 420:	88 bb       	out	0x18, r24	; 24
	SCLK_LOW;
 422:	88 b3       	in	r24, 0x18	; 24
 424:	8d 7f       	andi	r24, 0xFD	; 253
 426:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 428:	88 b3       	in	r24, 0x18	; 24
 42a:	82 60       	ori	r24, 0x02	; 2
 42c:	88 bb       	out	0x18, r24	; 24
	FSYNC_HIGH;
 42e:	88 b3       	in	r24, 0x18	; 24
 430:	84 60       	ori	r24, 0x04	; 4
 432:	88 bb       	out	0x18, r24	; 24
	
	GELB_LOW;
 434:	82 b3       	in	r24, 0x12	; 18
 436:	8f 7d       	andi	r24, 0xDF	; 223
 438:	82 bb       	out	0x12, r24	; 18
	ROT_HIGH;
 43a:	82 b3       	in	r24, 0x12	; 18
 43c:	80 64       	ori	r24, 0x40	; 64
 43e:	82 bb       	out	0x12, r24	; 18
 440:	08 95       	ret

Disassembly of section .text.SerInit:

00000b32 <SerInit>:
}

void SerInit()						// init AD9833
{
	FSYNC_DDR_OUT;					// Chip-Select AD9833
 b32:	87 b3       	in	r24, 0x17	; 23
 b34:	84 60       	ori	r24, 0x04	; 4
 b36:	87 bb       	out	0x17, r24	; 23
	SDATA_DDR_OUT;					// Data AD9833
 b38:	87 b3       	in	r24, 0x17	; 23
 b3a:	81 60       	ori	r24, 0x01	; 1
 b3c:	87 bb       	out	0x17, r24	; 23
	SCLK_DDR_OUT;					// Clock AD9833
 b3e:	87 b3       	in	r24, 0x17	; 23
 b40:	82 60       	ori	r24, 0x02	; 2
 b42:	87 bb       	out	0x17, r24	; 23
	FSYNC_HIGH;			
 b44:	88 b3       	in	r24, 0x18	; 24
 b46:	84 60       	ori	r24, 0x04	; 4
 b48:	88 bb       	out	0x18, r24	; 24
	SCLK_HIGH;
 b4a:	88 b3       	in	r24, 0x18	; 24
 b4c:	82 60       	ori	r24, 0x02	; 2
 b4e:	88 bb       	out	0x18, r24	; 24
	SDATA_HIGH;
 b50:	88 b3       	in	r24, 0x18	; 24
 b52:	81 60       	ori	r24, 0x01	; 1
 b54:	88 bb       	out	0x18, r24	; 24
	SerState = SerStateStop;
 b56:	82 ee       	ldi	r24, 0xE2	; 226
 b58:	96 e0       	ldi	r25, 0x06	; 6
 b5a:	90 93 e1 00 	sts	0x00E1, r25	; 0x8000e1 <_end+0x1>
 b5e:	80 93 e0 00 	sts	0x00E0, r24	; 0x8000e0 <_end>
 b62:	08 95       	ret

Disassembly of section .text.SerStart:

00000d40 <SerStart>:
}

void SerStart()
{
	p = 0;
 d40:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <p>
	SerState = SerStateStart;
 d44:	8c e0       	ldi	r24, 0x0C	; 12
 d46:	96 e0       	ldi	r25, 0x06	; 6
 d48:	90 93 e1 00 	sts	0x00E1, r25	; 0x8000e1 <_end+0x1>
 d4c:	80 93 e0 00 	sts	0x00E0, r24	; 0x8000e0 <_end>
 d50:	08 95       	ret

Disassembly of section .text.isSer:

00000cf6 <isSer>:
}

bool isSer()
{
	return !(SerState == SerStateStop);
 cf6:	81 e0       	ldi	r24, 0x01	; 1
 cf8:	20 91 e0 00 	lds	r18, 0x00E0	; 0x8000e0 <_end>
 cfc:	30 91 e1 00 	lds	r19, 0x00E1	; 0x8000e1 <_end+0x1>
 d00:	22 5e       	subi	r18, 0xE2	; 226
 d02:	36 40       	sbci	r19, 0x06	; 6
 d04:	09 f4       	brne	.+2      	; 0xd08 <isSer+0x12>
 d06:	80 e0       	ldi	r24, 0x00	; 0
 d08:	08 95       	ret

Disassembly of section .text.init_timer_ctc:

0000096e <init_timer_ctc>:

volatile static uint16_t normal_divider;
volatile static uint16_t ctc_divider;

void init_timer_ctc(float firq)
{
 96e:	9b 01       	movw	r18, r22
 970:	ac 01       	movw	r20, r24
	// Timer1 konfigurieren (16-Bit Timer) im CTC-Modus
	TCCR1B |= (1 << WGM12);		// CTC-Modus aktivieren
 972:	8e b5       	in	r24, 0x2e	; 46
 974:	88 60       	ori	r24, 0x08	; 8
 976:	8e bd       	out	0x2e, r24	; 46
	TCCR1B |= (1 << CS11);		// Prescaler auf 8 setzen, CS10 und CS12 auf 0 setzen
 978:	8e b5       	in	r24, 0x2e	; 46
 97a:	82 60       	ori	r24, 0x02	; 2
 97c:	8e bd       	out	0x2e, r24	; 46
	TIMSK |= (1 << OCIE1A);		// Output Compare Match A Interrupt aktivieren
 97e:	89 b7       	in	r24, 0x39	; 57
 980:	80 61       	ori	r24, 0x10	; 16
 982:	89 bf       	out	0x39, r24	; 57
	
	// Vergleichswert fr CTC-Modus setzen, damit alle 1/firq s ein Interrupt ausgelst wird
	
	ctc_divider = F_CPU/prescaler/firq - 1;
 984:	60 e0       	ldi	r22, 0x00	; 0
 986:	70 e0       	ldi	r23, 0x00	; 0
 988:	81 ee       	ldi	r24, 0xE1	; 225
 98a:	99 e4       	ldi	r25, 0x49	; 73
 98c:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divsf3>
 990:	20 e0       	ldi	r18, 0x00	; 0
 992:	30 e0       	ldi	r19, 0x00	; 0
 994:	40 e8       	ldi	r20, 0x80	; 128
 996:	5f e3       	ldi	r21, 0x3F	; 63
 998:	0e 94 b0 06 	call	0xd60	; 0xd60 <__subsf3>
 99c:	0e 94 0f 04 	call	0x81e	; 0x81e <__fixunssfsi>
 9a0:	70 93 e5 00 	sts	0x00E5, r23	; 0x8000e5 <ctc_divider+0x1>
 9a4:	60 93 e4 00 	sts	0x00E4, r22	; 0x8000e4 <ctc_divider>
	OCR1A = ctc_divider;
 9a8:	80 91 e4 00 	lds	r24, 0x00E4	; 0x8000e4 <ctc_divider>
 9ac:	90 91 e5 00 	lds	r25, 0x00E5	; 0x8000e5 <ctc_divider+0x1>
 9b0:	9b bd       	out	0x2b, r25	; 43
 9b2:	8a bd       	out	0x2a, r24	; 42
 9b4:	08 95       	ret

Disassembly of section .text.__vector_7:

000008d6 <__vector_7>:
}

ISR(TIMER1_COMPA_vect)			// IRQ CTC-Timer
{
 8d6:	1f 92       	push	r1
 8d8:	0f 92       	push	r0
 8da:	0f b6       	in	r0, 0x3f	; 63
 8dc:	0f 92       	push	r0
 8de:	11 24       	eor	r1, r1
 8e0:	2f 93       	push	r18
 8e2:	3f 93       	push	r19
 8e4:	4f 93       	push	r20
 8e6:	5f 93       	push	r21
 8e8:	6f 93       	push	r22
 8ea:	7f 93       	push	r23
 8ec:	8f 93       	push	r24
 8ee:	9f 93       	push	r25
 8f0:	af 93       	push	r26
 8f2:	bf 93       	push	r27
 8f4:	ef 93       	push	r30
 8f6:	ff 93       	push	r31
	smFSK();
 8f8:	e0 91 61 00 	lds	r30, 0x0061	; 0x800061 <smFSK>
 8fc:	f0 91 62 00 	lds	r31, 0x0062	; 0x800062 <smFSK+0x1>
 900:	09 95       	icall
}
 902:	ff 91       	pop	r31
 904:	ef 91       	pop	r30
 906:	bf 91       	pop	r27
 908:	af 91       	pop	r26
 90a:	9f 91       	pop	r25
 90c:	8f 91       	pop	r24
 90e:	7f 91       	pop	r23
 910:	6f 91       	pop	r22
 912:	5f 91       	pop	r21
 914:	4f 91       	pop	r20
 916:	3f 91       	pop	r19
 918:	2f 91       	pop	r18
 91a:	0f 90       	pop	r0
 91c:	0f be       	out	0x3f, r0	; 63
 91e:	0f 90       	pop	r0
 920:	1f 90       	pop	r1
 922:	18 95       	reti

Disassembly of section .text.__vector_9:

0000087c <__vector_9>:
	normal_divider = (65536 - F_CPU/prescaler/firq);  
	TCNT1 = normal_divider; 
}

ISR(TIMER1_OVF_vect)			// IRQ normal-Timer	
{
 87c:	1f 92       	push	r1
 87e:	0f 92       	push	r0
 880:	0f b6       	in	r0, 0x3f	; 63
 882:	0f 92       	push	r0
 884:	11 24       	eor	r1, r1
 886:	2f 93       	push	r18
 888:	3f 93       	push	r19
 88a:	4f 93       	push	r20
 88c:	5f 93       	push	r21
 88e:	6f 93       	push	r22
 890:	7f 93       	push	r23
 892:	8f 93       	push	r24
 894:	9f 93       	push	r25
 896:	af 93       	push	r26
 898:	bf 93       	push	r27
 89a:	ef 93       	push	r30
 89c:	ff 93       	push	r31
	// TCNT1 neu setzen, damit wieder nach 1/firq s ein Interrupt ausgelst wird
	TCNT1 = normal_divider;
 89e:	80 91 e6 00 	lds	r24, 0x00E6	; 0x8000e6 <normal_divider>
 8a2:	90 91 e7 00 	lds	r25, 0x00E7	; 0x8000e7 <normal_divider+0x1>
 8a6:	9d bd       	out	0x2d, r25	; 45
 8a8:	8c bd       	out	0x2c, r24	; 44
	smFSK();
 8aa:	e0 91 61 00 	lds	r30, 0x0061	; 0x800061 <smFSK>
 8ae:	f0 91 62 00 	lds	r31, 0x0062	; 0x800062 <smFSK+0x1>
 8b2:	09 95       	icall
}
 8b4:	ff 91       	pop	r31
 8b6:	ef 91       	pop	r30
 8b8:	bf 91       	pop	r27
 8ba:	af 91       	pop	r26
 8bc:	9f 91       	pop	r25
 8be:	8f 91       	pop	r24
 8c0:	7f 91       	pop	r23
 8c2:	6f 91       	pop	r22
 8c4:	5f 91       	pop	r21
 8c6:	4f 91       	pop	r20
 8c8:	3f 91       	pop	r19
 8ca:	2f 91       	pop	r18
 8cc:	0f 90       	pop	r0
 8ce:	0f be       	out	0x3f, r0	; 63
 8d0:	0f 90       	pop	r0
 8d2:	1f 90       	pop	r1
 8d4:	18 95       	reti

Disassembly of section .text.avrlibc.fplib:

00000d60 <__subsf3>:
 d60:	50 58       	subi	r21, 0x80	; 128

00000d62 <__addsf3>:
 d62:	bb 27       	eor	r27, r27
 d64:	aa 27       	eor	r26, r26
 d66:	0e 94 00 03 	call	0x600	; 0x600 <__addsf3x>
 d6a:	0c 94 1e 06 	jmp	0xc3c	; 0xc3c <__fp_round>

Disassembly of section .text.avrlibc.fplib:

00000600 <__addsf3x>:
 600:	11 c0       	rjmp	.+34     	; 0x624 <__addsf3x+0x24>
 602:	0e 94 b7 06 	call	0xd6e	; 0xd6e <__fp_pscA>
 606:	38 f0       	brcs	.+14     	; 0x616 <__addsf3x+0x16>
 608:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fp_pscB>
 60c:	20 f0       	brcs	.+8      	; 0x616 <__addsf3x+0x16>
 60e:	39 f4       	brne	.+14     	; 0x61e <__addsf3x+0x1e>
 610:	9f 3f       	cpi	r25, 0xFF	; 255
 612:	19 f4       	brne	.+6      	; 0x61a <__addsf3x+0x1a>
 614:	26 f4       	brtc	.+8      	; 0x61e <__addsf3x+0x1e>
 616:	0c 94 dc 06 	jmp	0xdb8	; 0xdb8 <__fp_nan>
 61a:	0e f4       	brtc	.+2      	; 0x61e <__addsf3x+0x1e>
 61c:	e0 95       	com	r30
 61e:	e7 fb       	bst	r30, 7
 620:	0c 94 d2 06 	jmp	0xda4	; 0xda4 <__fp_inf>
 624:	e9 2f       	mov	r30, r25
 626:	0e 94 fe 04 	call	0x9fc	; 0x9fc <__fp_split3>
 62a:	58 f3       	brcs	.-42     	; 0x602 <__addsf3x+0x2>
 62c:	ba 17       	cp	r27, r26
 62e:	62 07       	cpc	r22, r18
 630:	73 07       	cpc	r23, r19
 632:	84 07       	cpc	r24, r20
 634:	95 07       	cpc	r25, r21
 636:	20 f0       	brcs	.+8      	; 0x640 <__addsf3x+0x40>
 638:	79 f4       	brne	.+30     	; 0x658 <__addsf3x+0x58>
 63a:	a6 f5       	brtc	.+104    	; 0x6a4 <__addsf3x+0xa4>
 63c:	0c 94 c5 06 	jmp	0xd8a	; 0xd8a <__fp_zero>
 640:	0e f4       	brtc	.+2      	; 0x644 <__addsf3x+0x44>
 642:	e0 95       	com	r30
 644:	0b 2e       	mov	r0, r27
 646:	ba 2f       	mov	r27, r26
 648:	a0 2d       	mov	r26, r0
 64a:	0b 01       	movw	r0, r22
 64c:	b9 01       	movw	r22, r18
 64e:	90 01       	movw	r18, r0
 650:	0c 01       	movw	r0, r24
 652:	ca 01       	movw	r24, r20
 654:	a0 01       	movw	r20, r0
 656:	11 24       	eor	r1, r1
 658:	ff 27       	eor	r31, r31
 65a:	59 1b       	sub	r21, r25
 65c:	99 f0       	breq	.+38     	; 0x684 <__addsf3x+0x84>
 65e:	59 3f       	cpi	r21, 0xF9	; 249
 660:	50 f4       	brcc	.+20     	; 0x676 <__addsf3x+0x76>
 662:	50 3e       	cpi	r21, 0xE0	; 224
 664:	68 f1       	brcs	.+90     	; 0x6c0 <__addsf3x+0xc0>
 666:	1a 16       	cp	r1, r26
 668:	f0 40       	sbci	r31, 0x00	; 0
 66a:	a2 2f       	mov	r26, r18
 66c:	23 2f       	mov	r18, r19
 66e:	34 2f       	mov	r19, r20
 670:	44 27       	eor	r20, r20
 672:	58 5f       	subi	r21, 0xF8	; 248
 674:	f3 cf       	rjmp	.-26     	; 0x65c <__addsf3x+0x5c>
 676:	46 95       	lsr	r20
 678:	37 95       	ror	r19
 67a:	27 95       	ror	r18
 67c:	a7 95       	ror	r26
 67e:	f0 40       	sbci	r31, 0x00	; 0
 680:	53 95       	inc	r21
 682:	c9 f7       	brne	.-14     	; 0x676 <__addsf3x+0x76>
 684:	7e f4       	brtc	.+30     	; 0x6a4 <__addsf3x+0xa4>
 686:	1f 16       	cp	r1, r31
 688:	ba 0b       	sbc	r27, r26
 68a:	62 0b       	sbc	r22, r18
 68c:	73 0b       	sbc	r23, r19
 68e:	84 0b       	sbc	r24, r20
 690:	ba f0       	brmi	.+46     	; 0x6c0 <__addsf3x+0xc0>
 692:	91 50       	subi	r25, 0x01	; 1
 694:	a1 f0       	breq	.+40     	; 0x6be <__addsf3x+0xbe>
 696:	ff 0f       	add	r31, r31
 698:	bb 1f       	adc	r27, r27
 69a:	66 1f       	adc	r22, r22
 69c:	77 1f       	adc	r23, r23
 69e:	88 1f       	adc	r24, r24
 6a0:	c2 f7       	brpl	.-16     	; 0x692 <__addsf3x+0x92>
 6a2:	0e c0       	rjmp	.+28     	; 0x6c0 <__addsf3x+0xc0>
 6a4:	ba 0f       	add	r27, r26
 6a6:	62 1f       	adc	r22, r18
 6a8:	73 1f       	adc	r23, r19
 6aa:	84 1f       	adc	r24, r20
 6ac:	48 f4       	brcc	.+18     	; 0x6c0 <__addsf3x+0xc0>
 6ae:	87 95       	ror	r24
 6b0:	77 95       	ror	r23
 6b2:	67 95       	ror	r22
 6b4:	b7 95       	ror	r27
 6b6:	f7 95       	ror	r31
 6b8:	9e 3f       	cpi	r25, 0xFE	; 254
 6ba:	08 f0       	brcs	.+2      	; 0x6be <__addsf3x+0xbe>
 6bc:	b0 cf       	rjmp	.-160    	; 0x61e <__addsf3x+0x1e>
 6be:	93 95       	inc	r25
 6c0:	88 0f       	add	r24, r24
 6c2:	08 f0       	brcs	.+2      	; 0x6c6 <__addsf3x+0xc6>
 6c4:	99 27       	eor	r25, r25
 6c6:	ee 0f       	add	r30, r30
 6c8:	97 95       	ror	r25
 6ca:	87 95       	ror	r24
 6cc:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000db0 <__divsf3>:
 db0:	0e 94 91 02 	call	0x522	; 0x522 <__divsf3x>
 db4:	0c 94 1e 06 	jmp	0xc3c	; 0xc3c <__fp_round>

Disassembly of section .text.avrlibc.fplib:

00000522 <__divsf3x>:
 522:	10 c0       	rjmp	.+32     	; 0x544 <__divsf3x+0x22>
 524:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fp_pscB>
 528:	58 f0       	brcs	.+22     	; 0x540 <__divsf3x+0x1e>
 52a:	0e 94 b7 06 	call	0xd6e	; 0xd6e <__fp_pscA>
 52e:	40 f0       	brcs	.+16     	; 0x540 <__divsf3x+0x1e>
 530:	29 f4       	brne	.+10     	; 0x53c <__divsf3x+0x1a>
 532:	5f 3f       	cpi	r21, 0xFF	; 255
 534:	29 f0       	breq	.+10     	; 0x540 <__divsf3x+0x1e>
 536:	0c 94 d2 06 	jmp	0xda4	; 0xda4 <__fp_inf>
 53a:	51 11       	cpse	r21, r1
 53c:	0c 94 c6 06 	jmp	0xd8c	; 0xd8c <__fp_szero>
 540:	0c 94 dc 06 	jmp	0xdb8	; 0xdb8 <__fp_nan>
 544:	0e 94 fe 04 	call	0x9fc	; 0x9fc <__fp_split3>
 548:	68 f3       	brcs	.-38     	; 0x524 <__divsf3x+0x2>

0000054a <__divsf3_pse>:
 54a:	99 23       	and	r25, r25
 54c:	b1 f3       	breq	.-20     	; 0x53a <__divsf3x+0x18>
 54e:	55 23       	and	r21, r21
 550:	91 f3       	breq	.-28     	; 0x536 <__divsf3x+0x14>
 552:	95 1b       	sub	r25, r21
 554:	55 0b       	sbc	r21, r21
 556:	bb 27       	eor	r27, r27
 558:	aa 27       	eor	r26, r26
 55a:	62 17       	cp	r22, r18
 55c:	73 07       	cpc	r23, r19
 55e:	84 07       	cpc	r24, r20
 560:	38 f0       	brcs	.+14     	; 0x570 <__divsf3_pse+0x26>
 562:	9f 5f       	subi	r25, 0xFF	; 255
 564:	5f 4f       	sbci	r21, 0xFF	; 255
 566:	22 0f       	add	r18, r18
 568:	33 1f       	adc	r19, r19
 56a:	44 1f       	adc	r20, r20
 56c:	aa 1f       	adc	r26, r26
 56e:	a9 f3       	breq	.-22     	; 0x55a <__divsf3_pse+0x10>
 570:	35 d0       	rcall	.+106    	; 0x5dc <__divsf3_pse+0x92>
 572:	0e 2e       	mov	r0, r30
 574:	3a f0       	brmi	.+14     	; 0x584 <__divsf3_pse+0x3a>
 576:	e0 e8       	ldi	r30, 0x80	; 128
 578:	32 d0       	rcall	.+100    	; 0x5de <__divsf3_pse+0x94>
 57a:	91 50       	subi	r25, 0x01	; 1
 57c:	50 40       	sbci	r21, 0x00	; 0
 57e:	e6 95       	lsr	r30
 580:	00 1c       	adc	r0, r0
 582:	ca f7       	brpl	.-14     	; 0x576 <__divsf3_pse+0x2c>
 584:	2b d0       	rcall	.+86     	; 0x5dc <__divsf3_pse+0x92>
 586:	fe 2f       	mov	r31, r30
 588:	29 d0       	rcall	.+82     	; 0x5dc <__divsf3_pse+0x92>
 58a:	66 0f       	add	r22, r22
 58c:	77 1f       	adc	r23, r23
 58e:	88 1f       	adc	r24, r24
 590:	bb 1f       	adc	r27, r27
 592:	26 17       	cp	r18, r22
 594:	37 07       	cpc	r19, r23
 596:	48 07       	cpc	r20, r24
 598:	ab 07       	cpc	r26, r27
 59a:	b0 e8       	ldi	r27, 0x80	; 128
 59c:	09 f0       	breq	.+2      	; 0x5a0 <__divsf3_pse+0x56>
 59e:	bb 0b       	sbc	r27, r27
 5a0:	80 2d       	mov	r24, r0
 5a2:	bf 01       	movw	r22, r30
 5a4:	ff 27       	eor	r31, r31
 5a6:	93 58       	subi	r25, 0x83	; 131
 5a8:	5f 4f       	sbci	r21, 0xFF	; 255
 5aa:	3a f0       	brmi	.+14     	; 0x5ba <__divsf3_pse+0x70>
 5ac:	9e 3f       	cpi	r25, 0xFE	; 254
 5ae:	51 05       	cpc	r21, r1
 5b0:	78 f0       	brcs	.+30     	; 0x5d0 <__divsf3_pse+0x86>
 5b2:	0c 94 d2 06 	jmp	0xda4	; 0xda4 <__fp_inf>
 5b6:	0c 94 c6 06 	jmp	0xd8c	; 0xd8c <__fp_szero>
 5ba:	5f 3f       	cpi	r21, 0xFF	; 255
 5bc:	e4 f3       	brlt	.-8      	; 0x5b6 <__divsf3_pse+0x6c>
 5be:	98 3e       	cpi	r25, 0xE8	; 232
 5c0:	d4 f3       	brlt	.-12     	; 0x5b6 <__divsf3_pse+0x6c>
 5c2:	86 95       	lsr	r24
 5c4:	77 95       	ror	r23
 5c6:	67 95       	ror	r22
 5c8:	b7 95       	ror	r27
 5ca:	f7 95       	ror	r31
 5cc:	9f 5f       	subi	r25, 0xFF	; 255
 5ce:	c9 f7       	brne	.-14     	; 0x5c2 <__divsf3_pse+0x78>
 5d0:	88 0f       	add	r24, r24
 5d2:	91 1d       	adc	r25, r1
 5d4:	96 95       	lsr	r25
 5d6:	87 95       	ror	r24
 5d8:	97 f9       	bld	r25, 7
 5da:	08 95       	ret
 5dc:	e1 e0       	ldi	r30, 0x01	; 1
 5de:	66 0f       	add	r22, r22
 5e0:	77 1f       	adc	r23, r23
 5e2:	88 1f       	adc	r24, r24
 5e4:	bb 1f       	adc	r27, r27
 5e6:	62 17       	cp	r22, r18
 5e8:	73 07       	cpc	r23, r19
 5ea:	84 07       	cpc	r24, r20
 5ec:	ba 07       	cpc	r27, r26
 5ee:	20 f0       	brcs	.+8      	; 0x5f8 <__divsf3_pse+0xae>
 5f0:	62 1b       	sub	r22, r18
 5f2:	73 0b       	sbc	r23, r19
 5f4:	84 0b       	sbc	r24, r20
 5f6:	ba 0b       	sbc	r27, r26
 5f8:	ee 1f       	adc	r30, r30
 5fa:	88 f7       	brcc	.-30     	; 0x5de <__divsf3_pse+0x94>
 5fc:	e0 95       	com	r30
 5fe:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

0000081e <__fixunssfsi>:
 81e:	0e 94 06 05 	call	0xa0c	; 0xa0c <__fp_splitA>
 822:	88 f0       	brcs	.+34     	; 0x846 <__fixunssfsi+0x28>
 824:	9f 57       	subi	r25, 0x7F	; 127
 826:	98 f0       	brcs	.+38     	; 0x84e <__fixunssfsi+0x30>
 828:	b9 2f       	mov	r27, r25
 82a:	99 27       	eor	r25, r25
 82c:	b7 51       	subi	r27, 0x17	; 23
 82e:	b0 f0       	brcs	.+44     	; 0x85c <__fixunssfsi+0x3e>
 830:	e1 f0       	breq	.+56     	; 0x86a <__stack+0xb>
 832:	66 0f       	add	r22, r22
 834:	77 1f       	adc	r23, r23
 836:	88 1f       	adc	r24, r24
 838:	99 1f       	adc	r25, r25
 83a:	1a f0       	brmi	.+6      	; 0x842 <__fixunssfsi+0x24>
 83c:	ba 95       	dec	r27
 83e:	c9 f7       	brne	.-14     	; 0x832 <__fixunssfsi+0x14>
 840:	14 c0       	rjmp	.+40     	; 0x86a <__stack+0xb>
 842:	b1 30       	cpi	r27, 0x01	; 1
 844:	91 f0       	breq	.+36     	; 0x86a <__stack+0xb>
 846:	0e 94 c5 06 	call	0xd8a	; 0xd8a <__fp_zero>
 84a:	b1 e0       	ldi	r27, 0x01	; 1
 84c:	08 95       	ret
 84e:	0c 94 c5 06 	jmp	0xd8a	; 0xd8a <__fp_zero>
 852:	67 2f       	mov	r22, r23
 854:	78 2f       	mov	r23, r24
 856:	88 27       	eor	r24, r24
 858:	b8 5f       	subi	r27, 0xF8	; 248
 85a:	39 f0       	breq	.+14     	; 0x86a <__stack+0xb>
 85c:	b9 3f       	cpi	r27, 0xF9	; 249
 85e:	cc f3       	brlt	.-14     	; 0x852 <__fixunssfsi+0x34>
 860:	86 95       	lsr	r24
 862:	77 95       	ror	r23
 864:	67 95       	ror	r22
 866:	b3 95       	inc	r27
 868:	d9 f7       	brne	.-10     	; 0x860 <__stack+0x1>
 86a:	3e f4       	brtc	.+14     	; 0x87a <__stack+0x1b>
 86c:	90 95       	com	r25
 86e:	80 95       	com	r24
 870:	70 95       	com	r23
 872:	61 95       	neg	r22
 874:	7f 4f       	sbci	r23, 0xFF	; 255
 876:	8f 4f       	sbci	r24, 0xFF	; 255
 878:	9f 4f       	sbci	r25, 0xFF	; 255
 87a:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000da4 <__fp_inf>:
 da4:	97 f9       	bld	r25, 7
 da6:	9f 67       	ori	r25, 0x7F	; 127
 da8:	80 e8       	ldi	r24, 0x80	; 128
 daa:	70 e0       	ldi	r23, 0x00	; 0
 dac:	60 e0       	ldi	r22, 0x00	; 0
 dae:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000db8 <__fp_nan>:
 db8:	9f ef       	ldi	r25, 0xFF	; 255
 dba:	80 ec       	ldi	r24, 0xC0	; 192
 dbc:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000d6e <__fp_pscA>:
 d6e:	00 24       	eor	r0, r0
 d70:	0a 94       	dec	r0
 d72:	16 16       	cp	r1, r22
 d74:	17 06       	cpc	r1, r23
 d76:	18 06       	cpc	r1, r24
 d78:	09 06       	cpc	r0, r25
 d7a:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000d7c <__fp_pscB>:
 d7c:	00 24       	eor	r0, r0
 d7e:	0a 94       	dec	r0
 d80:	12 16       	cp	r1, r18
 d82:	13 06       	cpc	r1, r19
 d84:	14 06       	cpc	r1, r20
 d86:	05 06       	cpc	r0, r21
 d88:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000c3c <__fp_round>:
 c3c:	09 2e       	mov	r0, r25
 c3e:	03 94       	inc	r0
 c40:	00 0c       	add	r0, r0
 c42:	11 f4       	brne	.+4      	; 0xc48 <__fp_round+0xc>
 c44:	88 23       	and	r24, r24
 c46:	52 f0       	brmi	.+20     	; 0xc5c <__fp_round+0x20>
 c48:	bb 0f       	add	r27, r27
 c4a:	40 f4       	brcc	.+16     	; 0xc5c <__fp_round+0x20>
 c4c:	bf 2b       	or	r27, r31
 c4e:	11 f4       	brne	.+4      	; 0xc54 <__fp_round+0x18>
 c50:	60 ff       	sbrs	r22, 0
 c52:	04 c0       	rjmp	.+8      	; 0xc5c <__fp_round+0x20>
 c54:	6f 5f       	subi	r22, 0xFF	; 255
 c56:	7f 4f       	sbci	r23, 0xFF	; 255
 c58:	8f 4f       	sbci	r24, 0xFF	; 255
 c5a:	9f 4f       	sbci	r25, 0xFF	; 255
 c5c:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

000009fc <__fp_split3>:
 9fc:	57 fd       	sbrc	r21, 7
 9fe:	90 58       	subi	r25, 0x80	; 128
 a00:	44 0f       	add	r20, r20
 a02:	55 1f       	adc	r21, r21
 a04:	59 f0       	breq	.+22     	; 0xa1c <__fp_splitA+0x10>
 a06:	5f 3f       	cpi	r21, 0xFF	; 255
 a08:	71 f0       	breq	.+28     	; 0xa26 <__fp_splitA+0x1a>
 a0a:	47 95       	ror	r20

00000a0c <__fp_splitA>:
 a0c:	88 0f       	add	r24, r24
 a0e:	97 fb       	bst	r25, 7
 a10:	99 1f       	adc	r25, r25
 a12:	61 f0       	breq	.+24     	; 0xa2c <__fp_splitA+0x20>
 a14:	9f 3f       	cpi	r25, 0xFF	; 255
 a16:	79 f0       	breq	.+30     	; 0xa36 <__fp_splitA+0x2a>
 a18:	87 95       	ror	r24
 a1a:	08 95       	ret
 a1c:	12 16       	cp	r1, r18
 a1e:	13 06       	cpc	r1, r19
 a20:	14 06       	cpc	r1, r20
 a22:	55 1f       	adc	r21, r21
 a24:	f2 cf       	rjmp	.-28     	; 0xa0a <__fp_split3+0xe>
 a26:	46 95       	lsr	r20
 a28:	f1 df       	rcall	.-30     	; 0xa0c <__fp_splitA>
 a2a:	08 c0       	rjmp	.+16     	; 0xa3c <__fp_splitA+0x30>
 a2c:	16 16       	cp	r1, r22
 a2e:	17 06       	cpc	r1, r23
 a30:	18 06       	cpc	r1, r24
 a32:	99 1f       	adc	r25, r25
 a34:	f1 cf       	rjmp	.-30     	; 0xa18 <__fp_splitA+0xc>
 a36:	86 95       	lsr	r24
 a38:	71 05       	cpc	r23, r1
 a3a:	61 05       	cpc	r22, r1
 a3c:	08 94       	sec
 a3e:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000d8a <__fp_zero>:
 d8a:	e8 94       	clt

00000d8c <__fp_szero>:
 d8c:	bb 27       	eor	r27, r27
 d8e:	66 27       	eor	r22, r22
 d90:	77 27       	eor	r23, r23
 d92:	cb 01       	movw	r24, r22
 d94:	97 f9       	bld	r25, 7
 d96:	08 95       	ret

Disassembly of section .text.libgcc.div:

00000c98 <__umoddi3>:
 c98:	68 94       	set
 c9a:	01 c0       	rjmp	.+2      	; 0xc9e <__udivdi3_umoddi3>

00000c9c <__udivdi3>:
 c9c:	e8 94       	clt

00000c9e <__udivdi3_umoddi3>:
 c9e:	8f 92       	push	r8
 ca0:	9f 92       	push	r9
 ca2:	cf 93       	push	r28
 ca4:	df 93       	push	r29
 ca6:	0e 94 be 03 	call	0x77c	; 0x77c <__udivmod64>
 caa:	df 91       	pop	r29
 cac:	cf 91       	pop	r28
 cae:	9f 90       	pop	r9
 cb0:	8f 90       	pop	r8
 cb2:	08 95       	ret

Disassembly of section .text.libgcc.div:

0000077c <__udivmod64>:
 77c:	88 24       	eor	r8, r8
 77e:	99 24       	eor	r9, r9
 780:	f4 01       	movw	r30, r8
 782:	e4 01       	movw	r28, r8
 784:	b0 e4       	ldi	r27, 0x40	; 64
 786:	9f 93       	push	r25
 788:	aa 27       	eor	r26, r26
 78a:	9a 15       	cp	r25, r10
 78c:	8b 04       	cpc	r8, r11
 78e:	9c 04       	cpc	r9, r12
 790:	ed 05       	cpc	r30, r13
 792:	fe 05       	cpc	r31, r14
 794:	cf 05       	cpc	r28, r15
 796:	d0 07       	cpc	r29, r16
 798:	a1 07       	cpc	r26, r17
 79a:	98 f4       	brcc	.+38     	; 0x7c2 <__udivmod64+0x46>
 79c:	ad 2f       	mov	r26, r29
 79e:	dc 2f       	mov	r29, r28
 7a0:	cf 2f       	mov	r28, r31
 7a2:	fe 2f       	mov	r31, r30
 7a4:	e9 2d       	mov	r30, r9
 7a6:	98 2c       	mov	r9, r8
 7a8:	89 2e       	mov	r8, r25
 7aa:	98 2f       	mov	r25, r24
 7ac:	87 2f       	mov	r24, r23
 7ae:	76 2f       	mov	r23, r22
 7b0:	65 2f       	mov	r22, r21
 7b2:	54 2f       	mov	r21, r20
 7b4:	43 2f       	mov	r20, r19
 7b6:	32 2f       	mov	r19, r18
 7b8:	22 27       	eor	r18, r18
 7ba:	b8 50       	subi	r27, 0x08	; 8
 7bc:	31 f7       	brne	.-52     	; 0x78a <__udivmod64+0xe>
 7be:	bf 91       	pop	r27
 7c0:	27 c0       	rjmp	.+78     	; 0x810 <__DATA_REGION_LENGTH__+0x10>
 7c2:	1b 2e       	mov	r1, r27
 7c4:	bf 91       	pop	r27
 7c6:	bb 27       	eor	r27, r27
 7c8:	22 0f       	add	r18, r18
 7ca:	33 1f       	adc	r19, r19
 7cc:	44 1f       	adc	r20, r20
 7ce:	55 1f       	adc	r21, r21
 7d0:	66 1f       	adc	r22, r22
 7d2:	77 1f       	adc	r23, r23
 7d4:	88 1f       	adc	r24, r24
 7d6:	99 1f       	adc	r25, r25
 7d8:	88 1c       	adc	r8, r8
 7da:	99 1c       	adc	r9, r9
 7dc:	ee 1f       	adc	r30, r30
 7de:	ff 1f       	adc	r31, r31
 7e0:	cc 1f       	adc	r28, r28
 7e2:	dd 1f       	adc	r29, r29
 7e4:	aa 1f       	adc	r26, r26
 7e6:	bb 1f       	adc	r27, r27
 7e8:	8a 14       	cp	r8, r10
 7ea:	9b 04       	cpc	r9, r11
 7ec:	ec 05       	cpc	r30, r12
 7ee:	fd 05       	cpc	r31, r13
 7f0:	ce 05       	cpc	r28, r14
 7f2:	df 05       	cpc	r29, r15
 7f4:	a0 07       	cpc	r26, r16
 7f6:	b1 07       	cpc	r27, r17
 7f8:	48 f0       	brcs	.+18     	; 0x80c <__DATA_REGION_LENGTH__+0xc>
 7fa:	8a 18       	sub	r8, r10
 7fc:	9b 08       	sbc	r9, r11
 7fe:	ec 09       	sbc	r30, r12
 800:	fd 09       	sbc	r31, r13
 802:	ce 09       	sbc	r28, r14
 804:	df 09       	sbc	r29, r15
 806:	a0 0b       	sbc	r26, r16
 808:	b1 0b       	sbc	r27, r17
 80a:	21 60       	ori	r18, 0x01	; 1
 80c:	1a 94       	dec	r1
 80e:	e1 f6       	brne	.-72     	; 0x7c8 <__udivmod64+0x4c>
 810:	2e f4       	brtc	.+10     	; 0x81c <__DATA_REGION_LENGTH__+0x1c>
 812:	94 01       	movw	r18, r8
 814:	af 01       	movw	r20, r30
 816:	be 01       	movw	r22, r28
 818:	cd 01       	movw	r24, r26
 81a:	00 0c       	add	r0, r0
 81c:	08 95       	ret

Disassembly of section .text.libgcc.builtins:

00000b64 <__ashldi3>:
 b64:	0f 93       	push	r16
 b66:	08 30       	cpi	r16, 0x08	; 8
 b68:	90 f0       	brcs	.+36     	; 0xb8e <__ashldi3+0x2a>
 b6a:	98 2f       	mov	r25, r24
 b6c:	87 2f       	mov	r24, r23
 b6e:	76 2f       	mov	r23, r22
 b70:	65 2f       	mov	r22, r21
 b72:	54 2f       	mov	r21, r20
 b74:	43 2f       	mov	r20, r19
 b76:	32 2f       	mov	r19, r18
 b78:	22 27       	eor	r18, r18
 b7a:	08 50       	subi	r16, 0x08	; 8
 b7c:	f4 cf       	rjmp	.-24     	; 0xb66 <__ashldi3+0x2>
 b7e:	22 0f       	add	r18, r18
 b80:	33 1f       	adc	r19, r19
 b82:	44 1f       	adc	r20, r20
 b84:	55 1f       	adc	r21, r21
 b86:	66 1f       	adc	r22, r22
 b88:	77 1f       	adc	r23, r23
 b8a:	88 1f       	adc	r24, r24
 b8c:	99 1f       	adc	r25, r25
 b8e:	0a 95       	dec	r16
 b90:	b2 f7       	brpl	.-20     	; 0xb7e <__ashldi3+0x1a>
 b92:	0f 91       	pop	r16
 b94:	08 95       	ret

Disassembly of section .text.libgcc.builtins:

00000abe <__ashrdi3>:
 abe:	97 fb       	bst	r25, 7
 ac0:	10 f8       	bld	r1, 0

00000ac2 <__lshrdi3>:
 ac2:	16 94       	lsr	r1
 ac4:	00 08       	sbc	r0, r0
 ac6:	0f 93       	push	r16
 ac8:	08 30       	cpi	r16, 0x08	; 8
 aca:	98 f0       	brcs	.+38     	; 0xaf2 <__lshrdi3+0x30>
 acc:	08 50       	subi	r16, 0x08	; 8
 ace:	23 2f       	mov	r18, r19
 ad0:	34 2f       	mov	r19, r20
 ad2:	45 2f       	mov	r20, r21
 ad4:	56 2f       	mov	r21, r22
 ad6:	67 2f       	mov	r22, r23
 ad8:	78 2f       	mov	r23, r24
 ada:	89 2f       	mov	r24, r25
 adc:	90 2d       	mov	r25, r0
 ade:	f4 cf       	rjmp	.-24     	; 0xac8 <__lshrdi3+0x6>
 ae0:	05 94       	asr	r0
 ae2:	97 95       	ror	r25
 ae4:	87 95       	ror	r24
 ae6:	77 95       	ror	r23
 ae8:	67 95       	ror	r22
 aea:	57 95       	ror	r21
 aec:	47 95       	ror	r20
 aee:	37 95       	ror	r19
 af0:	27 95       	ror	r18
 af2:	0a 95       	dec	r16
 af4:	aa f7       	brpl	.-22     	; 0xae0 <__lshrdi3+0x1e>
 af6:	0f 91       	pop	r16
 af8:	08 95       	ret
