<?xml version="1.0" encoding="UTF-8" ?>
<ManagerGraph version="2014.1" design_name="Manager_Top" compilation_phase="Final" hardwareBuild="false">
	<Node id="0" instanceName="TopKernel" type="Kernel">
		<PxgFile phase="original">Top-TopKernel-original.pxg</PxgFile>
		<PxgFile phase="final-simulation">Top-TopKernel-final-simulation.pxg</PxgFile>
		<Output clock="STREAM" name="intrCmd" type="PUSH 5" width="64">
			<Stream name="Stream_17" sink="18" />
		</Output>
		<Output clock="STREAM" name="intrStream" type="PUSH 5" width="32">
			<Stream name="Stream_22" sink="43" />
		</Output>
	</Node>
	<Node id="1" instanceName="fromcpu" type="Input">
		<Output clock="PCIE" name="fromcpu" type="PUSH 2" width="128">
			<Stream name="Stream_2" sink="47" />
		</Output>
	</Node>
	<Node id="5" instanceName="addrgen_cmd_fromlmem" type="AddrGen1DLinear">
		<Output clock="CCLK" name="addrgen_cmd_fromlmem_0" type="PUSH 1" width="64">
			<Stream name="Stream_8" sink="6" />
		</Output>
	</Node>
	<Node id="9" instanceName="fromlmem" type="InputFlexibleClock">
		<Output clock="STREAM" name="fromlmem" type="PULL el=1 ael=16" width="1536">
			<Stream name="Stream_10" sink="31" />
		</Output>
	</Node>
	<Node id="11" instanceName="addrgen_cmd_tolmem" type="AddrGen1DLinear">
		<Output clock="CCLK" name="addrgen_cmd_tolmem_0" type="PUSH 1" width="64">
			<Stream name="Stream_14" sink="12" />
		</Output>
	</Node>
	<Node id="55" instanceName="MemoryControllerPro" type="MemoryControllerPro">
	</Node>
	<Node id="18" instanceName="cmd_intrStream" type="OutputFlexibleClock">
		<Input clock="STREAM" name="cmd_intrStream" type="PUSH 8" width="64">
			<Stream name="Stream_19" source="0" />
		</Input>
	</Node>
	<Node id="43" instanceName="Stream_24" type="Fifo">
		<Input clock="STREAM" name="input" type="PUSH 5" width="32">
			<Stream name="Stream_44" source="0" />
		</Input>
		<Output clock="STREAM" name="output" type="PULL el=1" width="32">
			<Stream name="Stream_45" sink="23" />
		</Output>
	</Node>
	<Node id="47" instanceName="Stream_28" type="Fifo">
		<Input clock="PCIE" name="input" type="PUSH 2" width="128">
			<Stream name="Stream_48" source="1" />
		</Input>
		<Output clock="STREAM" name="output" type="PULL el=1" width="128">
			<Stream name="Stream_49" sink="27" />
		</Output>
	</Node>
	<Node id="6" instanceName="cmd_fromlmem_0" type="OutputFlexibleClock">
		<Input clock="CCLK" name="cmd_fromlmem_0" type="PUSH 8" width="64">
			<Stream name="Stream_7" source="5" />
		</Input>
	</Node>
	<Node id="31" instanceName="Stream_4" type="DualAspectMux">
		<Input clock="STREAM" name="input" type="PULL el=1" width="1536">
			<Stream name="Stream_32" source="9" />
		</Input>
		<Output clock="STREAM" name="output" type="PUSH 2" width="128">
			<Stream name="Stream_33" sink="51" />
		</Output>
	</Node>
	<Node id="12" instanceName="cmd_tolmem_0" type="OutputFlexibleClock">
		<Input clock="CCLK" name="cmd_tolmem_0" type="PUSH 8" width="64">
			<Stream name="Stream_13" source="11" />
		</Input>
	</Node>
	<Node id="23" instanceName="Stream_21" type="DualAspectReg">
		<Input clock="STREAM" name="input" type="PULL el=1" width="32">
			<Stream name="Stream_46" source="43" />
		</Input>
		<Output clock="STREAM" name="output" type="PULL el=1" width="1536">
			<Stream name="Stream_25" sink="35" />
		</Output>
	</Node>
	<Node id="27" instanceName="Stream_16" type="DualAspectReg">
		<Input clock="STREAM" name="input" type="PULL el=1" width="128">
			<Stream name="Stream_50" source="47" />
		</Input>
		<Output clock="STREAM" name="output" type="PULL el=1" width="1536">
			<Stream name="Stream_29" sink="39" />
		</Output>
	</Node>
	<Node id="51" instanceName="Stream_34" type="Fifo">
		<Input clock="STREAM" name="input" type="PUSH 2" width="128">
			<Stream name="Stream_52" source="31" />
		</Input>
		<Output clock="PCIE" name="output" type="PUSH 1" width="128">
			<Stream name="Stream_53" sink="3" />
		</Output>
	</Node>
	<Node id="35" instanceName="Stream_26" type="PullPushAdapter">
		<Input clock="STREAM" name="input" type="PULL el=1" width="1536">
			<Stream name="Stream_36" source="23" />
		</Input>
		<Output clock="STREAM" name="output" type="PUSH 1" width="1536">
			<Stream name="Stream_37" sink="20" />
		</Output>
	</Node>
	<Node id="39" instanceName="Stream_30" type="PullPushAdapter">
		<Input clock="STREAM" name="input" type="PULL el=1" width="1536">
			<Stream name="Stream_40" source="27" />
		</Input>
		<Output clock="STREAM" name="output" type="PUSH 1" width="1536">
			<Stream name="Stream_41" sink="15" />
		</Output>
	</Node>
	<Node id="3" instanceName="tocpu" type="Output">
		<Input clock="PCIE" name="tocpu" type="PUSH 1" width="128">
			<Stream name="Stream_54" source="51" />
		</Input>
	</Node>
	<Node id="20" instanceName="intrStream" type="OutputFlexibleClock">
		<Input clock="STREAM" name="intrStream" type="PUSH 16" width="1536">
			<Stream name="Stream_38" source="35" />
		</Input>
	</Node>
	<Node id="15" instanceName="tolmem" type="OutputFlexibleClock">
		<Input clock="STREAM" name="tolmem" type="PUSH 16" width="1536">
			<Stream name="Stream_42" source="39" />
		</Input>
	</Node>
</ManagerGraph>
