\subsection{R\+TL Architecture Reference}
\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL}\index{R\+TL@{R\+TL}}


Collaboration diagram for R\+TL\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=219pt]{d7/da7/classpll__reconfig__module__pllrcfg__ok11_1_1RTL__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+113}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+114}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+115}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+116}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+117}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+118}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+119}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+120}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+121}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+122}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+123}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+124}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+125}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+126}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+127}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+128}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+129}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+130}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+131}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+132}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+133}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+134}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+135}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+136}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+137}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+138}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+139}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+140}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+141}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+142}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+143}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+144}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+145}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+146}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+147}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+148}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+149}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+150}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+151}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+152}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+153}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+154}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+155}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+156}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+157}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+158}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+159}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+160}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+161}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+162}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+163}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+164}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+165}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+166}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+167}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+168}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+169}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+170}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+171}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+172}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+173}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+174}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+175}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+176}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+177}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+178}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+179}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+180}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+181}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+182}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+183}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+184}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+185}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+186}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+187}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+188}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+189}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+190}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+191}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+192}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+193}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+194}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+195}{\bfseries  ( {\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf altsyncram}  {\bfseries }  
\item 
{\bf cycloneive\+\_\+lcell\+\_\+comb}  {\bfseries }  
\item 
{\bf lpm\+\_\+add\+\_\+sub}  {\bfseries }  
\item 
{\bf lpm\+\_\+compare}  {\bfseries }  
\item 
{\bf lpm\+\_\+counter}  {\bfseries }  
\item 
{\bf lpm\+\_\+decode}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf wire\+\_\+altsyncram4\+\_\+data\+\_\+a} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+altsyncram4\+\_\+q\+\_\+a} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+le\+\_\+comb10\+\_\+combout} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+le\+\_\+comb8\+\_\+combout} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+le\+\_\+comb9\+\_\+combout} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf addr\+\_\+from\+\_\+rom} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf addr\+\_\+from\+\_\+rom2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf areset\+\_\+init\+\_\+state\+\_\+1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf areset\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf C0\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf C0\+\_\+ena\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf C1\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf C1\+\_\+ena\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+\+C1\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1786w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf C2\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf C2\+\_\+ena\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+\+C2\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1787w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf C3\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf C3\+\_\+ena\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf C4\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf C4\+\_\+ena\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf configupdate2\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf configupdate3\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+configupdate3\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1879w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf configupdate\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf counter\+\_\+param\+\_\+latch\+\_\+reg} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf counter\+\_\+type\+\_\+latch\+\_\+reg} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf idle\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w1745w1746w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w1745w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1743w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1672w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+idle\+\_\+state\+\_\+w1747w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w1747w1748w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1747w1748w1749w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1747w1748w1749w1750w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data6} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data7} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data8} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data9} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data10} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data11} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data12} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data13} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data14} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data15} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data16} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf nominal\+\_\+data17} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+data\+\_\+nominal\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+data\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1772w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+data\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1686w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1765w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1678w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+first\+\_\+nominal\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+first\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1773w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+first\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1684w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+first\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1766w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1676w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1894w1895w1896w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1894w1895w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1894w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+init\+\_\+nominal\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+init\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1682w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+init\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1674w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1891w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+last\+\_\+nominal\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+last\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1917w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+last\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1688w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+last\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+read\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1680w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+counter\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+reconfig\+\_\+counter\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1700w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+init\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+reconfig\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1698w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+post\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+reconfig\+\_\+post\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1849w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+reconfig\+\_\+post\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1706w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+seq\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+reconfig\+\_\+seq\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1704w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+seq\+\_\+ena\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1903w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1904w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1702w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+wait\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+reconfig\+\_\+wait\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1853w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+reconfig\+\_\+wait\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1708w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+reset\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1671w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rom\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1868w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1889w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1897w1933w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1716w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1897w1898w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1929w1930w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1897w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1929w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rom\+\_\+first\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w1945w1947w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1712w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w1945w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1885w1886w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1943w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1885w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rom\+\_\+init\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1710w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rom\+\_\+last\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1753w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1720w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rom\+\_\+second\+\_\+last\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+second\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1754w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+second\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1718w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rom\+\_\+second\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+rom\+\_\+second\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1714w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q218w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q218w219w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q224w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q224w225w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q229w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q229w230w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q234w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q234w235w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q239w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q239w240w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q244w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q244w245w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg6} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q249w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q249w250w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg7} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q254w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q254w255w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg8} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q259w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q259w260w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg9} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg10} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg11} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg12} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg13} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg14} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg15} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg16} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg17} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q262w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q264w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q267w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q270w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q273w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q276w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q279w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q282w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+shift\+\_\+reg\+\_\+ena} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{17} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf tmp\+\_\+nominal\+\_\+data\+\_\+out\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf tmp\+\_\+seq\+\_\+ena\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+write\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1738w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+write\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1692w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+init\+\_\+nominal\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+write\+\_\+init\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1694w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+init\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+write\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1690w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+write\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1900w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf write\+\_\+nominal\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+write\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1737w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+write\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1696w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range214w216w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range221w223w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range226w228w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range231w233w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range236w238w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range241w243w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range246w248w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range251w253w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range256w258w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+gnd} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+dataa} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+datab} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+result} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range214w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range221w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range226w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range231w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range236w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range241w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range246w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range251w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range256w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub6\+\_\+dataa} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+add\+\_\+sub6\+\_\+result} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+cmpr7\+\_\+aeb} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+cmpr7\+\_\+dataa} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+cmpr7\+\_\+datab} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+cntr1\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+cntr12\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+cntr13\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+cntr14\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+cntr15\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+cntr16\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+cntr2\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+cntr3\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+decode11\+\_\+eq} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1934w1935w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+enable1931w1932w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+addr\+\_\+counter\+\_\+out1938w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+addr\+\_\+decoder\+\_\+out1901w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+c0\+\_\+wire1828w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+c1\+\_\+wire1827w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+c2\+\_\+wire1826w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+c3\+\_\+wire1825w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+c4\+\_\+wire1824w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1887w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1934w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+decoder\+\_\+out1893w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+addr\+\_\+counter\+\_\+out1936w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+data\+\_\+in1946w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+enable1931w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+rotate\+\_\+addr\+\_\+counter\+\_\+out1937w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable187w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable179w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable171w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable163w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable155w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable147w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable139w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable131w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable123w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+serial\+\_\+out1948w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range294w379w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range284w710w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+dummy\+\_\+scandataout1925w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+pll\+\_\+scandone1927w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+done1867w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+nominal\+\_\+out217w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+param1742w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+reconfig1740w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+done1852w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+post\+\_\+done1848w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+width\+\_\+counter\+\_\+done1845w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+reset1w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+reset\+\_\+rom\+\_\+address1752w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+done1888w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+rotate\+\_\+width\+\_\+counter\+\_\+done1796w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+width\+\_\+counter\+\_\+done1764w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+write\+\_\+from\+\_\+rom1739w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+write\+\_\+param1741w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range296w297w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range286w530w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1329w1392w1452w1516w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1329w1392w1452w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1361w1422w1483w1550w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w1329w1392w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1361w1422w1483w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w1329w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w1361w1422w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w1195w1261w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w1361w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w1195w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w1228w1294w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w1228w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w980w1055w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w980w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w1016w1091w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w817w920w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w1016w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w63w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w817w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w850w951w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w61w62w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w850w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w61w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+dummy\+\_\+scandataout1926w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w301w378w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w381w495w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w423w570w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w571w672w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+lg\+\_\+w675w885w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf addr\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf addr\+\_\+counter\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf addr\+\_\+counter\+\_\+sload} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf addr\+\_\+counter\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf addr\+\_\+decoder\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c0\+\_\+wire} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c1\+\_\+wire} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c2\+\_\+wire} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c3\+\_\+wire} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf c4\+\_\+wire} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf const\+\_\+scan\+\_\+chain\+\_\+size} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf counter\+\_\+param\+\_\+latch} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf counter\+\_\+type\+\_\+latch} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cuda\+\_\+combout\+\_\+wire} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf dummy\+\_\+scandataout} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf encode\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf input\+\_\+latch\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf power\+\_\+up} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+addr\+\_\+counter\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+addr\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+addr\+\_\+counter\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+addr\+\_\+counter\+\_\+sload} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+addr\+\_\+decoder\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf read\+\_\+nominal\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+addr\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+addr\+\_\+counter\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+addr\+\_\+counter\+\_\+sload} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+post\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+width\+\_\+counter\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+width\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+width\+\_\+counter\+\_\+sload} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf reconfig\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rom\+\_\+width\+\_\+counter\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf rom\+\_\+width\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf rom\+\_\+width\+\_\+counter\+\_\+sload} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf rom\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rotate\+\_\+addr\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf rotate\+\_\+addr\+\_\+counter\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rotate\+\_\+addr\+\_\+counter\+\_\+sload} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf rotate\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rotate\+\_\+decoder\+\_\+wires} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rotate\+\_\+width\+\_\+counter\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf rotate\+\_\+width\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf rotate\+\_\+width\+\_\+counter\+\_\+sload} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf rotate\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf scan\+\_\+cache\+\_\+address} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf scan\+\_\+cache\+\_\+in} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf scan\+\_\+cache\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf scan\+\_\+cache\+\_\+write\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sel\+\_\+param\+\_\+bypass\+\_\+\+L\+F\+\_\+unused} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sel\+\_\+param\+\_\+c} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sel\+\_\+param\+\_\+high\+\_\+i\+\_\+postscale} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sel\+\_\+param\+\_\+low\+\_\+r} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sel\+\_\+param\+\_\+nominal\+\_\+count} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sel\+\_\+param\+\_\+odd\+\_\+\+C\+P\+\_\+unused} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sel\+\_\+type\+\_\+c0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sel\+\_\+type\+\_\+c1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sel\+\_\+type\+\_\+c2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sel\+\_\+type\+\_\+c3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sel\+\_\+type\+\_\+c4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sel\+\_\+type\+\_\+cplf} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sel\+\_\+type\+\_\+m} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sel\+\_\+type\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf sel\+\_\+type\+\_\+vco} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+addr\+\_\+wire} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf seq\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg\+\_\+clear} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg\+\_\+load\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg\+\_\+load\+\_\+nominal\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg\+\_\+serial\+\_\+in} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg\+\_\+serial\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg\+\_\+shift\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg\+\_\+shift\+\_\+nominal\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf shift\+\_\+reg\+\_\+width\+\_\+select} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1019w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1056w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1092w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1127w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1163w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1196w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1229w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1262w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1297w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1330w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1362w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1393w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1424w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1453w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1484w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1517w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1565w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w1592w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w301w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w341w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w381w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w423w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w460w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w496w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w534w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w571w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w605w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w638w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w64w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w675w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w713w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w750w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w785w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w818w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w851w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w888w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w921w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w952w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf w981w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf width\+\_\+counter\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf width\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf width\+\_\+counter\+\_\+sload} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} 
\item 
{\bf width\+\_\+counter\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf width\+\_\+decoder\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf width\+\_\+decoder\+\_\+select} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range294w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range296w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range284w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range286w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range184w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range176w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range168w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range160w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range152w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range144w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range136w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range128w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range120w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1823w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1822w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1821w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1820w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1819w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range261w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range263w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range266w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range269w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range272w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range275w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range278w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range281w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Attributes}
 \begin{DoxyCompactItemize}
\item 
{\bf synthesis\+\_\+clearbox} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} 
\item 
{\bf synthesis\+\_\+clearbox} {\bfseries \textcolor{vhdlchar}{R\+TL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries \textcolor{vhdlchar}{R\+TL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} A\+D\+V\+\_\+\+N\+E\+T\+L\+I\+S\+T\+\_\+\+O\+P\+T\+\_\+\+A\+L\+L\+O\+W\+E\+D = \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} N\+E\+V\+E\+R\+\_\+\+A\+L\+L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ;suppress\+\_\+da\+\_\+rule\+\_\+internal = C106;\{-\/to le\+\_\+comb10\} P\+L\+L\+\_\+\+S\+C\+A\+N\+\_\+\+R\+E\+C\+O\+N\+F\+I\+G\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+R\+E\+M\+A\+P\+\_\+\+L\+C\+E\+L\+L = 2;\{-\/to le\+\_\+comb8\} P\+L\+L\+\_\+\+S\+C\+A\+N\+\_\+\+R\+E\+C\+O\+N\+F\+I\+G\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+R\+E\+M\+A\+P\+\_\+\+L\+C\+E\+L\+L = 0;\{-\/to le\+\_\+comb9\} P\+L\+L\+\_\+\+S\+C\+A\+N\+\_\+\+R\+E\+C\+O\+N\+F\+I\+G\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+R\+E\+M\+A\+P\+\_\+\+L\+C\+E\+L\+L = 1 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf idle\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf read\+\_\+data\+\_\+nominal\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf read\+\_\+data\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf read\+\_\+first\+\_\+nominal\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf read\+\_\+first\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf read\+\_\+init\+\_\+nominal\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf read\+\_\+init\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf read\+\_\+last\+\_\+nominal\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf read\+\_\+last\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf reconfig\+\_\+counter\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf reconfig\+\_\+init\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf reconfig\+\_\+post\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf reconfig\+\_\+seq\+\_\+data\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf reconfig\+\_\+seq\+\_\+ena\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf reconfig\+\_\+wait\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf reset\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = H\+I\+G\+H \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf rom\+\_\+data\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf rom\+\_\+first\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf rom\+\_\+init\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf rom\+\_\+last\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf rom\+\_\+second\+\_\+last\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf rom\+\_\+second\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf write\+\_\+data\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf write\+\_\+init\+\_\+nominal\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf write\+\_\+init\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf write\+\_\+nominal\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf altsyncram4}  {\bfseries altsyncram}   
\item 
{\bf le\+\_\+comb10}  {\bfseries cycloneive\+\_\+lcell\+\_\+comb}   
\item 
{\bf le\+\_\+comb8}  {\bfseries cycloneive\+\_\+lcell\+\_\+comb}   
\item 
{\bf le\+\_\+comb9}  {\bfseries cycloneive\+\_\+lcell\+\_\+comb}   
\item 
{\bf add\+\_\+sub5}  {\bfseries lpm\+\_\+add\+\_\+sub}   
\item 
{\bf add\+\_\+sub6}  {\bfseries lpm\+\_\+add\+\_\+sub}   
\item 
{\bf cmpr7}  {\bfseries lpm\+\_\+compare}   
\item 
{\bf cntr1}  {\bfseries lpm\+\_\+counter}   
\item 
{\bf cntr12}  {\bfseries lpm\+\_\+counter}   
\item 
{\bf cntr13}  {\bfseries lpm\+\_\+counter}   
\item 
{\bf cntr14}  {\bfseries lpm\+\_\+counter}   
\item 
{\bf cntr15}  {\bfseries lpm\+\_\+counter}   
\item 
{\bf cntr16}  {\bfseries lpm\+\_\+counter}   
\item 
{\bf cntr2}  {\bfseries lpm\+\_\+counter}   
\item 
{\bf cntr3}  {\bfseries lpm\+\_\+counter}   
\item 
{\bf decode11}  {\bfseries lpm\+\_\+decode}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 82} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.



\subsubsection{Member Function Documentation}
\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+113@{P\+R\+O\+C\+E\+S\+S\+\_\+113}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+113@{P\+R\+O\+C\+E\+S\+S\+\_\+113}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+113clock}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+113 (
\begin{DoxyParamCaption}
\item[{}]{clock}
\end{DoxyParamCaption}
)}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_afa350697412cecd0134ca999d6b6c33c}


Definition at line {\bf 1442} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+114@{P\+R\+O\+C\+E\+S\+S\+\_\+114}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+114@{P\+R\+O\+C\+E\+S\+S\+\_\+114}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+114clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+114(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a3d683cbe3745021b61c8edef0ba5f3e0}


Definition at line {\bf 1447} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+115@{P\+R\+O\+C\+E\+S\+S\+\_\+115}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+115@{P\+R\+O\+C\+E\+S\+S\+\_\+115}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+115clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+115(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af8e67121bce2c81aa1d107e006f7fbad}


Definition at line {\bf 1452} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+116@{P\+R\+O\+C\+E\+S\+S\+\_\+116}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+116@{P\+R\+O\+C\+E\+S\+S\+\_\+116}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+116clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+116(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0623b3fbd1d25a9db1aadb8544b61c32}


Definition at line {\bf 1457} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+117@{P\+R\+O\+C\+E\+S\+S\+\_\+117}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+117@{P\+R\+O\+C\+E\+S\+S\+\_\+117}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+117clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+117(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6d3ef7b92e967b316d47a5b56f718274}


Definition at line {\bf 1462} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+118@{P\+R\+O\+C\+E\+S\+S\+\_\+118}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+118@{P\+R\+O\+C\+E\+S\+S\+\_\+118}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+118clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+118(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a2d42d12429802bad19c7cadfe8047911}


Definition at line {\bf 1467} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+119@{P\+R\+O\+C\+E\+S\+S\+\_\+119}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+119@{P\+R\+O\+C\+E\+S\+S\+\_\+119}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+119clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+119(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_abe551a8037ff64598031404c816a3860}


Definition at line {\bf 1472} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+120@{P\+R\+O\+C\+E\+S\+S\+\_\+120}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+120@{P\+R\+O\+C\+E\+S\+S\+\_\+120}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+120clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+120(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1030e98df7266186d83b7fa932666567}


Definition at line {\bf 1477} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+121@{P\+R\+O\+C\+E\+S\+S\+\_\+121}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+121@{P\+R\+O\+C\+E\+S\+S\+\_\+121}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+121clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+121(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_adba50730107a925e1c5192c259bf6c15}


Definition at line {\bf 1483} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+122@{P\+R\+O\+C\+E\+S\+S\+\_\+122}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+122@{P\+R\+O\+C\+E\+S\+S\+\_\+122}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+122clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+122(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a16d9b56b77a2a401115646443fa04257}


Definition at line {\bf 1488} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+123@{P\+R\+O\+C\+E\+S\+S\+\_\+123}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+123@{P\+R\+O\+C\+E\+S\+S\+\_\+123}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+123clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+123(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a65a936005537883658c98262f62260be}


Definition at line {\bf 1494} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+124@{P\+R\+O\+C\+E\+S\+S\+\_\+124}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+124@{P\+R\+O\+C\+E\+S\+S\+\_\+124}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+124clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+124(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_adf21c139734f676bb0e1b9cb1b089610}


Definition at line {\bf 1499} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+125@{P\+R\+O\+C\+E\+S\+S\+\_\+125}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+125@{P\+R\+O\+C\+E\+S\+S\+\_\+125}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+125clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+125(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad8f29da7b05c2794d2b662c812eb034c}


Definition at line {\bf 1504} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+126@{P\+R\+O\+C\+E\+S\+S\+\_\+126}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+126@{P\+R\+O\+C\+E\+S\+S\+\_\+126}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+126clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+126(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab20416151b3364e9bb2dc83c135c12a3}


Definition at line {\bf 1509} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+127@{P\+R\+O\+C\+E\+S\+S\+\_\+127}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+127@{P\+R\+O\+C\+E\+S\+S\+\_\+127}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+127clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+127(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6862af2d869e4fa6fb26222593b03230}


Definition at line {\bf 1514} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+128@{P\+R\+O\+C\+E\+S\+S\+\_\+128}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+128@{P\+R\+O\+C\+E\+S\+S\+\_\+128}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+128clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+128(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4b443ced3b701a7d252d19ccacffcccc}


Definition at line {\bf 1519} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+129@{P\+R\+O\+C\+E\+S\+S\+\_\+129}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+129@{P\+R\+O\+C\+E\+S\+S\+\_\+129}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+129clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+129(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae9562dc4844d132d93e807d8546f37ea}


Definition at line {\bf 1525} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+130@{P\+R\+O\+C\+E\+S\+S\+\_\+130}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+130@{P\+R\+O\+C\+E\+S\+S\+\_\+130}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+130clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+130(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_adef320719958c09c6b359e140e43de30}


Definition at line {\bf 1530} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+131@{P\+R\+O\+C\+E\+S\+S\+\_\+131}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+131@{P\+R\+O\+C\+E\+S\+S\+\_\+131}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+131clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+131(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab9d7985d7a58731de6027b96b052a61e}


Definition at line {\bf 1538} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+132@{P\+R\+O\+C\+E\+S\+S\+\_\+132}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+132@{P\+R\+O\+C\+E\+S\+S\+\_\+132}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+132clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+132(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9e0b7b326ece5df880cf8c9a01ed346b}


Definition at line {\bf 1546} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+133@{P\+R\+O\+C\+E\+S\+S\+\_\+133}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+133@{P\+R\+O\+C\+E\+S\+S\+\_\+133}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+133clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+133(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a49e3c920111e44f12c1e9315b4c316db}


Definition at line {\bf 1561} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+134@{P\+R\+O\+C\+E\+S\+S\+\_\+134}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+134@{P\+R\+O\+C\+E\+S\+S\+\_\+134}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+134clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+134(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aaec2d410f96a95e41ec0959fe99d7604}


Definition at line {\bf 1567} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+135@{P\+R\+O\+C\+E\+S\+S\+\_\+135}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+135@{P\+R\+O\+C\+E\+S\+S\+\_\+135}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+135clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+135(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a01c4bd15700442398872d9c22a661656}


Definition at line {\bf 1573} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+136@{P\+R\+O\+C\+E\+S\+S\+\_\+136}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+136@{P\+R\+O\+C\+E\+S\+S\+\_\+136}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+136clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+136(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a97e669dbe248b58754531bf1abb4acf7}


Definition at line {\bf 1579} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+137@{P\+R\+O\+C\+E\+S\+S\+\_\+137}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+137@{P\+R\+O\+C\+E\+S\+S\+\_\+137}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+137clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+137(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae18ebfe86ada87f4d36a64fa47110eff}


Definition at line {\bf 1585} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+138@{P\+R\+O\+C\+E\+S\+S\+\_\+138}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+138@{P\+R\+O\+C\+E\+S\+S\+\_\+138}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+138clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+138(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a2a308db5f94f7016035d07a3a8b499b8}


Definition at line {\bf 1591} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+139@{P\+R\+O\+C\+E\+S\+S\+\_\+139}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+139@{P\+R\+O\+C\+E\+S\+S\+\_\+139}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+139clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+139(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0e0cf2affd4d887bfca964b656301c33}


Definition at line {\bf 1597} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+140@{P\+R\+O\+C\+E\+S\+S\+\_\+140}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+140@{P\+R\+O\+C\+E\+S\+S\+\_\+140}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+140clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+140(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4316adcaef97b54078da4d17aa0c0a84}


Definition at line {\bf 1603} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+141@{P\+R\+O\+C\+E\+S\+S\+\_\+141}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+141@{P\+R\+O\+C\+E\+S\+S\+\_\+141}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+141clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+141(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a46ad61aef25d81cbff1f24f2709019eb}


Definition at line {\bf 1609} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+142@{P\+R\+O\+C\+E\+S\+S\+\_\+142}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+142@{P\+R\+O\+C\+E\+S\+S\+\_\+142}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+142clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+142(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9bf72d58448c9102ffc0d6642827fe22}


Definition at line {\bf 1615} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+143@{P\+R\+O\+C\+E\+S\+S\+\_\+143}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+143@{P\+R\+O\+C\+E\+S\+S\+\_\+143}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+143clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+143(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a7cf7444198b4daa44439bd5301225802}


Definition at line {\bf 1621} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+144@{P\+R\+O\+C\+E\+S\+S\+\_\+144}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+144@{P\+R\+O\+C\+E\+S\+S\+\_\+144}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+144clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+144(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a90c12f3b5c87fb480da893e3f091f96c}


Definition at line {\bf 1627} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+145@{P\+R\+O\+C\+E\+S\+S\+\_\+145}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+145@{P\+R\+O\+C\+E\+S\+S\+\_\+145}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+145clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+145(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af276f721aef5ed358d1fec9d80ccbb54}


Definition at line {\bf 1633} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+146@{P\+R\+O\+C\+E\+S\+S\+\_\+146}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+146@{P\+R\+O\+C\+E\+S\+S\+\_\+146}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+146clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+146(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa9b8fd942242a7a0391baa40c9885e5c}


Definition at line {\bf 1639} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+147@{P\+R\+O\+C\+E\+S\+S\+\_\+147}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+147@{P\+R\+O\+C\+E\+S\+S\+\_\+147}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+147clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+147(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af19e1fbbcdc20fa72b0965722b2723ea}


Definition at line {\bf 1645} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+148@{P\+R\+O\+C\+E\+S\+S\+\_\+148}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+148@{P\+R\+O\+C\+E\+S\+S\+\_\+148}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+148clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+148(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a906949e15b77d176aead6c884dbbff66}


Definition at line {\bf 1651} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+149@{P\+R\+O\+C\+E\+S\+S\+\_\+149}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+149@{P\+R\+O\+C\+E\+S\+S\+\_\+149}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+149clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+149(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_abf8e8eb347dd26871f7b22c4b03d869c}


Definition at line {\bf 1657} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+150@{P\+R\+O\+C\+E\+S\+S\+\_\+150}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+150@{P\+R\+O\+C\+E\+S\+S\+\_\+150}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+150clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+150(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a46e7c697d5bf32f1d9a28e69558f7374}


Definition at line {\bf 1663} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+151@{P\+R\+O\+C\+E\+S\+S\+\_\+151}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+151@{P\+R\+O\+C\+E\+S\+S\+\_\+151}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+151clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+151(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac0b729b8c225374c5941366d7398d223}


Definition at line {\bf 1669} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+152@{P\+R\+O\+C\+E\+S\+S\+\_\+152}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+152@{P\+R\+O\+C\+E\+S\+S\+\_\+152}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+152clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+152(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af67eda7b772d42b49e8efcf0e5dcdd09}


Definition at line {\bf 1677} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+153@{P\+R\+O\+C\+E\+S\+S\+\_\+153}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+153@{P\+R\+O\+C\+E\+S\+S\+\_\+153}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+153clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+153(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a577ec2819d2ea6db783a738d40fdb69e}


Definition at line {\bf 1685} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+154@{P\+R\+O\+C\+E\+S\+S\+\_\+154}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+154@{P\+R\+O\+C\+E\+S\+S\+\_\+154}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+154clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+154(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a987d5ddc689226c74c9e94999cf6a7c3}


Definition at line {\bf 1693} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+155@{P\+R\+O\+C\+E\+S\+S\+\_\+155}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+155@{P\+R\+O\+C\+E\+S\+S\+\_\+155}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+155clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+155(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a8164ac793adab86f5913859f207b9960}


Definition at line {\bf 1704} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+156@{P\+R\+O\+C\+E\+S\+S\+\_\+156}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+156@{P\+R\+O\+C\+E\+S\+S\+\_\+156}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+156clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+156(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a528712d5ba0846d3b0316740ae2f1e8b}


Definition at line {\bf 1711} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+157@{P\+R\+O\+C\+E\+S\+S\+\_\+157}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+157@{P\+R\+O\+C\+E\+S\+S\+\_\+157}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+157clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+157(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a26a6bd1af8e7526f15a43da712ad5ee4}


Definition at line {\bf 1719} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+158@{P\+R\+O\+C\+E\+S\+S\+\_\+158}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+158@{P\+R\+O\+C\+E\+S\+S\+\_\+158}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+158clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+158(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af24560317b201965ba971a35246ea4da}


Definition at line {\bf 1727} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+159@{P\+R\+O\+C\+E\+S\+S\+\_\+159}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+159@{P\+R\+O\+C\+E\+S\+S\+\_\+159}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+159clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+159(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9bbcebc7b23bcb49e51cf5f6f737f4a9}


Definition at line {\bf 1734} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+160@{P\+R\+O\+C\+E\+S\+S\+\_\+160}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+160@{P\+R\+O\+C\+E\+S\+S\+\_\+160}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+160clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+160(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad45efd29870c39ea8ab55af4a35ca31a}


Definition at line {\bf 1741} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+161@{P\+R\+O\+C\+E\+S\+S\+\_\+161}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+161@{P\+R\+O\+C\+E\+S\+S\+\_\+161}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+161clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+161(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac43f39146ce1a9dbe80c2c67638e3576}


Definition at line {\bf 1748} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+162@{P\+R\+O\+C\+E\+S\+S\+\_\+162}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+162@{P\+R\+O\+C\+E\+S\+S\+\_\+162}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+162clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+162(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a27fc3c9caeda518a2e41937ab385cf5b}


Definition at line {\bf 1756} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+163@{P\+R\+O\+C\+E\+S\+S\+\_\+163}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+163@{P\+R\+O\+C\+E\+S\+S\+\_\+163}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+163clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+163(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a2ba88edf27cfe9f79f7635925b8918b3}


Definition at line {\bf 1763} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+164@{P\+R\+O\+C\+E\+S\+S\+\_\+164}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+164@{P\+R\+O\+C\+E\+S\+S\+\_\+164}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+164clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+164(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a5e0a173e893e20cc4b2b3ea08d8227ab}


Definition at line {\bf 1776} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+165@{P\+R\+O\+C\+E\+S\+S\+\_\+165}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+165@{P\+R\+O\+C\+E\+S\+S\+\_\+165}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+165clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+165(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af2fe27d65b01aea86a428035f91a1721}


Definition at line {\bf 1784} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+166@{P\+R\+O\+C\+E\+S\+S\+\_\+166}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+166@{P\+R\+O\+C\+E\+S\+S\+\_\+166}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+166clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+166(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa21f95d5ea533c108e31997d4d6e21f1}


Definition at line {\bf 1791} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+167@{P\+R\+O\+C\+E\+S\+S\+\_\+167}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+167@{P\+R\+O\+C\+E\+S\+S\+\_\+167}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+167clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+167(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa97ca5f2ec6ca12b95ea8e12ed1e49eb}


Definition at line {\bf 1805} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+168@{P\+R\+O\+C\+E\+S\+S\+\_\+168}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+168@{P\+R\+O\+C\+E\+S\+S\+\_\+168}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+168clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+168(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a000174aae62de4bd92ec75af7ea749da}


Definition at line {\bf 1818} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+169@{P\+R\+O\+C\+E\+S\+S\+\_\+169}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+169@{P\+R\+O\+C\+E\+S\+S\+\_\+169}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+169clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+169(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a28e311b56b155fb514ed5dcef594e795}


Definition at line {\bf 1825} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+170@{P\+R\+O\+C\+E\+S\+S\+\_\+170}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+170@{P\+R\+O\+C\+E\+S\+S\+\_\+170}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+170clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+170(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad97b580b746bbef2c18b3aac9f6ce721}


Definition at line {\bf 1833} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+171@{P\+R\+O\+C\+E\+S\+S\+\_\+171}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+171@{P\+R\+O\+C\+E\+S\+S\+\_\+171}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+171clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+171(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a62942be5fe42be566a06da5dff2f7663}


Definition at line {\bf 1841} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+172@{P\+R\+O\+C\+E\+S\+S\+\_\+172}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+172@{P\+R\+O\+C\+E\+S\+S\+\_\+172}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+172clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+172(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a63b7ac51f461e1d3194ffe7b5960525c}


Definition at line {\bf 1848} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+173@{P\+R\+O\+C\+E\+S\+S\+\_\+173}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+173@{P\+R\+O\+C\+E\+S\+S\+\_\+173}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+173clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+173(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a80a9a9667e81ac4bbb5438538d955e6a}


Definition at line {\bf 1861} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+174@{P\+R\+O\+C\+E\+S\+S\+\_\+174}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+174@{P\+R\+O\+C\+E\+S\+S\+\_\+174}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+174clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+174(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a34741ed8d29d849eb9f5e71c9f28f95e}


Definition at line {\bf 1874} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+175@{P\+R\+O\+C\+E\+S\+S\+\_\+175}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+175@{P\+R\+O\+C\+E\+S\+S\+\_\+175}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+175clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+175(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_adb91d503967fc700c9245d3c5708a028}


Definition at line {\bf 1887} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+176@{P\+R\+O\+C\+E\+S\+S\+\_\+176}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+176@{P\+R\+O\+C\+E\+S\+S\+\_\+176}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+176clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+176(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af9e806e6c0b504d0077d726e7a412ea4}


Definition at line {\bf 1900} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+177@{P\+R\+O\+C\+E\+S\+S\+\_\+177}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+177@{P\+R\+O\+C\+E\+S\+S\+\_\+177}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+177clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+177(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4a88d9c2ce5bc1ff7430ef657b0c7cd9}


Definition at line {\bf 1913} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+178@{P\+R\+O\+C\+E\+S\+S\+\_\+178}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+178@{P\+R\+O\+C\+E\+S\+S\+\_\+178}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+178clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+178(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_affe804a28a31306a0bb743651077b01a}


Definition at line {\bf 1926} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+179@{P\+R\+O\+C\+E\+S\+S\+\_\+179}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+179@{P\+R\+O\+C\+E\+S\+S\+\_\+179}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+179clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+179(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a24883b624b828fd40a0359e9bae11f04}


Definition at line {\bf 1939} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+180@{P\+R\+O\+C\+E\+S\+S\+\_\+180}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+180@{P\+R\+O\+C\+E\+S\+S\+\_\+180}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+180clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+180(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af9360991d81202452eaa52e3bae8400e}


Definition at line {\bf 1952} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+181@{P\+R\+O\+C\+E\+S\+S\+\_\+181}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+181@{P\+R\+O\+C\+E\+S\+S\+\_\+181}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+181clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+181(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa984bf60f713fa8d68af777bf44eac01}


Definition at line {\bf 1965} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+182@{P\+R\+O\+C\+E\+S\+S\+\_\+182}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+182@{P\+R\+O\+C\+E\+S\+S\+\_\+182}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+182clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+182(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aaa6155485d72d89faab74a1142df2d4a}


Definition at line {\bf 1976} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+183@{P\+R\+O\+C\+E\+S\+S\+\_\+183}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+183@{P\+R\+O\+C\+E\+S\+S\+\_\+183}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+183clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+183(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a61f5b970fbd7a724a8588890752d80d2}


Definition at line {\bf 1987} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+184@{P\+R\+O\+C\+E\+S\+S\+\_\+184}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+184@{P\+R\+O\+C\+E\+S\+S\+\_\+184}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+184clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+184(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1ab88676d7a5a4757eb3f8c0cd7cef1e}


Definition at line {\bf 1998} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+185@{P\+R\+O\+C\+E\+S\+S\+\_\+185}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+185@{P\+R\+O\+C\+E\+S\+S\+\_\+185}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+185clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+185(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a2e95bfb9eaeead2ecbb0972ba4325983}


Definition at line {\bf 2009} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+186@{P\+R\+O\+C\+E\+S\+S\+\_\+186}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+186@{P\+R\+O\+C\+E\+S\+S\+\_\+186}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+186clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+186(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad9990263796cc17f109e5b23ab24350e}


Definition at line {\bf 2020} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+187@{P\+R\+O\+C\+E\+S\+S\+\_\+187}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+187@{P\+R\+O\+C\+E\+S\+S\+\_\+187}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+187clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+187(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0abc11b259a65a120d797f67e558a4cc}


Definition at line {\bf 2031} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+188@{P\+R\+O\+C\+E\+S\+S\+\_\+188}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+188@{P\+R\+O\+C\+E\+S\+S\+\_\+188}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+188clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+188(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_adb8d8420bab186010008d8f77b7d4d52}


Definition at line {\bf 2042} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+189@{P\+R\+O\+C\+E\+S\+S\+\_\+189}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+189@{P\+R\+O\+C\+E\+S\+S\+\_\+189}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+189clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+189(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aaec1affdde6846385ae36ad494e0179e}


Definition at line {\bf 2053} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+190@{P\+R\+O\+C\+E\+S\+S\+\_\+190}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+190@{P\+R\+O\+C\+E\+S\+S\+\_\+190}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+190clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+190(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a472069bdcd9cd19a874fea8da3ea6159}


Definition at line {\bf 2075} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+191@{P\+R\+O\+C\+E\+S\+S\+\_\+191}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+191@{P\+R\+O\+C\+E\+S\+S\+\_\+191}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+191clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+191(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a72a4d106941ef3539cf954bd36eadc30}


Definition at line {\bf 2080} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+192@{P\+R\+O\+C\+E\+S\+S\+\_\+192}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+192@{P\+R\+O\+C\+E\+S\+S\+\_\+192}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+192clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+192(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_acbdb5e23ddfe4b0dae966002339b64c4}


Definition at line {\bf 2085} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+193@{P\+R\+O\+C\+E\+S\+S\+\_\+193}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+193@{P\+R\+O\+C\+E\+S\+S\+\_\+193}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+193clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+193(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a54856b66de7b98a623045b42b11fc2b1}


Definition at line {\bf 2093} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+194@{P\+R\+O\+C\+E\+S\+S\+\_\+194}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+194@{P\+R\+O\+C\+E\+S\+S\+\_\+194}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+194clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+194(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad5444ee1e88aecc6150350f3f5df9c9b}


Definition at line {\bf 2100} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!P\+R\+O\+C\+E\+S\+S\+\_\+195@{P\+R\+O\+C\+E\+S\+S\+\_\+195}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+195@{P\+R\+O\+C\+E\+S\+S\+\_\+195}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+195clock,reset}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+195(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clock}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6baac6f8cd41a411a178319ab4f5f501}


Definition at line {\bf 2108} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.



\subsubsection{Member Data Documentation}
\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!add\+\_\+sub5@{add\+\_\+sub5}}
\index{add\+\_\+sub5@{add\+\_\+sub5}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{add\+\_\+sub5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf add\+\_\+sub5} {\bfseries \textcolor{vhdlchar}{lpm\+\_\+add\+\_\+sub}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a220f3e704de2534d21e50124035091f8}


Definition at line {\bf 2145} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!add\+\_\+sub6@{add\+\_\+sub6}}
\index{add\+\_\+sub6@{add\+\_\+sub6}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{add\+\_\+sub6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf add\+\_\+sub6} {\bfseries \textcolor{vhdlchar}{lpm\+\_\+add\+\_\+sub}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac8e175cafb8504617328cee963a368ae}


Definition at line {\bf 2155} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!addr\+\_\+counter\+\_\+enable@{addr\+\_\+counter\+\_\+enable}}
\index{addr\+\_\+counter\+\_\+enable@{addr\+\_\+counter\+\_\+enable}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{addr\+\_\+counter\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf addr\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a46be8b8bbe01941fd5c38beed953a256}


Definition at line {\bf 773} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!addr\+\_\+counter\+\_\+out@{addr\+\_\+counter\+\_\+out}}
\index{addr\+\_\+counter\+\_\+out@{addr\+\_\+counter\+\_\+out}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{addr\+\_\+counter\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf addr\+\_\+counter\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_afcc863f19a623a7130ba937bcdf95d39}


Definition at line {\bf 774} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!addr\+\_\+counter\+\_\+sload@{addr\+\_\+counter\+\_\+sload}}
\index{addr\+\_\+counter\+\_\+sload@{addr\+\_\+counter\+\_\+sload}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{addr\+\_\+counter\+\_\+sload}]{\setlength{\rightskip}{0pt plus 5cm}{\bf addr\+\_\+counter\+\_\+sload} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a219c7e6bbb14ffc80a25c23500e1b992}


Definition at line {\bf 775} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!addr\+\_\+counter\+\_\+sload\+\_\+value@{addr\+\_\+counter\+\_\+sload\+\_\+value}}
\index{addr\+\_\+counter\+\_\+sload\+\_\+value@{addr\+\_\+counter\+\_\+sload\+\_\+value}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{addr\+\_\+counter\+\_\+sload\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf addr\+\_\+counter\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a45bedb7ea0d2afffa3723e3933577c8c}


Definition at line {\bf 776} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!addr\+\_\+decoder\+\_\+out@{addr\+\_\+decoder\+\_\+out}}
\index{addr\+\_\+decoder\+\_\+out@{addr\+\_\+decoder\+\_\+out}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{addr\+\_\+decoder\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf addr\+\_\+decoder\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4e27b5ae2592bd7b2d6fc92fdab376f7}


Definition at line {\bf 777} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!addr\+\_\+from\+\_\+rom@{addr\+\_\+from\+\_\+rom}}
\index{addr\+\_\+from\+\_\+rom@{addr\+\_\+from\+\_\+rom}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{addr\+\_\+from\+\_\+rom}]{\setlength{\rightskip}{0pt plus 5cm}{\bf addr\+\_\+from\+\_\+rom} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9a175a825d6223a8bbb3c545715e9235}


Definition at line {\bf 98} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!addr\+\_\+from\+\_\+rom2@{addr\+\_\+from\+\_\+rom2}}
\index{addr\+\_\+from\+\_\+rom2@{addr\+\_\+from\+\_\+rom2}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{addr\+\_\+from\+\_\+rom2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf addr\+\_\+from\+\_\+rom2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af9b25847d35713d37a5c4dfaa419f8f8}


Definition at line {\bf 103} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a36fc3c10f200741713c881262c40eedc}


Definition at line {\bf 86} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries \textcolor{vhdlchar}{R\+TL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} A\+D\+V\+\_\+\+N\+E\+T\+L\+I\+S\+T\+\_\+\+O\+P\+T\+\_\+\+A\+L\+L\+O\+W\+E\+D = \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} N\+E\+V\+E\+R\+\_\+\+A\+L\+L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} ;suppress\+\_\+da\+\_\+rule\+\_\+internal = C106;\{-\/to le\+\_\+comb10\} P\+L\+L\+\_\+\+S\+C\+A\+N\+\_\+\+R\+E\+C\+O\+N\+F\+I\+G\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+R\+E\+M\+A\+P\+\_\+\+L\+C\+E\+L\+L = 2;\{-\/to le\+\_\+comb8\} P\+L\+L\+\_\+\+S\+C\+A\+N\+\_\+\+R\+E\+C\+O\+N\+F\+I\+G\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+R\+E\+M\+A\+P\+\_\+\+L\+C\+E\+L\+L = 0;\{-\/to le\+\_\+comb9\} P\+L\+L\+\_\+\+S\+C\+A\+N\+\_\+\+R\+E\+C\+O\+N\+F\+I\+G\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+R\+E\+M\+A\+P\+\_\+\+L\+C\+E\+L\+L = 1 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aaf68c7e5fc1423ee5aba5bf770e4231d}


Definition at line {\bf 87} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf idle\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a00ff721b1163687a30ec2eb2ccb311f0}


Definition at line {\bf 197} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf read\+\_\+data\+\_\+nominal\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac3d7711827174ac81677eab9bc0da309}


Definition at line {\bf 303} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf read\+\_\+data\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a2b1983bd60797e5c54a2dd4aae500b7d}


Definition at line {\bf 312} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf read\+\_\+first\+\_\+nominal\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a47acc91a8fa0027e31d1203acef43e6d}


Definition at line {\bf 321} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf read\+\_\+first\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_abf3123987116873cf93e3b851e2b20f4}


Definition at line {\bf 330} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf read\+\_\+init\+\_\+nominal\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6b80d10040419a43eee503b902b377ed}


Definition at line {\bf 342} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf read\+\_\+init\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9cb8ec8d45227b049ed66181a298d550}


Definition at line {\bf 350} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf read\+\_\+last\+\_\+nominal\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6cc6df2601b503dfb6e4f6860922d126}


Definition at line {\bf 359} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf read\+\_\+last\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a401d777d16e56b4974bf7848e1961cfb}


Definition at line {\bf 368} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf reconfig\+\_\+counter\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad40de72ae5684709f415dd4860306cb4}


Definition at line {\bf 376} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf reconfig\+\_\+init\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad764b562de076ffd9b510cfcd6ed06ce}


Definition at line {\bf 384} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf reconfig\+\_\+post\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a306633f408a42d8a20bcd1884b12b59d}


Definition at line {\bf 392} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf reconfig\+\_\+seq\+\_\+data\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a31d6bb390a88602b4406467a56e045ff}


Definition at line {\bf 401} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf reconfig\+\_\+seq\+\_\+ena\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a7c2135fe6eee9b31907d22ae12ba8b03}


Definition at line {\bf 409} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf reconfig\+\_\+wait\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4ef0794f38e2e36e9de74b08dd09ec10}


Definition at line {\bf 419} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf reset\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = H\+I\+G\+H \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a602508820349a48066e5e7293af258fb}


Definition at line {\bf 428} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf rom\+\_\+data\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae3e1091e28f4739d12278e90f676705d}


Definition at line {\bf 436} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf rom\+\_\+first\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac343ca04c7082446f6d2da0d8e109d89}


Definition at line {\bf 451} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf rom\+\_\+init\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aba11207cb299ccec2c34729e4e986143}


Definition at line {\bf 465} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf rom\+\_\+last\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a634bf34e32d2cca1a8a3ae9e3ba764f3}


Definition at line {\bf 473} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf rom\+\_\+second\+\_\+last\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab141bd1464373c65ee32abdc91614155}


Definition at line {\bf 482} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf rom\+\_\+second\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a85a9d75d64c30cb9965ef6fb722288d2}


Definition at line {\bf 491} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf write\+\_\+data\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af32126380a8503a20f4db21218ae6d6a}


Definition at line {\bf 626} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf write\+\_\+init\+\_\+nominal\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae9831ad05622188039c2e4bd3e8b396b}


Definition at line {\bf 635} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf write\+\_\+init\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ada853fc6fde7584003749e2f796931f8}


Definition at line {\bf 643} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}}
\index{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE@{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf A\+L\+T\+E\+R\+A\+\_\+\+A\+T\+T\+R\+I\+B\+U\+TE} {\bfseries {\bfseries {\bf write\+\_\+nominal\+\_\+state}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{signal}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} P\+O\+W\+E\+R\+\_\+\+U\+P\+\_\+\+L\+E\+V\+E\+L = L\+O\+W \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac246c263ec3806c3edd1175be000933d}


Definition at line {\bf 652} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!altsyncram@{altsyncram}}
\index{altsyncram@{altsyncram}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{altsyncram}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altsyncram} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a00c2cdb80a4cf4ce8f41991a35a89493}


Definition at line {\bf 921} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!altsyncram4@{altsyncram4}}
\index{altsyncram4@{altsyncram4}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{altsyncram4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altsyncram4} {\bfseries \textcolor{vhdlchar}{altsyncram}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a7900776aea38b4e8c5c8983ec7067cce}


Definition at line {\bf 1405} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!areset\+\_\+init\+\_\+state\+\_\+1@{areset\+\_\+init\+\_\+state\+\_\+1}}
\index{areset\+\_\+init\+\_\+state\+\_\+1@{areset\+\_\+init\+\_\+state\+\_\+1}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{areset\+\_\+init\+\_\+state\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf areset\+\_\+init\+\_\+state\+\_\+1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aaf30bbf345aeef661bb544e3e7e97c44}


Definition at line {\bf 108} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!areset\+\_\+state@{areset\+\_\+state}}
\index{areset\+\_\+state@{areset\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{areset\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf areset\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a562301eaf8e529c774fc37cdc3241b0c}


Definition at line {\bf 113} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!C0\+\_\+data\+\_\+state@{C0\+\_\+data\+\_\+state}}
\index{C0\+\_\+data\+\_\+state@{C0\+\_\+data\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{C0\+\_\+data\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C0\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6e2306c60da1faf0a704370613c0162a}


Definition at line {\bf 118} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!C0\+\_\+ena\+\_\+state@{C0\+\_\+ena\+\_\+state}}
\index{C0\+\_\+ena\+\_\+state@{C0\+\_\+ena\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{C0\+\_\+ena\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C0\+\_\+ena\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a3fce7328607d1d4596d0772d53b650f6}


Definition at line {\bf 123} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!c0\+\_\+wire@{c0\+\_\+wire}}
\index{c0\+\_\+wire@{c0\+\_\+wire}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{c0\+\_\+wire}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c0\+\_\+wire} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6586db5191fbeb3364a24b3f27bbbf8c}


Definition at line {\bf 778} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!C1\+\_\+data\+\_\+state@{C1\+\_\+data\+\_\+state}}
\index{C1\+\_\+data\+\_\+state@{C1\+\_\+data\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{C1\+\_\+data\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C1\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a83e4938c4406a886fa6eeac7f3f1ed91}


Definition at line {\bf 128} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!C1\+\_\+ena\+\_\+state@{C1\+\_\+ena\+\_\+state}}
\index{C1\+\_\+ena\+\_\+state@{C1\+\_\+ena\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{C1\+\_\+ena\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C1\+\_\+ena\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac858a1f8c9f34aa3d1361bb7162accff}


Definition at line {\bf 133} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!c1\+\_\+wire@{c1\+\_\+wire}}
\index{c1\+\_\+wire@{c1\+\_\+wire}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{c1\+\_\+wire}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c1\+\_\+wire} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0d8acd47995ba9117a08453abc380091}


Definition at line {\bf 779} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!C2\+\_\+data\+\_\+state@{C2\+\_\+data\+\_\+state}}
\index{C2\+\_\+data\+\_\+state@{C2\+\_\+data\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{C2\+\_\+data\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C2\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_abecea05301f8864eb967b4144bb78f77}


Definition at line {\bf 139} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!C2\+\_\+ena\+\_\+state@{C2\+\_\+ena\+\_\+state}}
\index{C2\+\_\+ena\+\_\+state@{C2\+\_\+ena\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{C2\+\_\+ena\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C2\+\_\+ena\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a74f22ee2a7ef12b6882392f486c49bd4}


Definition at line {\bf 144} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!c2\+\_\+wire@{c2\+\_\+wire}}
\index{c2\+\_\+wire@{c2\+\_\+wire}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{c2\+\_\+wire}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c2\+\_\+wire} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa0d5c89e3271a3d466233d705de4fa37}


Definition at line {\bf 780} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!C3\+\_\+data\+\_\+state@{C3\+\_\+data\+\_\+state}}
\index{C3\+\_\+data\+\_\+state@{C3\+\_\+data\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{C3\+\_\+data\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C3\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4c9e1a7ff479d970d378264c9f3c015a}


Definition at line {\bf 150} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!C3\+\_\+ena\+\_\+state@{C3\+\_\+ena\+\_\+state}}
\index{C3\+\_\+ena\+\_\+state@{C3\+\_\+ena\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{C3\+\_\+ena\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C3\+\_\+ena\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1b45beab034ba40c6c68cdbc519f63ae}


Definition at line {\bf 155} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!c3\+\_\+wire@{c3\+\_\+wire}}
\index{c3\+\_\+wire@{c3\+\_\+wire}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{c3\+\_\+wire}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c3\+\_\+wire} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6310025b4284736b1578f5820170a129}


Definition at line {\bf 781} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!C4\+\_\+data\+\_\+state@{C4\+\_\+data\+\_\+state}}
\index{C4\+\_\+data\+\_\+state@{C4\+\_\+data\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{C4\+\_\+data\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C4\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a3446c174a57c008e9f14eca0ed0059b9}


Definition at line {\bf 160} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!C4\+\_\+ena\+\_\+state@{C4\+\_\+ena\+\_\+state}}
\index{C4\+\_\+ena\+\_\+state@{C4\+\_\+ena\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{C4\+\_\+ena\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C4\+\_\+ena\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6e6d9760369f80bda33cf1f4d9f6b637}


Definition at line {\bf 165} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!c4\+\_\+wire@{c4\+\_\+wire}}
\index{c4\+\_\+wire@{c4\+\_\+wire}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{c4\+\_\+wire}]{\setlength{\rightskip}{0pt plus 5cm}{\bf c4\+\_\+wire} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9e351170799cf20b0e8d64a65da0d4a4}


Definition at line {\bf 782} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!cmpr7@{cmpr7}}
\index{cmpr7@{cmpr7}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{cmpr7}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cmpr7} {\bfseries \textcolor{vhdlchar}{lpm\+\_\+compare}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac77bb114e295248239a7eeb71e5574c8}


Definition at line {\bf 2166} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!cntr1@{cntr1}}
\index{cntr1@{cntr1}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{cntr1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cntr1} {\bfseries \textcolor{vhdlchar}{lpm\+\_\+counter}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a046504e91efda2a3b434d1a247068e57}


Definition at line {\bf 2180} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!cntr12@{cntr12}}
\index{cntr12@{cntr12}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{cntr12}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cntr12} {\bfseries \textcolor{vhdlchar}{lpm\+\_\+counter}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a31f826faa6b1a0221edfd0a7d6f00b58}


Definition at line {\bf 2194} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!cntr13@{cntr13}}
\index{cntr13@{cntr13}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{cntr13}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cntr13} {\bfseries \textcolor{vhdlchar}{lpm\+\_\+counter}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a64f809f39699266b00c88929ced10051}


Definition at line {\bf 2207} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!cntr14@{cntr14}}
\index{cntr14@{cntr14}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{cntr14}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cntr14} {\bfseries \textcolor{vhdlchar}{lpm\+\_\+counter}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0f8a7b4980605960a289bd148d7840c4}


Definition at line {\bf 2220} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!cntr15@{cntr15}}
\index{cntr15@{cntr15}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{cntr15}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cntr15} {\bfseries \textcolor{vhdlchar}{lpm\+\_\+counter}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae7c751dd03ba5fb20e2f24ea221438db}


Definition at line {\bf 2233} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!cntr16@{cntr16}}
\index{cntr16@{cntr16}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{cntr16}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cntr16} {\bfseries \textcolor{vhdlchar}{lpm\+\_\+counter}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9ac83ba2e30d219c155cfa8e19236a22}


Definition at line {\bf 2247} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!cntr2@{cntr2}}
\index{cntr2@{cntr2}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{cntr2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cntr2} {\bfseries \textcolor{vhdlchar}{lpm\+\_\+counter}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aaf3a9948906be0173455580e1867123c}


Definition at line {\bf 2260} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!cntr3@{cntr3}}
\index{cntr3@{cntr3}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{cntr3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cntr3} {\bfseries \textcolor{vhdlchar}{lpm\+\_\+counter}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad4420ac1dbca9e7dc22934c4998fb67b}


Definition at line {\bf 2273} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!configupdate2\+\_\+state@{configupdate2\+\_\+state}}
\index{configupdate2\+\_\+state@{configupdate2\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{configupdate2\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf configupdate2\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a507bda81556ab5f63f71e872c6b66168}


Definition at line {\bf 170} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!configupdate3\+\_\+state@{configupdate3\+\_\+state}}
\index{configupdate3\+\_\+state@{configupdate3\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{configupdate3\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf configupdate3\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a47727d5df7b92a4fabb62584b472a2ee}


Definition at line {\bf 175} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!configupdate\+\_\+state@{configupdate\+\_\+state}}
\index{configupdate\+\_\+state@{configupdate\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{configupdate\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf configupdate\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a510a6438b360a2779c84f4162b417cda}


Definition at line {\bf 181} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!const\+\_\+scan\+\_\+chain\+\_\+size@{const\+\_\+scan\+\_\+chain\+\_\+size}}
\index{const\+\_\+scan\+\_\+chain\+\_\+size@{const\+\_\+scan\+\_\+chain\+\_\+size}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{const\+\_\+scan\+\_\+chain\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf const\+\_\+scan\+\_\+chain\+\_\+size} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac320e36fcaa0c4c7f930d575bb8db963}


Definition at line {\bf 783} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!counter\+\_\+param\+\_\+latch@{counter\+\_\+param\+\_\+latch}}
\index{counter\+\_\+param\+\_\+latch@{counter\+\_\+param\+\_\+latch}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{counter\+\_\+param\+\_\+latch}]{\setlength{\rightskip}{0pt plus 5cm}{\bf counter\+\_\+param\+\_\+latch} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a8e1722b52fdfa5f95756b394e758f2f7}


Definition at line {\bf 784} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!counter\+\_\+param\+\_\+latch\+\_\+reg@{counter\+\_\+param\+\_\+latch\+\_\+reg}}
\index{counter\+\_\+param\+\_\+latch\+\_\+reg@{counter\+\_\+param\+\_\+latch\+\_\+reg}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{counter\+\_\+param\+\_\+latch\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf counter\+\_\+param\+\_\+latch\+\_\+reg} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9874b3f56dbd867aa86c49cba7bee6ae}


Definition at line {\bf 186} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!counter\+\_\+type\+\_\+latch@{counter\+\_\+type\+\_\+latch}}
\index{counter\+\_\+type\+\_\+latch@{counter\+\_\+type\+\_\+latch}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{counter\+\_\+type\+\_\+latch}]{\setlength{\rightskip}{0pt plus 5cm}{\bf counter\+\_\+type\+\_\+latch} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aab819c07da9b1b6f0e93cc5fe4d65a25}


Definition at line {\bf 785} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!counter\+\_\+type\+\_\+latch\+\_\+reg@{counter\+\_\+type\+\_\+latch\+\_\+reg}}
\index{counter\+\_\+type\+\_\+latch\+\_\+reg@{counter\+\_\+type\+\_\+latch\+\_\+reg}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{counter\+\_\+type\+\_\+latch\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf counter\+\_\+type\+\_\+latch\+\_\+reg} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keywordflow}{others}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{$>$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a474536e5df5990cefe1af0adf3a855dd}


Definition at line {\bf 191} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!cuda\+\_\+combout\+\_\+wire@{cuda\+\_\+combout\+\_\+wire}}
\index{cuda\+\_\+combout\+\_\+wire@{cuda\+\_\+combout\+\_\+wire}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{cuda\+\_\+combout\+\_\+wire}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cuda\+\_\+combout\+\_\+wire} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab2c9dc093674a2bdb7d8124cdaf4231b}


Definition at line {\bf 786} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!cycloneive\+\_\+lcell\+\_\+comb@{cycloneive\+\_\+lcell\+\_\+comb}}
\index{cycloneive\+\_\+lcell\+\_\+comb@{cycloneive\+\_\+lcell\+\_\+comb}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{cycloneive\+\_\+lcell\+\_\+comb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cycloneive\+\_\+lcell\+\_\+comb} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a3e0b45ffc63ba18a58b76beb3052ed33}


Definition at line {\bf 1001} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!decode11@{decode11}}
\index{decode11@{decode11}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{decode11}]{\setlength{\rightskip}{0pt plus 5cm}{\bf decode11} {\bfseries \textcolor{vhdlchar}{lpm\+\_\+decode}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a3c250e3c4fef4b204a410cc5ea81b138}


Definition at line {\bf 2282} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!dummy\+\_\+scandataout@{dummy\+\_\+scandataout}}
\index{dummy\+\_\+scandataout@{dummy\+\_\+scandataout}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{dummy\+\_\+scandataout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dummy\+\_\+scandataout} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0da8ee1fc9c0e427f50ef8d140c84eb1}


Definition at line {\bf 787} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!encode\+\_\+out@{encode\+\_\+out}}
\index{encode\+\_\+out@{encode\+\_\+out}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{encode\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf encode\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a790ea57a17c8717c8308f35ceb6eed72}


Definition at line {\bf 788} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!idle\+\_\+state@{idle\+\_\+state}}
\index{idle\+\_\+state@{idle\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{idle\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf idle\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab2db473389105ad12150d764b40c1a7e}


Definition at line {\bf 196} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!input\+\_\+latch\+\_\+enable@{input\+\_\+latch\+\_\+enable}}
\index{input\+\_\+latch\+\_\+enable@{input\+\_\+latch\+\_\+enable}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{input\+\_\+latch\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf input\+\_\+latch\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab449110078e202d8604ab8190931f881}


Definition at line {\bf 789} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!le\+\_\+comb10@{le\+\_\+comb10}}
\index{le\+\_\+comb10@{le\+\_\+comb10}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{le\+\_\+comb10}]{\setlength{\rightskip}{0pt plus 5cm}{\bf le\+\_\+comb10} {\bfseries \textcolor{vhdlchar}{cycloneive\+\_\+lcell\+\_\+comb}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a2bdd446fae522ea72fccb99f3bdf4eaf}


Definition at line {\bf 1417} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!le\+\_\+comb8@{le\+\_\+comb8}}
\index{le\+\_\+comb8@{le\+\_\+comb8}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{le\+\_\+comb8}]{\setlength{\rightskip}{0pt plus 5cm}{\bf le\+\_\+comb8} {\bfseries \textcolor{vhdlchar}{cycloneive\+\_\+lcell\+\_\+comb}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6ea695f3c7ac81a03ae4ddc4f12a5cc6}


Definition at line {\bf 1429} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!le\+\_\+comb9@{le\+\_\+comb9}}
\index{le\+\_\+comb9@{le\+\_\+comb9}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{le\+\_\+comb9}]{\setlength{\rightskip}{0pt plus 5cm}{\bf le\+\_\+comb9} {\bfseries \textcolor{vhdlchar}{cycloneive\+\_\+lcell\+\_\+comb}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a140dcae9d23c501ed5fcb2ab6a2a5279}


Definition at line {\bf 1441} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!lpm\+\_\+add\+\_\+sub@{lpm\+\_\+add\+\_\+sub}}
\index{lpm\+\_\+add\+\_\+sub@{lpm\+\_\+add\+\_\+sub}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{lpm\+\_\+add\+\_\+sub}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpm\+\_\+add\+\_\+sub} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a318493ff997823a3be3c213668a54af1}


Definition at line {\bf 1020} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!lpm\+\_\+compare@{lpm\+\_\+compare}}
\index{lpm\+\_\+compare@{lpm\+\_\+compare}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{lpm\+\_\+compare}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpm\+\_\+compare} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1035bfe66a5388c1229a47e34980adb7}


Definition at line {\bf 1044} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!lpm\+\_\+counter@{lpm\+\_\+counter}}
\index{lpm\+\_\+counter@{lpm\+\_\+counter}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{lpm\+\_\+counter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpm\+\_\+counter} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a43a152a18c7c74761ff32f50aac36d72}


Definition at line {\bf 1068} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!lpm\+\_\+decode@{lpm\+\_\+decode}}
\index{lpm\+\_\+decode@{lpm\+\_\+decode}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{lpm\+\_\+decode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpm\+\_\+decode} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a93495bb0bff29a88920b89367c6ecf2c}


Definition at line {\bf 1099} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data0@{nominal\+\_\+data0}}
\index{nominal\+\_\+data0@{nominal\+\_\+data0}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a54da727425dd89cc9140f39e807884bb}


Definition at line {\bf 212} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data1@{nominal\+\_\+data1}}
\index{nominal\+\_\+data1@{nominal\+\_\+data1}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac206bccec60f4bd2150b7d1a31e4e8de}


Definition at line {\bf 217} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data10@{nominal\+\_\+data10}}
\index{nominal\+\_\+data10@{nominal\+\_\+data10}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data10}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data10} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad6ba6407130cc5b40d2981e5d3f3111e}


Definition at line {\bf 262} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data11@{nominal\+\_\+data11}}
\index{nominal\+\_\+data11@{nominal\+\_\+data11}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data11}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data11} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac75860cb7ef6b537555c7236d8f34fa2}


Definition at line {\bf 267} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data12@{nominal\+\_\+data12}}
\index{nominal\+\_\+data12@{nominal\+\_\+data12}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data12}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data12} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af572c2534d092d85da2022aed0c3a5e9}


Definition at line {\bf 272} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data13@{nominal\+\_\+data13}}
\index{nominal\+\_\+data13@{nominal\+\_\+data13}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data13}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data13} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1aeb4e192cef6e09b32800edbf7b9aaa}


Definition at line {\bf 277} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data14@{nominal\+\_\+data14}}
\index{nominal\+\_\+data14@{nominal\+\_\+data14}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data14}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data14} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a88805c9890eee64a9567f198cb334637}


Definition at line {\bf 282} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data15@{nominal\+\_\+data15}}
\index{nominal\+\_\+data15@{nominal\+\_\+data15}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data15}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data15} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af335286b4471bb4f77f4ecaabb9e83c8}


Definition at line {\bf 287} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data16@{nominal\+\_\+data16}}
\index{nominal\+\_\+data16@{nominal\+\_\+data16}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data16}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data16} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4d7ddcd6aac8a045947be9cad7037d44}


Definition at line {\bf 292} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data17@{nominal\+\_\+data17}}
\index{nominal\+\_\+data17@{nominal\+\_\+data17}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data17}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data17} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4c3123158321e5bdad0bed9358165bc3}


Definition at line {\bf 297} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data2@{nominal\+\_\+data2}}
\index{nominal\+\_\+data2@{nominal\+\_\+data2}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a5c077bb5585f3275d7684df55894c73e}


Definition at line {\bf 222} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data3@{nominal\+\_\+data3}}
\index{nominal\+\_\+data3@{nominal\+\_\+data3}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_acff2c6808f57be6a9ae4b24a2adfcf7d}


Definition at line {\bf 227} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data4@{nominal\+\_\+data4}}
\index{nominal\+\_\+data4@{nominal\+\_\+data4}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a280992ac2be11c5edda5b783b3e2ba81}


Definition at line {\bf 232} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data5@{nominal\+\_\+data5}}
\index{nominal\+\_\+data5@{nominal\+\_\+data5}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab620d7795c00d3df2cdf47399bf49a40}


Definition at line {\bf 237} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data6@{nominal\+\_\+data6}}
\index{nominal\+\_\+data6@{nominal\+\_\+data6}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data6} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af748ea1e13a6dfff927da9eeac774369}


Definition at line {\bf 242} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data7@{nominal\+\_\+data7}}
\index{nominal\+\_\+data7@{nominal\+\_\+data7}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data7}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data7} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a071129ddcaad5177c6dacf1ff659b6de}


Definition at line {\bf 247} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data8@{nominal\+\_\+data8}}
\index{nominal\+\_\+data8@{nominal\+\_\+data8}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data8}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data8} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a3ed31968ce2fd6a9319a7dfb6a0084ed}


Definition at line {\bf 252} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!nominal\+\_\+data9@{nominal\+\_\+data9}}
\index{nominal\+\_\+data9@{nominal\+\_\+data9}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{nominal\+\_\+data9}]{\setlength{\rightskip}{0pt plus 5cm}{\bf nominal\+\_\+data9} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a977065e856f82cc76b89dada3e4a43c0}


Definition at line {\bf 257} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!power\+\_\+up@{power\+\_\+up}}
\index{power\+\_\+up@{power\+\_\+up}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{power\+\_\+up}]{\setlength{\rightskip}{0pt plus 5cm}{\bf power\+\_\+up} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aaf665a3d76c06b6f2c091c280fdc8ce4}


Definition at line {\bf 790} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!read\+\_\+addr\+\_\+counter\+\_\+done@{read\+\_\+addr\+\_\+counter\+\_\+done}}
\index{read\+\_\+addr\+\_\+counter\+\_\+done@{read\+\_\+addr\+\_\+counter\+\_\+done}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{read\+\_\+addr\+\_\+counter\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+addr\+\_\+counter\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a741a9fba67377afecd6944c5007fe27d}


Definition at line {\bf 791} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!read\+\_\+addr\+\_\+counter\+\_\+enable@{read\+\_\+addr\+\_\+counter\+\_\+enable}}
\index{read\+\_\+addr\+\_\+counter\+\_\+enable@{read\+\_\+addr\+\_\+counter\+\_\+enable}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{read\+\_\+addr\+\_\+counter\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+addr\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab162ed1dd9645192e73e7f58df94bbc0}


Definition at line {\bf 792} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!read\+\_\+addr\+\_\+counter\+\_\+out@{read\+\_\+addr\+\_\+counter\+\_\+out}}
\index{read\+\_\+addr\+\_\+counter\+\_\+out@{read\+\_\+addr\+\_\+counter\+\_\+out}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{read\+\_\+addr\+\_\+counter\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+addr\+\_\+counter\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab57c286993aa7c28921ad2bc9c6d391c}


Definition at line {\bf 793} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!read\+\_\+addr\+\_\+counter\+\_\+sload@{read\+\_\+addr\+\_\+counter\+\_\+sload}}
\index{read\+\_\+addr\+\_\+counter\+\_\+sload@{read\+\_\+addr\+\_\+counter\+\_\+sload}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{read\+\_\+addr\+\_\+counter\+\_\+sload}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+addr\+\_\+counter\+\_\+sload} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a3f6e1108baa3677e71714f7d47dac556}


Definition at line {\bf 794} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!read\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value@{read\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value}}
\index{read\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value@{read\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{read\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1e9148b93560a1240a6e47d50c7ead21}


Definition at line {\bf 795} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!read\+\_\+addr\+\_\+decoder\+\_\+out@{read\+\_\+addr\+\_\+decoder\+\_\+out}}
\index{read\+\_\+addr\+\_\+decoder\+\_\+out@{read\+\_\+addr\+\_\+decoder\+\_\+out}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{read\+\_\+addr\+\_\+decoder\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+addr\+\_\+decoder\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a038d8731f7f4f53500d27d8c9064e8db}


Definition at line {\bf 796} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!read\+\_\+data\+\_\+nominal\+\_\+state@{read\+\_\+data\+\_\+nominal\+\_\+state}}
\index{read\+\_\+data\+\_\+nominal\+\_\+state@{read\+\_\+data\+\_\+nominal\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{read\+\_\+data\+\_\+nominal\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+data\+\_\+nominal\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a95aec0561958a40475da1a7648173a43}


Definition at line {\bf 302} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!read\+\_\+data\+\_\+state@{read\+\_\+data\+\_\+state}}
\index{read\+\_\+data\+\_\+state@{read\+\_\+data\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{read\+\_\+data\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae10b690b43b7a44612dcec2964d34697}


Definition at line {\bf 311} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!read\+\_\+first\+\_\+nominal\+\_\+state@{read\+\_\+first\+\_\+nominal\+\_\+state}}
\index{read\+\_\+first\+\_\+nominal\+\_\+state@{read\+\_\+first\+\_\+nominal\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{read\+\_\+first\+\_\+nominal\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+first\+\_\+nominal\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_acefd6faedfbf017993a5108d3c3cce6b}


Definition at line {\bf 320} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!read\+\_\+first\+\_\+state@{read\+\_\+first\+\_\+state}}
\index{read\+\_\+first\+\_\+state@{read\+\_\+first\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{read\+\_\+first\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+first\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad06ceab4407867827cd9fc34e02bdb71}


Definition at line {\bf 329} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!read\+\_\+init\+\_\+nominal\+\_\+state@{read\+\_\+init\+\_\+nominal\+\_\+state}}
\index{read\+\_\+init\+\_\+nominal\+\_\+state@{read\+\_\+init\+\_\+nominal\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{read\+\_\+init\+\_\+nominal\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+init\+\_\+nominal\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af964dd2f7436843b65dd418a53d89577}


Definition at line {\bf 341} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!read\+\_\+init\+\_\+state@{read\+\_\+init\+\_\+state}}
\index{read\+\_\+init\+\_\+state@{read\+\_\+init\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{read\+\_\+init\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+init\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab2dbb00ff20562ec2fc8a39e8cd51a58}


Definition at line {\bf 349} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!read\+\_\+last\+\_\+nominal\+\_\+state@{read\+\_\+last\+\_\+nominal\+\_\+state}}
\index{read\+\_\+last\+\_\+nominal\+\_\+state@{read\+\_\+last\+\_\+nominal\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{read\+\_\+last\+\_\+nominal\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+last\+\_\+nominal\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae1a7a6060c95a39b160e5cc80ea3bb90}


Definition at line {\bf 358} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!read\+\_\+last\+\_\+state@{read\+\_\+last\+\_\+state}}
\index{read\+\_\+last\+\_\+state@{read\+\_\+last\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{read\+\_\+last\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+last\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a28fd808ad7225d8f52286c5131702f53}


Definition at line {\bf 367} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!read\+\_\+nominal\+\_\+out@{read\+\_\+nominal\+\_\+out}}
\index{read\+\_\+nominal\+\_\+out@{read\+\_\+nominal\+\_\+out}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{read\+\_\+nominal\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf read\+\_\+nominal\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a065f40fe9ca44bb907d9fe99d251c2ca}


Definition at line {\bf 797} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reconfig\+\_\+addr\+\_\+counter\+\_\+enable@{reconfig\+\_\+addr\+\_\+counter\+\_\+enable}}
\index{reconfig\+\_\+addr\+\_\+counter\+\_\+enable@{reconfig\+\_\+addr\+\_\+counter\+\_\+enable}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reconfig\+\_\+addr\+\_\+counter\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+addr\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a35c813b9b733731de51c1fe67f4a107b}


Definition at line {\bf 798} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reconfig\+\_\+addr\+\_\+counter\+\_\+out@{reconfig\+\_\+addr\+\_\+counter\+\_\+out}}
\index{reconfig\+\_\+addr\+\_\+counter\+\_\+out@{reconfig\+\_\+addr\+\_\+counter\+\_\+out}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reconfig\+\_\+addr\+\_\+counter\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+addr\+\_\+counter\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad1c3d4bf08089f10364b4f52840809f3}


Definition at line {\bf 799} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reconfig\+\_\+addr\+\_\+counter\+\_\+sload@{reconfig\+\_\+addr\+\_\+counter\+\_\+sload}}
\index{reconfig\+\_\+addr\+\_\+counter\+\_\+sload@{reconfig\+\_\+addr\+\_\+counter\+\_\+sload}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reconfig\+\_\+addr\+\_\+counter\+\_\+sload}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+addr\+\_\+counter\+\_\+sload} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a3f5481b06aab4ded9524367b9fdfc1ca}


Definition at line {\bf 800} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reconfig\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value@{reconfig\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value}}
\index{reconfig\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value@{reconfig\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reconfig\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa3ee194a0e9c7497aa45223b757e70ee}


Definition at line {\bf 801} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reconfig\+\_\+counter\+\_\+state@{reconfig\+\_\+counter\+\_\+state}}
\index{reconfig\+\_\+counter\+\_\+state@{reconfig\+\_\+counter\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reconfig\+\_\+counter\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+counter\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aef704c030e54d1cbba5d4ac7df6cf2f6}


Definition at line {\bf 375} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reconfig\+\_\+done@{reconfig\+\_\+done}}
\index{reconfig\+\_\+done@{reconfig\+\_\+done}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reconfig\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af8e5067076ca08686b62a118e6623d66}


Definition at line {\bf 802} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reconfig\+\_\+init\+\_\+state@{reconfig\+\_\+init\+\_\+state}}
\index{reconfig\+\_\+init\+\_\+state@{reconfig\+\_\+init\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reconfig\+\_\+init\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+init\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af877f15f28d6d25dd20746c72c998893}


Definition at line {\bf 383} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reconfig\+\_\+post\+\_\+done@{reconfig\+\_\+post\+\_\+done}}
\index{reconfig\+\_\+post\+\_\+done@{reconfig\+\_\+post\+\_\+done}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reconfig\+\_\+post\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+post\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a8aa25ce5b4321dd65b8863b9eb63375d}


Definition at line {\bf 803} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reconfig\+\_\+post\+\_\+state@{reconfig\+\_\+post\+\_\+state}}
\index{reconfig\+\_\+post\+\_\+state@{reconfig\+\_\+post\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reconfig\+\_\+post\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+post\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1d52a3514b71945518b3472a4444783b}


Definition at line {\bf 391} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reconfig\+\_\+seq\+\_\+data\+\_\+state@{reconfig\+\_\+seq\+\_\+data\+\_\+state}}
\index{reconfig\+\_\+seq\+\_\+data\+\_\+state@{reconfig\+\_\+seq\+\_\+data\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reconfig\+\_\+seq\+\_\+data\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+seq\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6d4c3fd8c8b211758843d7d7d52ffcb1}


Definition at line {\bf 400} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reconfig\+\_\+seq\+\_\+ena\+\_\+state@{reconfig\+\_\+seq\+\_\+ena\+\_\+state}}
\index{reconfig\+\_\+seq\+\_\+ena\+\_\+state@{reconfig\+\_\+seq\+\_\+ena\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reconfig\+\_\+seq\+\_\+ena\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+seq\+\_\+ena\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_acbf8c1f9235a5356f185f24efb4db29c}


Definition at line {\bf 408} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reconfig\+\_\+wait\+\_\+state@{reconfig\+\_\+wait\+\_\+state}}
\index{reconfig\+\_\+wait\+\_\+state@{reconfig\+\_\+wait\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reconfig\+\_\+wait\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+wait\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a51b73acbae67ac4378130347b62dad96}


Definition at line {\bf 418} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reconfig\+\_\+width\+\_\+counter\+\_\+done@{reconfig\+\_\+width\+\_\+counter\+\_\+done}}
\index{reconfig\+\_\+width\+\_\+counter\+\_\+done@{reconfig\+\_\+width\+\_\+counter\+\_\+done}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reconfig\+\_\+width\+\_\+counter\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+width\+\_\+counter\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae0e9776148ba68ed5668124fd0434f0f}


Definition at line {\bf 804} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reconfig\+\_\+width\+\_\+counter\+\_\+enable@{reconfig\+\_\+width\+\_\+counter\+\_\+enable}}
\index{reconfig\+\_\+width\+\_\+counter\+\_\+enable@{reconfig\+\_\+width\+\_\+counter\+\_\+enable}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reconfig\+\_\+width\+\_\+counter\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+width\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a2c3ef3d20715f81de198b5545f7e8525}


Definition at line {\bf 805} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reconfig\+\_\+width\+\_\+counter\+\_\+sload@{reconfig\+\_\+width\+\_\+counter\+\_\+sload}}
\index{reconfig\+\_\+width\+\_\+counter\+\_\+sload@{reconfig\+\_\+width\+\_\+counter\+\_\+sload}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reconfig\+\_\+width\+\_\+counter\+\_\+sload}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+width\+\_\+counter\+\_\+sload} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae742736a1561185463411a33106b611a}


Definition at line {\bf 806} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reconfig\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value@{reconfig\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value}}
\index{reconfig\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value@{reconfig\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reconfig\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reconfig\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a55507c6e0e259fb4f3c117157f6f6300}


Definition at line {\bf 807} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!reset\+\_\+state@{reset\+\_\+state}}
\index{reset\+\_\+state@{reset\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{reset\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4576ebf1cfcf9d9266746c07fbe97e92}


Definition at line {\bf 427} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rom\+\_\+data\+\_\+state@{rom\+\_\+data\+\_\+state}}
\index{rom\+\_\+data\+\_\+state@{rom\+\_\+data\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rom\+\_\+data\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rom\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a7a0d5b0aa24f85bf50c0258e87b4bece}


Definition at line {\bf 435} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rom\+\_\+first\+\_\+state@{rom\+\_\+first\+\_\+state}}
\index{rom\+\_\+first\+\_\+state@{rom\+\_\+first\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rom\+\_\+first\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rom\+\_\+first\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac920f4a2747ef4acb03e3cfcac220eb3}


Definition at line {\bf 450} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rom\+\_\+init\+\_\+state@{rom\+\_\+init\+\_\+state}}
\index{rom\+\_\+init\+\_\+state@{rom\+\_\+init\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rom\+\_\+init\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rom\+\_\+init\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a2f0bd6333552740aed3510a244a80455}


Definition at line {\bf 464} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rom\+\_\+last\+\_\+state@{rom\+\_\+last\+\_\+state}}
\index{rom\+\_\+last\+\_\+state@{rom\+\_\+last\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rom\+\_\+last\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rom\+\_\+last\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a85b78f16ef26be6190d506893f183b50}


Definition at line {\bf 472} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rom\+\_\+second\+\_\+last\+\_\+state@{rom\+\_\+second\+\_\+last\+\_\+state}}
\index{rom\+\_\+second\+\_\+last\+\_\+state@{rom\+\_\+second\+\_\+last\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rom\+\_\+second\+\_\+last\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rom\+\_\+second\+\_\+last\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af335a492984053d5d83fd4d8dd9b7e16}


Definition at line {\bf 481} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rom\+\_\+second\+\_\+state@{rom\+\_\+second\+\_\+state}}
\index{rom\+\_\+second\+\_\+state@{rom\+\_\+second\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rom\+\_\+second\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rom\+\_\+second\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a275b3eaa63b82a3a32a14e889aecc185}


Definition at line {\bf 490} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rom\+\_\+width\+\_\+counter\+\_\+done@{rom\+\_\+width\+\_\+counter\+\_\+done}}
\index{rom\+\_\+width\+\_\+counter\+\_\+done@{rom\+\_\+width\+\_\+counter\+\_\+done}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rom\+\_\+width\+\_\+counter\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rom\+\_\+width\+\_\+counter\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a27ab900c6cc8097275f59997d45e4a60}


Definition at line {\bf 808} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rom\+\_\+width\+\_\+counter\+\_\+enable@{rom\+\_\+width\+\_\+counter\+\_\+enable}}
\index{rom\+\_\+width\+\_\+counter\+\_\+enable@{rom\+\_\+width\+\_\+counter\+\_\+enable}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rom\+\_\+width\+\_\+counter\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rom\+\_\+width\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a86e09ce333353e22938448b90e1ade67}


Definition at line {\bf 809} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rom\+\_\+width\+\_\+counter\+\_\+sload@{rom\+\_\+width\+\_\+counter\+\_\+sload}}
\index{rom\+\_\+width\+\_\+counter\+\_\+sload@{rom\+\_\+width\+\_\+counter\+\_\+sload}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rom\+\_\+width\+\_\+counter\+\_\+sload}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rom\+\_\+width\+\_\+counter\+\_\+sload} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af4d020d6bfea4d78110a2565279da776}


Definition at line {\bf 810} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rom\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value@{rom\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value}}
\index{rom\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value@{rom\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rom\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rom\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae44536eb1504bb4257ab8e52d037d05b}


Definition at line {\bf 811} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rotate\+\_\+addr\+\_\+counter\+\_\+enable@{rotate\+\_\+addr\+\_\+counter\+\_\+enable}}
\index{rotate\+\_\+addr\+\_\+counter\+\_\+enable@{rotate\+\_\+addr\+\_\+counter\+\_\+enable}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rotate\+\_\+addr\+\_\+counter\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rotate\+\_\+addr\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a7ee03ddef37b26486504b27acffc4452}


Definition at line {\bf 812} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rotate\+\_\+addr\+\_\+counter\+\_\+out@{rotate\+\_\+addr\+\_\+counter\+\_\+out}}
\index{rotate\+\_\+addr\+\_\+counter\+\_\+out@{rotate\+\_\+addr\+\_\+counter\+\_\+out}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rotate\+\_\+addr\+\_\+counter\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rotate\+\_\+addr\+\_\+counter\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a059807b1bb371c3749884d7746204cf5}


Definition at line {\bf 813} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rotate\+\_\+addr\+\_\+counter\+\_\+sload@{rotate\+\_\+addr\+\_\+counter\+\_\+sload}}
\index{rotate\+\_\+addr\+\_\+counter\+\_\+sload@{rotate\+\_\+addr\+\_\+counter\+\_\+sload}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rotate\+\_\+addr\+\_\+counter\+\_\+sload}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rotate\+\_\+addr\+\_\+counter\+\_\+sload} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa643eac99efa1ea10fa7097a8a8518eb}


Definition at line {\bf 814} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rotate\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value@{rotate\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value}}
\index{rotate\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value@{rotate\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rotate\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rotate\+\_\+addr\+\_\+counter\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad31ecfeb8c1057db2967e49d9b0e25bc}


Definition at line {\bf 815} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rotate\+\_\+decoder\+\_\+wires@{rotate\+\_\+decoder\+\_\+wires}}
\index{rotate\+\_\+decoder\+\_\+wires@{rotate\+\_\+decoder\+\_\+wires}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rotate\+\_\+decoder\+\_\+wires}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rotate\+\_\+decoder\+\_\+wires} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4e2b199cbc7f4c2b516a90920921bdb0}


Definition at line {\bf 816} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rotate\+\_\+width\+\_\+counter\+\_\+done@{rotate\+\_\+width\+\_\+counter\+\_\+done}}
\index{rotate\+\_\+width\+\_\+counter\+\_\+done@{rotate\+\_\+width\+\_\+counter\+\_\+done}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rotate\+\_\+width\+\_\+counter\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rotate\+\_\+width\+\_\+counter\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a164a57123ef05d057b5fb720f6068162}


Definition at line {\bf 817} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rotate\+\_\+width\+\_\+counter\+\_\+enable@{rotate\+\_\+width\+\_\+counter\+\_\+enable}}
\index{rotate\+\_\+width\+\_\+counter\+\_\+enable@{rotate\+\_\+width\+\_\+counter\+\_\+enable}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rotate\+\_\+width\+\_\+counter\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rotate\+\_\+width\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0e3ec7790596840f6f4e2aab724608a8}


Definition at line {\bf 818} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rotate\+\_\+width\+\_\+counter\+\_\+sload@{rotate\+\_\+width\+\_\+counter\+\_\+sload}}
\index{rotate\+\_\+width\+\_\+counter\+\_\+sload@{rotate\+\_\+width\+\_\+counter\+\_\+sload}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rotate\+\_\+width\+\_\+counter\+\_\+sload}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rotate\+\_\+width\+\_\+counter\+\_\+sload} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa9e23ffced1da5f0414cb52c3a441c10}


Definition at line {\bf 819} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!rotate\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value@{rotate\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value}}
\index{rotate\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value@{rotate\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{rotate\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rotate\+\_\+width\+\_\+counter\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae87097c7cc2aaa481a3e4db480affb31}


Definition at line {\bf 820} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!scan\+\_\+cache\+\_\+address@{scan\+\_\+cache\+\_\+address}}
\index{scan\+\_\+cache\+\_\+address@{scan\+\_\+cache\+\_\+address}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{scan\+\_\+cache\+\_\+address}]{\setlength{\rightskip}{0pt plus 5cm}{\bf scan\+\_\+cache\+\_\+address} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae6dd14d2982df2475aef432146182902}


Definition at line {\bf 821} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!scan\+\_\+cache\+\_\+in@{scan\+\_\+cache\+\_\+in}}
\index{scan\+\_\+cache\+\_\+in@{scan\+\_\+cache\+\_\+in}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{scan\+\_\+cache\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf scan\+\_\+cache\+\_\+in} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a63aa295cb3f1558015a4a909fba800f3}


Definition at line {\bf 822} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!scan\+\_\+cache\+\_\+out@{scan\+\_\+cache\+\_\+out}}
\index{scan\+\_\+cache\+\_\+out@{scan\+\_\+cache\+\_\+out}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{scan\+\_\+cache\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf scan\+\_\+cache\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ada3082f85e47d3436ee8c5fde45d1b7b}


Definition at line {\bf 823} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!scan\+\_\+cache\+\_\+write\+\_\+enable@{scan\+\_\+cache\+\_\+write\+\_\+enable}}
\index{scan\+\_\+cache\+\_\+write\+\_\+enable@{scan\+\_\+cache\+\_\+write\+\_\+enable}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{scan\+\_\+cache\+\_\+write\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf scan\+\_\+cache\+\_\+write\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a975b972dee4f0fa59be0e947317e1bc9}


Definition at line {\bf 824} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!sel\+\_\+param\+\_\+bypass\+\_\+\+L\+F\+\_\+unused@{sel\+\_\+param\+\_\+bypass\+\_\+\+L\+F\+\_\+unused}}
\index{sel\+\_\+param\+\_\+bypass\+\_\+\+L\+F\+\_\+unused@{sel\+\_\+param\+\_\+bypass\+\_\+\+L\+F\+\_\+unused}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{sel\+\_\+param\+\_\+bypass\+\_\+\+L\+F\+\_\+unused}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sel\+\_\+param\+\_\+bypass\+\_\+\+L\+F\+\_\+unused} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a468afe4d09ef1187524a3a067d1292f1}


Definition at line {\bf 825} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!sel\+\_\+param\+\_\+c@{sel\+\_\+param\+\_\+c}}
\index{sel\+\_\+param\+\_\+c@{sel\+\_\+param\+\_\+c}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{sel\+\_\+param\+\_\+c}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sel\+\_\+param\+\_\+c} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a70d83a777d3e21b5a01aab7ade2418e0}


Definition at line {\bf 826} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!sel\+\_\+param\+\_\+high\+\_\+i\+\_\+postscale@{sel\+\_\+param\+\_\+high\+\_\+i\+\_\+postscale}}
\index{sel\+\_\+param\+\_\+high\+\_\+i\+\_\+postscale@{sel\+\_\+param\+\_\+high\+\_\+i\+\_\+postscale}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{sel\+\_\+param\+\_\+high\+\_\+i\+\_\+postscale}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sel\+\_\+param\+\_\+high\+\_\+i\+\_\+postscale} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a728594f05aa07eaef3ac59d2d655f355}


Definition at line {\bf 827} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!sel\+\_\+param\+\_\+low\+\_\+r@{sel\+\_\+param\+\_\+low\+\_\+r}}
\index{sel\+\_\+param\+\_\+low\+\_\+r@{sel\+\_\+param\+\_\+low\+\_\+r}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{sel\+\_\+param\+\_\+low\+\_\+r}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sel\+\_\+param\+\_\+low\+\_\+r} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4378bc5625d99f47134d88fa31503132}


Definition at line {\bf 828} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!sel\+\_\+param\+\_\+nominal\+\_\+count@{sel\+\_\+param\+\_\+nominal\+\_\+count}}
\index{sel\+\_\+param\+\_\+nominal\+\_\+count@{sel\+\_\+param\+\_\+nominal\+\_\+count}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{sel\+\_\+param\+\_\+nominal\+\_\+count}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sel\+\_\+param\+\_\+nominal\+\_\+count} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac1e88022a70a65dd2408a453e66bc94b}


Definition at line {\bf 829} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!sel\+\_\+param\+\_\+odd\+\_\+\+C\+P\+\_\+unused@{sel\+\_\+param\+\_\+odd\+\_\+\+C\+P\+\_\+unused}}
\index{sel\+\_\+param\+\_\+odd\+\_\+\+C\+P\+\_\+unused@{sel\+\_\+param\+\_\+odd\+\_\+\+C\+P\+\_\+unused}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{sel\+\_\+param\+\_\+odd\+\_\+\+C\+P\+\_\+unused}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sel\+\_\+param\+\_\+odd\+\_\+\+C\+P\+\_\+unused} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_abbcc0bf1955c71cee36f7779780fbfcb}


Definition at line {\bf 830} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!sel\+\_\+type\+\_\+c0@{sel\+\_\+type\+\_\+c0}}
\index{sel\+\_\+type\+\_\+c0@{sel\+\_\+type\+\_\+c0}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{sel\+\_\+type\+\_\+c0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sel\+\_\+type\+\_\+c0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae6baeffef0759234a640aeb6b2703617}


Definition at line {\bf 831} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!sel\+\_\+type\+\_\+c1@{sel\+\_\+type\+\_\+c1}}
\index{sel\+\_\+type\+\_\+c1@{sel\+\_\+type\+\_\+c1}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{sel\+\_\+type\+\_\+c1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sel\+\_\+type\+\_\+c1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0c3702f43fa124a64c8f4a898330679a}


Definition at line {\bf 832} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!sel\+\_\+type\+\_\+c2@{sel\+\_\+type\+\_\+c2}}
\index{sel\+\_\+type\+\_\+c2@{sel\+\_\+type\+\_\+c2}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{sel\+\_\+type\+\_\+c2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sel\+\_\+type\+\_\+c2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a2569d787ff8164b3ecd49f26f40d4cfa}


Definition at line {\bf 833} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!sel\+\_\+type\+\_\+c3@{sel\+\_\+type\+\_\+c3}}
\index{sel\+\_\+type\+\_\+c3@{sel\+\_\+type\+\_\+c3}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{sel\+\_\+type\+\_\+c3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sel\+\_\+type\+\_\+c3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_abff08a7c8ced0696aa2251e8835114af}


Definition at line {\bf 834} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!sel\+\_\+type\+\_\+c4@{sel\+\_\+type\+\_\+c4}}
\index{sel\+\_\+type\+\_\+c4@{sel\+\_\+type\+\_\+c4}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{sel\+\_\+type\+\_\+c4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sel\+\_\+type\+\_\+c4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a8631b65bf09236b5c816c91464d502a8}


Definition at line {\bf 835} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!sel\+\_\+type\+\_\+cplf@{sel\+\_\+type\+\_\+cplf}}
\index{sel\+\_\+type\+\_\+cplf@{sel\+\_\+type\+\_\+cplf}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{sel\+\_\+type\+\_\+cplf}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sel\+\_\+type\+\_\+cplf} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1f3494ab6d07a9f315c175f38c6c09a6}


Definition at line {\bf 836} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!sel\+\_\+type\+\_\+m@{sel\+\_\+type\+\_\+m}}
\index{sel\+\_\+type\+\_\+m@{sel\+\_\+type\+\_\+m}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{sel\+\_\+type\+\_\+m}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sel\+\_\+type\+\_\+m} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0420ee1672b2539651a7bc748ad8041c}


Definition at line {\bf 837} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!sel\+\_\+type\+\_\+n@{sel\+\_\+type\+\_\+n}}
\index{sel\+\_\+type\+\_\+n@{sel\+\_\+type\+\_\+n}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{sel\+\_\+type\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sel\+\_\+type\+\_\+n} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa7e1985a2a09ebed7f144e09cfa92e22}


Definition at line {\bf 838} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!sel\+\_\+type\+\_\+vco@{sel\+\_\+type\+\_\+vco}}
\index{sel\+\_\+type\+\_\+vco@{sel\+\_\+type\+\_\+vco}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{sel\+\_\+type\+\_\+vco}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sel\+\_\+type\+\_\+vco} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a367cc548f30dd8b0c9c18f89aa2904ba}


Definition at line {\bf 839} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!seq\+\_\+addr\+\_\+wire@{seq\+\_\+addr\+\_\+wire}}
\index{seq\+\_\+addr\+\_\+wire@{seq\+\_\+addr\+\_\+wire}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{seq\+\_\+addr\+\_\+wire}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+addr\+\_\+wire} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0b3c4f860b793e6d957c7a08e9d7aa99}


Definition at line {\bf 840} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!seq\+\_\+sload\+\_\+value@{seq\+\_\+sload\+\_\+value}}
\index{seq\+\_\+sload\+\_\+value@{seq\+\_\+sload\+\_\+value}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{seq\+\_\+sload\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf seq\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a07419e038e2f18cffde8e37ac1ded4b9}


Definition at line {\bf 841} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg0@{shift\+\_\+reg0}}
\index{shift\+\_\+reg0@{shift\+\_\+reg0}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg0} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a67b88efa6fa98e485e444d63cb7043d5}


Definition at line {\bf 498} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg1@{shift\+\_\+reg1}}
\index{shift\+\_\+reg1@{shift\+\_\+reg1}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg1} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae52dea6535845c28d99a8ab85b7348ad}


Definition at line {\bf 505} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg10@{shift\+\_\+reg10}}
\index{shift\+\_\+reg10@{shift\+\_\+reg10}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg10}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg10} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab04988bbeef9b02d66f76bb30343baca}


Definition at line {\bf 566} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg11@{shift\+\_\+reg11}}
\index{shift\+\_\+reg11@{shift\+\_\+reg11}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg11}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg11} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa97388d4d16c97afaafb06d42248f21e}


Definition at line {\bf 571} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg12@{shift\+\_\+reg12}}
\index{shift\+\_\+reg12@{shift\+\_\+reg12}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg12}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg12} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aab30c0056a37eee52873dad100a8e2a9}


Definition at line {\bf 576} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg13@{shift\+\_\+reg13}}
\index{shift\+\_\+reg13@{shift\+\_\+reg13}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg13}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg13} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a2677abc7e12c4e0fa2a15e518340a6b3}


Definition at line {\bf 581} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg14@{shift\+\_\+reg14}}
\index{shift\+\_\+reg14@{shift\+\_\+reg14}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg14}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg14} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a468ad77a26ee9eb8ae0a0c21c0f5392b}


Definition at line {\bf 586} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg15@{shift\+\_\+reg15}}
\index{shift\+\_\+reg15@{shift\+\_\+reg15}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg15}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg15} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6a64d3b8ab772fd0189453633110317d}


Definition at line {\bf 591} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg16@{shift\+\_\+reg16}}
\index{shift\+\_\+reg16@{shift\+\_\+reg16}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg16}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg16} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a8b06b94a1a3ebee99f23b2924d7a66af}


Definition at line {\bf 596} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg17@{shift\+\_\+reg17}}
\index{shift\+\_\+reg17@{shift\+\_\+reg17}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg17}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg17} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a2031a6d424c34dac183d89e51aa2a840}


Definition at line {\bf 601} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg2@{shift\+\_\+reg2}}
\index{shift\+\_\+reg2@{shift\+\_\+reg2}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg2} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aaf32bb9da610a1229cb00e377a38589b}


Definition at line {\bf 512} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg3@{shift\+\_\+reg3}}
\index{shift\+\_\+reg3@{shift\+\_\+reg3}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg3} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a180b404a436da73b178450e47073af3b}


Definition at line {\bf 519} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg4@{shift\+\_\+reg4}}
\index{shift\+\_\+reg4@{shift\+\_\+reg4}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg4} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa8e4b2a5839dec4facd90ef52299e726}


Definition at line {\bf 526} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg5@{shift\+\_\+reg5}}
\index{shift\+\_\+reg5@{shift\+\_\+reg5}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg5} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a323047760a1fe61ca24bb8482cf1359c}


Definition at line {\bf 533} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg6@{shift\+\_\+reg6}}
\index{shift\+\_\+reg6@{shift\+\_\+reg6}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg6}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg6} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a956da0712b92daaddffdfc8354f95741}


Definition at line {\bf 540} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg7@{shift\+\_\+reg7}}
\index{shift\+\_\+reg7@{shift\+\_\+reg7}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg7}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg7} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6662c2529d4e2db251374e45afa2a540}


Definition at line {\bf 547} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg8@{shift\+\_\+reg8}}
\index{shift\+\_\+reg8@{shift\+\_\+reg8}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg8}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg8} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4b83a36df315583438a2149a468e1d6b}


Definition at line {\bf 554} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg9@{shift\+\_\+reg9}}
\index{shift\+\_\+reg9@{shift\+\_\+reg9}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg9}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg9} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0b632d569926a11438d46a136cf047a5}


Definition at line {\bf 561} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg\+\_\+clear@{shift\+\_\+reg\+\_\+clear}}
\index{shift\+\_\+reg\+\_\+clear@{shift\+\_\+reg\+\_\+clear}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg\+\_\+clear}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg\+\_\+clear} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a3a382c7ad2fd7ee9190adbacde4c7806}


Definition at line {\bf 842} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg\+\_\+load\+\_\+enable@{shift\+\_\+reg\+\_\+load\+\_\+enable}}
\index{shift\+\_\+reg\+\_\+load\+\_\+enable@{shift\+\_\+reg\+\_\+load\+\_\+enable}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg\+\_\+load\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg\+\_\+load\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a01aae111edf4eb2382aa4630972cb484}


Definition at line {\bf 843} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg\+\_\+load\+\_\+nominal\+\_\+enable@{shift\+\_\+reg\+\_\+load\+\_\+nominal\+\_\+enable}}
\index{shift\+\_\+reg\+\_\+load\+\_\+nominal\+\_\+enable@{shift\+\_\+reg\+\_\+load\+\_\+nominal\+\_\+enable}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg\+\_\+load\+\_\+nominal\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg\+\_\+load\+\_\+nominal\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a01744d90da760cea99c3690b3a5c4317}


Definition at line {\bf 844} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg\+\_\+serial\+\_\+in@{shift\+\_\+reg\+\_\+serial\+\_\+in}}
\index{shift\+\_\+reg\+\_\+serial\+\_\+in@{shift\+\_\+reg\+\_\+serial\+\_\+in}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg\+\_\+serial\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg\+\_\+serial\+\_\+in} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a34da487a10ef61c05642720a8f3f581f}


Definition at line {\bf 845} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg\+\_\+serial\+\_\+out@{shift\+\_\+reg\+\_\+serial\+\_\+out}}
\index{shift\+\_\+reg\+\_\+serial\+\_\+out@{shift\+\_\+reg\+\_\+serial\+\_\+out}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg\+\_\+serial\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg\+\_\+serial\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a7345b4b3dc8410dee4ec1a1b4df94d6d}


Definition at line {\bf 846} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg\+\_\+shift\+\_\+enable@{shift\+\_\+reg\+\_\+shift\+\_\+enable}}
\index{shift\+\_\+reg\+\_\+shift\+\_\+enable@{shift\+\_\+reg\+\_\+shift\+\_\+enable}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg\+\_\+shift\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg\+\_\+shift\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a916417d66510e792554a1e00893505aa}


Definition at line {\bf 847} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg\+\_\+shift\+\_\+nominal\+\_\+enable@{shift\+\_\+reg\+\_\+shift\+\_\+nominal\+\_\+enable}}
\index{shift\+\_\+reg\+\_\+shift\+\_\+nominal\+\_\+enable@{shift\+\_\+reg\+\_\+shift\+\_\+nominal\+\_\+enable}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg\+\_\+shift\+\_\+nominal\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg\+\_\+shift\+\_\+nominal\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a69350d627d4db85de3604908d7e1d7b6}


Definition at line {\bf 848} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!shift\+\_\+reg\+\_\+width\+\_\+select@{shift\+\_\+reg\+\_\+width\+\_\+select}}
\index{shift\+\_\+reg\+\_\+width\+\_\+select@{shift\+\_\+reg\+\_\+width\+\_\+select}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{shift\+\_\+reg\+\_\+width\+\_\+select}]{\setlength{\rightskip}{0pt plus 5cm}{\bf shift\+\_\+reg\+\_\+width\+\_\+select} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aed30bce38fa8c7a026a5543305646338}


Definition at line {\bf 849} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!synthesis\+\_\+clearbox@{synthesis\+\_\+clearbox}}
\index{synthesis\+\_\+clearbox@{synthesis\+\_\+clearbox}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{synthesis\+\_\+clearbox}]{\setlength{\rightskip}{0pt plus 5cm}{\bf synthesis\+\_\+clearbox} {\bfseries \textcolor{comment}{natural}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a09840a1752a4363350063057b956cb59}


Definition at line {\bf 84} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!synthesis\+\_\+clearbox@{synthesis\+\_\+clearbox}}
\index{synthesis\+\_\+clearbox@{synthesis\+\_\+clearbox}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{synthesis\+\_\+clearbox}]{\setlength{\rightskip}{0pt plus 5cm}{\bf synthesis\+\_\+clearbox} {\bfseries \textcolor{vhdlchar}{R\+TL}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{architecture}\textcolor{vhdlchar}{ }\textcolor{keywordflow}{is}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Attribute]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab7e19089512e7960b82570ec548a519c}


Definition at line {\bf 85} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!tmp\+\_\+nominal\+\_\+data\+\_\+out\+\_\+state@{tmp\+\_\+nominal\+\_\+data\+\_\+out\+\_\+state}}
\index{tmp\+\_\+nominal\+\_\+data\+\_\+out\+\_\+state@{tmp\+\_\+nominal\+\_\+data\+\_\+out\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{tmp\+\_\+nominal\+\_\+data\+\_\+out\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tmp\+\_\+nominal\+\_\+data\+\_\+out\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1912edd0b5d2207ca0a16cf99d62265e}


Definition at line {\bf 615} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!tmp\+\_\+seq\+\_\+ena\+\_\+state@{tmp\+\_\+seq\+\_\+ena\+\_\+state}}
\index{tmp\+\_\+seq\+\_\+ena\+\_\+state@{tmp\+\_\+seq\+\_\+ena\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{tmp\+\_\+seq\+\_\+ena\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tmp\+\_\+seq\+\_\+ena\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a883dc51c3ec0e87ceb6389c547c49366}


Definition at line {\bf 620} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1019w@{w1019w}}
\index{w1019w@{w1019w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1019w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1019w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a20d4271a9bdc53030016916c53a16e22}


Definition at line {\bf 850} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1056w@{w1056w}}
\index{w1056w@{w1056w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1056w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1056w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aed5a00adad844b9ecb4b18682c98faf4}


Definition at line {\bf 851} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1092w@{w1092w}}
\index{w1092w@{w1092w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1092w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1092w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a5bda2480431ba0bbe3b9f4d4c4b74267}


Definition at line {\bf 852} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1127w@{w1127w}}
\index{w1127w@{w1127w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1127w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1127w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aac684e17d35c9c009a1e1c3bfb7f87c4}


Definition at line {\bf 853} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1163w@{w1163w}}
\index{w1163w@{w1163w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1163w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1163w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6cb9327ab42c8a21c1824fc5369bf350}


Definition at line {\bf 854} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1196w@{w1196w}}
\index{w1196w@{w1196w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1196w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1196w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_abc0253ca1f224ec58bcd9d8fca56f42e}


Definition at line {\bf 855} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1229w@{w1229w}}
\index{w1229w@{w1229w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1229w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1229w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_acc05fb9bb1e40f9d96ff2e205b79f940}


Definition at line {\bf 856} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1262w@{w1262w}}
\index{w1262w@{w1262w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1262w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1262w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae281322c453056a2fee4d3841b6f885f}


Definition at line {\bf 857} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1297w@{w1297w}}
\index{w1297w@{w1297w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1297w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1297w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a7b16e6546b4386b53d8c47b01a9f6af5}


Definition at line {\bf 858} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1330w@{w1330w}}
\index{w1330w@{w1330w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1330w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1330w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a338f52d1855110db56b43c8e2b897011}


Definition at line {\bf 859} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1362w@{w1362w}}
\index{w1362w@{w1362w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1362w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1362w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa857b026fbdce71cfc88ba3ffc17ece6}


Definition at line {\bf 860} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1393w@{w1393w}}
\index{w1393w@{w1393w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1393w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1393w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a946a451fcb304088be55ef41ba9cecf8}


Definition at line {\bf 861} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1424w@{w1424w}}
\index{w1424w@{w1424w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1424w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1424w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a62e27a31ffa10d337d7ae02351440402}


Definition at line {\bf 862} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1453w@{w1453w}}
\index{w1453w@{w1453w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1453w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1453w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_abe2d5f0474d9de4953b2f58c49b17026}


Definition at line {\bf 863} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1484w@{w1484w}}
\index{w1484w@{w1484w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1484w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1484w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a88aaeb10a82ae4c7f38faca800183590}


Definition at line {\bf 864} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1517w@{w1517w}}
\index{w1517w@{w1517w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1517w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1517w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0af0a93e821b7f5683c642ad7087119e}


Definition at line {\bf 865} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1565w@{w1565w}}
\index{w1565w@{w1565w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1565w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1565w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a655c849820cde9f3df3c0a472c6b7db5}


Definition at line {\bf 866} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w1592w@{w1592w}}
\index{w1592w@{w1592w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w1592w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w1592w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a57fcb404ed6cd0f01d2a593f3c1e5ecc}


Definition at line {\bf 867} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w301w@{w301w}}
\index{w301w@{w301w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w301w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w301w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9d3d20ad9f8dfff608126a3f48594407}


Definition at line {\bf 868} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w341w@{w341w}}
\index{w341w@{w341w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w341w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w341w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a21533a132013de6b373e7e4a39d4a475}


Definition at line {\bf 869} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w381w@{w381w}}
\index{w381w@{w381w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w381w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w381w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a92026526501545818b54c41f2bece79d}


Definition at line {\bf 870} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w423w@{w423w}}
\index{w423w@{w423w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w423w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w423w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_abb522b92a45d24907e82bfcd6253569a}


Definition at line {\bf 871} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w460w@{w460w}}
\index{w460w@{w460w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w460w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w460w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae5789b10091e84d511ddf433e91cc8f0}


Definition at line {\bf 872} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w496w@{w496w}}
\index{w496w@{w496w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w496w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w496w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a158cf49cee8d63d9efb0934e5df8ee81}


Definition at line {\bf 873} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w534w@{w534w}}
\index{w534w@{w534w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w534w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w534w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac30eac53f0a3c3e5bfb6619d91264be0}


Definition at line {\bf 874} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w571w@{w571w}}
\index{w571w@{w571w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w571w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w571w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a26ccac20a936c39fc2c8b54b8be69a39}


Definition at line {\bf 875} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w605w@{w605w}}
\index{w605w@{w605w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w605w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w605w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a40631289b7867416fad7d099d4d7a296}


Definition at line {\bf 876} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w638w@{w638w}}
\index{w638w@{w638w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w638w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w638w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a753a17717a025cff1ff5530c14fb0167}


Definition at line {\bf 877} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w64w@{w64w}}
\index{w64w@{w64w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w64w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w64w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_afa1a6db0f43bec15a704f45f7d59b751}


Definition at line {\bf 878} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w675w@{w675w}}
\index{w675w@{w675w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w675w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w675w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a838fcf96faa0e2c9eba8299f35fe28c9}


Definition at line {\bf 879} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w713w@{w713w}}
\index{w713w@{w713w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w713w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w713w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a839047f43bc0aaea403c6639f7704652}


Definition at line {\bf 880} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w750w@{w750w}}
\index{w750w@{w750w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w750w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w750w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0d3d80020295982d306a6186a1f57785}


Definition at line {\bf 881} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w785w@{w785w}}
\index{w785w@{w785w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w785w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w785w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a270a75213635bb5fb4468b797f23a5de}


Definition at line {\bf 882} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w818w@{w818w}}
\index{w818w@{w818w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w818w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w818w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0ce29ab16a5f5e532bbb1561d6884e5d}


Definition at line {\bf 883} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w851w@{w851w}}
\index{w851w@{w851w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w851w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w851w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a5aec83fb92ea95e8b5e052e8e1c621b1}


Definition at line {\bf 884} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w888w@{w888w}}
\index{w888w@{w888w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w888w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w888w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_afc7e0a381a8d4c411dfde195ef9bedf1}


Definition at line {\bf 885} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w921w@{w921w}}
\index{w921w@{w921w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w921w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w921w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a57158cbb9ee5b1c471312aa48d7a9742}


Definition at line {\bf 886} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w952w@{w952w}}
\index{w952w@{w952w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w952w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w952w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a90ca8fe8463c1092711f1e7ffd0a0c93}


Definition at line {\bf 887} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!w981w@{w981w}}
\index{w981w@{w981w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{w981w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf w981w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a91ac09b3b7269a7a21dbeabd9149f322}


Definition at line {\bf 888} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!width\+\_\+counter\+\_\+done@{width\+\_\+counter\+\_\+done}}
\index{width\+\_\+counter\+\_\+done@{width\+\_\+counter\+\_\+done}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{width\+\_\+counter\+\_\+done}]{\setlength{\rightskip}{0pt plus 5cm}{\bf width\+\_\+counter\+\_\+done} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a5f4b6a314a7687c273c5e27964fb2f61}


Definition at line {\bf 889} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!width\+\_\+counter\+\_\+enable@{width\+\_\+counter\+\_\+enable}}
\index{width\+\_\+counter\+\_\+enable@{width\+\_\+counter\+\_\+enable}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{width\+\_\+counter\+\_\+enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf width\+\_\+counter\+\_\+enable} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac0b2677aefebb6f469833a444c1face2}


Definition at line {\bf 890} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!width\+\_\+counter\+\_\+sload@{width\+\_\+counter\+\_\+sload}}
\index{width\+\_\+counter\+\_\+sload@{width\+\_\+counter\+\_\+sload}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{width\+\_\+counter\+\_\+sload}]{\setlength{\rightskip}{0pt plus 5cm}{\bf width\+\_\+counter\+\_\+sload} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a933314d59c0e57adaa6f69f363c417f7}


Definition at line {\bf 891} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!width\+\_\+counter\+\_\+sload\+\_\+value@{width\+\_\+counter\+\_\+sload\+\_\+value}}
\index{width\+\_\+counter\+\_\+sload\+\_\+value@{width\+\_\+counter\+\_\+sload\+\_\+value}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{width\+\_\+counter\+\_\+sload\+\_\+value}]{\setlength{\rightskip}{0pt plus 5cm}{\bf width\+\_\+counter\+\_\+sload\+\_\+value} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a97d0380edd8e5dfc5b0f4f86c42c4846}


Definition at line {\bf 892} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!width\+\_\+decoder\+\_\+out@{width\+\_\+decoder\+\_\+out}}
\index{width\+\_\+decoder\+\_\+out@{width\+\_\+decoder\+\_\+out}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{width\+\_\+decoder\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf width\+\_\+decoder\+\_\+out} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0e1dfddb7a67f9451d924da0dd6e3b6c}


Definition at line {\bf 893} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!width\+\_\+decoder\+\_\+select@{width\+\_\+decoder\+\_\+select}}
\index{width\+\_\+decoder\+\_\+select@{width\+\_\+decoder\+\_\+select}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{width\+\_\+decoder\+\_\+select}]{\setlength{\rightskip}{0pt plus 5cm}{\bf width\+\_\+decoder\+\_\+select} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1d2b6940f282181e3f97213263745a86}


Definition at line {\bf 894} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+dataa@{wire\+\_\+add\+\_\+sub5\+\_\+dataa}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+dataa@{wire\+\_\+add\+\_\+sub5\+\_\+dataa}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+dataa}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+dataa} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4e43aee47c5a4d625e2e6785eeef8edc}


Definition at line {\bf 666} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+datab@{wire\+\_\+add\+\_\+sub5\+\_\+datab}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+datab@{wire\+\_\+add\+\_\+sub5\+\_\+datab}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+datab}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+datab} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1e89be6fcabeed212b57e2ae12dd5f4b}


Definition at line {\bf 667} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+result@{wire\+\_\+add\+\_\+sub5\+\_\+result}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+result@{wire\+\_\+add\+\_\+sub5\+\_\+result}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+result}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+result} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_adb818f39f4bb73cc843e2b407401f01d}


Definition at line {\bf 668} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range214w216w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range214w216w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range214w216w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range214w216w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range214w216w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range214w216w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a384ea24bfaec6e741270eb024df284f1}


Definition at line {\bf 656} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range221w223w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range221w223w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range221w223w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range221w223w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range221w223w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range221w223w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_adf5b1920b03be6df2c89474b0d2d2345}


Definition at line {\bf 657} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range226w228w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range226w228w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range226w228w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range226w228w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range226w228w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range226w228w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a718ff3868c6fb90115424f6f54dc7015}


Definition at line {\bf 658} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range231w233w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range231w233w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range231w233w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range231w233w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range231w233w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range231w233w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af44e7345bf68324653d8e01586661962}


Definition at line {\bf 659} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range236w238w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range236w238w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range236w238w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range236w238w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range236w238w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range236w238w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa4b821ddba421060d473052c4914029c}


Definition at line {\bf 660} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range241w243w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range241w243w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range241w243w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range241w243w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range241w243w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range241w243w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a8d083b0c452c379b37db6cab59d5350d}


Definition at line {\bf 661} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range246w248w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range246w248w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range246w248w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range246w248w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range246w248w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range246w248w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_adaffe5d359a359d391351daf79f7f109}


Definition at line {\bf 662} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range251w253w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range251w253w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range251w253w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range251w253w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range251w253w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range251w253w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aac0c81fa14ce287e951c8e6dc36168e3}


Definition at line {\bf 663} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range256w258w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range256w258w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range256w258w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range256w258w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range256w258w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+lg\+\_\+w\+\_\+result\+\_\+range256w258w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af7c4943aaf6298544aa1bc86e5cc0c82}


Definition at line {\bf 664} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range214w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range214w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range214w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range214w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range214w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range214w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a42accafe75c917328c4cf6971c4abfdb}


Definition at line {\bf 669} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range221w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range221w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range221w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range221w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range221w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range221w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4c023753686f13a849dafdf2af4ae8a7}


Definition at line {\bf 670} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range226w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range226w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range226w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range226w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range226w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range226w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab299e8e45a9b25c2b3e5160597929f09}


Definition at line {\bf 671} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range231w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range231w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range231w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range231w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range231w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range231w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa3e9dccad41e5ca325ef00a77f857211}


Definition at line {\bf 672} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range236w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range236w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range236w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range236w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range236w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range236w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a22f03a45ac96c40f21fd5bddcf483625}


Definition at line {\bf 673} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range241w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range241w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range241w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range241w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range241w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range241w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a98b1beb7f5ab6de81083d3ebb218e6ae}


Definition at line {\bf 674} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range246w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range246w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range246w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range246w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range246w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range246w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a475871869ad5f7b6dcce3a3865df322e}


Definition at line {\bf 675} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range251w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range251w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range251w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range251w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range251w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range251w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad33d34948ca24d716cb6ca522f7c7405}


Definition at line {\bf 676} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range256w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range256w}}
\index{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range256w@{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range256w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range256w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub5\+\_\+w\+\_\+result\+\_\+range256w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a348c4cc0269a240c37a1171da55298a0}


Definition at line {\bf 677} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub6\+\_\+dataa@{wire\+\_\+add\+\_\+sub6\+\_\+dataa}}
\index{wire\+\_\+add\+\_\+sub6\+\_\+dataa@{wire\+\_\+add\+\_\+sub6\+\_\+dataa}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub6\+\_\+dataa}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub6\+\_\+dataa} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_abf8812b90cfa37fb62a090ef2cf4840d}


Definition at line {\bf 678} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+add\+\_\+sub6\+\_\+result@{wire\+\_\+add\+\_\+sub6\+\_\+result}}
\index{wire\+\_\+add\+\_\+sub6\+\_\+result@{wire\+\_\+add\+\_\+sub6\+\_\+result}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+add\+\_\+sub6\+\_\+result}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+add\+\_\+sub6\+\_\+result} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0b19898f43b6bdc77de62046b470fd24}


Definition at line {\bf 679} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+altsyncram4\+\_\+data\+\_\+a@{wire\+\_\+altsyncram4\+\_\+data\+\_\+a}}
\index{wire\+\_\+altsyncram4\+\_\+data\+\_\+a@{wire\+\_\+altsyncram4\+\_\+data\+\_\+a}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+altsyncram4\+\_\+data\+\_\+a}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+altsyncram4\+\_\+data\+\_\+a} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a3f143ed9fe872a0fad6fb4f21ed5b471}


Definition at line {\bf 89} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+altsyncram4\+\_\+q\+\_\+a@{wire\+\_\+altsyncram4\+\_\+q\+\_\+a}}
\index{wire\+\_\+altsyncram4\+\_\+q\+\_\+a@{wire\+\_\+altsyncram4\+\_\+q\+\_\+a}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+altsyncram4\+\_\+q\+\_\+a}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+altsyncram4\+\_\+q\+\_\+a} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab3611f489d3e2fc53fc70d6689df90e8}


Definition at line {\bf 90} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+\+C1\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1786w@{wire\+\_\+\+C1\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1786w}}
\index{wire\+\_\+\+C1\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1786w@{wire\+\_\+\+C1\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1786w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+\+C1\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1786w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+\+C1\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1786w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a53d32aa86e3898c8ffaa7e196f040f4d}


Definition at line {\bf 134} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+\+C2\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1787w@{wire\+\_\+\+C2\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1787w}}
\index{wire\+\_\+\+C2\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1787w@{wire\+\_\+\+C2\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1787w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+\+C2\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1787w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+\+C2\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1787w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa451f5d33d616641c6f4cd0819ed4078}


Definition at line {\bf 145} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+cmpr7\+\_\+aeb@{wire\+\_\+cmpr7\+\_\+aeb}}
\index{wire\+\_\+cmpr7\+\_\+aeb@{wire\+\_\+cmpr7\+\_\+aeb}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+cmpr7\+\_\+aeb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+cmpr7\+\_\+aeb} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6fcece85698e37d69f1b25cfc7b70856}


Definition at line {\bf 680} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+cmpr7\+\_\+dataa@{wire\+\_\+cmpr7\+\_\+dataa}}
\index{wire\+\_\+cmpr7\+\_\+dataa@{wire\+\_\+cmpr7\+\_\+dataa}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+cmpr7\+\_\+dataa}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+cmpr7\+\_\+dataa} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a77620f3b90b43595b0bf22759bffd379}


Definition at line {\bf 681} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+cmpr7\+\_\+datab@{wire\+\_\+cmpr7\+\_\+datab}}
\index{wire\+\_\+cmpr7\+\_\+datab@{wire\+\_\+cmpr7\+\_\+datab}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+cmpr7\+\_\+datab}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+cmpr7\+\_\+datab} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_acb9975146e6f371a27572f8b74b1f36b}


Definition at line {\bf 682} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+cntr12\+\_\+q@{wire\+\_\+cntr12\+\_\+q}}
\index{wire\+\_\+cntr12\+\_\+q@{wire\+\_\+cntr12\+\_\+q}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+cntr12\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+cntr12\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9a40c0729c0a1296cdee1cac2d687b85}


Definition at line {\bf 684} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+cntr13\+\_\+q@{wire\+\_\+cntr13\+\_\+q}}
\index{wire\+\_\+cntr13\+\_\+q@{wire\+\_\+cntr13\+\_\+q}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+cntr13\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+cntr13\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa4915cfa5e286e8c135c07305891c7ae}


Definition at line {\bf 685} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+cntr14\+\_\+q@{wire\+\_\+cntr14\+\_\+q}}
\index{wire\+\_\+cntr14\+\_\+q@{wire\+\_\+cntr14\+\_\+q}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+cntr14\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+cntr14\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad1491e2bbf1ccca66da4a7dadc14785f}


Definition at line {\bf 686} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+cntr15\+\_\+q@{wire\+\_\+cntr15\+\_\+q}}
\index{wire\+\_\+cntr15\+\_\+q@{wire\+\_\+cntr15\+\_\+q}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+cntr15\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+cntr15\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aae9683de7eb2d28db05d3c574d975b19}


Definition at line {\bf 687} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+cntr16\+\_\+q@{wire\+\_\+cntr16\+\_\+q}}
\index{wire\+\_\+cntr16\+\_\+q@{wire\+\_\+cntr16\+\_\+q}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+cntr16\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+cntr16\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a7a6b80064e4afb9d99d555175fb760d3}


Definition at line {\bf 688} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+cntr1\+\_\+q@{wire\+\_\+cntr1\+\_\+q}}
\index{wire\+\_\+cntr1\+\_\+q@{wire\+\_\+cntr1\+\_\+q}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+cntr1\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+cntr1\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a03de1a5d739d885b471efe63fc86fb42}


Definition at line {\bf 683} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+cntr2\+\_\+q@{wire\+\_\+cntr2\+\_\+q}}
\index{wire\+\_\+cntr2\+\_\+q@{wire\+\_\+cntr2\+\_\+q}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+cntr2\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+cntr2\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1af674be144f9838ff723c36157f76e1}


Definition at line {\bf 689} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+cntr3\+\_\+q@{wire\+\_\+cntr3\+\_\+q}}
\index{wire\+\_\+cntr3\+\_\+q@{wire\+\_\+cntr3\+\_\+q}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+cntr3\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+cntr3\+\_\+q} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_afcf81f0bfbc6131cd814f16e2e16a387}


Definition at line {\bf 690} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+configupdate3\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1879w@{wire\+\_\+configupdate3\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1879w}}
\index{wire\+\_\+configupdate3\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1879w@{wire\+\_\+configupdate3\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1879w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+configupdate3\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1879w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+configupdate3\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1879w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4fa4557236f90c2863e241c9a0be0f03}


Definition at line {\bf 176} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+decode11\+\_\+eq@{wire\+\_\+decode11\+\_\+eq}}
\index{wire\+\_\+decode11\+\_\+eq@{wire\+\_\+decode11\+\_\+eq}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+decode11\+\_\+eq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+decode11\+\_\+eq} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac5fd7c29117a03dc0f108cc262c30a35}


Definition at line {\bf 691} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+gnd@{wire\+\_\+gnd}}
\index{wire\+\_\+gnd@{wire\+\_\+gnd}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+gnd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+gnd} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a04fb52ab6dae4720bb211906a6b177c0}


Definition at line {\bf 665} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+idle\+\_\+state\+\_\+w1747w@{wire\+\_\+idle\+\_\+state\+\_\+w1747w}}
\index{wire\+\_\+idle\+\_\+state\+\_\+w1747w@{wire\+\_\+idle\+\_\+state\+\_\+w1747w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+idle\+\_\+state\+\_\+w1747w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+idle\+\_\+state\+\_\+w1747w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad344dda160a4233742d9a3be8158821f}


Definition at line {\bf 204} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1672w@{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1672w}}
\index{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1672w@{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1672w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1672w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1672w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad02a59dd5b5ba72743d939d1b3eaca2d}


Definition at line {\bf 203} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1743w@{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1743w}}
\index{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1743w@{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1743w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1743w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1743w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a834dd54a64e64314ba03149215ee7e1c}


Definition at line {\bf 202} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w1747w1748w@{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w1747w1748w}}
\index{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w1747w1748w@{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w1747w1748w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w1747w1748w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w1747w1748w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9eb4afb4f5a54cf3afc6a71d1cdc1011}


Definition at line {\bf 205} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w@{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w}}
\index{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w@{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a549f77524161848372208e6dcfece811}


Definition at line {\bf 201} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1747w1748w1749w@{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1747w1748w1749w}}
\index{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1747w1748w1749w@{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1747w1748w1749w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1747w1748w1749w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1747w1748w1749w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad288f773920b8871e70c7433fe0f9bc4}


Definition at line {\bf 206} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w1745w@{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w1745w}}
\index{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w1745w@{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w1745w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w1745w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w1745w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4d37eb3d5ae2cf55520f20deaa4f62ce}


Definition at line {\bf 200} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1747w1748w1749w1750w@{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1747w1748w1749w1750w}}
\index{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1747w1748w1749w1750w@{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1747w1748w1749w1750w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1747w1748w1749w1750w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1747w1748w1749w1750w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a30f6469c06dd564146db3f0194a36edb}


Definition at line {\bf 207} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w1745w1746w@{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w1745w1746w}}
\index{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w1745w1746w@{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w1745w1746w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w1745w1746w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+idle\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1743w1744w1745w1746w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6b26b1e7e5146355e94a3c9cd8b1ff0f}


Definition at line {\bf 199} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+le\+\_\+comb10\+\_\+combout@{wire\+\_\+le\+\_\+comb10\+\_\+combout}}
\index{wire\+\_\+le\+\_\+comb10\+\_\+combout@{wire\+\_\+le\+\_\+comb10\+\_\+combout}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+le\+\_\+comb10\+\_\+combout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+le\+\_\+comb10\+\_\+combout} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a026c8a223066cf94b62ca0c5f423c4e9}


Definition at line {\bf 91} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+le\+\_\+comb8\+\_\+combout@{wire\+\_\+le\+\_\+comb8\+\_\+combout}}
\index{wire\+\_\+le\+\_\+comb8\+\_\+combout@{wire\+\_\+le\+\_\+comb8\+\_\+combout}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+le\+\_\+comb8\+\_\+combout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+le\+\_\+comb8\+\_\+combout} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a8c118760b9eebd59c2698a8d90b539d1}


Definition at line {\bf 92} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+le\+\_\+comb9\+\_\+combout@{wire\+\_\+le\+\_\+comb9\+\_\+combout}}
\index{wire\+\_\+le\+\_\+comb9\+\_\+combout@{wire\+\_\+le\+\_\+comb9\+\_\+combout}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+le\+\_\+comb9\+\_\+combout}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+le\+\_\+comb9\+\_\+combout} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aacd006b2941b148084bf1ae2fd5ec866}


Definition at line {\bf 93} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+data\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1686w@{wire\+\_\+read\+\_\+data\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1686w}}
\index{wire\+\_\+read\+\_\+data\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1686w@{wire\+\_\+read\+\_\+data\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1686w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+data\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1686w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+data\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1686w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a27417cee1abadb4fdeefe27aba543d13}


Definition at line {\bf 306} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+data\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1772w@{wire\+\_\+read\+\_\+data\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1772w}}
\index{wire\+\_\+read\+\_\+data\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1772w@{wire\+\_\+read\+\_\+data\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1772w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+data\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1772w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+data\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1772w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa467488de2d9808dbe35b89111436b7e}


Definition at line {\bf 305} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1678w@{wire\+\_\+read\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1678w}}
\index{wire\+\_\+read\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1678w@{wire\+\_\+read\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1678w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1678w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1678w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4fb7af504c8f4c3a3792abda77e65c57}


Definition at line {\bf 315} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1765w@{wire\+\_\+read\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1765w}}
\index{wire\+\_\+read\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1765w@{wire\+\_\+read\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1765w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1765w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1765w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad3764e074281822b0d3f483ec2f80ffb}


Definition at line {\bf 314} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+first\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1684w@{wire\+\_\+read\+\_\+first\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1684w}}
\index{wire\+\_\+read\+\_\+first\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1684w@{wire\+\_\+read\+\_\+first\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1684w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+first\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1684w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+first\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1684w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a8b43ad456f138491761b98f9ee7e9ea6}


Definition at line {\bf 324} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+first\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1773w@{wire\+\_\+read\+\_\+first\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1773w}}
\index{wire\+\_\+read\+\_\+first\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1773w@{wire\+\_\+read\+\_\+first\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1773w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+first\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1773w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+first\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1773w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aef85566dc3307b21f66ffe19eb71c4c6}


Definition at line {\bf 323} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1676w@{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1676w}}
\index{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1676w@{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1676w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1676w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1676w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af1648e2594cbe432374e35608de5bd81}


Definition at line {\bf 333} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1766w@{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1766w}}
\index{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1766w@{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1766w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1766w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1766w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a00f827c9bb83d2073a709f1e0c2d5f74}


Definition at line {\bf 332} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1894w@{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1894w}}
\index{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1894w@{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1894w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1894w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1894w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad9a3567c26d7cb8ff26f859fa5d4a09f}


Definition at line {\bf 336} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1894w1895w@{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1894w1895w}}
\index{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1894w1895w@{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1894w1895w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1894w1895w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1894w1895w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1304a54d7e0b46ed6976df05624cc7f8}


Definition at line {\bf 335} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1894w1895w1896w@{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1894w1895w1896w}}
\index{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1894w1895w1896w@{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1894w1895w1896w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1894w1895w1896w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1894w1895w1896w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae83757ae8ace79576a36ba1cff4c0695}


Definition at line {\bf 334} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+init\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1682w@{wire\+\_\+read\+\_\+init\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1682w}}
\index{wire\+\_\+read\+\_\+init\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1682w@{wire\+\_\+read\+\_\+init\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1682w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+init\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1682w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+init\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1682w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab461dc7ff678ba826f589b4aaf4514e5}


Definition at line {\bf 344} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1674w@{wire\+\_\+read\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1674w}}
\index{wire\+\_\+read\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1674w@{wire\+\_\+read\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1674w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1674w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1674w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a117b8a4d26277c9613b953067c3f51a2}


Definition at line {\bf 352} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1891w@{wire\+\_\+read\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1891w}}
\index{wire\+\_\+read\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1891w@{wire\+\_\+read\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1891w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1891w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1891w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aba04b8e538a79cafcced8931e2e24e1a}


Definition at line {\bf 353} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+last\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1688w@{wire\+\_\+read\+\_\+last\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1688w}}
\index{wire\+\_\+read\+\_\+last\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1688w@{wire\+\_\+read\+\_\+last\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1688w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+last\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1688w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+last\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1688w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a544a66e29639fdb0f211626c1db15a79}


Definition at line {\bf 362} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+last\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1917w@{wire\+\_\+read\+\_\+last\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1917w}}
\index{wire\+\_\+read\+\_\+last\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1917w@{wire\+\_\+read\+\_\+last\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1917w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+last\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1917w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+last\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1917w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1f6121250ea78737420487d5af5e2fce}


Definition at line {\bf 361} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+read\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1680w@{wire\+\_\+read\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1680w}}
\index{wire\+\_\+read\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1680w@{wire\+\_\+read\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1680w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+read\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1680w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+read\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1680w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae1206c33189789d38918e7f2986d247d}


Definition at line {\bf 370} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+reconfig\+\_\+counter\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1700w@{wire\+\_\+reconfig\+\_\+counter\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1700w}}
\index{wire\+\_\+reconfig\+\_\+counter\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1700w@{wire\+\_\+reconfig\+\_\+counter\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1700w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+reconfig\+\_\+counter\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1700w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+reconfig\+\_\+counter\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1700w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a733690dadbab25d6fbc6639e0289daca}


Definition at line {\bf 378} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+reconfig\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1698w@{wire\+\_\+reconfig\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1698w}}
\index{wire\+\_\+reconfig\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1698w@{wire\+\_\+reconfig\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1698w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+reconfig\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1698w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+reconfig\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1698w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a79d9f3111d753d2c40b98c23f75d51f1}


Definition at line {\bf 386} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+reconfig\+\_\+post\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1706w@{wire\+\_\+reconfig\+\_\+post\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1706w}}
\index{wire\+\_\+reconfig\+\_\+post\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1706w@{wire\+\_\+reconfig\+\_\+post\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1706w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+reconfig\+\_\+post\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1706w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+reconfig\+\_\+post\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1706w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_afd33db950c989c29caec9321d8a8397e}


Definition at line {\bf 395} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+reconfig\+\_\+post\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1849w@{wire\+\_\+reconfig\+\_\+post\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1849w}}
\index{wire\+\_\+reconfig\+\_\+post\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1849w@{wire\+\_\+reconfig\+\_\+post\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1849w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+reconfig\+\_\+post\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1849w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+reconfig\+\_\+post\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1849w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a23a13a344fb0d98b06170b147be081cf}


Definition at line {\bf 394} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+reconfig\+\_\+seq\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1704w@{wire\+\_\+reconfig\+\_\+seq\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1704w}}
\index{wire\+\_\+reconfig\+\_\+seq\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1704w@{wire\+\_\+reconfig\+\_\+seq\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1704w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+reconfig\+\_\+seq\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1704w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+reconfig\+\_\+seq\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1704w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a15607bebdc5dbde87cd0d2918d1de4fb}


Definition at line {\bf 403} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1702w@{wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1702w}}
\index{wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1702w@{wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1702w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1702w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1702w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1317aaabfa65ede11ccec81957397001}


Definition at line {\bf 413} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1903w@{wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1903w}}
\index{wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1903w@{wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1903w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1903w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1903w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a390833f9fc2b29f86ae2379d7ec04ee2}


Definition at line {\bf 411} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1904w@{wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1904w}}
\index{wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1904w@{wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1904w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1904w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+reconfig\+\_\+seq\+\_\+ena\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1904w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aee501812af29b5c094980c33171486e2}


Definition at line {\bf 412} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+reconfig\+\_\+wait\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1708w@{wire\+\_\+reconfig\+\_\+wait\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1708w}}
\index{wire\+\_\+reconfig\+\_\+wait\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1708w@{wire\+\_\+reconfig\+\_\+wait\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1708w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+reconfig\+\_\+wait\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1708w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+reconfig\+\_\+wait\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1708w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_acde682bb6857146a97893010d380547f}


Definition at line {\bf 422} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+reconfig\+\_\+wait\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1853w@{wire\+\_\+reconfig\+\_\+wait\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1853w}}
\index{wire\+\_\+reconfig\+\_\+wait\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1853w@{wire\+\_\+reconfig\+\_\+wait\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1853w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+reconfig\+\_\+wait\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1853w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+reconfig\+\_\+wait\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1853w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1ed62b2d0c65ea6921a2133ade15b2a0}


Definition at line {\bf 421} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+reset\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1671w@{wire\+\_\+reset\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1671w}}
\index{wire\+\_\+reset\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1671w@{wire\+\_\+reset\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1671w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+reset\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1671w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+reset\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1671w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a70e400fc7382e27cfc8772ae23b3f6ef}


Definition at line {\bf 430} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1716w@{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1716w}}
\index{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1716w@{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1716w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1716w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1716w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a7ac6a5d3dfa7db76d0d6c9f365c1c77b}


Definition at line {\bf 441} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1868w@{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1868w}}
\index{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1868w@{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1868w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1868w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1868w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab34c913f7d9de7ac48510c4407eabdbc}


Definition at line {\bf 438} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1889w@{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1889w}}
\index{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1889w@{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1889w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1889w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1889w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9f20f2ad9dfe14143627bb2b2ad5d283}


Definition at line {\bf 439} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1897w@{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1897w}}
\index{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1897w@{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1897w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1897w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1897w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0cba6f8bfcf2a9c2c93db95968506f77}


Definition at line {\bf 444} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1929w@{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1929w}}
\index{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1929w@{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1929w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1929w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1929w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9ca8b5bb406b33471143cf1001291f4b}


Definition at line {\bf 445} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1897w1898w@{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1897w1898w}}
\index{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1897w1898w@{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1897w1898w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1897w1898w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1897w1898w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a3d814f93935c9b7b62e59547ce78925a}


Definition at line {\bf 442} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1897w1933w@{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1897w1933w}}
\index{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1897w1933w@{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1897w1933w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1897w1933w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1897w1933w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0da8dfa47b156603e0544c9397e0e2f2}


Definition at line {\bf 440} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1929w1930w@{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1929w1930w}}
\index{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1929w1930w@{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1929w1930w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1929w1930w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1929w1930w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a597a0a8258cb4e3a6c584578525b616f}


Definition at line {\bf 443} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1712w@{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1712w}}
\index{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1712w@{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1712w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1712w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1712w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab37a00bd8378e8f54751700f1b398d3a}


Definition at line {\bf 454} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1885w@{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1885w}}
\index{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1885w@{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1885w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1885w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1885w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a5a2ef77144e248feec811cce64b58552}


Definition at line {\bf 459} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1943w@{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1943w}}
\index{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1943w@{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1943w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1943w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1943w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a82b6ac644b8ae7b61b3b5e0d640958b1}


Definition at line {\bf 458} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1885w1886w@{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1885w1886w}}
\index{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1885w1886w@{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1885w1886w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1885w1886w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1885w1886w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae8f1395313f6c8f800231f6b95fb8231}


Definition at line {\bf 457} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w@{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w}}
\index{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w@{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a2686941660f6d125baf0d6a11cc5bad4}


Definition at line {\bf 456} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w1945w@{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w1945w}}
\index{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w1945w@{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w1945w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w1945w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w1945w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a91f8194406a9c4f3691ed0eb4b9eb92a}


Definition at line {\bf 455} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w1945w1947w@{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w1945w1947w}}
\index{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w1945w1947w@{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w1945w1947w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w1945w1947w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+first\+\_\+state\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q1943w1944w1945w1947w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aca30c499ec964c490433380ec8ceecea}


Definition at line {\bf 453} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1710w@{wire\+\_\+rom\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1710w}}
\index{wire\+\_\+rom\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1710w@{wire\+\_\+rom\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1710w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1710w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1710w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad58acec33cc392ab5808c7f78058ac24}


Definition at line {\bf 467} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1720w@{wire\+\_\+rom\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1720w}}
\index{wire\+\_\+rom\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1720w@{wire\+\_\+rom\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1720w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1720w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1720w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab61403c8e681e2dfcdcdfb1388ee4762}


Definition at line {\bf 476} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1753w@{wire\+\_\+rom\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1753w}}
\index{wire\+\_\+rom\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1753w@{wire\+\_\+rom\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1753w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1753w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1753w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a620efff0b587f2fb4028b994ee2edaaf}


Definition at line {\bf 475} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+second\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1718w@{wire\+\_\+rom\+\_\+second\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1718w}}
\index{wire\+\_\+rom\+\_\+second\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1718w@{wire\+\_\+rom\+\_\+second\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1718w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+second\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1718w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+second\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1718w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a04847ca4401b8112d77bff3877d49255}


Definition at line {\bf 485} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+second\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1754w@{wire\+\_\+rom\+\_\+second\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1754w}}
\index{wire\+\_\+rom\+\_\+second\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1754w@{wire\+\_\+rom\+\_\+second\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1754w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+second\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1754w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+second\+\_\+last\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1754w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a31ad2bf94b85f42ee8730bde820204cc}


Definition at line {\bf 484} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+rom\+\_\+second\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1714w@{wire\+\_\+rom\+\_\+second\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1714w}}
\index{wire\+\_\+rom\+\_\+second\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1714w@{wire\+\_\+rom\+\_\+second\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1714w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+rom\+\_\+second\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1714w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+rom\+\_\+second\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1714w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1af9a5ee03e8444b5a27eb19f61cd1e8}


Definition at line {\bf 493} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+ena@{wire\+\_\+shift\+\_\+reg\+\_\+ena}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+ena@{wire\+\_\+shift\+\_\+reg\+\_\+ena}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+ena}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+ena} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{17} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aaf82043aa427b428bc6b20998d440ca1}


Definition at line {\bf 610} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q218w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q218w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q218w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q218w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q218w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q218w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a7a03c28c36ff88b70a35a2c3298bf198}


Definition at line {\bf 499} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q224w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q224w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q224w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q224w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q224w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q224w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a541f5e9649c9234ef99e49dabb25b959}


Definition at line {\bf 506} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q229w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q229w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q229w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q229w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q229w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q229w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a71b22b9cfb12b3c563be2f5502a7c0d0}


Definition at line {\bf 513} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q234w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q234w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q234w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q234w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q234w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q234w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_acf78ddaff5de936cc703204e775f3016}


Definition at line {\bf 520} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q239w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q239w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q239w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q239w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q239w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q239w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a7b5ff09df7f5ee4828d08324b0ca8e5f}


Definition at line {\bf 527} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q244w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q244w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q244w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q244w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q244w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q244w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad1f21c8b401e342c19dade9016de79e5}


Definition at line {\bf 534} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q249w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q249w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q249w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q249w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q249w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q249w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_abd95db2765c860d47e1b53a0fb8acd3e}


Definition at line {\bf 541} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q254w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q254w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q254w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q254w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q254w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q254w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab143ceb9ecaf8fd7e554c3fa8a0adde1}


Definition at line {\bf 548} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q259w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q259w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q259w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q259w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q259w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q259w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac31494bd5273e2af073c339ab2ece4da}


Definition at line {\bf 555} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q262w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q262w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q262w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q262w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q262w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q262w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a927edf40199db3352b4fb318979c9b70}


Definition at line {\bf 602} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q264w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q264w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q264w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q264w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q264w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q264w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_adbfdd56dd60b3a4d3ed7aa1de0456d5e}


Definition at line {\bf 603} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q267w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q267w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q267w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q267w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q267w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q267w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa1084238d4e0fe720aa3124d9cbe41a8}


Definition at line {\bf 604} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q270w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q270w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q270w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q270w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q270w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q270w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aea7ea8dbe56ddb21809ad6e20925a866}


Definition at line {\bf 605} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q273w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q273w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q273w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q273w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q273w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q273w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a37987ff4a0a7b6557f94abd940f86549}


Definition at line {\bf 606} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q276w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q276w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q276w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q276w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q276w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q276w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a04301a49dc85eecf9a81aab838e9d4da}


Definition at line {\bf 607} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q279w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q279w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q279w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q279w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q279w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q279w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_abbc00661483a5502ed963da2396005a8}


Definition at line {\bf 608} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q282w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q282w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q282w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q282w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q282w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+q282w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a8d38e67369f1bac0953540511e9cb593}


Definition at line {\bf 609} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q218w219w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q218w219w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q218w219w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q218w219w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q218w219w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q218w219w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_abb3e4cc3fc02ebc806140e16c8852ad1}


Definition at line {\bf 500} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q224w225w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q224w225w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q224w225w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q224w225w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q224w225w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q224w225w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab9aaa22f1ddb71b2fa13f1b4ed2c52e1}


Definition at line {\bf 507} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q229w230w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q229w230w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q229w230w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q229w230w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q229w230w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q229w230w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_afefdc16befe9b85369fec3beef036161}


Definition at line {\bf 514} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q234w235w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q234w235w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q234w235w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q234w235w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q234w235w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q234w235w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af21a32fbf5eabba8823d8812bbc83ad4}


Definition at line {\bf 521} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q239w240w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q239w240w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q239w240w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q239w240w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q239w240w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q239w240w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac02d702c130b22296e32ff5331ff9a57}


Definition at line {\bf 528} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q244w245w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q244w245w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q244w245w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q244w245w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q244w245w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q244w245w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6e904aced90888c2001e5e1e75912e69}


Definition at line {\bf 535} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q249w250w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q249w250w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q249w250w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q249w250w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q249w250w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q249w250w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a126e1c1364f3ad4679cb0743fd1dc1cb}


Definition at line {\bf 542} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q254w255w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q254w255w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q254w255w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q254w255w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q254w255w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q254w255w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab539ca036b3ed6d4cd87640b8cb636ec}


Definition at line {\bf 549} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q259w260w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q259w260w}}
\index{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q259w260w@{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q259w260w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q259w260w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+shift\+\_\+reg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+q259w260w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a04944816eb7949ff04f757399f14b7bc}


Definition at line {\bf 556} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w1016w@{wire\+\_\+w1016w}}
\index{wire\+\_\+w1016w@{wire\+\_\+w1016w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w1016w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w1016w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab9a956450d16546633fdfbc8fcb2d95f}


Definition at line {\bf 756} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w1329w@{wire\+\_\+w1329w}}
\index{wire\+\_\+w1329w@{wire\+\_\+w1329w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w1329w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w1329w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_adac891c53f30535a26c448ae92984d60}


Definition at line {\bf 743} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w1361w@{wire\+\_\+w1361w}}
\index{wire\+\_\+w1361w@{wire\+\_\+w1361w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w1361w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w1361w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab092c8124ce2085876a5fac5b0d6b562}


Definition at line {\bf 746} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w63w@{wire\+\_\+w63w}}
\index{wire\+\_\+w63w@{wire\+\_\+w63w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w63w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w63w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa5c07085a0c037540f457336eee8e002}


Definition at line {\bf 757} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w980w@{wire\+\_\+w980w}}
\index{wire\+\_\+w980w@{wire\+\_\+w980w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w980w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w980w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a17502f941bebf671efa5560219a4fc81}


Definition at line {\bf 753} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range294w@{wire\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range294w}}
\index{wire\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range294w@{wire\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range294w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range294w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range294w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6c5e9ce8c9e0997f5f9d871092ac5806}


Definition at line {\bf 895} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range296w@{wire\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range296w}}
\index{wire\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range296w@{wire\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range296w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range296w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range296w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a31cf88f77e5ae170e7caef63a62a6f24}


Definition at line {\bf 896} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range284w@{wire\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range284w}}
\index{wire\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range284w@{wire\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range284w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range284w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range284w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a312f79c2d06faf55768ea2cae7facfcc}


Definition at line {\bf 897} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range286w@{wire\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range286w}}
\index{wire\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range286w@{wire\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range286w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range286w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range286w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a5c0ae27d5bebc2e20f27961eef294501}


Definition at line {\bf 898} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range120w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range120w}}
\index{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range120w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range120w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range120w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range120w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9ad395265d8baaf6dd79d5200a4aadcf}


Definition at line {\bf 907} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range128w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range128w}}
\index{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range128w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range128w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range128w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range128w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a8e14197f1dfef2fc2561e691d7e9f8ae}


Definition at line {\bf 906} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range136w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range136w}}
\index{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range136w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range136w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range136w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range136w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa83b6581db7cfd8cbc3ef03f6e862e39}


Definition at line {\bf 905} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range144w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range144w}}
\index{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range144w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range144w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range144w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range144w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a84f4c54061d6fd8e16d4c9b4b33dd330}


Definition at line {\bf 904} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range152w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range152w}}
\index{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range152w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range152w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range152w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range152w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a5054a055d7ecc31575368c22ab430ae2}


Definition at line {\bf 903} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range160w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range160w}}
\index{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range160w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range160w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range160w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range160w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa9f951b9aaf5afebe55397065c1db4fe}


Definition at line {\bf 902} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range168w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range168w}}
\index{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range168w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range168w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range168w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range168w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_abdb94d6cd925db303916e97c87939306}


Definition at line {\bf 901} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range176w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range176w}}
\index{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range176w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range176w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range176w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range176w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4265211c8166d99936670a2f61245ee8}


Definition at line {\bf 900} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range184w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range184w}}
\index{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range184w@{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range184w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range184w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+data\+\_\+in\+\_\+range184w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a832098ce092019c1be740454c0312cc5}


Definition at line {\bf 899} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+addr\+\_\+counter\+\_\+out1938w@{wire\+\_\+w\+\_\+lg\+\_\+addr\+\_\+counter\+\_\+out1938w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+addr\+\_\+counter\+\_\+out1938w@{wire\+\_\+w\+\_\+lg\+\_\+addr\+\_\+counter\+\_\+out1938w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+addr\+\_\+counter\+\_\+out1938w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+addr\+\_\+counter\+\_\+out1938w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a24f31443f85a3fc650f476c3d59c1383}


Definition at line {\bf 694} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+addr\+\_\+decoder\+\_\+out1901w@{wire\+\_\+w\+\_\+lg\+\_\+addr\+\_\+decoder\+\_\+out1901w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+addr\+\_\+decoder\+\_\+out1901w@{wire\+\_\+w\+\_\+lg\+\_\+addr\+\_\+decoder\+\_\+out1901w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+addr\+\_\+decoder\+\_\+out1901w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+addr\+\_\+decoder\+\_\+out1901w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa432cb789af3c1967f4ec46468118ad6}


Definition at line {\bf 695} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+c0\+\_\+wire1828w@{wire\+\_\+w\+\_\+lg\+\_\+c0\+\_\+wire1828w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+c0\+\_\+wire1828w@{wire\+\_\+w\+\_\+lg\+\_\+c0\+\_\+wire1828w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+c0\+\_\+wire1828w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+c0\+\_\+wire1828w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4e7473757026bffdaa57754a8414880a}


Definition at line {\bf 696} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+c1\+\_\+wire1827w@{wire\+\_\+w\+\_\+lg\+\_\+c1\+\_\+wire1827w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+c1\+\_\+wire1827w@{wire\+\_\+w\+\_\+lg\+\_\+c1\+\_\+wire1827w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+c1\+\_\+wire1827w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+c1\+\_\+wire1827w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_afe58e09fcbdc49b82ef9bf56112e5c23}


Definition at line {\bf 697} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+c2\+\_\+wire1826w@{wire\+\_\+w\+\_\+lg\+\_\+c2\+\_\+wire1826w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+c2\+\_\+wire1826w@{wire\+\_\+w\+\_\+lg\+\_\+c2\+\_\+wire1826w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+c2\+\_\+wire1826w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+c2\+\_\+wire1826w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae3094499eceeda6f3e36612cd0f54442}


Definition at line {\bf 698} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+c3\+\_\+wire1825w@{wire\+\_\+w\+\_\+lg\+\_\+c3\+\_\+wire1825w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+c3\+\_\+wire1825w@{wire\+\_\+w\+\_\+lg\+\_\+c3\+\_\+wire1825w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+c3\+\_\+wire1825w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+c3\+\_\+wire1825w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ab95183b077aab64aabe808a46e0cef3b}


Definition at line {\bf 699} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+c4\+\_\+wire1824w@{wire\+\_\+w\+\_\+lg\+\_\+c4\+\_\+wire1824w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+c4\+\_\+wire1824w@{wire\+\_\+w\+\_\+lg\+\_\+c4\+\_\+wire1824w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+c4\+\_\+wire1824w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+c4\+\_\+wire1824w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a3060ec7793875313763eb0dfd0628b04}


Definition at line {\bf 700} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+dummy\+\_\+scandataout1925w@{wire\+\_\+w\+\_\+lg\+\_\+dummy\+\_\+scandataout1925w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+dummy\+\_\+scandataout1925w@{wire\+\_\+w\+\_\+lg\+\_\+dummy\+\_\+scandataout1925w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+dummy\+\_\+scandataout1925w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+dummy\+\_\+scandataout1925w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a371e93561a3aee3f62e329ed005cf1ae}


Definition at line {\bf 720} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+dummy\+\_\+scandataout1926w@{wire\+\_\+w\+\_\+lg\+\_\+dummy\+\_\+scandataout1926w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+dummy\+\_\+scandataout1926w@{wire\+\_\+w\+\_\+lg\+\_\+dummy\+\_\+scandataout1926w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+dummy\+\_\+scandataout1926w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+dummy\+\_\+scandataout1926w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a377298b18da8d1e57baa0fe487d13d0e}


Definition at line {\bf 766} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+pll\+\_\+scandone1927w@{wire\+\_\+w\+\_\+lg\+\_\+pll\+\_\+scandone1927w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+pll\+\_\+scandone1927w@{wire\+\_\+w\+\_\+lg\+\_\+pll\+\_\+scandone1927w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+pll\+\_\+scandone1927w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+pll\+\_\+scandone1927w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa24252ddafd96f037cb372c6e75355b5}


Definition at line {\bf 721} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+done1867w@{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+done1867w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+done1867w@{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+done1867w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+done1867w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+done1867w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad3b9b7a98e4e8928b03748bcbe3e142a}


Definition at line {\bf 722} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1887w@{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1887w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1887w@{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1887w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1887w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1887w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a3310c6cdb0e06a99d209cf4c1f47bcf6}


Definition at line {\bf 701} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1934w@{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1934w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1934w@{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1934w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1934w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1934w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac9349e191a2551848baed3cf3c39bf84}


Definition at line {\bf 702} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+decoder\+\_\+out1893w@{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+decoder\+\_\+out1893w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+decoder\+\_\+out1893w@{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+decoder\+\_\+out1893w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+decoder\+\_\+out1893w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+decoder\+\_\+out1893w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac72adb32571a7c4f002c0393bfe509b0}


Definition at line {\bf 703} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+nominal\+\_\+out217w@{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+nominal\+\_\+out217w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+nominal\+\_\+out217w@{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+nominal\+\_\+out217w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+nominal\+\_\+out217w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+nominal\+\_\+out217w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa170c55d0ebb0ba4f4fdadcb9f9bd179}


Definition at line {\bf 723} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+param1742w@{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+param1742w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+param1742w@{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+param1742w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+param1742w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+read\+\_\+param1742w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad85b52b85c25f93b0bad871b3db0b87c}


Definition at line {\bf 724} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+reconfig1740w@{wire\+\_\+w\+\_\+lg\+\_\+reconfig1740w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+reconfig1740w@{wire\+\_\+w\+\_\+lg\+\_\+reconfig1740w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+reconfig1740w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+reconfig1740w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aaba6f87e768bdfab5452fdff43f7d900}


Definition at line {\bf 725} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+addr\+\_\+counter\+\_\+out1936w@{wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+addr\+\_\+counter\+\_\+out1936w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+addr\+\_\+counter\+\_\+out1936w@{wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+addr\+\_\+counter\+\_\+out1936w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+addr\+\_\+counter\+\_\+out1936w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+addr\+\_\+counter\+\_\+out1936w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6aba5fb9ac8ae1f7d84e43b80a4bc060}


Definition at line {\bf 704} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+done1852w@{wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+done1852w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+done1852w@{wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+done1852w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+done1852w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+done1852w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae09e54f501888f6586a9e1f4a1a8b27d}


Definition at line {\bf 726} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+post\+\_\+done1848w@{wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+post\+\_\+done1848w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+post\+\_\+done1848w@{wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+post\+\_\+done1848w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+post\+\_\+done1848w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+post\+\_\+done1848w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a292a0dc2c494c8ef488d42a5d7224ad0}


Definition at line {\bf 727} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+width\+\_\+counter\+\_\+done1845w@{wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+width\+\_\+counter\+\_\+done1845w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+width\+\_\+counter\+\_\+done1845w@{wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+width\+\_\+counter\+\_\+done1845w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+width\+\_\+counter\+\_\+done1845w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+reconfig\+\_\+width\+\_\+counter\+\_\+done1845w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9a141acdb81480945f5b536e1b92acd2}


Definition at line {\bf 728} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+reset1w@{wire\+\_\+w\+\_\+lg\+\_\+reset1w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+reset1w@{wire\+\_\+w\+\_\+lg\+\_\+reset1w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+reset1w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+reset1w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a7d9c36cce151494c92cf704ad8e798e1}


Definition at line {\bf 729} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+reset\+\_\+rom\+\_\+address1752w@{wire\+\_\+w\+\_\+lg\+\_\+reset\+\_\+rom\+\_\+address1752w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+reset\+\_\+rom\+\_\+address1752w@{wire\+\_\+w\+\_\+lg\+\_\+reset\+\_\+rom\+\_\+address1752w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+reset\+\_\+rom\+\_\+address1752w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+reset\+\_\+rom\+\_\+address1752w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a79ec0ac0304b297638afa9d7c32e4703}


Definition at line {\bf 730} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+data\+\_\+in1946w@{wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+data\+\_\+in1946w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+data\+\_\+in1946w@{wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+data\+\_\+in1946w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+data\+\_\+in1946w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+data\+\_\+in1946w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad02c6ee2cf9f3e26749d81f33211d7ff}


Definition at line {\bf 705} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+done1888w@{wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+done1888w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+done1888w@{wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+done1888w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+done1888w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+done1888w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4add92ff20eefed3d979771c3eb89e04}


Definition at line {\bf 731} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+enable1931w@{wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+enable1931w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+enable1931w@{wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+enable1931w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+enable1931w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+enable1931w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0f9355e880f73927a6cebfc4c7fd12ec}


Definition at line {\bf 706} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+rotate\+\_\+addr\+\_\+counter\+\_\+out1937w@{wire\+\_\+w\+\_\+lg\+\_\+rotate\+\_\+addr\+\_\+counter\+\_\+out1937w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+rotate\+\_\+addr\+\_\+counter\+\_\+out1937w@{wire\+\_\+w\+\_\+lg\+\_\+rotate\+\_\+addr\+\_\+counter\+\_\+out1937w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+rotate\+\_\+addr\+\_\+counter\+\_\+out1937w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+rotate\+\_\+addr\+\_\+counter\+\_\+out1937w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_abed94a0f12ad2d518f513049c37412bb}


Definition at line {\bf 707} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+rotate\+\_\+width\+\_\+counter\+\_\+done1796w@{wire\+\_\+w\+\_\+lg\+\_\+rotate\+\_\+width\+\_\+counter\+\_\+done1796w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+rotate\+\_\+width\+\_\+counter\+\_\+done1796w@{wire\+\_\+w\+\_\+lg\+\_\+rotate\+\_\+width\+\_\+counter\+\_\+done1796w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+rotate\+\_\+width\+\_\+counter\+\_\+done1796w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+rotate\+\_\+width\+\_\+counter\+\_\+done1796w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af4267cfb8f962a976e9bd3674bdfa5bf}


Definition at line {\bf 732} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable123w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable123w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable123w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable123w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable123w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable123w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae99b90d244d8511793c8b2de918ca6ab}


Definition at line {\bf 716} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable131w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable131w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable131w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable131w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable131w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable131w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a823e153138cd3e128dbc30631f118023}


Definition at line {\bf 715} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable139w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable139w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable139w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable139w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable139w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable139w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6d063a7ad5a34d441c7a2f3bd1f49eb5}


Definition at line {\bf 714} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable147w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable147w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable147w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable147w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable147w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable147w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_adf3e061c1e8124be0c5bbc85aef27581}


Definition at line {\bf 713} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable155w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable155w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable155w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable155w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable155w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable155w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9e36489fa746050db8309ea7b975899b}


Definition at line {\bf 712} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable163w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable163w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable163w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable163w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable163w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable163w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a82e27cc2cc9e37579cfa5a77b5c24011}


Definition at line {\bf 711} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable171w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable171w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable171w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable171w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable171w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable171w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae205460fd515dbcde9801f2daa9108af}


Definition at line {\bf 710} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable179w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable179w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable179w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable179w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable179w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable179w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a1c74fbf3b2b468f90ec79aba9b0c4764}


Definition at line {\bf 709} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable187w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable187w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable187w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable187w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable187w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable187w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a77d4aaaf35ad059666ddf92530e1035e}


Definition at line {\bf 708} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ac53bdd4dcac36387f10dd2ee2f912737}


Definition at line {\bf 767} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+serial\+\_\+out1948w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+serial\+\_\+out1948w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+serial\+\_\+out1948w@{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+serial\+\_\+out1948w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+serial\+\_\+out1948w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+serial\+\_\+out1948w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa017d1e0e7cf0e6fa6e13a054c7d58fc}


Definition at line {\bf 717} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w1016w1091w@{wire\+\_\+w\+\_\+lg\+\_\+w1016w1091w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w1016w1091w@{wire\+\_\+w\+\_\+lg\+\_\+w1016w1091w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w1016w1091w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w1016w1091w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9bf0925c360d9a4a1e452f2ec256785b}


Definition at line {\bf 754} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w1329w1392w@{wire\+\_\+w\+\_\+lg\+\_\+w1329w1392w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w1329w1392w@{wire\+\_\+w\+\_\+lg\+\_\+w1329w1392w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w1329w1392w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w1329w1392w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aff973176264f23bca96b10a8ebda92d4}


Definition at line {\bf 741} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w1361w1422w@{wire\+\_\+w\+\_\+lg\+\_\+w1361w1422w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w1361w1422w@{wire\+\_\+w\+\_\+lg\+\_\+w1361w1422w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w1361w1422w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w1361w1422w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a194a651c3eed6f8c958a69dd9fd84447}


Definition at line {\bf 744} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w301w378w@{wire\+\_\+w\+\_\+lg\+\_\+w301w378w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w301w378w@{wire\+\_\+w\+\_\+lg\+\_\+w301w378w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w301w378w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w301w378w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_adf9bb4fa744c3f3bf1ac425398001ea4}


Definition at line {\bf 768} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w381w495w@{wire\+\_\+w\+\_\+lg\+\_\+w381w495w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w381w495w@{wire\+\_\+w\+\_\+lg\+\_\+w381w495w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w381w495w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w381w495w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6ee588fd1eca32e6ce17f4e9bd9540d3}


Definition at line {\bf 769} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w423w570w@{wire\+\_\+w\+\_\+lg\+\_\+w423w570w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w423w570w@{wire\+\_\+w\+\_\+lg\+\_\+w423w570w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w423w570w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w423w570w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a10f795d36b019e77fde7dd05443c973a}


Definition at line {\bf 770} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w571w672w@{wire\+\_\+w\+\_\+lg\+\_\+w571w672w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w571w672w@{wire\+\_\+w\+\_\+lg\+\_\+w571w672w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w571w672w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w571w672w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aef8b799bc1e0206603d5108348a9f738}


Definition at line {\bf 771} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w675w885w@{wire\+\_\+w\+\_\+lg\+\_\+w675w885w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w675w885w@{wire\+\_\+w\+\_\+lg\+\_\+w675w885w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w675w885w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w675w885w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad2108d1e961a37e6f169fa1dbfebbd8c}


Definition at line {\bf 772} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w980w1055w@{wire\+\_\+w\+\_\+lg\+\_\+w980w1055w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w980w1055w@{wire\+\_\+w\+\_\+lg\+\_\+w980w1055w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w980w1055w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w980w1055w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a466da9f92c0d7c91a41429999c6a509b}


Definition at line {\bf 751} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range294w379w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range294w379w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range294w379w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range294w379w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range294w379w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range294w379w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa0a75503dbae78e3e73b1b6bffbc3415}


Definition at line {\bf 718} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range296w297w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range296w297w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range296w297w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range296w297w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range296w297w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+param\+\_\+latch\+\_\+range296w297w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aafcb0805c092e033c51885da779b2181}


Definition at line {\bf 736} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range284w710w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range284w710w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range284w710w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range284w710w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range284w710w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range284w710w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a40b3006f7f579596db43e1c640e9067a}


Definition at line {\bf 719} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range286w530w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range286w530w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range286w530w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range286w530w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range286w530w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+counter\+\_\+type\+\_\+latch\+\_\+range286w530w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a0e41bf71e813aaf0dc16bd71de19fb92}


Definition at line {\bf 737} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1934w1935w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1934w1935w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1934w1935w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1934w1935w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1934w1935w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+read\+\_\+addr\+\_\+counter\+\_\+out1934w1935w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad8393641034cd68f340951237a2dfd7d}


Definition at line {\bf 692} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+enable1931w1932w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+enable1931w1932w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+enable1931w1932w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+enable1931w1932w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+enable1931w1932w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+rom\+\_\+width\+\_\+counter\+\_\+enable1931w1932w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a8153761ad8e3629a7e82040ad9888afe}


Definition at line {\bf 693} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w61w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w61w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w61w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w61w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w61w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w61w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a723b7028b7831aef163bdba309dbbb80}


Definition at line {\bf 763} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa186173fb6e90bc268aad73191d4a087}


Definition at line {\bf 752} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1329w1392w1452w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1329w1392w1452w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1329w1392w1452w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1329w1392w1452w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1329w1392w1452w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1329w1392w1452w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ae0972565f0d58f5fe44c29da70033baf}


Definition at line {\bf 739} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1361w1422w1483w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1361w1422w1483w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1361w1422w1483w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1361w1422w1483w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1361w1422w1483w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1361w1422w1483w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a8fec6ee97d11df1d87a623d3957ae36b}


Definition at line {\bf 742} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa579f6faddae1be9bfddb134f4f48b77}


Definition at line {\bf 764} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aef51691d9ba74129dd56688d13c8b3eb}


Definition at line {\bf 765} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a791f5d1a541bea6b62eac6ced9deddcc}


Definition at line {\bf 749} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w61w62w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w61w62w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w61w62w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w61w62w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w61w62w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+shift\+\_\+reg\+\_\+load\+\_\+enable60w61w62w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6afde3600c668b09cb9b6c71c28ea397}


Definition at line {\bf 760} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w1228w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w1228w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w1228w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w1228w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w1228w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w1228w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aac19c34b55ba26f7fdc84662174ec34f}


Definition at line {\bf 750} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1329w1392w1452w1516w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1329w1392w1452w1516w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1329w1392w1452w1516w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1329w1392w1452w1516w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1329w1392w1452w1516w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1329w1392w1452w1516w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa736a80607df5c15bd5e275dd897d518}


Definition at line {\bf 738} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1361w1422w1483w1550w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1361w1422w1483w1550w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1361w1422w1483w1550w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1361w1422w1483w1550w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1361w1422w1483w1550w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1361w1422w1483w1550w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af63529e3a2ca20c9068d7c59b48f7f8b}


Definition at line {\bf 740} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a5ae3ab7aa85274001e3a3c2d78c040d5}


Definition at line {\bf 761} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w850w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w850w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w850w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w850w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w850w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w850w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a29314954b15c60362d1c82d1b1e6f24c}


Definition at line {\bf 762} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w1195w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w1195w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w1195w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w1195w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w1195w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w1195w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a644872f758f0c74243b3c2648234eb96}


Definition at line {\bf 747} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w1228w1294w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w1228w1294w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w1228w1294w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w1228w1294w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w1228w1294w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w1016w1091w1160w1228w1294w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a46c36e00e0021addf189ce1a08fdd435}


Definition at line {\bf 748} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w817w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w817w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w817w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w817w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w817w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w817w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_afb6879115a376e0f27581791a51685d9}


Definition at line {\bf 758} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w850w951w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w850w951w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w850w951w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w850w951w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w850w951w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w571w672w784w850w951w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a04248dd978d3bb9cdcd84e6466e09d88}


Definition at line {\bf 759} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w1195w1261w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w1195w1261w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w1195w1261w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w1195w1261w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w1195w1261w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w980w1055w1126w1195w1261w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a18c3899da14db71fd0cb2dd2db7adc88}


Definition at line {\bf 745} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w817w920w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w817w920w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w817w920w@{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w817w920w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w817w920w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w\+\_\+lg\+\_\+w423w570w637w749w817w920w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_ad316bf77910bfb5a9ac0cc41dcd2894f}


Definition at line {\bf 755} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+width\+\_\+counter\+\_\+done1764w@{wire\+\_\+w\+\_\+lg\+\_\+width\+\_\+counter\+\_\+done1764w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+width\+\_\+counter\+\_\+done1764w@{wire\+\_\+w\+\_\+lg\+\_\+width\+\_\+counter\+\_\+done1764w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+width\+\_\+counter\+\_\+done1764w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+width\+\_\+counter\+\_\+done1764w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a2d05d997ec95f7408ea838a609f2a989}


Definition at line {\bf 733} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+write\+\_\+from\+\_\+rom1739w@{wire\+\_\+w\+\_\+lg\+\_\+write\+\_\+from\+\_\+rom1739w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+write\+\_\+from\+\_\+rom1739w@{wire\+\_\+w\+\_\+lg\+\_\+write\+\_\+from\+\_\+rom1739w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+write\+\_\+from\+\_\+rom1739w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+write\+\_\+from\+\_\+rom1739w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a7992e149cd3350db65b480697fd62641}


Definition at line {\bf 734} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+lg\+\_\+write\+\_\+param1741w@{wire\+\_\+w\+\_\+lg\+\_\+write\+\_\+param1741w}}
\index{wire\+\_\+w\+\_\+lg\+\_\+write\+\_\+param1741w@{wire\+\_\+w\+\_\+lg\+\_\+write\+\_\+param1741w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+lg\+\_\+write\+\_\+param1741w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+lg\+\_\+write\+\_\+param1741w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a3eb7065ee3e6c5d0b4030f1e6d180fc7}


Definition at line {\bf 735} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1819w@{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1819w}}
\index{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1819w@{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1819w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1819w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1819w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a76aad3e57b0d68724a8e22d719dbba77}


Definition at line {\bf 912} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1820w@{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1820w}}
\index{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1820w@{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1820w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1820w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1820w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a8395d736a8ef4356e53639d8235ee51b}


Definition at line {\bf 911} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1821w@{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1821w}}
\index{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1821w@{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1821w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1821w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1821w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a2c0ba6356a6189f0bd38d9c762614e57}


Definition at line {\bf 910} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1822w@{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1822w}}
\index{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1822w@{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1822w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1822w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1822w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aa65654ea36c254f5662e072ae52480a3}


Definition at line {\bf 909} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1823w@{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1823w}}
\index{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1823w@{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1823w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1823w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+rotate\+\_\+decoder\+\_\+wires\+\_\+range1823w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a8322b4ef243cc23601b469a4977c29af}


Definition at line {\bf 908} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range261w@{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range261w}}
\index{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range261w@{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range261w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range261w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range261w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a611568bc60b31b135bf2088e72509eaa}


Definition at line {\bf 913} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range263w@{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range263w}}
\index{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range263w@{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range263w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range263w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range263w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af0ded4b87bd1d5197e55f7502c670437}


Definition at line {\bf 914} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range266w@{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range266w}}
\index{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range266w@{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range266w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range266w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range266w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a601c4174bb9a93833dc4a1210cacece6}


Definition at line {\bf 915} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range269w@{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range269w}}
\index{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range269w@{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range269w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range269w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range269w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_aaca06373bedd708824881dff6a98f4b7}


Definition at line {\bf 916} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range272w@{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range272w}}
\index{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range272w@{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range272w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range272w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range272w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a9593dbcadaf6490aa36668c07e750aad}


Definition at line {\bf 917} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range275w@{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range275w}}
\index{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range275w@{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range275w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range275w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range275w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_af819f465e3abdc31afe445817e2e1573}


Definition at line {\bf 918} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range278w@{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range278w}}
\index{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range278w@{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range278w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range278w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range278w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a5ed4a8bef74195290fad357c452fa6ba}


Definition at line {\bf 919} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range281w@{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range281w}}
\index{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range281w@{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range281w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range281w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+w\+\_\+shift\+\_\+reg\+\_\+width\+\_\+select\+\_\+range281w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a4d68dde97c0d7fbd2357139e844fba82}


Definition at line {\bf 920} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+write\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1692w@{wire\+\_\+write\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1692w}}
\index{wire\+\_\+write\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1692w@{wire\+\_\+write\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1692w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+write\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1692w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+write\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1692w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a3b5b33dd4fea5382f8b995416671b267}


Definition at line {\bf 629} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+write\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1738w@{wire\+\_\+write\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1738w}}
\index{wire\+\_\+write\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1738w@{wire\+\_\+write\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1738w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+write\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1738w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+write\+\_\+data\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1738w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a7b6e74e51c09802155b261667ab6aae1}


Definition at line {\bf 628} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+write\+\_\+init\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1694w@{wire\+\_\+write\+\_\+init\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1694w}}
\index{wire\+\_\+write\+\_\+init\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1694w@{wire\+\_\+write\+\_\+init\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1694w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+write\+\_\+init\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1694w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+write\+\_\+init\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1694w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a6ada85212c5095c29898e061bba6b86b}


Definition at line {\bf 637} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+write\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1690w@{wire\+\_\+write\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1690w}}
\index{wire\+\_\+write\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1690w@{wire\+\_\+write\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1690w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+write\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1690w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+write\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1690w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a90de4700189c7273627a48c4791d5d89}


Definition at line {\bf 645} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+write\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1900w@{wire\+\_\+write\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1900w}}
\index{wire\+\_\+write\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1900w@{wire\+\_\+write\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1900w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+write\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1900w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+write\+\_\+init\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1900w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a91becbd900a7a2e00fc91fff77dc654d}


Definition at line {\bf 646} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+write\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1696w@{wire\+\_\+write\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1696w}}
\index{wire\+\_\+write\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1696w@{wire\+\_\+write\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1696w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+write\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1696w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+write\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1696w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a90fd60f6711f3b661fa780f597b3b1a4}


Definition at line {\bf 655} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!wire\+\_\+write\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1737w@{wire\+\_\+write\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1737w}}
\index{wire\+\_\+write\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1737w@{wire\+\_\+write\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1737w}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{wire\+\_\+write\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1737w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf wire\+\_\+write\+\_\+nominal\+\_\+state\+\_\+w\+\_\+lg\+\_\+q1737w} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+I\+C\+\_\+\+V\+E\+C\+T\+OR}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{D\+O\+W\+N\+TO}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_acdac88790bd220b75123603dcb682e26}


Definition at line {\bf 654} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!write\+\_\+data\+\_\+state@{write\+\_\+data\+\_\+state}}
\index{write\+\_\+data\+\_\+state@{write\+\_\+data\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{write\+\_\+data\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+data\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_abe3a096772aa8ddfa7f21c405c40a0fd}


Definition at line {\bf 625} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!write\+\_\+init\+\_\+nominal\+\_\+state@{write\+\_\+init\+\_\+nominal\+\_\+state}}
\index{write\+\_\+init\+\_\+nominal\+\_\+state@{write\+\_\+init\+\_\+nominal\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{write\+\_\+init\+\_\+nominal\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+init\+\_\+nominal\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a70b3b5ffcfe33481c863967e44d1131b}


Definition at line {\bf 634} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!write\+\_\+init\+\_\+state@{write\+\_\+init\+\_\+state}}
\index{write\+\_\+init\+\_\+state@{write\+\_\+init\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{write\+\_\+init\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+init\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_a75662cb0f3c1d9969a4f476c9da3ce24}


Definition at line {\bf 642} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.

\index{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}!write\+\_\+nominal\+\_\+state@{write\+\_\+nominal\+\_\+state}}
\index{write\+\_\+nominal\+\_\+state@{write\+\_\+nominal\+\_\+state}!pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL@{pll\+\_\+reconfig\+\_\+module\+\_\+pllrcfg\+\_\+ok11\+::\+R\+TL}}
\paragraph[{write\+\_\+nominal\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\+\_\+nominal\+\_\+state} {\bfseries \textcolor{comment}{S\+T\+D\+\_\+\+L\+O\+G\+IC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classpll__reconfig__module__pllrcfg__ok11_1_1RTL_adb77204ceba399996e6353ba70174e09}


Definition at line {\bf 651} of file {\bf pll\+\_\+reconfig\+\_\+module.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/pll\+\_\+reconfig\+\_\+module/{\bf pll\+\_\+reconfig\+\_\+module.\+vhd}\end{DoxyCompactItemize}
