set ProjName {AXI_Stream}
create_project -force $ProjName [pwd] -part xc7k410tffg900-2
set_property target_language VHDL [current_project]

add_files {..\NIProtectedFiles\bushold.vhd} {..\NIProtectedFiles\checkpoint_2.dcp} {..\NIProtectedFiles\CustomArbForAXI_STR_RXD_tdata_ctl_8RHFpgaReadPortOnResbushold.vhd} {..\NIProtectedFiles\CustomArbForAXI_STR_RXD_tlast_ctl_9RHFpgaReadPortOnResbushold.vhd} {..\NIProtectedFiles\CustomArbForAXI_STR_RXD_tvalid_ctl_10RHFpgaReadPortOnResbushold.vhd} {..\NIProtectedFiles\CustomArbForAXI_STR_TXD_tready_ctl_7RHFpgaReadPortOnResbushold.vhd} {..\NIProtectedFiles\CustomArbForMiteIoLikePortOnResInterface.vhd} {..\NIProtectedFiles\CustomArbForsys_reset_ctl_11RHFpgaReadPortOnResbushold.vhd} {..\NIProtectedFiles\CustomArbForTopEnablesPortOnResTopEnablePassThru.vhd} {..\NIProtectedFiles\d_microblaze_wrapper_top.vhd} {..\NIProtectedFiles\d_microblaze_wrapper_topNiFpgaAG_00000003_CustomNode.vhd} {..\NIProtectedFiles\DFlop.vhd} {..\NIProtectedFiles\DFlopBool.vhd} {..\NIProtectedFiles\DFlopBoolFallingEdge.vhd} {..\NIProtectedFiles\DFlopFallingEdge.vhd} {..\NIProtectedFiles\DFlopGray.vhd} {..\NIProtectedFiles\DFlopSlvResetVal.vhd} {..\NIProtectedFiles\DiagramReset.vhd} {..\NIProtectedFiles\DmaPortCommIfcComponentEnableChain.vhd} {..\NIProtectedFiles\DmaPortCommIfcComponentInputStateHolder.vhd} {..\NIProtectedFiles\DmaPortCommIfcComponentOutputStateHolder.vhd} {..\NIProtectedFiles\DmaPortCommIfcComponentStateTransitionEnableChain.vhd} {..\NIProtectedFiles\DmaPortCommIfcComponentStreamStateEnableChain.vhd} {..\NIProtectedFiles\DmaPortCommIfcFifos.vhd} {..\NIProtectedFiles\DmaPortCommIfcInputArbiter.vhd} {..\NIProtectedFiles\DmaPortCommIfcInputController.vhd} {..\NIProtectedFiles\DmaPortCommIfcInputDataControl.vhd} {..\NIProtectedFiles\DmaPortCommIfcInputFifoInterface.vhd} {..\NIProtectedFiles\DmaPortCommIfcInputStream.vhd} {..\NIProtectedFiles\DmaPortCommIfcIrqInterface.vhd} {..\NIProtectedFiles\DmaPortCommIfcLvFpgaIrq.vhd} {..\NIProtectedFiles\DmaPortCommIfcMasterReadInterface.vhd} {..\NIProtectedFiles\DmaPortCommIfcMasterWriteInterface.vhd} {..\NIProtectedFiles\DmaPortCommIfcOutputArbiter.vhd} {..\NIProtectedFiles\DmaPortCommIfcOutputController.vhd} {..\NIProtectedFiles\DmaPortCommIfcOutputFifoInterface.vhd} {..\NIProtectedFiles\DmaPortCommIfcOutputStream.vhd} {..\NIProtectedFiles\DmaPortCommIfcRegisters.vhd} {..\NIProtectedFiles\DmaPortCommIfcSimpleDualPortRAM_ByteEnable.vhd} {..\NIProtectedFiles\DmaPortCommIfcSinkDataControl.vhd} {..\NIProtectedFiles\DmaPortCommIfcSinkStream.vhd} {..\NIProtectedFiles\DmaPortCommIfcSinkStreamDataReceiver.vhd} {..\NIProtectedFiles\DmaPortCommIfcSinkStreamStateController.vhd} {..\NIProtectedFiles\DmaPortCommIfcSinkStreamTcrUpdateController.vhd} {..\NIProtectedFiles\DmaPortCommIfcSourceStreamStateController.vhd} {..\NIProtectedFiles\DmaPortCommunicationInterface.vhd} {..\NIProtectedFiles\DmaPortFifoPtrClockCrossing.vhd} {..\NIProtectedFiles\DmaPortFifoSyncGrayCounters.vhd} {..\NIProtectedFiles\DmaPortFixedDmaCommunicationInterface.vhd} {..\NIProtectedFiles\DmaPortInputDataToDmaDelay.vhd} {..\NIProtectedFiles\DmaPortInStrmDPRAM.vhd} {..\NIProtectedFiles\DmaPortInStrmFifo.vhd} {..\NIProtectedFiles\DmaPortInStrmFifoFlags.vhd} {..\NIProtectedFiles\DmaPortOutStrmDPRAM.vhd} {..\NIProtectedFiles\DmaPortOutStrmFifo.vhd} {..\NIProtectedFiles\DmaPortOutStrmFifoFlags.vhd} {..\NIProtectedFiles\DmaPortStrmArbiterRoundRobin.vhd} {..\NIProtectedFiles\DoubleSyncAsyncInBase.vhd} {..\NIProtectedFiles\DoubleSyncBase.vhd} {..\NIProtectedFiles\DoubleSyncBool.vhd} {..\NIProtectedFiles\DoubleSyncBoolAsyncIn.vhd} {..\NIProtectedFiles\DoubleSyncSL.vhd} {..\NIProtectedFiles\DoubleSyncSlAsyncIn.vhd} {..\NIProtectedFiles\DoubleSyncSLV.vhd} {..\NIProtectedFiles\DramInitDoneCorrection.vhd} {..\NIProtectedFiles\G2X8ChinchWithDmaPortBim128.edf} {..\NIProtectedFiles\HandshakeBase.vhd} {..\NIProtectedFiles\HandshakeBaseResetCross.vhd} {..\NIProtectedFiles\HandshakeBool.vhd} {..\NIProtectedFiles\HandshakeSLV.vhd} {..\NIProtectedFiles\HandshakeSLV_Ack.vhd} {..\NIProtectedFiles\Interface.vhd} {..\NIProtectedFiles\InvisibleResholder.vhd} {..\NIProtectedFiles\NiFpgaAG_00000001_TimedLoopDiagram.vhd} {..\NIProtectedFiles\NiFpgaAG_Fpga_dash_AXI_dash_Stream_dash_Test_2.vhd} {..\NIProtectedFiles\NiFpgaAG_TimedLoopControllerContainer_18.vhd} {..\NIProtectedFiles\NiFpgaClockManagerControl.vhd} {..\NIProtectedFiles\NiFpgaCtrlIndRegister.vhd} {..\NIProtectedFiles\NiFpgaDmaPortIfcPipeline.vhd} {..\NIProtectedFiles\NiFpgaFifoClearControl.vhd} {..\NIProtectedFiles\NiFpgaFifoCountControl.vhd} {..\NIProtectedFiles\NiFpgaFifoPopBuffer.vhd} {..\NIProtectedFiles\NiFpgaFifoPortReset.vhd} {..\NIProtectedFiles\NiFpgaFlipFlopFifo.vhd} {..\NIProtectedFiles\NiFpgaHostAccessibleRegister.vhd} {..\NIProtectedFiles\NiFpgaIrq.vhd} {..\NIProtectedFiles\NiFpgaLocalResHolderRead.vhd} {..\NIProtectedFiles\NiFpgaLocalResHolderWrite.vhd} {..\NIProtectedFiles\NiFpgaMmcmWrapper.vhd} {..\NIProtectedFiles\NiFpgaPipelinedOrGateTreeSlv.vhd} {..\NIProtectedFiles\NiFpgaPulseSyncBaseWrapper.vhd} {..\NIProtectedFiles\NiFpgaRegFrameworkShiftReg.vhd} {..\NIProtectedFiles\NiFpgaSimpleDualPortRAM_ByteEnable.vhd} {..\NIProtectedFiles\PkgByteArray.vhd} {..\NIProtectedFiles\PkgChinch.vhd} {..\NIProtectedFiles\PkgChinch2.vhd} {..\NIProtectedFiles\PkgChinchConfig.vhd} {..\NIProtectedFiles\PkgCommIntConfiguration.vhd} {..\NIProtectedFiles\PkgCommunicationInterface.vhd} {..\NIProtectedFiles\PkgDmaPortCommIfcArbiter.vhd} {..\NIProtectedFiles\PkgDmaPortCommIfcInputDataControl.vhd} {..\NIProtectedFiles\PkgDmaPortCommIfcMasterPort.vhd} {..\NIProtectedFiles\PkgDmaPortCommIfcMasterPortFlatTypes.vhd} {..\NIProtectedFiles\PkgDmaPortCommIfcRegs.vhd} {..\NIProtectedFiles\PkgDmaPortCommIfcStreamStates.vhd} {..\NIProtectedFiles\PkgDmaPortCommunicationInterface.vhd} {..\NIProtectedFiles\PkgDmaPortDataPackingFifo.vhd} {..\NIProtectedFiles\PkgDmaPortDmaFifos.vhd} {..\NIProtectedFiles\PkgDmaPortDmaFifosFlatTypes.vhd} {..\NIProtectedFiles\PkgDmaPortRecordFlattening.vhd} {..\NIProtectedFiles\PkgExportRevision.vhd} {..\NIProtectedFiles\PkgFpgaDeviceSpecs.vhd} {..\NIProtectedFiles\PkgFxp.vhd} {..\NIProtectedFiles\PkgGenericConfigPort.vhd} {..\NIProtectedFiles\PkgGenericConfigPortConfig.vhd} {..\NIProtectedFiles\PkgGray.vhd} {..\NIProtectedFiles\PkgNiDma.vhd} {..\NIProtectedFiles\PkgNiDmaConfig.vhd} {..\NIProtectedFiles\PkgNiDmaRegMap.vhd} {..\NIProtectedFiles\PkgNiFpgaFifo.vhd} {..\NIProtectedFiles\PkgNiFpgaIrqRegisters.vhd} {..\NIProtectedFiles\PkgNiFpgaUtilities.vhd} {..\NIProtectedFiles\PkgNiFpgaViControlRegister.vhd} {..\NIProtectedFiles\PkgNiUtilities.vhd} {..\NIProtectedFiles\PkgOneHot.vhd} {..\NIProtectedFiles\PkgPosc.vhd} {..\NIProtectedFiles\PkgPXIe6592R_BoardDevices.vhd} {..\NIProtectedFiles\PkgPXIe6592R_PoscROM.vhd} {..\NIProtectedFiles\PkgPXIe659XR_BoardDevices.vhd} {..\NIProtectedFiles\PkgPXIe659XR_PoscDebug.vhd} {..\NIProtectedFiles\PkgRegister.vhd} {..\NIProtectedFiles\PulseSyncBase.vhd} {..\NIProtectedFiles\PulseSyncBool.vhd} {..\NIProtectedFiles\PXIe6592R_FixedLogic.edf} {..\NIProtectedFiles\PXIe6592R_Top_Gen2x8.vhd} {..\NIProtectedFiles\PXIe6592R_Top_Gen2x8.xdc} {..\NIProtectedFiles\PXIe659XR_DRAM.edf} {..\NIProtectedFiles\PXIe659XR_PoscROM.vhd} {..\NIProtectedFiles\PXIe659xRTargetMethod.vhd} {..\NIProtectedFiles\PXIeK7TimingEngine.vhd} {..\NIProtectedFiles\PXIeK7TimingEngineDma.vhd} {..\NIProtectedFiles\ResetSync.vhd} {..\NIProtectedFiles\SafeBusCrossing.vhd} {..\NIProtectedFiles\Sync100Capture.vhd} {..\NIProtectedFiles\TheWindow.vhd} {..\NIProtectedFiles\TimedLoopController.vhd} {..\NIProtectedFiles\TimedLoopCore.vhd} {..\NIProtectedFiles\TimedLoopDomainCrosser.vhd} {..\NIProtectedFiles\TimeoutManager.vhd} {..\NIProtectedFiles\TopEnablePassThru.vhd} {..\NIProtectedFiles\ViControl.vhd} {..\NIProtectedFiles\ViSignature.vhd} {..\NIProtectedFiles\WrapBufg.vhd} {..\NIProtectedFiles\XDataNode.vhd} {..\NIProtectedFiles\XDataNodeOut.vhd}

update_compile_order -fileset sources_1
update_compile_order -fileset sim_1

set_property steps.synth_design.args.flatten_hierarchy "full" [get_runs -filter is_synthesis]
set_property steps.synth_design.args.keep_equivalent_registers "true" [get_runs -filter is_synthesis]
set_property steps.synth_design.tcl.pre {Z:\work\git\LabVIEW_Fpga\06_MicroBlaze\03_MicroBlaze_AXI_Stream\ProjectExportForVivado\AXI_Stream\NIProtectedFiles\PreSynthesize.tcl} [get_runs -filter is_synthesis]
set_property steps.opt_design.args.directive "Explore" [get_runs -filter !is_synthesis]
set_property steps.opt_design.args.is_enabled "true" [get_runs -filter !is_synthesis]
set_property steps.place_design.args.directive "Explore" [get_runs -filter !is_synthesis]
set_property steps.phys_opt_design.args.directive "Explore" [get_runs -filter !is_synthesis]
set_property steps.phys_opt_design.args.is_enabled "true" [get_runs -filter !is_synthesis]
set_property steps.route_design.args.directive "Explore" [get_runs -filter !is_synthesis]
set_property steps.write_bitstream.args.bin_file "true" [get_runs -filter !is_synthesis]
set_property steps.write_bitstream.args.no_binary_bitfile "true" [get_runs -filter !is_synthesis]
set_property steps.write_bitstream.tcl.pre {Z:\work\git\LabVIEW_Fpga\06_MicroBlaze\03_MicroBlaze_AXI_Stream\ProjectExportForVivado\AXI_Stream\NIProtectedFiles\PreGenerateBitfile.tcl} [get_runs -filter !is_synthesis]
set_property steps.write_bitstream.tcl.post {Z:\work\git\LabVIEW_Fpga\06_MicroBlaze\03_MicroBlaze_AXI_Stream\ProjectExportForVivado\AXI_Stream\NIProtectedFiles\PostGenerateBitfile.tcl} [get_runs -filter !is_synthesis]
