8:32:42 PM
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 20:35:14 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CG285 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":47:8:47:11|Expecting statement
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":57:0:57:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@E: CG342 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":88:8:88:10|Expecting target variable, found r_w -- possible misspelling
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":108:0:108:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 20:35:15 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 20:35:15 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 20:59:35 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CG342 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":41:6:41:13|Expecting target variable, found addr_rcv -- possible misspelling
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":65:0:65:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@E: CG342 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":101:8:101:17|Expecting target variable, found secondByte -- possible misspelling
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":134:0:134:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 20:59:35 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 20:59:35 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 21:00:06 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CG285 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":56:8:56:11|Expecting statement
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":66:0:66:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@E: CG342 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":101:8:101:17|Expecting target variable, found secondByte -- possible misspelling
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":134:0:134:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:00:06 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:00:06 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 21:00:50 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@E: CG285 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":66:0:66:8|Expecting statement
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":66:0:66:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@E: CG342 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":101:8:101:17|Expecting target variable, found secondByte -- possible misspelling
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":134:0:134:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
4 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:00:51 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:00:51 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 21:01:15 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@E: CG342 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":101:8:101:17|Expecting target variable, found secondByte -- possible misspelling
@E: CS187 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":134:0:134:8|Expecting endmodule
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:01:15 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:01:15 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 21:01:43 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@E: CS153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":50:19:50:29|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:01:44 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:01:44 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 21:02:20 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@E: CS153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":50:19:50:29|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:02:20 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:02:20 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 21:02:34 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@E: CS153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":50:19:50:29|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:02:34 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:02:34 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 21:03:20 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@E: CS153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":50:19:50:29|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:03:21 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:03:21 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 21:03:38 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@E: CS153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":50:19:50:29|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:03:38 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:03:38 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 21:03:42 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@E: CS153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":50:19:50:29|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:03:42 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:03:42 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 21:03:57 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@E: CS153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":50:19:50:29|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:03:57 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:03:57 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 21:04:49 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@E: CS153 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":50:19:50:29|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:04:49 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:04:49 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 21:05:09 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:6:10:10|Object state is declared but not assigned. Either assign a value or remove the declaration.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit addr_rcv is always 0.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":45:6:45:14|Object data_sent is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Pruning unused register in_cnt[2:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Register bit addr_sent is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Pruning unused register addr[7:0]. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit RegMap_Data_Available is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_0_[7] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_0_[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_0_[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_0_[4] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_0_[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_0_[2] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_0_[1] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_0_[0] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_1_[7] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_1_[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_1_[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_1_[4] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_1_[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_1_[2] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_1_[1] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_1_[0] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_2_[7] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_2_[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_2_[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_2_[4] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_2_[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_2_[2] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_2_[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_2_[0] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_3_[7] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_3_[6] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_3_[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_3_[4] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_3_[3] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_3_[2] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_3_[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit registers_3_[0] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit reqData[7] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit reqData[6] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit reqData[5] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit reqData[4] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit reqData[3] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit reqData[2] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit reqData[1] is always 1.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Register bit reqData[0] is always 0.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Pruning unused register reqAddr[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Pruning unused register r_w. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":2:7:2:9|Input clk is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":3:19:3:27|Input RegMap_In is unused.
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 15 21:05:10 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 15 21:05:10 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 15 21:05:10 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 15 21:05:11 2020

###########################################################]
Pre-mapping Report

# Tue Dec 15 21:05:11 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Out because it is equivalent to instance controller.SPI_In. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_In because it is equivalent to instance controller.SPI_Out. To keep the instance, apply constraint syn_preserve=1 on the instance.
@A: BN323 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":132:19:132:46|Bus conflict on tristate un2_DataBus[0] (net DataBus[0] (in view: work.Reg_Map(verilog)))
@A: BN323 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":132:19:132:46|Bus conflict on tristate un2_DataBus[1] (net DataBus[1] (in view: work.Reg_Map(verilog)))
@A: BN323 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":132:19:132:46|Bus conflict on tristate un2_DataBus[2] (net DataBus[2] (in view: work.Reg_Map(verilog)))
@A: BN323 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":132:19:132:46|Bus conflict on tristate un2_DataBus[3] (net DataBus[3] (in view: work.Reg_Map(verilog)))
@A: BN323 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":132:19:132:46|Bus conflict on tristate un2_DataBus[4] (net DataBus[4] (in view: work.Reg_Map(verilog)))
@A: BN323 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":132:19:132:46|Bus conflict on tristate un2_DataBus[5] (net DataBus[5] (in view: work.Reg_Map(verilog)))
@A: BN323 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":132:19:132:46|Bus conflict on tristate un2_DataBus[6] (net DataBus[6] (in view: work.Reg_Map(verilog)))
@A: BN323 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":132:19:132:46|Bus conflict on tristate un2_DataBus[7] (net DataBus[7] (in view: work.Reg_Map(verilog)))
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     261.6 MHz     3.823         inferred     Autoconstr_clkgroup_0     55   
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 55 sequential elements including controller.state[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:05:12 2020

###########################################################]
Map & Optimize Report

# Tue Dec 15 21:05:12 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@A: BN323 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":21:19:21:46|Bus conflict on tristate reg_mag_i.un2_DataBus[0] (net DataBus[0] (in view: work.top(verilog)))
@A: BN323 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":21:19:21:46|Bus conflict on tristate reg_mag_i.un2_DataBus[1] (net DataBus[1] (in view: work.top(verilog)))
@A: BN323 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":21:19:21:46|Bus conflict on tristate reg_mag_i.un2_DataBus[2] (net DataBus[2] (in view: work.top(verilog)))
@A: BN323 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":21:19:21:46|Bus conflict on tristate reg_mag_i.un2_DataBus[3] (net DataBus[3] (in view: work.top(verilog)))
@A: BN323 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":21:19:21:46|Bus conflict on tristate reg_mag_i.un2_DataBus[4] (net DataBus[4] (in view: work.top(verilog)))
@A: BN323 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":21:19:21:46|Bus conflict on tristate reg_mag_i.un2_DataBus[5] (net DataBus[5] (in view: work.top(verilog)))
@A: BN323 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":21:19:21:46|Bus conflict on tristate reg_mag_i.un2_DataBus[6] (net DataBus[6] (in view: work.top(verilog)))
@A: BN323 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":21:19:21:46|Bus conflict on tristate reg_mag_i.un2_DataBus[7] (net DataBus[7] (in view: work.top(verilog)))
@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.SPI_In (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing instance SPI_i.out_data[3] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing instance SPI_i.out_data[6] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing instance SPI_i.out_data[7] because it is equivalent to instance SPI_i.out_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing instance SPI_i.out_data[5] because it is equivalent to instance SPI_i.out_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing instance SPI_i.out_data[4] because it is equivalent to instance SPI_i.out_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing instance SPI_i.out_data[1] because it is equivalent to instance SPI_i.out_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.out_data[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.module_out[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.module_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.module_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.module_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.module_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.module_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.module_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.module_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.data[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.data[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.data[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.data[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.data[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.data[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.data[7] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.SPI_Out (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.firstByte (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.r_w (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.start_transaction (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":22:2:22:7|Removing sequential instance SPI_i.MOSIr[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":22:2:22:7|Boundary register SPI_i.MOSIr[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":22:2:22:7|Removing sequential instance SPI_i.MOSIr[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":22:2:22:7|Boundary register SPI_i.MOSIr[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.in_data[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.in_data[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.in_data[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.in_data[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.in_data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.in_data[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.in_data[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.in_data[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.secondByte (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Removing sequential instance SPI_i.SPI_Data_Available (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.56ns		  10 /        12
   2		0h:00m:00s		    -1.56ns		  10 /        12



@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 12 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               12         SPI_i.bit_out  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 5.74ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Dec 15 21:05:13 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            174.3 MHz     148.1 MHz     5.738         6.751         -1.013     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                            Arrival           
Instance                Reference     Type        Pin     Net               Time        Slack 
                        Clock                                                                 
----------------------------------------------------------------------------------------------
SPI_i.SCKr[1]           top|CLK       SB_DFF      Q       SCKr[1]           0.796       -1.013
SPI_i.SCKr[2]           top|CLK       SB_DFF      Q       SCKr[2]           0.796       -0.940
SPI_i.bit_out           top|CLK       SB_DFF      Q       PIN_13_c          0.796       -0.909
SPI_i.out_cnt[0]        top|CLK       SB_DFF      Q       out_cnt[0]        0.796       -0.909
SPI_i.out_cnt[1]        top|CLK       SB_DFF      Q       out_cnt[1]        0.796       -0.837
SPI_i.out_cnt[2]        top|CLK       SB_DFF      Q       out_cnt[2]        0.796       -0.744
SPI_i.out_data[2]       top|CLK       SB_DFF      Q       out_data[2]       0.796       -0.713
SPI_i.state[0]          top|CLK       SB_DFF      Q       state[0]          0.796       -0.620
SPI_i.SSELr[1]          top|CLK       SB_DFF      Q       SSELr[1]          0.796       1.020 
SPI_i.byte_received     top|CLK       SB_DFFE     Q       byte_received     0.796       1.020 
==============================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                              Required           
Instance                Reference     Type        Pin     Net                 Time         Slack 
                        Clock                                                                    
-------------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]        top|CLK       SB_DFF      D       out_cnt_1           5.583        -1.013
SPI_i.byte_received     top|CLK       SB_DFFE     D       byte_received_2     5.583        -0.940
SPI_i.bit_out           top|CLK       SB_DFF      D       bit_out_0           5.583        -0.909
SPI_i.out_cnt[1]        top|CLK       SB_DFF      D       out_cnt_0           5.583        -0.816
SPI_i.out_cnt[0]        top|CLK       SB_DFF      D       out_cnt             5.583        1.020 
SPI_i.out_data[2]       top|CLK       SB_DFF      D       out_data            5.583        1.020 
SPI_i.state[0]          top|CLK       SB_DFF      D       SSELr_i[1]          5.583        1.020 
SPI_i.SCKr[1]           top|CLK       SB_DFF      D       SCKr[0]             5.583        2.219 
SPI_i.SCKr[2]           top|CLK       SB_DFF      D       SCKr[1]             5.583        2.219 
SPI_i.SSELr[1]          top|CLK       SB_DFF      D       SSELr[0]            5.583        2.219 
=================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[1] / Q
    Ending point:                            SPI_i.out_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[1]              SB_DFF      Q        Out     0.796     0.796       -         
SCKr[1]                    Net         -        -       1.599     -           6         
SPI_i.out_cnt_RNO_0[2]     SB_LUT4     I0       In      -         2.395       -         
SPI_i.out_cnt_RNO_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
N_34                       Net         -        -       1.371     -           1         
SPI_i.out_cnt_RNO[2]       SB_LUT4     I0       In      -         4.427       -         
SPI_i.out_cnt_RNO[2]       SB_LUT4     O        Out     0.661     5.089       -         
out_cnt_1                  Net         -        -       1.507     -           1         
SPI_i.out_cnt[2]           SB_DFF      D        In      -         6.596       -         
========================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.byte_received / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
SPI_i.SCKr[2]                 SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                       Net         -        -       1.599     -           5         
SPI_i.byte_received_RNO_0     SB_LUT4     I0       In      -         2.395       -         
SPI_i.byte_received_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
byte_received_RNO_0           Net         -        -       1.371     -           1         
SPI_i.byte_received_RNO       SB_LUT4     I1       In      -         4.427       -         
SPI_i.byte_received_RNO       SB_LUT4     O        Out     0.589     5.017       -         
byte_received_2               Net         -        -       1.507     -           1         
SPI_i.byte_received           SB_DFFE     D        In      -         6.524       -         
===========================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          SPI_i.bit_out / Q
    Ending point:                            SPI_i.bit_out / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
SPI_i.bit_out           SB_DFF      Q        Out     0.796     0.796       -         
PIN_13_c                Net         -        -       1.599     -           3         
SPI_i.bit_out_RNO_0     SB_LUT4     I0       In      -         2.395       -         
SPI_i.bit_out_RNO_0     SB_LUT4     O        Out     0.661     3.056       -         
bit_out_r_1_0           Net         -        -       1.371     -           1         
SPI_i.bit_out_RNO       SB_LUT4     I2       In      -         4.427       -         
SPI_i.bit_out_RNO       SB_LUT4     O        Out     0.558     4.986       -         
bit_out_0               Net         -        -       1.507     -           1         
SPI_i.bit_out           SB_DFF      D        In      -         6.492       -         
=====================================================================================
Total path delay (propagation time + setup) of 6.647 is 2.170(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.492
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.909

    Number of logic level(s):                2
    Starting point:                          SPI_i.out_cnt[0] / Q
    Ending point:                            SPI_i.out_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.out_cnt[0]           SB_DFF      Q        Out     0.796     0.796       -         
out_cnt[0]                 Net         -        -       1.599     -           4         
SPI_i.out_cnt_RNO_0[2]     SB_LUT4     I2       In      -         2.395       -         
SPI_i.out_cnt_RNO_0[2]     SB_LUT4     O        Out     0.558     2.953       -         
N_34                       Net         -        -       1.371     -           1         
SPI_i.out_cnt_RNO[2]       SB_LUT4     I0       In      -         4.324       -         
SPI_i.out_cnt_RNO[2]       SB_LUT4     O        Out     0.661     4.986       -         
out_cnt_1                  Net         -        -       1.507     -           1         
SPI_i.out_cnt[2]           SB_DFF      D        In      -         6.492       -         
========================================================================================
Total path delay (propagation time + setup) of 6.647 is 2.170(32.7%) logic and 4.477(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          SPI_i.SCKr[2] / Q
    Ending point:                            SPI_i.out_cnt[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
SPI_i.SCKr[2]              SB_DFF      Q        Out     0.796     0.796       -         
SCKr[2]                    Net         -        -       1.599     -           5         
SPI_i.out_cnt_RNO_0[2]     SB_LUT4     I1       In      -         2.395       -         
SPI_i.out_cnt_RNO_0[2]     SB_LUT4     O        Out     0.558     2.953       -         
N_34                       Net         -        -       1.371     -           1         
SPI_i.out_cnt_RNO[2]       SB_LUT4     I0       In      -         4.324       -         
SPI_i.out_cnt_RNO[2]       SB_LUT4     O        Out     0.693     5.017       -         
out_cnt_1                  Net         -        -       1.507     -           1         
SPI_i.out_cnt[2]           SB_DFF      D        In      -         6.524       -         
========================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             1 use
SB_DFF          11 uses
SB_DFFE         1 use
VCC             1 use
SB_LUT4         11 uses

I/O ports: 6
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   12 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 11 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 11 = 11 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:05:14 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc 
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 4 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	11
    Number of DFFs      	:	12
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	16
    Number of DFFs      	:	12
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	12
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	16/7680
    PLBs                        :	3/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.1 (sec)

Final Design Statistics
    Number of LUTs      	:	16
    Number of DFFs      	:	12
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	16/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 269.36 MHz | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 33
used logic cells: 16
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 33
used logic cells: 16
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 20 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Active-HDL command:
 design create -a spi_testbench {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec}; design open -a {C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/spi_testbench}; addfile {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top_tb.v};designverlibrarysim -L ovi_ice ice 
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 21:56:58 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v changed - recompiling
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v changed - recompiling
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:6:10:10|Object state is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":45:6:45:14|Object data_sent is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":46:12:46:21|Object module_out is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Pruning unused register in_cnt[2:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 15 21:56:58 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 15 21:56:58 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 15 21:56:58 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 15 21:57:00 2020

###########################################################]
Pre-mapping Report

# Tue Dec 15 21:57:00 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_In because it is equivalent to instance controller.SPI_Out. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Out because it is equivalent to instance controller.SPI_In. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     155.3 MHz     6.438         inferred     Autoconstr_clkgroup_0     107  
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 107 sequential elements including controller.SPI_Out. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:57:00 2020

###########################################################]
Map & Optimize Report

# Tue Dec 15 21:57:00 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Found counter in view:work.SPI(verilog) instance addr[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 159 /       104
   2		0h:00m:00s		    -3.03ns		 157 /       104
   3		0h:00m:00s		    -1.63ns		 157 /       104
   4		0h:00m:00s		    -1.63ns		 159 /       104
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":23:2:23:7|Replicating instance reg_mag_i.reqAddr[0] (in view: work.top(verilog)) with 32 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":23:2:23:7|Replicating instance reg_mag_i.reqAddr[1] (in view: work.top(verilog)) with 35 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Replicating instance SPI_i.addr_sent (in view: work.top(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":23:2:23:7|Replicating instance reg_mag_i.reqAddr[7] (in view: work.top(verilog)) with 29 loads 2 times to improve timing.
Timing driven replication report
Added 7 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   5		0h:00m:00s		    -0.23ns		 175 /       111
   6		0h:00m:00s		    -0.23ns		 205 /       111
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":23:2:23:7|Replicating instance reg_mag_i.RegMap_Data_Available (in view: work.top(verilog)) with 35 loads 3 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":23:2:23:7|Replicating instance reg_mag_i.r_w (in view: work.top(verilog)) with 21 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Replicating instance controller.SPI_Out (in view: work.top(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Replicating instance controller.SPI_In (in view: work.top(verilog)) with 32 loads 2 times to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 9 LUTs via timing driven replication


   7		0h:00m:01s		    -0.23ns		 207 /       120
   8		0h:00m:01s		    -0.23ns		 210 /       120
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 143MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 120 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     
--------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               120        SPI_i.addr_sent_fast
============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 143MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 143MB)

@W: MT420 |Found inferred clock top|CLK with period 10.72ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Dec 15 21:57:02 2020
#


Top view:               top
Requested Frequency:    93.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.892

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            93.3 MHz      79.3 MHz      10.719        12.611        -1.892     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  10.719      -1.892  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                         Starting                                               Arrival           
Instance                 Reference     Type          Pin     Net                Time        Slack 
                         Clock                                                                    
--------------------------------------------------------------------------------------------------
reg_mag_i.reqAddr[2]     top|CLK       SB_DFFE       Q       reqAddr[2]         0.796       -1.892
reg_mag_i.reqAddr[4]     top|CLK       SB_DFFE       Q       reqAddr[4]         0.796       -1.819
reg_mag_i.reqAddr[5]     top|CLK       SB_DFFE       Q       reqAddr[5]         0.796       -1.788
reg_mag_i.reqAddr[6]     top|CLK       SB_DFFE       Q       reqAddr[6]         0.796       -1.695
SPI_i.addr[5]            top|CLK       SB_DFFE       Q       addr[5]            0.796       0.007 
SPI_i.out_cnt[2]         top|CLK       SB_DFF        Q       out_cnt[2]         0.796       0.007 
reg_mag_i.reqAddr[3]     top|CLK       SB_DFFE       Q       reqAddr[3]         0.796       0.069 
SPI_i.addr_sent_fast     top|CLK       SB_DFF        Q       addr_sent_fast     0.796       0.079 
SPI_i.data_esr[5]        top|CLK       SB_DFFESR     Q       data[5]            0.796       0.110 
SPI_i.out_data[3]        top|CLK       SB_DFFE       Q       out_data[3]        0.796       0.110 
==================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                        Required           
Instance                      Reference     Type          Pin     Net                         Time         Slack 
                              Clock                                                                              
-----------------------------------------------------------------------------------------------------------------
reg_mag_i.reqData_esr[4]      top|CLK       SB_DFFESR     D       N_39_i                      10.564       -1.892
SPI_i.bit_out                 top|CLK       SB_DFF        D       bit_out_0                   10.564       0.007 
reg_mag_i.reqData_esr[5]      top|CLK       SB_DFFESR     D       reqData_esr_RNO[5]          10.564       0.007 
reg_mag_i.reqData_esr[3]      top|CLK       SB_DFFESR     D       reqData_esr_RNO[3]          10.564       0.048 
reg_mag_i.reqData_esr[7]      top|CLK       SB_DFFESR     D       N_119                       10.564       0.048 
reg_mag_i.registers_3_[0]     top|CLK       SB_DFF        D       registers_3__6_0_i[0]       10.564       0.069 
reg_mag_i.registers_3_[2]     top|CLK       SB_DFF        D       registers_3__6_0_i[2]       10.564       0.069 
reg_mag_i.registers_3_[4]     top|CLK       SB_DFF        D       registers_3__6_0_i[4]       10.564       0.069 
reg_mag_i.registers_3_[5]     top|CLK       SB_DFF        D       registers_3__6_0_i[5]       10.564       0.069 
reg_mag_i.registers_3_[7]     top|CLK       SB_DFF        D       registers_3__1_sqmuxa_i     10.564       0.069 
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.719
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.564

    - Propagation time:                      12.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.892

    Number of logic level(s):                5
    Starting point:                          reg_mag_i.reqAddr[2] / Q
    Ending point:                            reg_mag_i.reqData_esr[4] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
reg_mag_i.reqAddr[2]               SB_DFFE       Q        Out     0.796     0.796       -         
reqAddr[2]                         Net           -        -       1.599     -           1         
reg_mag_i.reqAddr_RNITJTF[2]       SB_LUT4       I0       In      -         2.395       -         
reg_mag_i.reqAddr_RNITJTF[2]       SB_LUT4       O        Out     0.661     3.056       -         
reqAddr_RNITJTF[2]                 Net           -        -       1.371     -           1         
reg_mag_i.reqAddr_RNIJVSJ[3]       SB_LUT4       I1       In      -         4.427       -         
reg_mag_i.reqAddr_RNIJVSJ[3]       SB_LUT4       O        Out     0.589     5.017       -         
N_172                              Net           -        -       1.371     -           46        
reg_mag_i.reqData_esr_RNO_3[4]     SB_LUT4       I0       In      -         6.388       -         
reg_mag_i.reqData_esr_RNO_3[4]     SB_LUT4       O        Out     0.569     6.956       -         
N_182                              Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO_0[4]     SB_LUT4       I0       In      -         8.327       -         
reg_mag_i.reqData_esr_RNO_0[4]     SB_LUT4       O        Out     0.661     8.989       -         
reqData_esr_RNO_0[4]               Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO[4]       SB_LUT4       I1       In      -         10.360      -         
reg_mag_i.reqData_esr_RNO[4]       SB_LUT4       O        Out     0.589     10.949      -         
N_39_i                             Net           -        -       1.507     -           1         
reg_mag_i.reqData_esr[4]           SB_DFFESR     D        In      -         12.456      -         
==================================================================================================
Total path delay (propagation time + setup) of 12.611 is 4.021(31.9%) logic and 8.590(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.719
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.564

    - Propagation time:                      12.384
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.819

    Number of logic level(s):                5
    Starting point:                          reg_mag_i.reqAddr[4] / Q
    Ending point:                            reg_mag_i.reqData_esr[4] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
reg_mag_i.reqAddr[4]               SB_DFFE       Q        Out     0.796     0.796       -         
reqAddr[4]                         Net           -        -       1.599     -           1         
reg_mag_i.reqAddr_RNITJTF[2]       SB_LUT4       I1       In      -         2.395       -         
reg_mag_i.reqAddr_RNITJTF[2]       SB_LUT4       O        Out     0.589     2.984       -         
reqAddr_RNITJTF[2]                 Net           -        -       1.371     -           1         
reg_mag_i.reqAddr_RNIJVSJ[3]       SB_LUT4       I1       In      -         4.355       -         
reg_mag_i.reqAddr_RNIJVSJ[3]       SB_LUT4       O        Out     0.589     4.944       -         
N_172                              Net           -        -       1.371     -           46        
reg_mag_i.reqData_esr_RNO_3[4]     SB_LUT4       I0       In      -         6.315       -         
reg_mag_i.reqData_esr_RNO_3[4]     SB_LUT4       O        Out     0.569     6.884       -         
N_182                              Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO_0[4]     SB_LUT4       I0       In      -         8.255       -         
reg_mag_i.reqData_esr_RNO_0[4]     SB_LUT4       O        Out     0.661     8.916       -         
reqData_esr_RNO_0[4]               Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO[4]       SB_LUT4       I1       In      -         10.287      -         
reg_mag_i.reqData_esr_RNO[4]       SB_LUT4       O        Out     0.589     10.877      -         
N_39_i                             Net           -        -       1.507     -           1         
reg_mag_i.reqData_esr[4]           SB_DFFESR     D        In      -         12.384      -         
==================================================================================================
Total path delay (propagation time + setup) of 12.539 is 3.949(31.5%) logic and 8.590(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.719
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.564

    - Propagation time:                      12.384
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.819

    Number of logic level(s):                5
    Starting point:                          reg_mag_i.reqAddr[2] / Q
    Ending point:                            reg_mag_i.reqData_esr[4] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
reg_mag_i.reqAddr[2]               SB_DFFE       Q        Out     0.796     0.796       -         
reqAddr[2]                         Net           -        -       1.599     -           1         
reg_mag_i.reqAddr_RNITJTF[2]       SB_LUT4       I0       In      -         2.395       -         
reg_mag_i.reqAddr_RNITJTF[2]       SB_LUT4       O        Out     0.661     3.056       -         
reqAddr_RNITJTF[2]                 Net           -        -       1.371     -           1         
reg_mag_i.reqAddr_RNIJVSJ[3]       SB_LUT4       I1       In      -         4.427       -         
reg_mag_i.reqAddr_RNIJVSJ[3]       SB_LUT4       O        Out     0.589     5.017       -         
N_172                              Net           -        -       1.371     -           46        
reg_mag_i.reqData_esr_RNO_4[4]     SB_LUT4       I0       In      -         6.388       -         
reg_mag_i.reqData_esr_RNO_4[4]     SB_LUT4       O        Out     0.569     6.956       -         
N_39_i_1                           Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO_0[4]     SB_LUT4       I1       In      -         8.327       -         
reg_mag_i.reqData_esr_RNO_0[4]     SB_LUT4       O        Out     0.589     8.916       -         
reqData_esr_RNO_0[4]               Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO[4]       SB_LUT4       I1       In      -         10.287      -         
reg_mag_i.reqData_esr_RNO[4]       SB_LUT4       O        Out     0.589     10.877      -         
N_39_i                             Net           -        -       1.507     -           1         
reg_mag_i.reqData_esr[4]           SB_DFFESR     D        In      -         12.384      -         
==================================================================================================
Total path delay (propagation time + setup) of 12.539 is 3.949(31.5%) logic and 8.590(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.719
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.564

    - Propagation time:                      12.352
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.788

    Number of logic level(s):                5
    Starting point:                          reg_mag_i.reqAddr[5] / Q
    Ending point:                            reg_mag_i.reqData_esr[4] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
reg_mag_i.reqAddr[5]               SB_DFFE       Q        Out     0.796     0.796       -         
reqAddr[5]                         Net           -        -       1.599     -           1         
reg_mag_i.reqAddr_RNITJTF[2]       SB_LUT4       I2       In      -         2.395       -         
reg_mag_i.reqAddr_RNITJTF[2]       SB_LUT4       O        Out     0.558     2.953       -         
reqAddr_RNITJTF[2]                 Net           -        -       1.371     -           1         
reg_mag_i.reqAddr_RNIJVSJ[3]       SB_LUT4       I1       In      -         4.324       -         
reg_mag_i.reqAddr_RNIJVSJ[3]       SB_LUT4       O        Out     0.589     4.913       -         
N_172                              Net           -        -       1.371     -           46        
reg_mag_i.reqData_esr_RNO_3[4]     SB_LUT4       I0       In      -         6.284       -         
reg_mag_i.reqData_esr_RNO_3[4]     SB_LUT4       O        Out     0.569     6.853       -         
N_182                              Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO_0[4]     SB_LUT4       I0       In      -         8.224       -         
reg_mag_i.reqData_esr_RNO_0[4]     SB_LUT4       O        Out     0.661     8.885       -         
reqData_esr_RNO_0[4]               Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO[4]       SB_LUT4       I1       In      -         10.256      -         
reg_mag_i.reqData_esr_RNO[4]       SB_LUT4       O        Out     0.589     10.845      -         
N_39_i                             Net           -        -       1.507     -           1         
reg_mag_i.reqData_esr[4]           SB_DFFESR     D        In      -         12.352      -         
==================================================================================================
Total path delay (propagation time + setup) of 12.507 is 3.917(31.3%) logic and 8.590(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.719
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.564

    - Propagation time:                      12.311
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.747

    Number of logic level(s):                5
    Starting point:                          reg_mag_i.reqAddr[4] / Q
    Ending point:                            reg_mag_i.reqData_esr[4] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
reg_mag_i.reqAddr[4]               SB_DFFE       Q        Out     0.796     0.796       -         
reqAddr[4]                         Net           -        -       1.599     -           1         
reg_mag_i.reqAddr_RNITJTF[2]       SB_LUT4       I1       In      -         2.395       -         
reg_mag_i.reqAddr_RNITJTF[2]       SB_LUT4       O        Out     0.589     2.984       -         
reqAddr_RNITJTF[2]                 Net           -        -       1.371     -           1         
reg_mag_i.reqAddr_RNIJVSJ[3]       SB_LUT4       I1       In      -         4.355       -         
reg_mag_i.reqAddr_RNIJVSJ[3]       SB_LUT4       O        Out     0.589     4.944       -         
N_172                              Net           -        -       1.371     -           46        
reg_mag_i.reqData_esr_RNO_4[4]     SB_LUT4       I0       In      -         6.315       -         
reg_mag_i.reqData_esr_RNO_4[4]     SB_LUT4       O        Out     0.569     6.884       -         
N_39_i_1                           Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO_0[4]     SB_LUT4       I1       In      -         8.255       -         
reg_mag_i.reqData_esr_RNO_0[4]     SB_LUT4       O        Out     0.589     8.844       -         
reqData_esr_RNO_0[4]               Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO[4]       SB_LUT4       I1       In      -         10.215      -         
reg_mag_i.reqData_esr_RNO[4]       SB_LUT4       O        Out     0.589     10.804      -         
N_39_i                             Net           -        -       1.507     -           1         
reg_mag_i.reqData_esr[4]           SB_DFFESR     D        In      -         12.311      -         
==================================================================================================
Total path delay (propagation time + setup) of 12.466 is 3.876(31.1%) logic and 8.590(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 143MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        7 uses
SB_DFF          62 uses
SB_DFFE         42 uses
SB_DFFESR       16 uses
VCC             3 uses
SB_LUT4         201 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   120 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 201 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 201 = 201 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 143MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Dec 15 21:57:02 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	201
    Number of DFFs      	:	120
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	27
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	10
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	37
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	239
    Number of DFFs      	:	120
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	113
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	119
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	239/7680
    PLBs                        :	33/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 39.6 (sec)

Final Design Statistics
    Number of LUTs      	:	239
    Number of DFFs      	:	120
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	239/7680
    PLBs                        :	43/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 122.98 MHz | Target: 93.28 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 41.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 640
used logic cells: 239
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 640
used logic cells: 239
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 262 
I1212: Iteration  1 :    36 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 22:03:24 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:6:10:10|Object state is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":45:6:45:14|Object data_sent is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":46:12:46:21|Object module_out is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Pruning unused register in_cnt[2:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 15 22:03:25 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 15 22:03:25 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 15 22:03:25 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 15 22:03:26 2020

###########################################################]
Pre-mapping Report

# Tue Dec 15 22:03:26 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_In because it is equivalent to instance controller.SPI_Out. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Out because it is equivalent to instance controller.SPI_In. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     155.3 MHz     6.438         inferred     Autoconstr_clkgroup_0     107  
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 107 sequential elements including controller.SPI_Out. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 22:03:27 2020

###########################################################]
Map & Optimize Report

# Tue Dec 15 22:03:27 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Found counter in view:work.SPI(verilog) instance addr[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 126 /       104
   2		0h:00m:00s		    -3.03ns		 125 /       104
   3		0h:00m:00s		    -1.63ns		 125 /       104
   4		0h:00m:00s		    -1.63ns		 126 /       104
@N: FX271 :|Replicating instance SPI_i.data_57 (in view: work.top(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":23:2:23:7|Replicating instance reg_mag_i.reqAddr[3] (in view: work.top(verilog)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":23:2:23:7|Replicating instance reg_mag_i.reqAddr[2] (in view: work.top(verilog)) with 12 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:00m:01s		    -1.63ns		 135 /       106

@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":23:2:23:7|Replicating instance reg_mag_i.reqAddr[1] (in view: work.top(verilog)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":23:2:23:7|Replicating instance reg_mag_i.reqAddr[0] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   6		0h:00m:01s		    -0.23ns		 134 /       108
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 108 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               108        SPI_i.SPI_Data_Available
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 144MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)

@W: MT420 |Found inferred clock top|CLK with period 10.67ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Dec 15 22:03:29 2020
#


Top view:               top
Requested Frequency:    93.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.882

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            93.8 MHz      79.7 MHz      10.666        12.549        -1.882     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  10.666      -1.882  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival           
Instance                      Reference     Type        Pin     Net                 Time        Slack 
                              Clock                                                                   
------------------------------------------------------------------------------------------------------
reg_mag_i.reqAddr[4]          top|CLK       SB_DFFE     Q       reqAddr[4]          0.796       -1.882
reg_mag_i.reqAddr[5]          top|CLK       SB_DFFE     Q       reqAddr[5]          0.796       -1.810
reg_mag_i.reqAddr[0]          top|CLK       SB_DFFE     Q       reqAddr[0]          0.796       -1.779
reg_mag_i.reqAddr[6]          top|CLK       SB_DFFE     Q       reqAddr[6]          0.796       -1.779
reg_mag_i.reqAddr[1]          top|CLK       SB_DFFE     Q       reqAddr[1]          0.796       -1.707
reg_mag_i.reqAddr[7]          top|CLK       SB_DFFE     Q       reqAddr[7]          0.796       -1.686
reg_mag_i.reqAddr_fast[2]     top|CLK       SB_DFFE     Q       reqAddr_fast[2]     0.796       -1.676
reg_mag_i.reqAddr_fast[3]     top|CLK       SB_DFFE     Q       reqAddr_fast[3]     0.796       -1.583
SPI_i.addr[3]                 top|CLK       SB_DFFE     Q       addr[3]             0.796       -0.077
SPI_i.addr[6]                 top|CLK       SB_DFFE     Q       addr[6]             0.796       -0.077
======================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                  Required           
Instance                     Reference     Type          Pin     Net                   Time         Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
reg_mag_i.reqData_esr[0]     top|CLK       SB_DFFESR     D       reqData_8[0]          10.511       -1.882
reg_mag_i.reqData_esr[1]     top|CLK       SB_DFFESR     D       reqData_8_0_i[1]      10.511       -1.882
reg_mag_i.reqData_esr[2]     top|CLK       SB_DFFESR     D       reqData_8[2]          10.511       -1.882
reg_mag_i.reqData_esr[5]     top|CLK       SB_DFFESR     D       reqData_8_0_i[5]      10.511       -1.882
reg_mag_i.reqData_esr[4]     top|CLK       SB_DFFESR     D       reqData_8[4]          10.511       -1.810
reg_mag_i.reqData_esr[7]     top|CLK       SB_DFFESR     D       reqData_8_0_i[7]      10.511       -1.810
reg_mag_i.reqData_esr[3]     top|CLK       SB_DFFESR     D       reqData_8_0_i[3]      10.511       -0.077
reg_mag_i.reqData_esr[6]     top|CLK       SB_DFFESR     D       reqData_8[6]          10.511       -0.077
SPI_i.bit_out                top|CLK       SB_DFF        D       bit_out_0             10.511       -0.046
SPI_i.out_data[2]            top|CLK       SB_DFFE       D       out_data_5_0_i[2]     10.511       1.883 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.666
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.511

    - Propagation time:                      12.394
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.882

    Number of logic level(s):                5
    Starting point:                          reg_mag_i.reqAddr[4] / Q
    Ending point:                            reg_mag_i.reqData_esr[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
reg_mag_i.reqAddr[4]                  SB_DFFE       Q        Out     0.796     0.796       -         
reqAddr[4]                            Net           -        -       1.599     -           3         
reg_mag_i.reqAddr_RNI2PTF[7]          SB_LUT4       I0       In      -         2.395       -         
reg_mag_i.reqAddr_RNI2PTF[7]          SB_LUT4       O        Out     0.661     3.056       -         
un8_registers_6[0]                    Net           -        -       1.371     -           14        
reg_mag_i.reqAddr_fast_RNIE44S[2]     SB_LUT4       I0       In      -         4.427       -         
reg_mag_i.reqAddr_fast_RNIE44S[2]     SB_LUT4       O        Out     0.661     5.089       -         
un8_registers[1]                      Net           -        -       1.371     -           9         
reg_mag_i.reqData_esr_RNO_1[0]        SB_LUT4       I2       In      -         6.460       -         
reg_mag_i.reqData_esr_RNO_1[0]        SB_LUT4       O        Out     0.558     7.018       -         
N_33                                  Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO_0[0]        SB_LUT4       I0       In      -         8.389       -         
reg_mag_i.reqData_esr_RNO_0[0]        SB_LUT4       O        Out     0.661     9.050       -         
reqData_5[0]                          Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO[0]          SB_LUT4       I3       In      -         10.422      -         
reg_mag_i.reqData_esr_RNO[0]          SB_LUT4       O        Out     0.465     10.887      -         
reqData_8[0]                          Net           -        -       1.507     -           1         
reg_mag_i.reqData_esr[0]              SB_DFFESR     D        In      -         12.394      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.549 is 3.959(31.5%) logic and 8.590(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.666
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.511

    - Propagation time:                      12.394
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.882

    Number of logic level(s):                5
    Starting point:                          reg_mag_i.reqAddr[4] / Q
    Ending point:                            reg_mag_i.reqData_esr[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
reg_mag_i.reqAddr[4]                  SB_DFFE       Q        Out     0.796     0.796       -         
reqAddr[4]                            Net           -        -       1.599     -           3         
reg_mag_i.reqAddr_RNI2PTF[7]          SB_LUT4       I0       In      -         2.395       -         
reg_mag_i.reqAddr_RNI2PTF[7]          SB_LUT4       O        Out     0.661     3.056       -         
un8_registers_6[0]                    Net           -        -       1.371     -           14        
reg_mag_i.reqAddr_fast_RNIE44S[2]     SB_LUT4       I0       In      -         4.427       -         
reg_mag_i.reqAddr_fast_RNIE44S[2]     SB_LUT4       O        Out     0.661     5.089       -         
un8_registers[1]                      Net           -        -       1.371     -           9         
reg_mag_i.reqData_esr_RNO_1[1]        SB_LUT4       I2       In      -         6.460       -         
reg_mag_i.reqData_esr_RNO_1[1]        SB_LUT4       O        Out     0.558     7.018       -         
N_34_0                                Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO_0[1]        SB_LUT4       I0       In      -         8.389       -         
reg_mag_i.reqData_esr_RNO_0[1]        SB_LUT4       O        Out     0.661     9.050       -         
reqData_5[1]                          Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO[1]          SB_LUT4       I3       In      -         10.422      -         
reg_mag_i.reqData_esr_RNO[1]          SB_LUT4       O        Out     0.465     10.887      -         
reqData_8_0_i[1]                      Net           -        -       1.507     -           1         
reg_mag_i.reqData_esr[1]              SB_DFFESR     D        In      -         12.394      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.549 is 3.959(31.5%) logic and 8.590(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.666
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.511

    - Propagation time:                      12.394
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.882

    Number of logic level(s):                5
    Starting point:                          reg_mag_i.reqAddr[4] / Q
    Ending point:                            reg_mag_i.reqData_esr[2] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
reg_mag_i.reqAddr[4]                  SB_DFFE       Q        Out     0.796     0.796       -         
reqAddr[4]                            Net           -        -       1.599     -           3         
reg_mag_i.reqAddr_RNI2PTF[7]          SB_LUT4       I0       In      -         2.395       -         
reg_mag_i.reqAddr_RNI2PTF[7]          SB_LUT4       O        Out     0.661     3.056       -         
un8_registers_6[0]                    Net           -        -       1.371     -           14        
reg_mag_i.reqAddr_fast_RNIE44S[2]     SB_LUT4       I0       In      -         4.427       -         
reg_mag_i.reqAddr_fast_RNIE44S[2]     SB_LUT4       O        Out     0.661     5.089       -         
un8_registers[1]                      Net           -        -       1.371     -           9         
reg_mag_i.reqData_esr_RNO_1[2]        SB_LUT4       I2       In      -         6.460       -         
reg_mag_i.reqData_esr_RNO_1[2]        SB_LUT4       O        Out     0.558     7.018       -         
N_35_0                                Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO_0[2]        SB_LUT4       I0       In      -         8.389       -         
reg_mag_i.reqData_esr_RNO_0[2]        SB_LUT4       O        Out     0.661     9.050       -         
reqData_5[2]                          Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO[2]          SB_LUT4       I3       In      -         10.422      -         
reg_mag_i.reqData_esr_RNO[2]          SB_LUT4       O        Out     0.465     10.887      -         
reqData_8[2]                          Net           -        -       1.507     -           1         
reg_mag_i.reqData_esr[2]              SB_DFFESR     D        In      -         12.394      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.549 is 3.959(31.5%) logic and 8.590(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.666
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.511

    - Propagation time:                      12.394
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.882

    Number of logic level(s):                5
    Starting point:                          reg_mag_i.reqAddr[4] / Q
    Ending point:                            reg_mag_i.reqData_esr[5] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
reg_mag_i.reqAddr[4]                  SB_DFFE       Q        Out     0.796     0.796       -         
reqAddr[4]                            Net           -        -       1.599     -           3         
reg_mag_i.reqAddr_RNI2PTF[7]          SB_LUT4       I0       In      -         2.395       -         
reg_mag_i.reqAddr_RNI2PTF[7]          SB_LUT4       O        Out     0.661     3.056       -         
un8_registers_6[0]                    Net           -        -       1.371     -           14        
reg_mag_i.reqAddr_fast_RNIE44S[2]     SB_LUT4       I0       In      -         4.427       -         
reg_mag_i.reqAddr_fast_RNIE44S[2]     SB_LUT4       O        Out     0.661     5.089       -         
un8_registers[1]                      Net           -        -       1.371     -           9         
reg_mag_i.reqData_esr_RNO_1[5]        SB_LUT4       I2       In      -         6.460       -         
reg_mag_i.reqData_esr_RNO_1[5]        SB_LUT4       O        Out     0.558     7.018       -         
N_38_0                                Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO_0[5]        SB_LUT4       I0       In      -         8.389       -         
reg_mag_i.reqData_esr_RNO_0[5]        SB_LUT4       O        Out     0.661     9.050       -         
reqData_5[5]                          Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO[5]          SB_LUT4       I3       In      -         10.422      -         
reg_mag_i.reqData_esr_RNO[5]          SB_LUT4       O        Out     0.465     10.887      -         
reqData_8_0_i[5]                      Net           -        -       1.507     -           1         
reg_mag_i.reqData_esr[5]              SB_DFFESR     D        In      -         12.394      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.549 is 3.959(31.5%) logic and 8.590(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.666
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.511

    - Propagation time:                      12.321
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.810

    Number of logic level(s):                5
    Starting point:                          reg_mag_i.reqAddr[5] / Q
    Ending point:                            reg_mag_i.reqData_esr[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
reg_mag_i.reqAddr[5]                  SB_DFFE       Q        Out     0.796     0.796       -         
reqAddr[5]                            Net           -        -       1.599     -           3         
reg_mag_i.reqAddr_RNI2PTF[7]          SB_LUT4       I1       In      -         2.395       -         
reg_mag_i.reqAddr_RNI2PTF[7]          SB_LUT4       O        Out     0.589     2.984       -         
un8_registers_6[0]                    Net           -        -       1.371     -           14        
reg_mag_i.reqAddr_fast_RNIE44S[2]     SB_LUT4       I0       In      -         4.355       -         
reg_mag_i.reqAddr_fast_RNIE44S[2]     SB_LUT4       O        Out     0.661     5.017       -         
un8_registers[1]                      Net           -        -       1.371     -           9         
reg_mag_i.reqData_esr_RNO_1[0]        SB_LUT4       I2       In      -         6.388       -         
reg_mag_i.reqData_esr_RNO_1[0]        SB_LUT4       O        Out     0.558     6.946       -         
N_33                                  Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO_0[0]        SB_LUT4       I0       In      -         8.317       -         
reg_mag_i.reqData_esr_RNO_0[0]        SB_LUT4       O        Out     0.661     8.978       -         
reqData_5[0]                          Net           -        -       1.371     -           1         
reg_mag_i.reqData_esr_RNO[0]          SB_LUT4       I3       In      -         10.349      -         
reg_mag_i.reqData_esr_RNO[0]          SB_LUT4       O        Out     0.465     10.814      -         
reqData_8[0]                          Net           -        -       1.507     -           1         
reg_mag_i.reqData_esr[0]              SB_DFFESR     D        In      -         12.321      -         
=====================================================================================================
Total path delay (propagation time + setup) of 12.476 is 3.886(31.1%) logic and 8.590(68.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        7 uses
SB_DFF          21 uses
SB_DFFE         39 uses
SB_DFFESR       16 uses
SB_DFFSR        10 uses
SB_DFFSS        22 uses
VCC             3 uses
SB_LUT4         126 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   108 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 126 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 126 = 126 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 144MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Tue Dec 15 22:03:29 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	126
    Number of DFFs      	:	108
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	58
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	12
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	70
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	196
    Number of DFFs      	:	108
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	101
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	88
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	196/7680
    PLBs                        :	29/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.5 (sec)

Final Design Statistics
    Number of LUTs      	:	196
    Number of DFFs      	:	108
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	196/7680
    PLBs                        :	37/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 141.61 MHz | Target: 93.72 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 534
used logic cells: 196
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 534
used logic cells: 196
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 225 
I1212: Iteration  1 :    29 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 22:06:28 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@E: CG791 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":49:22:49:22|Could not resolve hierarchical name 'reqAddr[6:0]'.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 22:06:28 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 22:06:28 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Tue Dec 15 22:06:38 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":10:6:10:10|Object state is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":45:6:45:14|Object data_sent is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":46:12:46:21|Object module_out is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Pruning unused register in_cnt[2:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":23:2:23:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 15 22:06:39 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 15 22:06:39 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 15 22:06:39 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Dec 15 22:06:40 2020

###########################################################]
Pre-mapping Report

# Tue Dec 15 22:06:40 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_In because it is equivalent to instance controller.SPI_Out. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Out because it is equivalent to instance controller.SPI_In. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     158.6 MHz     6.304         inferred     Autoconstr_clkgroup_0     115  
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 115 sequential elements including controller.SPI_Out. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 22:06:41 2020

###########################################################]
Map & Optimize Report

# Tue Dec 15 22:06:41 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Found counter in view:work.SPI(verilog) instance addr[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		 107 /       112
   2		0h:00m:00s		    -2.54ns		 105 /       112
   3		0h:00m:00s		    -1.14ns		 105 /       112

   4		0h:00m:00s		    -1.14ns		 105 /       112


   5		0h:00m:00s		    -1.14ns		 105 /       112
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 149MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 149MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 112 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               112        SPI_i.bit_out  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 149MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 149MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 149MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 149MB)

@W: MT420 |Found inferred clock top|CLK with period 9.11ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Dec 15 22:06:43 2020
#


Top view:               top
Requested Frequency:    109.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.607

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            109.8 MHz     93.3 MHz      9.106         10.713        -1.607     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  9.106       -1.607  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                      Starting                                          Arrival           
Instance              Reference     Type        Pin     Net             Time        Slack 
                      Clock                                                               
------------------------------------------------------------------------------------------
SPI_i.out_cnt[2]      top|CLK       SB_DFF      Q       out_cnt[2]      0.796       -1.607
SPI_i.out_data[3]     top|CLK       SB_DFFE     Q       out_data[3]     0.796       -1.504
SPI_i.out_data[7]     top|CLK       SB_DFFE     Q       out_data[7]     0.796       -1.462
SPI_i.out_data[1]     top|CLK       SB_DFFE     Q       out_data[1]     0.796       -1.431
SPI_i.out_data[5]     top|CLK       SB_DFFE     Q       out_data[5]     0.796       -1.400
SPI_i.addr[2]         top|CLK       SB_DFFE     Q       addr[2]         0.796       0.322 
SPI_i.addr[3]         top|CLK       SB_DFFE     Q       addr[3]         0.796       0.322 
SPI_i.addr[6]         top|CLK       SB_DFFE     Q       addr[6]         0.796       0.322 
SPI_i.addr[7]         top|CLK       SB_DFFE     Q       addr[7]         0.796       0.322 
SPI_i.addr_sent       top|CLK       SB_DFF      Q       addr_sent       0.796       0.395 
==========================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                       Required           
Instance                      Reference     Type         Pin     Net                         Time         Slack 
                              Clock                                                                             
----------------------------------------------------------------------------------------------------------------
SPI_i.bit_out                 top|CLK       SB_DFF       D       bit_out_0                   8.951        -1.607
SPI_i.out_data[2]             top|CLK       SB_DFFE      D       N_157                       8.951        0.322 
SPI_i.out_data[3]             top|CLK       SB_DFFE      D       N_158                       8.951        0.322 
SPI_i.out_data[6]             top|CLK       SB_DFFE      D       N_159                       8.951        0.322 
SPI_i.out_data[7]             top|CLK       SB_DFFE      D       N_160                       8.951        0.322 
reg_mag_i.registers_0_[0]     top|CLK       SB_DFFSR     R       registers_0__1_sqmuxa_i     8.951        0.519 
reg_mag_i.registers_0_[1]     top|CLK       SB_DFFSS     S       registers_0__1_sqmuxa_i     8.951        0.519 
reg_mag_i.registers_0_[2]     top|CLK       SB_DFFSR     R       registers_0__1_sqmuxa_i     8.951        0.519 
reg_mag_i.registers_0_[3]     top|CLK       SB_DFFSR     R       registers_0__1_sqmuxa_i     8.951        0.519 
reg_mag_i.registers_0_[4]     top|CLK       SB_DFFSS     S       registers_0__1_sqmuxa_i     8.951        0.519 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.106
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.951

    - Propagation time:                      10.557
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.607

    Number of logic level(s):                4
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
SPI_i.out_cnt[2]        SB_DFF      Q        Out     0.796     0.796       -         
out_cnt[2]              Net         -        -       1.599     -           6         
SPI_i.bit_out_RNO_5     SB_LUT4     I0       In      -         2.395       -         
SPI_i.bit_out_RNO_5     SB_LUT4     O        Out     0.661     3.056       -         
bit_out_RNO_5           Net         -        -       1.371     -           1         
SPI_i.bit_out_RNO_4     SB_LUT4     I0       In      -         4.427       -         
SPI_i.bit_out_RNO_4     SB_LUT4     O        Out     0.661     5.089       -         
m13_i_m3_ns_1           Net         -        -       1.371     -           1         
SPI_i.bit_out_RNO_0     SB_LUT4     I2       In      -         6.460       -         
SPI_i.bit_out_RNO_0     SB_LUT4     O        Out     0.558     7.018       -         
N_167                   Net         -        -       1.371     -           1         
SPI_i.bit_out_RNO       SB_LUT4     I0       In      -         8.389       -         
SPI_i.bit_out_RNO       SB_LUT4     O        Out     0.661     9.050       -         
bit_out_0               Net         -        -       1.507     -           1         
SPI_i.bit_out           SB_DFF      D        In      -         10.557      -         
=====================================================================================
Total path delay (propagation time + setup) of 10.713 is 3.494(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.106
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.951

    - Propagation time:                      10.485
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.535

    Number of logic level(s):                4
    Starting point:                          SPI_i.out_cnt[2] / Q
    Ending point:                            SPI_i.bit_out / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
SPI_i.out_cnt[2]        SB_DFF      Q        Out     0.796     0.796       -         
out_cnt[2]              Net         -        -       1.599     -           6         
SPI_i.bit_out_RNO_6     SB_LUT4     I0       In      -         2.395       -         
SPI_i.bit_out_RNO_6     SB_LUT4     O        Out     0.661     3.056       -         
bit_out_RNO_6           Net         -        -       1.371     -           1         
SPI_i.bit_out_RNO_4     SB_LUT4     I1       In      -         4.427       -         
SPI_i.bit_out_RNO_4     SB_LUT4     O        Out     0.589     5.017       -         
m13_i_m3_ns_1           Net         -        -       1.371     -           1         
SPI_i.bit_out_RNO_0     SB_LUT4     I2       In      -         6.388       -         
SPI_i.bit_out_RNO_0     SB_LUT4     O        Out     0.558     6.946       -         
N_167                   Net         -        -       1.371     -           1         
SPI_i.bit_out_RNO       SB_LUT4     I0       In      -         8.317       -         
SPI_i.bit_out_RNO       SB_LUT4     O        Out     0.661     8.978       -         
bit_out_0               Net         -        -       1.507     -           1         
SPI_i.bit_out           SB_DFF      D        In      -         10.485      -         
=====================================================================================
Total path delay (propagation time + setup) of 10.640 is 3.421(32.2%) logic and 7.219(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.106
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.951

    - Propagation time:                      10.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.504

    Number of logic level(s):                4
    Starting point:                          SPI_i.out_data[3] / Q
    Ending point:                            SPI_i.bit_out / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
SPI_i.out_data[3]       SB_DFFE     Q        Out     0.796     0.796       -         
out_data[3]             Net         -        -       1.599     -           1         
SPI_i.bit_out_RNO_5     SB_LUT4     I1       In      -         2.395       -         
SPI_i.bit_out_RNO_5     SB_LUT4     O        Out     0.558     2.953       -         
bit_out_RNO_5           Net         -        -       1.371     -           1         
SPI_i.bit_out_RNO_4     SB_LUT4     I0       In      -         4.324       -         
SPI_i.bit_out_RNO_4     SB_LUT4     O        Out     0.661     4.986       -         
m13_i_m3_ns_1           Net         -        -       1.371     -           1         
SPI_i.bit_out_RNO_0     SB_LUT4     I2       In      -         6.356       -         
SPI_i.bit_out_RNO_0     SB_LUT4     O        Out     0.558     6.915       -         
N_167                   Net         -        -       1.371     -           1         
SPI_i.bit_out_RNO       SB_LUT4     I0       In      -         8.286       -         
SPI_i.bit_out_RNO       SB_LUT4     O        Out     0.661     8.947       -         
bit_out_0               Net         -        -       1.507     -           1         
SPI_i.bit_out           SB_DFF      D        In      -         10.454      -         
=====================================================================================
Total path delay (propagation time + setup) of 10.609 is 3.390(32.0%) logic and 7.219(68.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.106
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.951

    - Propagation time:                      10.413
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.462

    Number of logic level(s):                4
    Starting point:                          SPI_i.out_data[7] / Q
    Ending point:                            SPI_i.bit_out / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
SPI_i.out_data[7]       SB_DFFE     Q        Out     0.796     0.796       -         
out_data[7]             Net         -        -       1.599     -           1         
SPI_i.bit_out_RNO_5     SB_LUT4     I2       In      -         2.395       -         
SPI_i.bit_out_RNO_5     SB_LUT4     O        Out     0.517     2.912       -         
bit_out_RNO_5           Net         -        -       1.371     -           1         
SPI_i.bit_out_RNO_4     SB_LUT4     I0       In      -         4.283       -         
SPI_i.bit_out_RNO_4     SB_LUT4     O        Out     0.661     4.944       -         
m13_i_m3_ns_1           Net         -        -       1.371     -           1         
SPI_i.bit_out_RNO_0     SB_LUT4     I2       In      -         6.315       -         
SPI_i.bit_out_RNO_0     SB_LUT4     O        Out     0.558     6.873       -         
N_167                   Net         -        -       1.371     -           1         
SPI_i.bit_out_RNO       SB_LUT4     I0       In      -         8.244       -         
SPI_i.bit_out_RNO       SB_LUT4     O        Out     0.661     8.906       -         
bit_out_0               Net         -        -       1.507     -           1         
SPI_i.bit_out           SB_DFF      D        In      -         10.413      -         
=====================================================================================
Total path delay (propagation time + setup) of 10.568 is 3.349(31.7%) logic and 7.219(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.106
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.951

    - Propagation time:                      10.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.431

    Number of logic level(s):                4
    Starting point:                          SPI_i.out_data[1] / Q
    Ending point:                            SPI_i.bit_out / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                    Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
SPI_i.out_data[1]       SB_DFFE     Q        Out     0.796     0.796       -         
out_data[1]             Net         -        -       1.599     -           1         
SPI_i.bit_out_RNO_6     SB_LUT4     I1       In      -         2.395       -         
SPI_i.bit_out_RNO_6     SB_LUT4     O        Out     0.558     2.953       -         
bit_out_RNO_6           Net         -        -       1.371     -           1         
SPI_i.bit_out_RNO_4     SB_LUT4     I1       In      -         4.324       -         
SPI_i.bit_out_RNO_4     SB_LUT4     O        Out     0.589     4.913       -         
m13_i_m3_ns_1           Net         -        -       1.371     -           1         
SPI_i.bit_out_RNO_0     SB_LUT4     I2       In      -         6.284       -         
SPI_i.bit_out_RNO_0     SB_LUT4     O        Out     0.558     6.842       -         
N_167                   Net         -        -       1.371     -           1         
SPI_i.bit_out_RNO       SB_LUT4     I0       In      -         8.213       -         
SPI_i.bit_out_RNO       SB_LUT4     O        Out     0.661     8.875       -         
bit_out_0               Net         -        -       1.507     -           1         
SPI_i.bit_out           SB_DFF      D        In      -         10.382      -         
=====================================================================================
Total path delay (propagation time + setup) of 10.537 is 3.318(31.5%) logic and 7.219(68.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 149MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 149MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        7 uses
SB_DFF          22 uses
SB_DFFE         41 uses
SB_DFFESR       16 uses
SB_DFFSR        11 uses
SB_DFFSS        22 uses
VCC             3 uses
SB_LUT4         99 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   112 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 99 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 99 = 99 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 149MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Dec 15 22:06:43 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	99
    Number of DFFs      	:	112
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	57
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	12
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	69
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	168
    Number of DFFs      	:	112
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	105
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	56
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	168/7680
    PLBs                        :	24/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.6 (sec)

Final Design Statistics
    Number of LUTs      	:	168
    Number of DFFs      	:	112
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	168/7680
    PLBs                        :	27/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 171.97 MHz | Target: 109.77 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 441
used logic cells: 168
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 441
used logic cells: 168
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 190 
I1212: Iteration  1 :    33 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Active-HDL command:
 design create -a SPI_Write {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\aldec}; design open -a {C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/aldec/SPI_Write}; addfile {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v} {C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\spi_write.v};designverlibrarysim -L ovi_ice ice 
"D:\FPGA\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\FPGA\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FRO5SSV

# Wed Dec 16 21:57:27 2020

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\FPGA\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v" (library work)
@I::"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v" (library work)
Verilog syntax check successful!
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":1:7:1:20|Synthesizing module MainController in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":21:4:21:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG360 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|Removing wire AddrBus, as there is no assignment to it.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":1:7:1:13|Synthesizing module Reg_Map in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":15:2:15:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":24:2:24:7|Register bit state is always 1.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG532 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":50:2:50:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":37:6:37:7|Object d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":45:6:45:14|Object data_sent is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":46:12:46:21|Object module_out is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Pruning unused register in_cnt[2:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":17:2:17:7|Removing unused bit 2 of SSELr[2:0]. Either assign all bits or reduce the width of the signal.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Register bit state[1] is always 0.
@N: CL189 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Register bit state[2] is always 0.
@W: CL279 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":57:2:57:7|Pruning register bits 2 to 1 of state[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Synthesizing module top in library work.

@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\SPI.v":6:13:6:19|Input AddrBus is unused.
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":24:2:24:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":24:2:24:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":24:2:24:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@W: CL305 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":24:2:24:7|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\RegMap.v":5:13:5:19|Input AddrBus is unused.
@W: CL138 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":25:4:25:9|Removing register 'LED_state' because it is only assigned 0 or its original value.
@W: CL157 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":5:17:5:23|*Output AddrBus has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL158 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\modules\MainController.v":6:16:6:22|Inout DataBus is unused

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 16 21:57:28 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 16 21:57:28 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 16 21:57:28 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\verilog\top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Dec 16 21:57:29 2020

###########################################################]
Pre-mapping Report

# Wed Dec 16 21:57:29 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt 
Printing clock  summary report in "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_In because it is equivalent to instance controller.SPI_Out. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.RegMap_Out because it is equivalent to instance controller.SPI_In. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     147.8 MHz     6.765         inferred     Autoconstr_clkgroup_0     115  
====================================================================================

@W: MT529 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Found inferred clock top|CLK which controls 115 sequential elements including controller.SPI_Out. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 16 21:57:30 2020

###########################################################]
Map & Optimize Report

# Wed Dec 16 21:57:30 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_1 (in view: work.MainController(verilog)) on net AddrBus_1 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_2 (in view: work.MainController(verilog)) on net AddrBus_2 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_3 (in view: work.MainController(verilog)) on net AddrBus_3 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_4 (in view: work.MainController(verilog)) on net AddrBus_4 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_5 (in view: work.MainController(verilog)) on net AddrBus_5 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_6 (in view: work.MainController(verilog)) on net AddrBus_6 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_7 (in view: work.MainController(verilog)) on net AddrBus_7 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":5:17:5:23|Tristate driver AddrBus_8 (in view: work.MainController(verilog)) on net AddrBus_8 (in view: work.MainController(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[0] (in view: work.top(verilog)) on net AddrBus[0] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver AddrBus_t[1] (in view: work.top(verilog)) on net AddrBus[1] (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MO161 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Register bit controller.state[0] (in view view:work.top(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\maincontroller.v":25:4:25:9|Removing sequential instance controller.state[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Found counter in view:work.SPI(verilog) instance addr[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.88ns		 118 /       112
   2		0h:00m:00s		    -1.88ns		 112 /       112
   3		0h:00m:00s		    -1.88ns		 112 /       112
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":24:2:24:7|Replicating instance reg_mag_i.inAddr[7] (in view: work.top(verilog)) with 20 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":24:2:24:7|Replicating instance reg_mag_i.inAddr[0] (in view: work.top(verilog)) with 21 loads 2 times to improve timing.
@N: FX271 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\regmap.v":24:2:24:7|Replicating instance reg_mag_i.inAddr[1] (in view: work.top(verilog)) with 21 loads 2 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:00s		    -1.88ns		 115 /       118

@N: FX271 :|Replicating instance reg_mag_i.un2_DataBus_5_iv (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
@N: FX271 :|Replicating instance reg_mag_i.un2_DataBus_6_iv (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
@N: FX271 :|Replicating instance reg_mag_i.un2_DataBus_iv (in view: work.top(verilog)) with 4 loads 3 time(s) to improve timing.
@N: FX271 :|Replicating instance reg_mag_i.un2_DataBus_1_iv (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance reg_mag_i.un2_DataBus_0_iv (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance reg_mag_i.un2_DataBus_2_iv (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance reg_mag_i.un2_DataBus_3_iv (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance reg_mag_i.un2_DataBus_4_iv (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 14 LUTs via timing driven replication

   5		0h:00m:00s		    -1.23ns		 129 /       118
@A: BN291 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\modules\spi.v":57:2:57:7|Boundary register SPI_i.bit_out (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"c:\users\shaun\desktop\fpga\tinyfpga-bx-master\icecube2_template\verilog\top.v":7:10:7:12|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 118 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               118        SPI_i.out_cnt[0]
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\synwork\template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.40ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Dec 16 21:57:31 2020
#


Top view:               top
Requested Frequency:    135.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.307

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            135.1 MHz     114.8 MHz     7.404         8.711         -1.307     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.404       -1.307  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                             Starting                                              Arrival           
Instance                     Reference     Type         Pin     Net                Time        Slack 
                             Clock                                                                   
-----------------------------------------------------------------------------------------------------
reg_mag_i.inAddr[2]          top|CLK       SB_DFFE      Q       inAddr[2]          0.796       -1.307
reg_mag_i.inAddr_fast[0]     top|CLK       SB_DFFE      Q       inAddr_fast[0]     0.796       -1.276
SPI_i.out_cnt[2]             top|CLK       SB_DFFSR     Q       out_cnt[2]         0.796       -1.276
reg_mag_i.inAddr[3]          top|CLK       SB_DFFE      Q       inAddr[3]          0.796       -1.234
reg_mag_i.inAddr[5]          top|CLK       SB_DFFE      Q       inAddr[5]          0.796       -1.203
reg_mag_i.inAddr_fast[1]     top|CLK       SB_DFFE      Q       inAddr_fast[1]     0.796       -1.203
reg_mag_i.inAddr_fast[7]     top|CLK       SB_DFFE      Q       inAddr_fast[7]     0.796       -1.172
SPI_i.out_data[3]            top|CLK       SB_DFFE      Q       out_data[3]        0.796       -1.172
SPI_i.out_data[7]            top|CLK       SB_DFFE      Q       out_data[7]        0.796       -1.131
reg_mag_i.inAddr[6]          top|CLK       SB_DFFE      Q       inAddr[6]          0.796       -1.110
=====================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                      Required           
Instance                      Reference     Type          Pin     Net                       Time         Slack 
                              Clock                                                                            
---------------------------------------------------------------------------------------------------------------
reg_mag_i.outData[1]          top|CLK       SB_DFFE       D       outData_4[1]              7.249        -1.307
reg_mag_i.outData[3]          top|CLK       SB_DFFE       D       outData_4[3]              7.249        -1.307
reg_mag_i.outData[5]          top|CLK       SB_DFFE       D       outData_4[5]              7.249        -1.307
reg_mag_i.outData[7]          top|CLK       SB_DFFE       D       outData_4[7]              7.249        -1.307
SPI_i.bit_out_esr             top|CLK       SB_DFFESR     D       bit_out_2                 7.249        -1.276
reg_mag_i.outData[0]          top|CLK       SB_DFFE       D       N_19_i                    7.249        -1.214
reg_mag_i.outData[2]          top|CLK       SB_DFFE       D       N_17_i                    7.249        -1.214
reg_mag_i.outData[4]          top|CLK       SB_DFFE       D       N_15_i                    7.249        -1.214
reg_mag_i.outData[6]          top|CLK       SB_DFFE       D       N_13_i                    7.249        -1.214
reg_mag_i.registers_0_[0]     top|CLK       SB_DFFE       E       registers_0__1_sqmuxa     7.404        -1.059
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          reg_mag_i.inAddr[2] / Q
    Ending point:                            reg_mag_i.outData[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
reg_mag_i.inAddr[2]             SB_DFFE     Q        Out     0.796     0.796       -         
inAddr[2]                       Net         -        -       1.599     -           1         
reg_mag_i.inAddr_RNIO8HP[2]     SB_LUT4     I0       In      -         2.395       -         
reg_mag_i.inAddr_RNIO8HP[2]     SB_LUT4     O        Out     0.661     3.056       -         
inAddr_RNIO8HP[2]               Net         -        -       1.371     -           1         
reg_mag_i.inAddr_RNIUITV[4]     SB_LUT4     I1       In      -         4.427       -         
reg_mag_i.inAddr_RNIUITV[4]     SB_LUT4     O        Out     0.589     5.017       -         
inAddr_RNIUITV[4]               Net         -        -       1.371     -           12        
reg_mag_i.outData_RNO[1]        SB_LUT4     I0       In      -         6.388       -         
reg_mag_i.outData_RNO[1]        SB_LUT4     O        Out     0.661     7.049       -         
outData_4[1]                    Net         -        -       1.507     -           1         
reg_mag_i.outData[1]            SB_DFFE     D        In      -         8.556       -         
=============================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          reg_mag_i.inAddr[2] / Q
    Ending point:                            reg_mag_i.outData[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
reg_mag_i.inAddr[2]             SB_DFFE     Q        Out     0.796     0.796       -         
inAddr[2]                       Net         -        -       1.599     -           1         
reg_mag_i.inAddr_RNIO8HP[2]     SB_LUT4     I0       In      -         2.395       -         
reg_mag_i.inAddr_RNIO8HP[2]     SB_LUT4     O        Out     0.661     3.056       -         
inAddr_RNIO8HP[2]               Net         -        -       1.371     -           1         
reg_mag_i.inAddr_RNIUITV[4]     SB_LUT4     I1       In      -         4.427       -         
reg_mag_i.inAddr_RNIUITV[4]     SB_LUT4     O        Out     0.589     5.017       -         
inAddr_RNIUITV[4]               Net         -        -       1.371     -           12        
reg_mag_i.outData_RNO[3]        SB_LUT4     I0       In      -         6.388       -         
reg_mag_i.outData_RNO[3]        SB_LUT4     O        Out     0.661     7.049       -         
outData_4[3]                    Net         -        -       1.507     -           1         
reg_mag_i.outData[3]            SB_DFFE     D        In      -         8.556       -         
=============================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          reg_mag_i.inAddr[2] / Q
    Ending point:                            reg_mag_i.outData[5] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
reg_mag_i.inAddr[2]             SB_DFFE     Q        Out     0.796     0.796       -         
inAddr[2]                       Net         -        -       1.599     -           1         
reg_mag_i.inAddr_RNIO8HP[2]     SB_LUT4     I0       In      -         2.395       -         
reg_mag_i.inAddr_RNIO8HP[2]     SB_LUT4     O        Out     0.661     3.056       -         
inAddr_RNIO8HP[2]               Net         -        -       1.371     -           1         
reg_mag_i.inAddr_RNIUITV[4]     SB_LUT4     I1       In      -         4.427       -         
reg_mag_i.inAddr_RNIUITV[4]     SB_LUT4     O        Out     0.589     5.017       -         
inAddr_RNIUITV[4]               Net         -        -       1.371     -           12        
reg_mag_i.outData_RNO[5]        SB_LUT4     I0       In      -         6.388       -         
reg_mag_i.outData_RNO[5]        SB_LUT4     O        Out     0.661     7.049       -         
outData_4[5]                    Net         -        -       1.507     -           1         
reg_mag_i.outData[5]            SB_DFFE     D        In      -         8.556       -         
=============================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.556
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.307

    Number of logic level(s):                3
    Starting point:                          reg_mag_i.inAddr[2] / Q
    Ending point:                            reg_mag_i.outData[7] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
reg_mag_i.inAddr[2]             SB_DFFE     Q        Out     0.796     0.796       -         
inAddr[2]                       Net         -        -       1.599     -           1         
reg_mag_i.inAddr_RNIO8HP[2]     SB_LUT4     I0       In      -         2.395       -         
reg_mag_i.inAddr_RNIO8HP[2]     SB_LUT4     O        Out     0.661     3.056       -         
inAddr_RNIO8HP[2]               Net         -        -       1.371     -           1         
reg_mag_i.inAddr_RNIUITV[4]     SB_LUT4     I1       In      -         4.427       -         
reg_mag_i.inAddr_RNIUITV[4]     SB_LUT4     O        Out     0.589     5.017       -         
inAddr_RNIUITV[4]               Net         -        -       1.371     -           12        
reg_mag_i.outData_RNO[7]        SB_LUT4     I0       In      -         6.388       -         
reg_mag_i.outData_RNO[7]        SB_LUT4     O        Out     0.661     7.049       -         
outData_4[7]                    Net         -        -       1.507     -           1         
reg_mag_i.outData[7]            SB_DFFE     D        In      -         8.556       -         
=============================================================================================
Total path delay (propagation time + setup) of 8.711 is 2.863(32.9%) logic and 5.848(67.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.404
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.249

    - Propagation time:                      8.525
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.276

    Number of logic level(s):                3
    Starting point:                          reg_mag_i.inAddr_fast[0] / Q
    Ending point:                            reg_mag_i.outData[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                           Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
reg_mag_i.inAddr_fast[0]       SB_DFFE     Q        Out     0.796     0.796       -         
inAddr_fast[0]                 Net         -        -       1.599     -           5         
reg_mag_i.outData_RNO_2[1]     SB_LUT4     I0       In      -         2.395       -         
reg_mag_i.outData_RNO_2[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_75                           Net         -        -       1.371     -           1         
reg_mag_i.outData_RNO_0[1]     SB_LUT4     I0       In      -         4.427       -         
reg_mag_i.outData_RNO_0[1]     SB_LUT4     O        Out     0.661     5.089       -         
outData_4_f0_0_1[1]            Net         -        -       1.371     -           1         
reg_mag_i.outData_RNO[1]       SB_LUT4     I2       In      -         6.460       -         
reg_mag_i.outData_RNO[1]       SB_LUT4     O        Out     0.558     7.018       -         
outData_4[1]                   Net         -        -       1.507     -           1         
reg_mag_i.outData[1]           SB_DFFE     D        In      -         8.525       -         
============================================================================================
Total path delay (propagation time + setup) of 8.680 is 2.832(32.6%) logic and 5.848(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             3 uses
SB_CARRY        7 uses
SB_DFF          21 uses
SB_DFFE         86 uses
SB_DFFESR       9 uses
SB_DFFSR        2 uses
VCC             3 uses
SB_LUT4         124 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   118 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 124 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 124 = 124 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Dec 16 21:57:32 2020

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/FPGA/sbt_backend/bin/win32/opt\edifparser.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf " "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf " "-sC:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf ...
Warning: pin PIN_1 doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_2 doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_3 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_4 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_5 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_6 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_7 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_8 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_9 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_14 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_15 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_16 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_17 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_18 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_19 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_20 doesn't exist in the design netlist.ignoring the set_io command on line 59 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_21 doesn't exist in the design netlist.ignoring the set_io command on line 60 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_22 doesn't exist in the design netlist.ignoring the set_io command on line 61 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_23 doesn't exist in the design netlist.ignoring the set_io command on line 62 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_24 doesn't exist in the design netlist.ignoring the set_io command on line 63 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
Warning: pin -USBPU doesn't exist in the design netlist.ignoring the set_io command on line 84 of file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf 
parse file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/constraints/pins.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
sdc_reader OK C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
sdc_reader OK C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc 
Stored edif netlist at C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\constraints\clk.sdc )
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:\FPGA\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer
Timing library       - D:\FPGA\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:\FPGA\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	124
    Number of DFFs      	:	118
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	56
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	56
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Design Statistics after Packing
    Number of LUTs      	:	181
    Number of DFFs      	:	118
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	111
        LUT, DFF and CARRY	:	7
    Combinational LogicCells
        Only LUT         	:	63
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	181/7680
    PLBs                        :	24/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 39.1 (sec)

Final Design Statistics
    Number of LUTs      	:	181
    Number of DFFs      	:	118
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	181/7680
    PLBs                        :	35/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 179.46 MHz | Target: 135.14 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 40.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 575
used logic cells: 181
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\packer.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer" --translator "D:\FPGA\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 575
used logic cells: 181
Translating sdc file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top" "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\FPGA\sbt_backend\bin\win32\opt\sbrouter.exe D:\FPGA\sbt_backend\devices\ICE40P08.dev C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\netlist\oadb-top D:\FPGA\sbt_backend\devices\ice40LP8K.lib C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\router --sdf_file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 200 
I1212: Iteration  1 :    13 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"D:/FPGA/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --view rt --device "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"D:/FPGA/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --lib-file "D:\FPGA\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : D:\FPGA\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top --lib-file D:\FPGA\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\Shaun\Desktop\FPGA\TinyFPGA-BX-master\icecube2_template\template_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file D:\FPGA\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"D:/FPGA/sbt_backend/bin/win32/opt\bitmap.exe" "D:\FPGA\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/Shaun/Desktop/FPGA/TinyFPGA-BX-master/icecube2_template/template_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
1:38:04 PM
