--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2291 paths analyzed, 136 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.071ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X6Y211.G4), 871 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      5.898ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.171ns (0.513 - 4.684)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y206.YQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<3>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2
    SLICE_X3Y210.G1      net (fanout=4)        0.683   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<2>
    SLICE_X3Y210.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<0>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X0Y215.G4      net (fanout=8)        0.486   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X0Y215.Y       Tilo                  0.166   N954
                                                       u1_plasma_top/u2_ddr/address_ddr<11>1_2
    SLICE_X1Y206.G3      net (fanout=12)       0.576   u1_plasma_top/u2_ddr/address_ddr<11>1_1
    SLICE_X1Y206.Y       Tilo                  0.165   N965
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_0_SW0
    SLICE_X0Y217.F4      net (fanout=1)        0.605   N941
    SLICE_X0Y217.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<10>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_0
    SLICE_X2Y211.G4      net (fanout=1)        0.466   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<10>
    SLICE_X2Y211.COUT    Topcyg                0.478   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X2Y212.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X2Y212.XB      Tcinxb                0.339   u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X6Y212.F3      net (fanout=7)        0.604   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X6Y212.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X6Y211.G4      net (fanout=2)        0.304   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X6Y211.CLK     Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      5.898ns (2.174ns logic, 3.724ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      5.871ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.174ns (0.513 - 4.687)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y204.XQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1
    SLICE_X3Y210.G2      net (fanout=5)        0.656   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<1>
    SLICE_X3Y210.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<0>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X0Y215.G4      net (fanout=8)        0.486   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X0Y215.Y       Tilo                  0.166   N954
                                                       u1_plasma_top/u2_ddr/address_ddr<11>1_2
    SLICE_X1Y206.G3      net (fanout=12)       0.576   u1_plasma_top/u2_ddr/address_ddr<11>1_1
    SLICE_X1Y206.Y       Tilo                  0.165   N965
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_0_SW0
    SLICE_X0Y217.F4      net (fanout=1)        0.605   N941
    SLICE_X0Y217.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<10>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_0
    SLICE_X2Y211.G4      net (fanout=1)        0.466   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<10>
    SLICE_X2Y211.COUT    Topcyg                0.478   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X2Y212.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X2Y212.XB      Tcinxb                0.339   u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X6Y212.F3      net (fanout=7)        0.604   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X6Y212.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X6Y211.G4      net (fanout=2)        0.304   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X6Y211.CLK     Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      5.871ns (2.174ns logic, 3.697ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      5.864ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.171ns (0.513 - 4.684)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y206.YQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<3>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2
    SLICE_X3Y210.G1      net (fanout=4)        0.683   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<2>
    SLICE_X3Y210.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<0>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X0Y215.G4      net (fanout=8)        0.486   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X0Y215.Y       Tilo                  0.166   N954
                                                       u1_plasma_top/u2_ddr/address_ddr<11>1_2
    SLICE_X1Y206.F3      net (fanout=12)       0.573   u1_plasma_top/u2_ddr/address_ddr<11>1_1
    SLICE_X1Y206.X       Tilo                  0.165   N965
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_4_SW0
    SLICE_X0Y204.F2      net (fanout=1)        0.432   N965
    SLICE_X0Y204.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_4
    SLICE_X2Y209.G4      net (fanout=1)        0.456   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<2>
    SLICE_X2Y209.COUT    Topcyg                0.478   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X2Y210.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X2Y210.COUT    Tbyp                  0.076   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X2Y211.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X2Y211.COUT    Tbyp                  0.076   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X2Y212.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X2Y212.XB      Tcinxb                0.339   u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X6Y212.F3      net (fanout=7)        0.604   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X6Y212.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X6Y211.G4      net (fanout=2)        0.304   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X6Y211.CLK     Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      5.864ns (2.326ns logic, 3.538ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X6Y211.G3), 826 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      5.891ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.171ns (0.513 - 4.684)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y206.YQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<3>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2
    SLICE_X3Y210.G1      net (fanout=4)        0.683   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<2>
    SLICE_X3Y210.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<0>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X0Y215.G4      net (fanout=8)        0.486   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X0Y215.Y       Tilo                  0.166   N954
                                                       u1_plasma_top/u2_ddr/address_ddr<11>1_2
    SLICE_X1Y206.G3      net (fanout=12)       0.576   u1_plasma_top/u2_ddr/address_ddr<11>1_1
    SLICE_X1Y206.Y       Tilo                  0.165   N965
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_0_SW0
    SLICE_X0Y217.F4      net (fanout=1)        0.605   N941
    SLICE_X0Y217.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<10>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_0
    SLICE_X2Y211.G4      net (fanout=1)        0.466   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<10>
    SLICE_X2Y211.COUT    Topcyg                0.478   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X2Y212.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X2Y212.XB      Tcinxb                0.339   u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X7Y212.F4      net (fanout=7)        0.548   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X7Y212.X       Tilo                  0.165   N724
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>36_SW0
    SLICE_X6Y211.G3      net (fanout=2)        0.354   N724
    SLICE_X6Y211.CLK     Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      5.891ns (2.173ns logic, 3.718ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      5.864ns (Levels of Logic = 8)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.174ns (0.513 - 4.687)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y204.XQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1
    SLICE_X3Y210.G2      net (fanout=5)        0.656   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<1>
    SLICE_X3Y210.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<0>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X0Y215.G4      net (fanout=8)        0.486   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X0Y215.Y       Tilo                  0.166   N954
                                                       u1_plasma_top/u2_ddr/address_ddr<11>1_2
    SLICE_X1Y206.G3      net (fanout=12)       0.576   u1_plasma_top/u2_ddr/address_ddr<11>1_1
    SLICE_X1Y206.Y       Tilo                  0.165   N965
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_0_SW0
    SLICE_X0Y217.F4      net (fanout=1)        0.605   N941
    SLICE_X0Y217.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<10>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_0
    SLICE_X2Y211.G4      net (fanout=1)        0.466   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<10>
    SLICE_X2Y211.COUT    Topcyg                0.478   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X2Y212.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X2Y212.XB      Tcinxb                0.339   u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X7Y212.F4      net (fanout=7)        0.548   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X7Y212.X       Tilo                  0.165   N724
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>36_SW0
    SLICE_X6Y211.G3      net (fanout=2)        0.354   N724
    SLICE_X6Y211.CLK     Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      5.864ns (2.173ns logic, 3.691ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      5.857ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.171ns (0.513 - 4.684)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y206.YQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<3>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_2
    SLICE_X3Y210.G1      net (fanout=4)        0.683   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<2>
    SLICE_X3Y210.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<0>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X0Y215.G4      net (fanout=8)        0.486   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X0Y215.Y       Tilo                  0.166   N954
                                                       u1_plasma_top/u2_ddr/address_ddr<11>1_2
    SLICE_X1Y206.F3      net (fanout=12)       0.573   u1_plasma_top/u2_ddr/address_ddr<11>1_1
    SLICE_X1Y206.X       Tilo                  0.165   N965
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_4_SW0
    SLICE_X0Y204.F2      net (fanout=1)        0.432   N965
    SLICE_X0Y204.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_4
    SLICE_X2Y209.G4      net (fanout=1)        0.456   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<2>
    SLICE_X2Y209.COUT    Topcyg                0.478   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X2Y210.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X2Y210.COUT    Tbyp                  0.076   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X2Y211.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X2Y211.COUT    Tbyp                  0.076   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X2Y212.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X2Y212.XB      Tcinxb                0.339   u1_plasma_top/u2_ddr/u2_ddr/address_row_3_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X7Y212.F4      net (fanout=7)        0.548   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X7Y212.X       Tilo                  0.165   N724
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>36_SW0
    SLICE_X6Y211.G3      net (fanout=2)        0.354   N724
    SLICE_X6Y211.CLK     Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      5.857ns (2.325ns logic, 3.532ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X6Y211.G2), 77 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_3 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      4.108ns (Levels of Logic = 6)
  Clock Path Skew:      -4.152ns (0.513 - 4.665)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_3 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y212.XQ      Tcko                  0.291   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt<3>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_3
    SLICE_X4Y211.G3      net (fanout=6)        0.421   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt<3>
    SLICE_X4Y211.Y       Tilo                  0.166   u1_plasma_top/u2_ddr/u1_ddr_init/cnt_done831
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000_SW0_SW0
    SLICE_X5Y209.F3      net (fanout=1)        0.349   N693
    SLICE_X5Y209.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000
    SLICE_X3Y210.F2      net (fanout=14)       0.690   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
    SLICE_X3Y210.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<0>
                                                       u1_plasma_top/u2_ddr/byte_we_ddr<3>1
    SLICE_X7Y211.G4      net (fanout=2)        0.481   u1_plasma_top/u2_ddr/byte_we_ddr<0>
    SLICE_X7Y211.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<1>42
                                                       u1_plasma_top/u2_ddr/u2_ddr/state_prev_and0000481
    SLICE_X4Y209.F4      net (fanout=10)       0.367   u1_plasma_top/u2_ddr/u2_ddr/state_prev_and0000
    SLICE_X4Y209.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X6Y211.G2      net (fanout=2)        0.460   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X6Y211.CLK     Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      4.108ns (1.340ns logic, 2.768ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      4.051ns (Levels of Logic = 6)
  Clock Path Skew:      -4.145ns (0.513 - 4.658)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_0 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y208.YQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_0
    SLICE_X5Y209.G1      net (fanout=6)        0.558   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt<0>
    SLICE_X5Y209.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/cnt_done811
    SLICE_X5Y209.F4      net (fanout=2)        0.140   u1_plasma_top/u2_ddr/u1_ddr_init/N9
    SLICE_X5Y209.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000
    SLICE_X3Y210.F2      net (fanout=14)       0.690   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
    SLICE_X3Y210.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<0>
                                                       u1_plasma_top/u2_ddr/byte_we_ddr<3>1
    SLICE_X7Y211.G4      net (fanout=2)        0.481   u1_plasma_top/u2_ddr/byte_we_ddr<0>
    SLICE_X7Y211.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<1>42
                                                       u1_plasma_top/u2_ddr/u2_ddr/state_prev_and0000481
    SLICE_X4Y209.F4      net (fanout=10)       0.367   u1_plasma_top/u2_ddr/u2_ddr/state_prev_and0000
    SLICE_X4Y209.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X6Y211.G2      net (fanout=2)        0.460   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X6Y211.CLK     Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      4.051ns (1.355ns logic, 2.696ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_6 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      4.028ns (Levels of Logic = 6)
  Clock Path Skew:      -4.149ns (0.513 - 4.662)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_6 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y210.YQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt<7>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_6
    SLICE_X4Y211.G4      net (fanout=5)        0.325   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt<6>
    SLICE_X4Y211.Y       Tilo                  0.166   u1_plasma_top/u2_ddr/u1_ddr_init/cnt_done831
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000_SW0_SW0
    SLICE_X5Y209.F3      net (fanout=1)        0.349   N693
    SLICE_X5Y209.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000
    SLICE_X3Y210.F2      net (fanout=14)       0.690   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
    SLICE_X3Y210.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<0>
                                                       u1_plasma_top/u2_ddr/byte_we_ddr<3>1
    SLICE_X7Y211.G4      net (fanout=2)        0.481   u1_plasma_top/u2_ddr/byte_we_ddr<0>
    SLICE_X7Y211.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<1>42
                                                       u1_plasma_top/u2_ddr/u2_ddr/state_prev_and0000481
    SLICE_X4Y209.F4      net (fanout=10)       0.367   u1_plasma_top/u2_ddr/u2_ddr/state_prev_and0000
    SLICE_X4Y209.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X6Y211.G2      net (fanout=2)        0.460   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X6Y211.CLK     Tgck                  0.222   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (1.356ns logic, 2.672ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_107 (SLICE_X38Y224.CE), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_107 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.496ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.810 - 0.823)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y231.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X43Y224.F4     net (fanout=13)       0.659   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X43Y224.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X38Y224.CE     net (fanout=8)        0.404   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X38Y224.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<107>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_107
    -------------------------------------------------  ---------------------------
    Total                                      1.496ns (0.433ns logic, 1.063ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_107 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.287ns (Levels of Logic = 1)
  Clock Path Skew:      -0.182ns (0.810 - 0.992)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y230.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X43Y224.F2     net (fanout=14)       1.465   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X43Y224.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X38Y224.CE     net (fanout=8)        0.404   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X38Y224.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<107>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_107
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (0.418ns logic, 1.869ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_107 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.511ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.810 - 0.823)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3 to u1_plasma_top/u2_ddr/u2_ddr/data_read_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y230.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3
    SLICE_X42Y218.G4     net (fanout=5)        0.918   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
    SLICE_X42Y218.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011
    SLICE_X43Y224.F1     net (fanout=4)        0.603   N3
    SLICE_X43Y224.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X38Y224.CE     net (fanout=8)        0.404   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X38Y224.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<107>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_107
    -------------------------------------------------  ---------------------------
    Total                                      2.511ns (0.586ns logic, 1.925ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_106 (SLICE_X38Y224.CE), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_106 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.496ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.810 - 0.823)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y231.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X43Y224.F4     net (fanout=13)       0.659   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X43Y224.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X38Y224.CE     net (fanout=8)        0.404   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X38Y224.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<107>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_106
    -------------------------------------------------  ---------------------------
    Total                                      1.496ns (0.433ns logic, 1.063ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_106 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.287ns (Levels of Logic = 1)
  Clock Path Skew:      -0.182ns (0.810 - 0.992)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y230.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X43Y224.F2     net (fanout=14)       1.465   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X43Y224.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X38Y224.CE     net (fanout=8)        0.404   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X38Y224.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<107>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_106
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (0.418ns logic, 1.869ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_106 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.511ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.810 - 0.823)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3 to u1_plasma_top/u2_ddr/u2_ddr/data_read_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y230.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3
    SLICE_X42Y218.G4     net (fanout=5)        0.918   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
    SLICE_X42Y218.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011
    SLICE_X43Y224.F1     net (fanout=4)        0.603   N3
    SLICE_X43Y224.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X38Y224.CE     net (fanout=8)        0.404   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X38Y224.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<107>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_106
    -------------------------------------------------  ---------------------------
    Total                                      2.511ns (0.586ns logic, 1.925ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_109 (SLICE_X36Y221.CE), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.654ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_109 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.643ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (1.789 - 1.794)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y231.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X43Y224.F4     net (fanout=13)       0.659   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X43Y224.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X36Y221.CE     net (fanout=8)        0.551   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X36Y221.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<109>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_109
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (0.433ns logic, 1.210ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.614ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_109 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.434ns (Levels of Logic = 1)
  Clock Path Skew:      -0.174ns (1.789 - 1.963)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y230.XQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X43Y224.F2     net (fanout=14)       1.465   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X43Y224.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X36Y221.CE     net (fanout=8)        0.551   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X36Y221.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<109>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_109
    -------------------------------------------------  ---------------------------
    Total                                      2.434ns (0.418ns logic, 2.016ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.669ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_109 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.658ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (1.789 - 1.794)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3 to u1_plasma_top/u2_ddr/u2_ddr/data_read_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y230.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3
    SLICE_X42Y218.G4     net (fanout=5)        0.918   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
    SLICE_X42Y218.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011
    SLICE_X43Y224.F1     net (fanout=4)        0.603   N3
    SLICE_X43Y224.X      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X36Y221.CE     net (fanout=8)        0.551   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X36Y221.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<109>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_109
    -------------------------------------------------  ---------------------------
    Total                                      2.658ns (0.586ns logic, 2.072ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0/SR
  Location pin: SLICE_X23Y230.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0/SR
  Location pin: SLICE_X23Y230.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/cycle_count2<1>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/cycle_count2_1/SR
  Location pin: SLICE_X23Y235.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 75435133 paths analyzed, 4928 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.266ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_127 (SLICE_X19Y174.F2), 876 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_127 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.707ns (Levels of Logic = 8)
  Clock Path Skew:      -4.002ns (0.359 - 4.361)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y149.YQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X25Y149.G1     net (fanout=18)       0.510   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X25Y149.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X27Y149.G2     net (fanout=16)       0.493   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X27Y149.Y      Tilo                  0.165   N881
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X27Y150.G3     net (fanout=12)       0.403   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X27Y150.Y      Tilo                  0.165   N891
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>1
    SLICE_X34Y152.F1     net (fanout=65)       1.628   u1_plasma_top/u1_plasma/u1_cpu/rt_index<0>
    SLICE_X34Y152.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<7>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[7].reg_bit2b.SLICEM_F
    SLICE_X31Y150.G3     net (fanout=1)        0.532   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<7>
    SLICE_X31Y150.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<7>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<7>1
    SLICE_X27Y151.F1     net (fanout=12)       0.716   u1_plasma_top/u1_plasma/u1_cpu/reg_target<7>
    SLICE_X27Y151.X      Tilo                  0.165   N88
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>_SW0
    SLICE_X18Y175.G2     net (fanout=2)        1.420   N88
    SLICE_X18Y175.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1_di_mux0001<31>16
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>
    SLICE_X19Y174.F2     net (fanout=4)        0.299   u1_plasma_top/data_write<127>
    SLICE_X19Y174.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<127>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_127_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_127
    -------------------------------------------------  ---------------------------
    Total                                      7.707ns (1.706ns logic, 6.001ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_127 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.712ns (Levels of Logic = 8)
  Clock Path Skew:      -3.941ns (0.359 - 4.300)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y144.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3
    SLICE_X27Y146.G2     net (fanout=19)       0.678   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
    SLICE_X27Y146.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X27Y149.G3     net (fanout=2)        0.346   N487
    SLICE_X27Y149.Y      Tilo                  0.165   N881
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X27Y150.G3     net (fanout=12)       0.403   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X27Y150.Y      Tilo                  0.165   N891
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>1
    SLICE_X34Y152.F1     net (fanout=65)       1.628   u1_plasma_top/u1_plasma/u1_cpu/rt_index<0>
    SLICE_X34Y152.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<7>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[7].reg_bit2b.SLICEM_F
    SLICE_X31Y150.G3     net (fanout=1)        0.532   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<7>
    SLICE_X31Y150.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<7>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<7>1
    SLICE_X27Y151.F1     net (fanout=12)       0.716   u1_plasma_top/u1_plasma/u1_cpu/reg_target<7>
    SLICE_X27Y151.X      Tilo                  0.165   N88
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>_SW0
    SLICE_X18Y175.G2     net (fanout=2)        1.420   N88
    SLICE_X18Y175.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1_di_mux0001<31>16
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>
    SLICE_X19Y174.F2     net (fanout=4)        0.299   u1_plasma_top/data_write<127>
    SLICE_X19Y174.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<127>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_127_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_127
    -------------------------------------------------  ---------------------------
    Total                                      7.712ns (1.690ns logic, 6.022ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_127 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.653ns (Levels of Logic = 8)
  Clock Path Skew:      -3.994ns (0.359 - 4.353)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_127
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y147.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1
    SLICE_X25Y149.G2     net (fanout=1)        0.472   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1
    SLICE_X25Y149.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X27Y149.G2     net (fanout=16)       0.493   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X27Y149.Y      Tilo                  0.165   N881
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X27Y150.G3     net (fanout=12)       0.403   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X27Y150.Y      Tilo                  0.165   N891
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<0>1
    SLICE_X34Y152.F1     net (fanout=65)       1.628   u1_plasma_top/u1_plasma/u1_cpu/rt_index<0>
    SLICE_X34Y152.X      Tilo                  0.166   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<7>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[7].reg_bit2b.SLICEM_F
    SLICE_X31Y150.G3     net (fanout=1)        0.532   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2B<7>
    SLICE_X31Y150.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<7>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<7>1
    SLICE_X27Y151.F1     net (fanout=12)       0.716   u1_plasma_top/u1_plasma/u1_cpu/reg_target<7>
    SLICE_X27Y151.X      Tilo                  0.165   N88
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>_SW0
    SLICE_X18Y175.G2     net (fanout=2)        1.420   N88
    SLICE_X18Y175.Y      Tilo                  0.166   u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block1_di_mux0001<31>16
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<31>
    SLICE_X19Y174.F2     net (fanout=4)        0.299   u1_plasma_top/data_write<127>
    SLICE_X19Y174.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<127>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_127_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_127
    -------------------------------------------------  ---------------------------
    Total                                      7.653ns (1.690ns logic, 5.963ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_97 (SLICE_X37Y151.F1), 70 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_97 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.094ns (Levels of Logic = 6)
  Clock Path Skew:      -4.265ns (0.096 - 4.361)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y149.YQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X25Y149.G1     net (fanout=18)       0.510   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X25Y149.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X27Y149.G2     net (fanout=16)       0.493   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X27Y149.Y      Tilo                  0.165   N881
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X23Y150.G3     net (fanout=12)       0.572   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X23Y150.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<3>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X19Y150.G2     net (fanout=10)       0.692   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X19Y150.Y      Tilo                  0.165   N1255
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<1>1
    SLICE_X37Y170.G1     net (fanout=13)       1.657   u1_plasma_top/u1_plasma/u1_cpu/mem_source<1>
    SLICE_X37Y170.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<0>21
    SLICE_X37Y151.F1     net (fanout=40)       1.796   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N27
    SLICE_X37Y151.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<97>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_97_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_97
    -------------------------------------------------  ---------------------------
    Total                                      7.094ns (1.374ns logic, 5.720ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_97 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.099ns (Levels of Logic = 6)
  Clock Path Skew:      -4.204ns (0.096 - 4.300)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y144.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3
    SLICE_X27Y146.G2     net (fanout=19)       0.678   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
    SLICE_X27Y146.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X27Y149.G3     net (fanout=2)        0.346   N487
    SLICE_X27Y149.Y      Tilo                  0.165   N881
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X23Y150.G3     net (fanout=12)       0.572   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X23Y150.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<3>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X19Y150.G2     net (fanout=10)       0.692   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X19Y150.Y      Tilo                  0.165   N1255
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<1>1
    SLICE_X37Y170.G1     net (fanout=13)       1.657   u1_plasma_top/u1_plasma/u1_cpu/mem_source<1>
    SLICE_X37Y170.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<0>21
    SLICE_X37Y151.F1     net (fanout=40)       1.796   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N27
    SLICE_X37Y151.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<97>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_97_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_97
    -------------------------------------------------  ---------------------------
    Total                                      7.099ns (1.358ns logic, 5.741ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_97 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.040ns (Levels of Logic = 6)
  Clock Path Skew:      -4.257ns (0.096 - 4.353)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y147.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1
    SLICE_X25Y149.G2     net (fanout=1)        0.472   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1
    SLICE_X25Y149.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X27Y149.G2     net (fanout=16)       0.493   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X27Y149.Y      Tilo                  0.165   N881
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X23Y150.G3     net (fanout=12)       0.572   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X23Y150.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<3>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X19Y150.G2     net (fanout=10)       0.692   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X19Y150.Y      Tilo                  0.165   N1255
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<1>1
    SLICE_X37Y170.G1     net (fanout=13)       1.657   u1_plasma_top/u1_plasma/u1_cpu/mem_source<1>
    SLICE_X37Y170.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<0>21
    SLICE_X37Y151.F1     net (fanout=40)       1.796   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N27
    SLICE_X37Y151.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<97>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_97_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_97
    -------------------------------------------------  ---------------------------
    Total                                      7.040ns (1.358ns logic, 5.682ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_96 (SLICE_X37Y151.G1), 70 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_96 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.091ns (Levels of Logic = 6)
  Clock Path Skew:      -4.265ns (0.096 - 4.361)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y149.YQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X25Y149.G1     net (fanout=18)       0.510   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X25Y149.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X27Y149.G2     net (fanout=16)       0.493   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X27Y149.Y      Tilo                  0.165   N881
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X23Y150.G3     net (fanout=12)       0.572   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X23Y150.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<3>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X19Y150.G2     net (fanout=10)       0.692   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X19Y150.Y      Tilo                  0.165   N1255
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<1>1
    SLICE_X37Y170.G1     net (fanout=13)       1.657   u1_plasma_top/u1_plasma/u1_cpu/mem_source<1>
    SLICE_X37Y170.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<0>21
    SLICE_X37Y151.G1     net (fanout=40)       1.796   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N27
    SLICE_X37Y151.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<97>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_96_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_96
    -------------------------------------------------  ---------------------------
    Total                                      7.091ns (1.371ns logic, 5.720ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.907ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_96 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.096ns (Levels of Logic = 6)
  Clock Path Skew:      -4.204ns (0.096 - 4.300)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y144.XQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_3
    SLICE_X27Y146.G2     net (fanout=19)       0.678   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<3>
    SLICE_X27Y146.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_SW0_SW0
    SLICE_X27Y149.G3     net (fanout=2)        0.346   N487
    SLICE_X27Y149.Y      Tilo                  0.165   N881
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X23Y150.G3     net (fanout=12)       0.572   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X23Y150.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<3>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X19Y150.G2     net (fanout=10)       0.692   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X19Y150.Y      Tilo                  0.165   N1255
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<1>1
    SLICE_X37Y170.G1     net (fanout=13)       1.657   u1_plasma_top/u1_plasma/u1_cpu/mem_source<1>
    SLICE_X37Y170.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<0>21
    SLICE_X37Y151.G1     net (fanout=40)       1.796   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N27
    SLICE_X37Y151.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<97>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_96_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_96
    -------------------------------------------------  ---------------------------
    Total                                      7.096ns (1.355ns logic, 5.741ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_96 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.037ns (Levels of Logic = 6)
  Clock Path Skew:      -4.257ns (0.096 - 4.353)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y147.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_1_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1
    SLICE_X25Y149.G2     net (fanout=1)        0.472   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1
    SLICE_X25Y149.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X27Y149.G2     net (fanout=16)       0.493   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X27Y149.Y      Tilo                  0.165   N881
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X23Y150.G3     net (fanout=12)       0.572   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X23Y150.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<3>1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<0>11
    SLICE_X19Y150.G2     net (fanout=10)       0.692   u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64
    SLICE_X19Y150.Y      Tilo                  0.165   N1255
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out<1>1
    SLICE_X37Y170.G1     net (fanout=13)       1.657   u1_plasma_top/u1_plasma/u1_cpu/mem_source<1>
    SLICE_X37Y170.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<8>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<0>21
    SLICE_X37Y151.G1     net (fanout=40)       1.796   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N27
    SLICE_X37Y151.CLK    Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_write2<97>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_96_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_96
    -------------------------------------------------  ---------------------------
    Total                                      7.037ns (1.355ns logic, 5.682ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_write_reg_7 (SLICE_X36Y170.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u3_uart/data_write_reg_8 (FF)
  Destination:          u1_plasma_top/u1_plasma/u3_uart/data_write_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u3_uart/data_write_reg_8 to u1_plasma_top/u1_plasma/u3_uart/data_write_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y170.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<8>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_write_reg_8
    SLICE_X36Y170.F4     net (fanout=1)        0.262   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<8>
    SLICE_X36Y170.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u3_uart/data_write_reg<7>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_write_reg_mux0000<7>1
                                                       u1_plasma_top/u1_plasma/u3_uart/data_write_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.148ns logic, 0.262ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_114 (SLICE_X34Y158.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/data_write2_98 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_114 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk_2x falling at 38.204ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 38.204ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/data_write2_98 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_114
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y159.YQ     Tcko                  0.225   u1_plasma_top/u2_ddr/u2_ddr/data_write2<99>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_98
    SLICE_X34Y158.G4     net (fanout=1)        0.272   u1_plasma_top/u2_ddr/u2_ddr/data_write2<98>
    SLICE_X34Y158.CLK    Tckg        (-Th)     0.076   u1_plasma_top/u2_ddr/u2_ddr/data_write2<115>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_114_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_114
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.149ns logic, 0.272ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_25 (SLICE_X18Y160.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_25 (FF)
  Destination:          u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_25 to u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y161.XQ     Tcko                  0.283   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_25
    SLICE_X18Y160.F4     net (fanout=1)        0.262   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<25>
    SLICE_X18Y160.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<25>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux0000581
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.163ns logic, 0.262ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Location pin: RAMB16_X3Y19.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Location pin: RAMB16_X2Y26.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|     17.473ns|            0|            3|            0|     75437424|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|     22.071ns|     12.133ns|            3|            0|         2291|     75435133|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     24.266ns|          N/A|            0|            0|     75435133|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    6.583|         |    8.511|    5.410|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3  Score: 11648  (Setup/Max: 11648, Hold: 0)

Constraints cover 75437424 paths, 0 nets, and 15738 connections

Design statistics:
   Minimum period:  24.266ns{1}   (Maximum frequency:  41.210MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May 31 18:47:48 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 434 MB



