

================================================================
== Vivado HLS Report for 'cordicCos_fix'
================================================================
* Date:           Tue Oct  6 18:20:58 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Iris-recognition
* Solution:       PYNQ_SOLUTION
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.621 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24| 0.240 us | 0.240 us |   24|   24|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       20|       20|         2|          -|          -|    10|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.43>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = call float @_ssdm_op_Read.ap_auto.float(float %x)" [Iris-recognition/sine.cpp:120]   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (4.43ns)   --->   "%d_assign = fpext float %x_read to double" [Iris-recognition/sine.cpp:121]   --->   Operation 8 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.62>
ST_2 : Operation 9 [1/2] (4.43ns)   --->   "%d_assign = fpext float %x_read to double" [Iris-recognition/sine.cpp:121]   --->   Operation 9 'fpext' 'd_assign' <Predicate = true> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [Iris-recognition/sine.cpp:121]   --->   Operation 10 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [Iris-recognition/sine.cpp:121]   --->   Operation 11 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [Iris-recognition/sine.cpp:121]   --->   Operation 12 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [Iris-recognition/sine.cpp:121]   --->   Operation 13 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [Iris-recognition/sine.cpp:121]   --->   Operation 14 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [Iris-recognition/sine.cpp:121]   --->   Operation 15 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [Iris-recognition/sine.cpp:121]   --->   Operation 16 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_85 = zext i53 %tmp to i54" [Iris-recognition/sine.cpp:121]   --->   Operation 17 'zext' 'p_Result_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.23ns)   --->   "%man_V_13 = sub i54 0, %p_Result_85" [Iris-recognition/sine.cpp:121]   --->   Operation 18 'sub' 'man_V_13' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.94ns)   --->   "%man_V_14 = select i1 %p_Result_s, i54 %man_V_13, i54 %p_Result_85" [Iris-recognition/sine.cpp:121]   --->   Operation 19 'select' 'man_V_14' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [Iris-recognition/sine.cpp:121]   --->   Operation 20 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [Iris-recognition/sine.cpp:121]   --->   Operation 21 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_59 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %F2, i32 3, i32 11)" [Iris-recognition/sine.cpp:121]   --->   Operation 22 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.66ns)   --->   "%icmp_ln581 = icmp sgt i9 %tmp_59, 0" [Iris-recognition/sine.cpp:121]   --->   Operation 23 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -7, %F2" [Iris-recognition/sine.cpp:121]   --->   Operation 24 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 7, %F2" [Iris-recognition/sine.cpp:121]   --->   Operation 25 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [Iris-recognition/sine.cpp:121]   --->   Operation 26 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 7" [Iris-recognition/sine.cpp:121]   --->   Operation 27 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_14 to i8" [Iris-recognition/sine.cpp:121]   --->   Operation 28 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_60 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sh_amt, i32 3, i32 11)" [Iris-recognition/sine.cpp:121]   --->   Operation 29 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.58>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_10)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [Iris-recognition/sine.cpp:121]   --->   Operation 30 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [Iris-recognition/sine.cpp:121]   --->   Operation 31 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.66ns)   --->   "%icmp_ln603 = icmp eq i9 %tmp_60, 0" [Iris-recognition/sine.cpp:121]   --->   Operation 32 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_10)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [Iris-recognition/sine.cpp:121]   --->   Operation 33 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_10)   --->   "%ashr_ln586 = ashr i54 %man_V_14, %zext_ln586" [Iris-recognition/sine.cpp:121]   --->   Operation 34 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_10)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i8" [Iris-recognition/sine.cpp:121]   --->   Operation 35 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [Iris-recognition/sine.cpp:121]   --->   Operation 36 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [Iris-recognition/sine.cpp:121]   --->   Operation 37 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [Iris-recognition/sine.cpp:121]   --->   Operation 38 'or' 'or_ln582' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [Iris-recognition/sine.cpp:121]   --->   Operation 39 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [Iris-recognition/sine.cpp:121]   --->   Operation 40 'and' 'and_ln581' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.97ns)   --->   "%and_ln585 = and i1 %and_ln581, %icmp_ln585" [Iris-recognition/sine.cpp:121]   --->   Operation 41 'and' 'and_ln585' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [Iris-recognition/sine.cpp:121]   --->   Operation 42 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_8 = and i1 %and_ln581, %xor_ln585" [Iris-recognition/sine.cpp:121]   --->   Operation 43 'and' 'and_ln585_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [Iris-recognition/sine.cpp:121]   --->   Operation 44 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [Iris-recognition/sine.cpp:121]   --->   Operation 45 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [Iris-recognition/sine.cpp:121]   --->   Operation 46 'and' 'and_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_8" [Iris-recognition/sine.cpp:121]   --->   Operation 47 'or' 'or_ln603' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln603_10 = select i1 %and_ln585, i8 %trunc_ln586, i8 %trunc_ln583" [Iris-recognition/sine.cpp:121]   --->   Operation 48 'select' 'select_ln603_10' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_8)   --->   "%or_ln603_7 = or i1 %and_ln585, %and_ln582" [Iris-recognition/sine.cpp:121]   --->   Operation 49 'or' 'or_ln603_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_8 = or i1 %or_ln603, %or_ln603_7" [Iris-recognition/sine.cpp:121]   --->   Operation 50 'or' 'or_ln603_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.39>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%trunc_ln581 = trunc i12 %sh_amt to i8" [Iris-recognition/sine.cpp:121]   --->   Operation 51 'trunc' 'trunc_ln581' <Predicate = (and_ln603 & or_ln603 & or_ln603_8)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%bitcast_ln696 = bitcast float %x_read to i32" [Iris-recognition/sine.cpp:121]   --->   Operation 52 'bitcast' 'bitcast_ln696' <Predicate = (!and_ln603 & or_ln603 & or_ln603_8)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [Iris-recognition/sine.cpp:121]   --->   Operation 53 'bitselect' 'tmp_61' <Predicate = (!and_ln603 & or_ln603 & or_ln603_8)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%select_ln588 = select i1 %tmp_61, i8 -1, i8 0" [Iris-recognition/sine.cpp:121]   --->   Operation 54 'select' 'select_ln588' <Predicate = (!and_ln603 & or_ln603 & or_ln603_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%shl_ln604 = shl i8 %trunc_ln583, %trunc_ln581" [Iris-recognition/sine.cpp:121]   --->   Operation 55 'shl' 'shl_ln604' <Predicate = (and_ln603 & or_ln603 & or_ln603_8)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_11)   --->   "%select_ln603 = select i1 %and_ln603, i8 %shl_ln604, i8 %select_ln588" [Iris-recognition/sine.cpp:121]   --->   Operation 56 'select' 'select_ln603' <Predicate = (or_ln603 & or_ln603_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (3.14ns) (out node of the LUT)   --->   "%select_ln603_11 = select i1 %or_ln603, i8 %select_ln603, i8 %select_ln603_10" [Iris-recognition/sine.cpp:121]   --->   Operation 57 'select' 'select_ln603_11' <Predicate = (or_ln603_8)> <Delay = 3.14> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln603_12 = select i1 %or_ln603_8, i8 %select_ln603_11, i8 0" [Iris-recognition/sine.cpp:121]   --->   Operation 58 'select' 'select_ln603_12' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.76ns)   --->   "br label %ap_fixed_base.exit7" [Iris-recognition/sine.cpp:125]   --->   Operation 59 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%z_r_old_V = phi i8 [ %z_r_V, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv ], [ 77, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv ]"   --->   Operation 60 'phi' 'z_r_old_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%p_Val2_88 = phi i8 [ %phi_V, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv ], [ %select_ln603_12, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv ]"   --->   Operation 61 'phi' 'p_Val2_88' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%z_i_old_V = phi i8 [ %z_i_V, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv ], [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv ]"   --->   Operation 62 'phi' 'z_i_old_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%ush = phi i4 [ %n, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv ], [ 0, %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit_ifconv ]"   --->   Operation 63 'phi' 'ush' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i4 %ush to i8" [Iris-recognition/sine.cpp:125]   --->   Operation 64 'zext' 'zext_ln125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.30ns)   --->   "%icmp_ln125 = icmp eq i4 %ush, -6" [Iris-recognition/sine.cpp:125]   --->   Operation 65 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 66 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.73ns)   --->   "%n = add i4 %ush, 1" [Iris-recognition/sine.cpp:125]   --->   Operation 67 'add' 'n' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln125, label %0, label %_ZN8ap_fixedILi8ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi4ELi0ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv" [Iris-recognition/sine.cpp:125]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i4 %ush to i64" [Iris-recognition/sine.cpp:126]   --->   Operation 69 'zext' 'zext_ln126' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%arctan_V233_addr = getelementptr [50 x i4]* @arctan_V233, i64 0, i64 %zext_ln126" [Iris-recognition/sine.cpp:126]   --->   Operation 70 'getelementptr' 'arctan_V233_addr' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (3.25ns)   --->   "%p_Val2_106 = load i4* %arctan_V233_addr, align 1" [Iris-recognition/sine.cpp:126]   --->   Operation 71 'load' 'p_Val2_106' <Predicate = (!icmp_ln125)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 50> <ROM>
ST_5 : Operation 72 [1/1] (3.14ns)   --->   "%r_V = ashr i8 -128, %zext_ln125" [Iris-recognition/sine.cpp:127]   --->   Operation 72 'ashr' 'r_V' <Predicate = (!icmp_ln125)> <Delay = 3.14> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "ret i8 %z_r_old_V" [Iris-recognition/sine.cpp:143]   --->   Operation 73 'ret' <Predicate = (icmp_ln125)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.36>
ST_6 : Operation 74 [1/2] (3.25ns)   --->   "%p_Val2_106 = load i4* %arctan_V233_addr, align 1" [Iris-recognition/sine.cpp:126]   --->   Operation 74 'load' 'p_Val2_106' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 50> <ROM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%a_V = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %p_Val2_106, i3 0)" [Iris-recognition/sine.cpp:126]   --->   Operation 75 'bitconcatenate' 'a_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i7 %a_V to i8" [Iris-recognition/sine.cpp:126]   --->   Operation 76 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_88, i32 7)" [Iris-recognition/sine.cpp:131]   --->   Operation 77 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.91ns)   --->   "%sub_ln703 = sub i8 %p_Val2_88, %zext_ln728" [Iris-recognition/sine.cpp:132]   --->   Operation 78 'sub' 'sub_ln703' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i8 %z_i_old_V to i15" [Iris-recognition/sine.cpp:133]   --->   Operation 79 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i8 %r_V to i15" [Iris-recognition/sine.cpp:133]   --->   Operation 80 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%lhs_V = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %z_r_old_V, i7 0)" [Iris-recognition/sine.cpp:133]   --->   Operation 81 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (4.17ns)   --->   "%mul_ln1193 = mul i15 %sext_ln1118_5, %sext_ln1118" [Iris-recognition/sine.cpp:133]   --->   Operation 82 'mul' 'mul_ln1193' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (1.94ns)   --->   "%ret_V = sub i15 %lhs_V, %mul_ln1193" [Iris-recognition/sine.cpp:133]   --->   Operation 83 'sub' 'ret_V' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i8 %z_r_old_V to i15" [Iris-recognition/sine.cpp:134]   --->   Operation 84 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %z_i_old_V, i7 0)" [Iris-recognition/sine.cpp:134]   --->   Operation 85 'bitconcatenate' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (4.17ns)   --->   "%mul_ln703 = mul i15 %sext_ln1118_6, %sext_ln1118_5" [Iris-recognition/sine.cpp:134]   --->   Operation 86 'mul' 'mul_ln703' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.94ns)   --->   "%ret_V_9 = add i15 %mul_ln703, %lhs_V_5" [Iris-recognition/sine.cpp:134]   --->   Operation 87 'add' 'ret_V_9' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.91ns)   --->   "%add_ln703 = add i8 %p_Val2_88, %zext_ln728" [Iris-recognition/sine.cpp:132]   --->   Operation 88 'add' 'add_ln703' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.94ns)   --->   "%ret_V_10 = add i15 %lhs_V, %mul_ln1193" [Iris-recognition/sine.cpp:139]   --->   Operation 89 'add' 'ret_V_10' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (1.94ns)   --->   "%ret_V_11 = sub i15 %lhs_V_5, %mul_ln703" [Iris-recognition/sine.cpp:140]   --->   Operation 90 'sub' 'ret_V_11' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (1.24ns)   --->   "%phi_V = select i1 %tmp_62, i8 %add_ln703, i8 %sub_ln703" [Iris-recognition/sine.cpp:131]   --->   Operation 91 'select' 'phi_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %ret_V, i32 7, i32 14)" [Iris-recognition/sine.cpp:133]   --->   Operation 92 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %ret_V_10, i32 7, i32 14)" [Iris-recognition/sine.cpp:133]   --->   Operation 93 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.24ns)   --->   "%z_r_V = select i1 %tmp_62, i8 %tmp_15, i8 %tmp_s" [Iris-recognition/sine.cpp:131]   --->   Operation 94 'select' 'z_r_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %ret_V_9, i32 7, i32 14)" [Iris-recognition/sine.cpp:134]   --->   Operation 95 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %ret_V_11, i32 7, i32 14)" [Iris-recognition/sine.cpp:134]   --->   Operation 96 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.24ns)   --->   "%z_i_V = select i1 %tmp_62, i8 %tmp_17, i8 %tmp_16" [Iris-recognition/sine.cpp:131]   --->   Operation 97 'select' 'z_i_V' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "br label %ap_fixed_base.exit7" [Iris-recognition/sine.cpp:125]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arctan_V233]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                (read             ) [ 0011100]
d_assign              (fpext            ) [ 0000000]
ireg_V                (bitcast          ) [ 0000000]
trunc_ln556           (trunc            ) [ 0000000]
p_Result_s            (bitselect        ) [ 0000000]
exp_tmp_V             (partselect       ) [ 0000000]
zext_ln461            (zext             ) [ 0000000]
trunc_ln565           (trunc            ) [ 0000000]
tmp                   (bitconcatenate   ) [ 0000000]
p_Result_85           (zext             ) [ 0000000]
man_V_13              (sub              ) [ 0000000]
man_V_14              (select           ) [ 0001000]
icmp_ln571            (icmp             ) [ 0001000]
F2                    (sub              ) [ 0000000]
tmp_59                (partselect       ) [ 0000000]
icmp_ln581            (icmp             ) [ 0001000]
add_ln581             (add              ) [ 0000000]
sub_ln581             (sub              ) [ 0000000]
sh_amt                (select           ) [ 0001100]
icmp_ln582            (icmp             ) [ 0001000]
trunc_ln583           (trunc            ) [ 0001100]
tmp_60                (partselect       ) [ 0001000]
sext_ln581            (sext             ) [ 0000000]
icmp_ln585            (icmp             ) [ 0000000]
icmp_ln603            (icmp             ) [ 0000000]
zext_ln586            (zext             ) [ 0000000]
ashr_ln586            (ashr             ) [ 0000000]
trunc_ln586           (trunc            ) [ 0000000]
xor_ln571             (xor              ) [ 0000000]
and_ln582             (and              ) [ 0000000]
or_ln582              (or               ) [ 0000000]
xor_ln582             (xor              ) [ 0000000]
and_ln581             (and              ) [ 0000000]
and_ln585             (and              ) [ 0000000]
xor_ln585             (xor              ) [ 0000000]
and_ln585_8           (and              ) [ 0000000]
or_ln581              (or               ) [ 0000000]
xor_ln581             (xor              ) [ 0000000]
and_ln603             (and              ) [ 0000100]
or_ln603              (or               ) [ 0000100]
select_ln603_10       (select           ) [ 0000100]
or_ln603_7            (or               ) [ 0000000]
or_ln603_8            (or               ) [ 0000100]
trunc_ln581           (trunc            ) [ 0000000]
bitcast_ln696         (bitcast          ) [ 0000000]
tmp_61                (bitselect        ) [ 0000000]
select_ln588          (select           ) [ 0000000]
shl_ln604             (shl              ) [ 0000000]
select_ln603          (select           ) [ 0000000]
select_ln603_11       (select           ) [ 0000000]
select_ln603_12       (select           ) [ 0000111]
br_ln125              (br               ) [ 0000111]
z_r_old_V             (phi              ) [ 0000011]
p_Val2_88             (phi              ) [ 0000011]
z_i_old_V             (phi              ) [ 0000011]
ush                   (phi              ) [ 0000010]
zext_ln125            (zext             ) [ 0000000]
icmp_ln125            (icmp             ) [ 0000011]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
n                     (add              ) [ 0000111]
br_ln125              (br               ) [ 0000000]
zext_ln126            (zext             ) [ 0000000]
arctan_V233_addr      (getelementptr    ) [ 0000001]
r_V                   (ashr             ) [ 0000001]
ret_ln143             (ret              ) [ 0000000]
p_Val2_106            (load             ) [ 0000000]
a_V                   (bitconcatenate   ) [ 0000000]
zext_ln728            (zext             ) [ 0000000]
tmp_62                (bitselect        ) [ 0000000]
sub_ln703             (sub              ) [ 0000000]
sext_ln1118           (sext             ) [ 0000000]
sext_ln1118_5         (sext             ) [ 0000000]
lhs_V                 (bitconcatenate   ) [ 0000000]
mul_ln1193            (mul              ) [ 0000000]
ret_V                 (sub              ) [ 0000000]
sext_ln1118_6         (sext             ) [ 0000000]
lhs_V_5               (bitconcatenate   ) [ 0000000]
mul_ln703             (mul              ) [ 0000000]
ret_V_9               (add              ) [ 0000000]
add_ln703             (add              ) [ 0000000]
ret_V_10              (add              ) [ 0000000]
ret_V_11              (sub              ) [ 0000000]
phi_V                 (select           ) [ 0000111]
tmp_s                 (partselect       ) [ 0000000]
tmp_15                (partselect       ) [ 0000000]
z_r_V                 (select           ) [ 0000111]
tmp_16                (partselect       ) [ 0000000]
tmp_17                (partselect       ) [ 0000000]
z_i_V                 (select           ) [ 0000111]
br_ln125              (br               ) [ 0000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arctan_V233">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arctan_V233"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="x_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="arctan_V233_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="4" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arctan_V233_addr/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_106/5 "/>
</bind>
</comp>

<comp id="99" class="1005" name="z_r_old_V_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="1"/>
<pin id="101" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_r_old_V (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="z_r_old_V_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="8" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z_r_old_V/5 "/>
</bind>
</comp>

<comp id="111" class="1005" name="p_Val2_88_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="1"/>
<pin id="113" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_88 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_Val2_88_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="8" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_88/5 "/>
</bind>
</comp>

<comp id="121" class="1005" name="z_i_old_V_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="1"/>
<pin id="123" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_i_old_V (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="z_i_old_V_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="z_i_old_V/5 "/>
</bind>
</comp>

<comp id="133" class="1005" name="ush_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ush (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="ush_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ush/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="ireg_V_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln556_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln556/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_Result_s_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="7" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="exp_tmp_V_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="0" index="2" bw="7" slack="0"/>
<pin id="168" dir="0" index="3" bw="7" slack="0"/>
<pin id="169" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln461_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln461/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln565_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln565/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="53" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="52" slack="0"/>
<pin id="186" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_Result_85_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="53" slack="0"/>
<pin id="192" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_85/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="man_V_13_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="53" slack="0"/>
<pin id="197" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_13/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="man_V_14_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="54" slack="0"/>
<pin id="203" dir="0" index="2" bw="53" slack="0"/>
<pin id="204" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_14/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln571_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="63" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln571/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="F2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="0" index="1" bw="11" slack="0"/>
<pin id="217" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_59_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="0"/>
<pin id="222" dir="0" index="1" bw="12" slack="0"/>
<pin id="223" dir="0" index="2" bw="3" slack="0"/>
<pin id="224" dir="0" index="3" bw="5" slack="0"/>
<pin id="225" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln581_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="9" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln581/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln581_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="12" slack="0"/>
<pin id="239" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln581/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sub_ln581_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="12" slack="0"/>
<pin id="245" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln581/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sh_amt_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="12" slack="0"/>
<pin id="251" dir="0" index="2" bw="12" slack="0"/>
<pin id="252" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln582_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="12" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln582/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="trunc_ln583_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="54" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln583/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_60_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="0"/>
<pin id="268" dir="0" index="1" bw="12" slack="0"/>
<pin id="269" dir="0" index="2" bw="3" slack="0"/>
<pin id="270" dir="0" index="3" bw="5" slack="0"/>
<pin id="271" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_60/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln581_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="1"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln581/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln585_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="1"/>
<pin id="281" dir="0" index="1" bw="7" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln603_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="1"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln603/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln586_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="ashr_ln586_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="54" slack="1"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln586/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln586_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="54" slack="0"/>
<pin id="300" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln586/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="xor_ln571_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln571/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="and_ln582_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln582/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="or_ln582_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="1" slack="1"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln582/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="xor_ln582_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln582/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="and_ln581_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln581/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="and_ln585_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="xor_ln585_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln585/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="and_ln585_8_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln585_8/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_ln581_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="1"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln581/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xor_ln581_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln581/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="and_ln603_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln603/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="or_ln603_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="select_ln603_10_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="0"/>
<pin id="371" dir="0" index="2" bw="8" slack="1"/>
<pin id="372" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_10/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="or_ln603_7_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_7/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="or_ln603_8_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln603_8/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="trunc_ln581_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="2"/>
<pin id="389" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln581/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="bitcast_ln696_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="3"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln696/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_61_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="0" index="2" bw="6" slack="0"/>
<pin id="397" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln588_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln588/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="shl_ln604_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="2"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln604/4 "/>
</bind>
</comp>

<comp id="414" class="1004" name="select_ln603_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="0" index="2" bw="8" slack="0"/>
<pin id="418" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln603_11_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="1"/>
<pin id="423" dir="0" index="1" bw="8" slack="0"/>
<pin id="424" dir="0" index="2" bw="8" slack="1"/>
<pin id="425" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_11/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln603_12_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="8" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln603_12/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln125_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln125_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="0"/>
<pin id="440" dir="0" index="1" bw="4" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln125/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="n_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln126_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="r_V_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="4" slack="0"/>
<pin id="458" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="a_V_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="0"/>
<pin id="463" dir="0" index="1" bw="4" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="a_V/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln728_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="7" slack="0"/>
<pin id="471" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_62_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="1"/>
<pin id="476" dir="0" index="2" bw="4" slack="0"/>
<pin id="477" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_62/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sub_ln703_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="1"/>
<pin id="483" dir="0" index="1" bw="7" slack="0"/>
<pin id="484" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln1118_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="1"/>
<pin id="489" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/6 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln1118_5_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="1"/>
<pin id="493" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="lhs_V_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="15" slack="0"/>
<pin id="496" dir="0" index="1" bw="8" slack="1"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="mul_ln1193_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1193/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="ret_V_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="15" slack="0"/>
<pin id="510" dir="0" index="1" bw="15" slack="0"/>
<pin id="511" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sext_ln1118_6_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="1"/>
<pin id="516" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="lhs_V_5_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="15" slack="0"/>
<pin id="520" dir="0" index="1" bw="8" slack="1"/>
<pin id="521" dir="0" index="2" bw="1" slack="0"/>
<pin id="522" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_5/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="mul_ln703_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="0"/>
<pin id="529" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="ret_V_9_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="15" slack="0"/>
<pin id="534" dir="0" index="1" bw="15" slack="0"/>
<pin id="535" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/6 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln703_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="1"/>
<pin id="540" dir="0" index="1" bw="7" slack="0"/>
<pin id="541" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="ret_V_10_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="15" slack="0"/>
<pin id="546" dir="0" index="1" bw="15" slack="0"/>
<pin id="547" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/6 "/>
</bind>
</comp>

<comp id="550" class="1004" name="ret_V_11_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="15" slack="0"/>
<pin id="552" dir="0" index="1" bw="15" slack="0"/>
<pin id="553" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_11/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="phi_V_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="0"/>
<pin id="559" dir="0" index="2" bw="8" slack="0"/>
<pin id="560" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phi_V/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="tmp_s_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="0"/>
<pin id="566" dir="0" index="1" bw="15" slack="0"/>
<pin id="567" dir="0" index="2" bw="4" slack="0"/>
<pin id="568" dir="0" index="3" bw="5" slack="0"/>
<pin id="569" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_15_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="15" slack="0"/>
<pin id="577" dir="0" index="2" bw="4" slack="0"/>
<pin id="578" dir="0" index="3" bw="5" slack="0"/>
<pin id="579" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="z_r_V_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="8" slack="0"/>
<pin id="587" dir="0" index="2" bw="8" slack="0"/>
<pin id="588" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_r_V/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_16_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="0"/>
<pin id="594" dir="0" index="1" bw="15" slack="0"/>
<pin id="595" dir="0" index="2" bw="4" slack="0"/>
<pin id="596" dir="0" index="3" bw="5" slack="0"/>
<pin id="597" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_17_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="0"/>
<pin id="604" dir="0" index="1" bw="15" slack="0"/>
<pin id="605" dir="0" index="2" bw="4" slack="0"/>
<pin id="606" dir="0" index="3" bw="5" slack="0"/>
<pin id="607" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="z_i_V_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="0" index="2" bw="8" slack="0"/>
<pin id="616" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="z_i_V/6 "/>
</bind>
</comp>

<comp id="620" class="1005" name="x_read_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="626" class="1005" name="man_V_14_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="54" slack="1"/>
<pin id="628" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_14 "/>
</bind>
</comp>

<comp id="631" class="1005" name="icmp_ln571_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln571 "/>
</bind>
</comp>

<comp id="637" class="1005" name="icmp_ln581_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="1"/>
<pin id="639" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln581 "/>
</bind>
</comp>

<comp id="643" class="1005" name="sh_amt_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="12" slack="1"/>
<pin id="645" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="650" class="1005" name="icmp_ln582_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="1"/>
<pin id="652" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln582 "/>
</bind>
</comp>

<comp id="656" class="1005" name="trunc_ln583_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="1"/>
<pin id="658" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln583 "/>
</bind>
</comp>

<comp id="662" class="1005" name="tmp_60_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="9" slack="1"/>
<pin id="664" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="667" class="1005" name="and_ln603_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln603 "/>
</bind>
</comp>

<comp id="672" class="1005" name="or_ln603_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603 "/>
</bind>
</comp>

<comp id="677" class="1005" name="select_ln603_10_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="1"/>
<pin id="679" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_10 "/>
</bind>
</comp>

<comp id="682" class="1005" name="or_ln603_8_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln603_8 "/>
</bind>
</comp>

<comp id="687" class="1005" name="select_ln603_12_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="1"/>
<pin id="689" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln603_12 "/>
</bind>
</comp>

<comp id="695" class="1005" name="n_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="4" slack="0"/>
<pin id="697" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="700" class="1005" name="arctan_V233_addr_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="1"/>
<pin id="702" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="arctan_V233_addr "/>
</bind>
</comp>

<comp id="705" class="1005" name="r_V_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="1"/>
<pin id="707" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="710" class="1005" name="phi_V_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="1"/>
<pin id="712" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_V "/>
</bind>
</comp>

<comp id="715" class="1005" name="z_r_V_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="1"/>
<pin id="717" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_r_V "/>
</bind>
</comp>

<comp id="720" class="1005" name="z_i_V_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="1"/>
<pin id="722" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="z_i_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="84"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="60" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="110"><net_src comp="103" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="120"><net_src comp="114" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="132"><net_src comp="125" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="80" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="148" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="148" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="177"><net_src comp="164" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="148" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="178" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="20" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="156" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="194" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="190" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="152" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="174" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="214" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="234"><net_src comp="220" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="214" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="36" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="214" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="230" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="236" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="242" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="214" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="36" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="200" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="248" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="292"><net_src comp="276" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="293" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="18" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="307" pin=1"/></net>

<net id="320"><net_src comp="312" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="316" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="279" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="279" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="18" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="322" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="312" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="354"><net_src comp="345" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="18" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="284" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="339" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="373"><net_src comp="327" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="298" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="327" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="307" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="362" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="375" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="398"><net_src comp="40" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="42" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="406"><net_src comp="393" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="44" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="46" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="387" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="409" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="401" pin="3"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="414" pin="3"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="433"><net_src comp="46" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="437"><net_src comp="137" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="137" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="52" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="137" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="58" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="137" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="459"><net_src comp="62" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="434" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="466"><net_src comp="64" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="93" pin="3"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="66" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="68" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="111" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="70" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="111" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="469" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="121" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="499"><net_src comp="72" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="99" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="74" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="506"><net_src comp="491" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="487" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="494" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="99" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="72" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="121" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="74" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="530"><net_src comp="514" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="491" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="518" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="111" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="469" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="494" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="502" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="518" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="526" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="473" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="538" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="481" pin="2"/><net_sink comp="556" pin=2"/></net>

<net id="570"><net_src comp="76" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="508" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="70" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="78" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="580"><net_src comp="76" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="544" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="582"><net_src comp="70" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="583"><net_src comp="78" pin="0"/><net_sink comp="574" pin=3"/></net>

<net id="589"><net_src comp="473" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="574" pin="4"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="564" pin="4"/><net_sink comp="584" pin=2"/></net>

<net id="598"><net_src comp="76" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="532" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="70" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="78" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="608"><net_src comp="76" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="550" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="70" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="611"><net_src comp="78" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="617"><net_src comp="473" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="602" pin="4"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="592" pin="4"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="80" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="629"><net_src comp="200" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="634"><net_src comp="208" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="640"><net_src comp="230" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="646"><net_src comp="248" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="649"><net_src comp="643" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="653"><net_src comp="256" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="659"><net_src comp="262" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="665"><net_src comp="266" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="670"><net_src comp="356" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="675"><net_src comp="362" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="680"><net_src comp="368" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="685"><net_src comp="381" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="690"><net_src comp="427" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="698"><net_src comp="444" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="703"><net_src comp="86" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="708"><net_src comp="455" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="713"><net_src comp="556" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="718"><net_src comp="584" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="723"><net_src comp="612" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="125" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: cordicCos_fix : x | {1 }
	Port: cordicCos_fix : arctan_V233 | {5 6 }
  - Chain level:
	State 1
	State 2
		ireg_V : 1
		trunc_ln556 : 2
		p_Result_s : 2
		exp_tmp_V : 2
		zext_ln461 : 3
		trunc_ln565 : 2
		tmp : 3
		p_Result_85 : 4
		man_V_13 : 5
		man_V_14 : 6
		icmp_ln571 : 3
		F2 : 4
		tmp_59 : 5
		icmp_ln581 : 6
		add_ln581 : 5
		sub_ln581 : 5
		sh_amt : 7
		icmp_ln582 : 5
		trunc_ln583 : 7
		tmp_60 : 8
	State 3
		zext_ln586 : 1
		ashr_ln586 : 2
		trunc_ln586 : 3
		xor_ln585 : 1
	State 4
		tmp_61 : 1
		select_ln588 : 2
		shl_ln604 : 1
		select_ln603 : 3
		select_ln603_11 : 4
		select_ln603_12 : 5
	State 5
		zext_ln125 : 1
		icmp_ln125 : 1
		n : 1
		br_ln125 : 2
		zext_ln126 : 1
		arctan_V233_addr : 2
		p_Val2_106 : 3
		r_V : 2
		ret_ln143 : 1
	State 6
		a_V : 1
		zext_ln728 : 2
		sub_ln703 : 3
		mul_ln1193 : 1
		ret_V : 2
		mul_ln703 : 1
		ret_V_9 : 2
		add_ln703 : 3
		ret_V_10 : 2
		ret_V_11 : 2
		phi_V : 4
		tmp_s : 3
		tmp_15 : 3
		z_r_V : 4
		tmp_16 : 3
		tmp_17 : 3
		z_i_V : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fpext  |       grp_fu_144       |    0    |   100   |   138   |
|----------|------------------------|---------|---------|---------|
|   ashr   |    ashr_ln586_fu_293   |    0    |    0    |   162   |
|          |       r_V_fu_455       |    0    |    0    |    19   |
|----------|------------------------|---------|---------|---------|
|          |     man_V_13_fu_194    |    0    |    0    |    60   |
|          |        F2_fu_214       |    0    |    0    |    12   |
|    sub   |    sub_ln581_fu_242    |    0    |    0    |    12   |
|          |    sub_ln703_fu_481    |    0    |    0    |    15   |
|          |      ret_V_fu_508      |    0    |    0    |    21   |
|          |     ret_V_11_fu_550    |    0    |    0    |    21   |
|----------|------------------------|---------|---------|---------|
|          |     man_V_14_fu_200    |    0    |    0    |    54   |
|          |      sh_amt_fu_248     |    0    |    0    |    12   |
|          | select_ln603_10_fu_368 |    0    |    0    |    8    |
|          |   select_ln588_fu_401  |    0    |    0    |    2    |
|  select  |   select_ln603_fu_414  |    0    |    0    |    8    |
|          | select_ln603_11_fu_421 |    0    |    0    |    8    |
|          | select_ln603_12_fu_427 |    0    |    0    |    8    |
|          |      phi_V_fu_556      |    0    |    0    |    8    |
|          |      z_r_V_fu_584      |    0    |    0    |    8    |
|          |      z_i_V_fu_612      |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln571_fu_208   |    0    |    0    |    29   |
|          |    icmp_ln581_fu_230   |    0    |    0    |    13   |
|   icmp   |    icmp_ln582_fu_256   |    0    |    0    |    13   |
|          |    icmp_ln585_fu_279   |    0    |    0    |    13   |
|          |    icmp_ln603_fu_284   |    0    |    0    |    13   |
|          |    icmp_ln125_fu_438   |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|          |    add_ln581_fu_236    |    0    |    0    |    12   |
|          |        n_fu_444        |    0    |    0    |    13   |
|    add   |     ret_V_9_fu_532     |    0    |    0    |    21   |
|          |    add_ln703_fu_538    |    0    |    0    |    15   |
|          |     ret_V_10_fu_544    |    0    |    0    |    21   |
|----------|------------------------|---------|---------|---------|
|    mul   |    mul_ln1193_fu_502   |    0    |    0    |    41   |
|          |    mul_ln703_fu_526    |    0    |    0    |    41   |
|----------|------------------------|---------|---------|---------|
|    shl   |    shl_ln604_fu_409    |    0    |    0    |    19   |
|----------|------------------------|---------|---------|---------|
|          |    and_ln582_fu_307    |    0    |    0    |    2    |
|          |    and_ln581_fu_322    |    0    |    0    |    2    |
|    and   |    and_ln585_fu_327    |    0    |    0    |    2    |
|          |   and_ln585_8_fu_339   |    0    |    0    |    2    |
|          |    and_ln603_fu_356    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln582_fu_312    |    0    |    0    |    2    |
|          |     or_ln581_fu_345    |    0    |    0    |    2    |
|    or    |     or_ln603_fu_362    |    0    |    0    |    2    |
|          |    or_ln603_7_fu_375   |    0    |    0    |    2    |
|          |    or_ln603_8_fu_381   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln571_fu_302    |    0    |    0    |    2    |
|    xor   |    xor_ln582_fu_316    |    0    |    0    |    2    |
|          |    xor_ln585_fu_333    |    0    |    0    |    2    |
|          |    xor_ln581_fu_350    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_80   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   trunc_ln556_fu_152   |    0    |    0    |    0    |
|          |   trunc_ln565_fu_178   |    0    |    0    |    0    |
|   trunc  |   trunc_ln583_fu_262   |    0    |    0    |    0    |
|          |   trunc_ln586_fu_298   |    0    |    0    |    0    |
|          |   trunc_ln581_fu_387   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_s_fu_156   |    0    |    0    |    0    |
| bitselect|      tmp_61_fu_393     |    0    |    0    |    0    |
|          |      tmp_62_fu_473     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    exp_tmp_V_fu_164    |    0    |    0    |    0    |
|          |      tmp_59_fu_220     |    0    |    0    |    0    |
|          |      tmp_60_fu_266     |    0    |    0    |    0    |
|partselect|      tmp_s_fu_564      |    0    |    0    |    0    |
|          |      tmp_15_fu_574     |    0    |    0    |    0    |
|          |      tmp_16_fu_592     |    0    |    0    |    0    |
|          |      tmp_17_fu_602     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln461_fu_174   |    0    |    0    |    0    |
|          |   p_Result_85_fu_190   |    0    |    0    |    0    |
|   zext   |    zext_ln586_fu_289   |    0    |    0    |    0    |
|          |    zext_ln125_fu_434   |    0    |    0    |    0    |
|          |    zext_ln126_fu_450   |    0    |    0    |    0    |
|          |    zext_ln728_fu_469   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       tmp_fu_182       |    0    |    0    |    0    |
|bitconcatenate|       a_V_fu_461       |    0    |    0    |    0    |
|          |      lhs_V_fu_494      |    0    |    0    |    0    |
|          |     lhs_V_5_fu_518     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln581_fu_276   |    0    |    0    |    0    |
|   sext   |   sext_ln1118_fu_487   |    0    |    0    |    0    |
|          |  sext_ln1118_5_fu_491  |    0    |    0    |    0    |
|          |  sext_ln1118_6_fu_514  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    0    |   100   |   885   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    and_ln603_reg_667   |    1   |
|arctan_V233_addr_reg_700|    6   |
|   icmp_ln571_reg_631   |    1   |
|   icmp_ln581_reg_637   |    1   |
|   icmp_ln582_reg_650   |    1   |
|    man_V_14_reg_626    |   54   |
|        n_reg_695       |    4   |
|   or_ln603_8_reg_682   |    1   |
|    or_ln603_reg_672    |    1   |
|    p_Val2_88_reg_111   |    8   |
|      phi_V_reg_710     |    8   |
|       r_V_reg_705      |    8   |
| select_ln603_10_reg_677|    8   |
| select_ln603_12_reg_687|    8   |
|     sh_amt_reg_643     |   12   |
|     tmp_60_reg_662     |    9   |
|   trunc_ln583_reg_656  |    8   |
|       ush_reg_133      |    4   |
|     x_read_reg_620     |   32   |
|      z_i_V_reg_720     |    8   |
|    z_i_old_V_reg_121   |    8   |
|      z_r_V_reg_715     |    8   |
|    z_r_old_V_reg_99    |    8   |
+------------------------+--------+
|          Total         |   207  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |   6  |   12   ||    9    |
|  z_r_old_V_reg_99 |  p0  |   2  |   8  |   16   ||    9    |
| z_i_old_V_reg_121 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_144    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   108  ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   100  |   885  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   207  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   307  |   921  |
+-----------+--------+--------+--------+--------+
