第78章作业

题目1

1.RTL代码描述

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity biaojueqi_3 is
port(
a,b,c:in std_logic;
y: out std_logic
);
end biaojueqi_3;

architecture Behavioral of biaojueqi_3 is
signal sel : std_logic_vector(2 downto 0):="000";
begin
sel<=a&b&c;
process(sel)
begin
case sel is
 when "110" =>y<='1';
 when "011" =>y<='1';
 when "111" =>y<='1';
 when "101" =>y<='1';
 when others => y<='0';
end case;
end process;

end Behavioral;
```

2.行为级描述原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026192735.png)

3.tb测试

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity biaojueqi_testbench is
end biaojueqi_testbench;

architecture Behavioral of biaojueqi_testbench is
component biaojueqi_3
port(
a,b,c:in std_logic;
y: out std_logic
);
end component;
signal sel: std_logic_vector(2 downto 0):="000";
signal y: std_logic:='0';
begin
u0: biaojueqi_3 port map(
    a=>sel(0),
    b=>sel(1),
    c=>sel(2),
    y=>y
);
process
begin
wait for 20ns;
sel<=sel+1;
end process;
end Behavioral;
```

4.仿真波形图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026192952.png)

5.RTL综合后原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026193122.png)

6.资源占用结果

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026193251.png)

1.RTL代码描述

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity flipflop_asyn is
port(
clk,d: in std_logic;
rst: in std_logic;
q: out std_logic 
);
end flipflop_asyn;

architecture Behavioral of flipflop_asyn is
begin
process(clk,rst)
begin
if rst='1' then
q<='0';
elsif (clk'event and clk='0') then
q<=d;
end if;
end process;
end Behavioral;
```

2.行为级描述原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026195317.png)

3.tb测试

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity flipflop_testbench is
end flipflop_testbench;
architecture Behavioral of flipflop_testbench is
component flipflop_asyn
port(
clk,d: in std_logic;
rst: in std_logic;
q: out std_logic 
);
end component;
signal q,rst,clk: std_logic:='0';
signal d: std_logic:='1';
begin
u0:flipflop_asyn port map(
clk=>clk,
d=>d,
rst=>rst,
q=>q
);
process
begin
wait for 10ns;
clk<= not clk;
end process;
process
begin
wait for 40ns;
d<='0';
wait for 20ns;
d<='1';
wait for 20ns;
rst<='1';
end process;
end Behavioral;
```

4.仿真波形图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026195232.png)

5.RTL综合后原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026195409.png)

6.资源占用结果

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026195422.png)



1.RTL代码描述

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity flipflop_syn is
port(
clk,d: in std_logic;
rst: in std_logic;
q: out std_logic 
);
end flipflop_syn;
architecture Behavioral of flipflop_syn is
begin
process(clk)
begin
if (clk'event and clk='0') then
    if(rst='1') then
    q<='0';
    else
    q<=d;
    end if;
end if;
end process;
end Behavioral;
```

2.行为级描述原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026200531.png)

3.tb测试

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity flipflop_testbench is
end flipflop_testbench;
architecture Behavioral of flipflop_testbench is
component flipflop_syn
port(
clk,d: in std_logic;
rst: in std_logic;
q: out std_logic 
);
end component;
signal q,rst,clk: std_logic:='0';
signal d: std_logic:='1';
begin
u0:flipflop_syn port map(
clk=>clk,
d=>d,
rst=>rst,
q=>q
);
process
begin
wait for 10ns;
clk<= not clk;
end process;
process
begin
wait for 40ns;
d<='0';
wait for 20ns;
d<='1';
wait for 10ns;
rst<='1';
end process;
end Behavioral;
```

4.仿真波形图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026200500.png)

5.RTL综合后原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026200625.png)

6.资源占用结果

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026200638.png)

1.RTL代码描述

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity register_8 is
port(
clk,d: in std_logic;
y: out std_logic_vector(7 downto 0)
);
end register_8;

architecture Behavioral of register_8 is
signal tmp: std_logic_vector(7 downto 0):="00000000";
begin
process(clk)
begin
if (clk'event and clk='1') then
    tmp(7 downto 1)<=tmp(6 downto 0);
    tmp(0)<=d;
end if;
end process;
y<=tmp;
end Behavioral;
```

2.行为级描述原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026203221.png)

3.tb测试

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity register_8_testbench is
end register_8_testbench;
architecture Behavioral of register_8_testbench is
component register_8
port(
clk,d: in std_logic;
y: out std_logic_vector(7 downto 0)
);
end component;
signal clk,d: std_logic:='0';
signal y:std_logic_vector(7 downto 0):="00000000";
begin
u0:register_8 port map(
clk=>clk,
d=>d,
y=>y
);
process
begin
wait for 10ns;
clk<=not clk;
end process;
process
begin
wait for 20ns;
d<='1';
wait for 40ns;
d<='0';
end process;
end Behavioral;
```

4.仿真波形图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026203151.png)

5.RTL综合后原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026203312.png)

6.资源占用结果

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026203330.png)

1.RTL代码描述

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity counter_8bit is
port(
clk,updown,clr: in std_logic;
q: out std_logic_vector(7 downto 0)
);
end counter_8bit;

architecture Behavioral of counter_8bit is
signal q_tmp: std_logic_vector(7 downto 0):="00000000";
begin
process(clk)
begin
if (clk'event and clk='1') then
    if(clr='1') then
        q_tmp<="00000000";
      elsif updown='1' then
        q_tmp<=q_tmp+1;
        else
        q_tmp<=q_tmp-1;
     end if;
end if;
end process;
q<=q_tmp;
end Behavioral;
```

2.行为级描述原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026205526.png)

3.tb测试

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity counter_8bit_testbench is
end counter_8bit_testbench;
architecture Behavioral of counter_8bit_testbench is
component counter_8bit
port(
clk,updown,clr: in std_logic;
q: out std_logic_vector(7 downto 0)
);
end component;
signal clk,clr: std_logic:='0';
signal updown: std_logic:='1';
signal q: std_logic_vector(7 downto 0):="00000000";
begin
u0: counter_8bit port map(
clk=>clk,
updown=>updown,
clr=>clr,
q=>q
);
process
begin
wait for 10ns;
clk<=not clk;
end process;
process
begin
wait for 60ns;
clr<='1';
wait for 20ns;
clr<='0';
updown<='0';
wait;
end process;
end Behavioral;
```

4.仿真波形图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026205458.png)

5.RTL综合后原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026205652.png)

6.资源占用结果

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026205706.png)

1.RTL代码描述

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity divclk_10 is
port(
clk,clr: in std_logic;
divclk: out std_logic
);
end divclk_10;
architecture Behavioral of divclk_10 is
signal divclk_tmp: std_logic;
signal count: std_logic_vector(3 downto 0):="0000";
begin
process(clk,clr)
begin
if (clr='1') then 
    count<="0000";
    divclk_tmp<='0';
  elsif (clk'event and clk='1') then
    if count="1001" then
        count<="0000";
       divclk_tmp<='1';
    else
        count<=count+1;
        divclk_tmp<='0';
   end if;
end if; 
end process;
divclk<=divclk_tmp;
end Behavioral;
```

2.行为级描述原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026213239.png)

3.tb测试

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity divclk_10_testbench is
end divclk_10_testbench;
architecture Behavioral of divclk_10_testbench is
component divclk_10
port(
clk,clr: in std_logic;
divclk: out std_logic
);
end component;
signal clk,clr: std_logic:='0';
signal divclk: std_logic:='0';
begin
u0: divclk_10 port map(
clk=>clk,
clr=>clr,
divclk=>divclk
);
process
begin
wait for 10ns;
clk<=not clk;
end process;
process
begin
clr<='1';
wait for 30ns;
clr<='0';
wait;
end process;
end Behavioral;
```

4.仿真波形图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026212805.png)

5.RTL综合后原理图

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026213408.png)

6.资源占用结果

![](https://cdn.jsdelivr.net/gh/oscarzqf/typoraPictures/20221026213421.png)