{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680832450208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680832450265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 06 21:54:08 2023 " "Processing started: Thu Apr 06 21:54:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680832450265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680832450265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipelined_processor -c lab3top " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipelined_processor -c lab3top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680832450265 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680832462565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtoptb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtoptb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtoptb-tb_rtl " "Found design unit 1: subtoptb-tb_rtl" {  } { { "subtoptb.vhd" "" { Text "Y:/pipelined-processor/subtoptb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832473021 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtoptb " "Found entity 1: subtoptb" {  } { { "subtoptb.vhd" "" { Text "Y:/pipelined-processor/subtoptb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832473021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832473021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtop-subtop_rtl " "Found design unit 1: subtop-subtop_rtl" {  } { { "subtop.vhd" "" { Text "Y:/pipelined-processor/subtop.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832474683 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtop " "Found entity 1: subtop" {  } { { "subtop.vhd" "" { Text "Y:/pipelined-processor/subtop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832474683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832474683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-regFile_rtl " "Found design unit 1: registerFile-regFile_rtl" {  } { { "registerFile.vhd" "" { Text "Y:/pipelined-processor/registerFile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832476351 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "Y:/pipelined-processor/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832476351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832476351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partialadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file partialadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PartialAdder-struct " "Found design unit 1: PartialAdder-struct" {  } { { "PartialAdder.vhd" "" { Text "Y:/pipelined-processor/PartialAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832478040 ""} { "Info" "ISGN_ENTITY_NAME" "1 PartialAdder " "Found entity 1: PartialAdder" {  } { { "PartialAdder.vhd" "" { Text "Y:/pipelined-processor/PartialAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832478040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832478040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mytff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mytff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mytff-rtl " "Found design unit 1: mytff-rtl" {  } { { "mytff.vhd" "" { Text "Y:/pipelined-processor/mytff.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832479690 ""} { "Info" "ISGN_ENTITY_NAME" "1 mytff " "Found entity 1: mytff" {  } { { "mytff.vhd" "" { Text "Y:/pipelined-processor/mytff.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832479690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832479690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mydff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mydff-rtl " "Found design unit 1: mydff-rtl" {  } { { "mydff.vhd" "" { Text "Y:/pipelined-processor/mydff.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832481325 ""} { "Info" "ISGN_ENTITY_NAME" "1 mydff " "Found entity 1: mydff" {  } { { "mydff.vhd" "" { Text "Y:/pipelined-processor/mydff.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832481325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832481325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1_8bit-mux8rtl " "Found design unit 1: mux8to1_8bit-mux8rtl" {  } { { "mux8to1_8bit.vhd" "" { Text "Y:/pipelined-processor/mux8to1_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832482944 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1_8bit " "Found entity 1: mux8to1_8bit" {  } { { "mux8to1_8bit.vhd" "" { Text "Y:/pipelined-processor/mux8to1_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832482944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832482944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_8bit-mux2rtl " "Found design unit 1: mux2to1_8bit-mux2rtl" {  } { { "mux2to1_8bit.vhd" "" { Text "Y:/pipelined-processor/mux2to1_8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832484561 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_8bit " "Found entity 1: mux2to1_8bit" {  } { { "mux2to1_8bit.vhd" "" { Text "Y:/pipelined-processor/mux2to1_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832484561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832484561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_3bit-mux2rtl " "Found design unit 1: mux2to1_3bit-mux2rtl" {  } { { "mux2to1_3bit.vhd" "" { Text "Y:/pipelined-processor/mux2to1_3bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832486153 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_3bit " "Found entity 1: mux2to1_3bit" {  } { { "mux2to1_3bit.vhd" "" { Text "Y:/pipelined-processor/mux2to1_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832486153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832486153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_10bit-mux2rtl " "Found design unit 1: mux2to1_10bit-mux2rtl" {  } { { "mux2to1_10bit.vhd" "" { Text "Y:/pipelined-processor/mux2to1_10bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832487795 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_10bit " "Found entity 1: mux2to1_10bit" {  } { { "mux2to1_10bit.vhd" "" { Text "Y:/pipelined-processor/mux2to1_10bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832487795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832487795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enreg8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enreg8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enreg8bit-enreg_rtl " "Found design unit 1: enreg8bit-enreg_rtl" {  } { { "enreg8bit.vhd" "" { Text "Y:/pipelined-processor/enreg8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832489430 ""} { "Info" "ISGN_ENTITY_NAME" "1 enreg8bit " "Found entity 1: enreg8bit" {  } { { "enreg8bit.vhd" "" { Text "Y:/pipelined-processor/enreg8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832489430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832489430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enreg10bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enreg10bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enreg10bit-enreg_rtl " "Found design unit 1: enreg10bit-enreg_rtl" {  } { { "enreg10bit.vhd" "" { Text "Y:/pipelined-processor/enreg10bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832491029 ""} { "Info" "ISGN_ENTITY_NAME" "1 enreg10bit " "Found entity 1: enreg10bit" {  } { { "enreg10bit.vhd" "" { Text "Y:/pipelined-processor/enreg10bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832491029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832491029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3to8-decrtl " "Found design unit 1: decoder3to8-decrtl" {  } { { "decoder3to8.vhd" "" { Text "Y:/pipelined-processor/decoder3to8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832492650 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.vhd" "" { Text "Y:/pipelined-processor/decoder3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832492650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832492650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-rtl " "Found design unit 1: ControlUnit-rtl" {  } { { "ControlUnit.vhd" "" { Text "Y:/pipelined-processor/ControlUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832494264 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "Y:/pipelined-processor/ControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832494264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832494264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_top2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_top2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_top2-struct " "Found design unit 1: CLA_top2-struct" {  } { { "CLA_top2.vhd" "" { Text "Y:/pipelined-processor/CLA_top2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832495929 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_top2 " "Found entity 1: CLA_top2" {  } { { "CLA_top2.vhd" "" { Text "Y:/pipelined-processor/CLA_top2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832495929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832495929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA_top-struct " "Found design unit 1: CLA_top-struct" {  } { { "CLA_top.vhd" "" { Text "Y:/pipelined-processor/CLA_top.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832497789 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA_top " "Found entity 1: CLA_top" {  } { { "CLA_top.vhd" "" { Text "Y:/pipelined-processor/CLA_top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832497789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832497789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aluctrlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUCtrlUnit-rtl " "Found design unit 1: ALUCtrlUnit-rtl" {  } { { "ALUCtrlUnit.vhd" "" { Text "Y:/pipelined-processor/ALUCtrlUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832499367 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUCtrlUnit " "Found entity 1: ALUCtrlUnit" {  } { { "ALUCtrlUnit.vhd" "" { Text "Y:/pipelined-processor/ALUCtrlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832499367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832499367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu8bit-alu8b_rtl " "Found design unit 1: alu8bit-alu8b_rtl" {  } { { "alu8bit.vhd" "" { Text "Y:/pipelined-processor/alu8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832500954 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu8bit " "Found entity 1: alu8bit" {  } { { "alu8bit.vhd" "" { Text "Y:/pipelined-processor/alu8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832500954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832500954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enreg32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enreg32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enreg32bit-enreg_rtl " "Found design unit 1: enreg32bit-enreg_rtl" {  } { { "enreg32bit.vhd" "" { Text "Y:/pipelined-processor/enreg32bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832502823 ""} { "Info" "ISGN_ENTITY_NAME" "1 enreg32bit " "Found entity 1: enreg32bit" {  } { { "enreg32bit.vhd" "" { Text "Y:/pipelined-processor/enreg32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832502823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832502823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_IF_ID-rtl " "Found design unit 1: buffer_IF_ID-rtl" {  } { { "buffer_IF_ID.vhd" "" { Text "Y:/pipelined-processor/buffer_IF_ID.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832504425 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_IF_ID " "Found entity 1: buffer_IF_ID" {  } { { "buffer_IF_ID.vhd" "" { Text "Y:/pipelined-processor/buffer_IF_ID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832504425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832504425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enreg5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enreg5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enreg5bit-enreg_rtl " "Found design unit 1: enreg5bit-enreg_rtl" {  } { { "enreg5bit.vhd" "" { Text "Y:/pipelined-processor/enreg5bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832506030 ""} { "Info" "ISGN_ENTITY_NAME" "1 enreg5bit " "Found entity 1: enreg5bit" {  } { { "enreg5bit.vhd" "" { Text "Y:/pipelined-processor/enreg5bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832506030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832506030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_EX_MEM-rtl " "Found design unit 1: buffer_EX_MEM-rtl" {  } { { "buffer_EX_MEM.vhd" "" { Text "Y:/pipelined-processor/buffer_EX_MEM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832507606 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_EX_MEM " "Found entity 1: buffer_EX_MEM" {  } { { "buffer_EX_MEM.vhd" "" { Text "Y:/pipelined-processor/buffer_EX_MEM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832507606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832507606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_MEM_WB-rtl " "Found design unit 1: buffer_MEM_WB-rtl" {  } { { "buffer_MEM_WB.vhd" "" { Text "Y:/pipelined-processor/buffer_MEM_WB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832509217 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_MEM_WB " "Found entity 1: buffer_MEM_WB" {  } { { "buffer_MEM_WB.vhd" "" { Text "Y:/pipelined-processor/buffer_MEM_WB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832509217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832509217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file forwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwardingUnit-rtl " "Found design unit 1: forwardingUnit-rtl" {  } { { "forwardingUnit.vhd" "" { Text "Y:/pipelined-processor/forwardingUnit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832510825 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 forwardingUnit-behav " "Found design unit 2: forwardingUnit-behav" {  } { { "forwardingUnit.vhd" "" { Text "Y:/pipelined-processor/forwardingUnit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832510825 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "forwardingUnit.vhd" "" { Text "Y:/pipelined-processor/forwardingUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832510825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832510825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_STAGE-if_rtl " "Found design unit 1: IF_STAGE-if_rtl" {  } { { "IF_STAGE.vhd" "" { Text "Y:/pipelined-processor/IF_STAGE.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832512514 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_STAGE " "Found entity 1: IF_STAGE" {  } { { "IF_STAGE.vhd" "" { Text "Y:/pipelined-processor/IF_STAGE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832512514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832512514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage.vhd 1 1 " "Found 1 design units, including 1 entities, in source file id_stage.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ID_STAGE " "Found entity 1: ID_STAGE" {  } { { "ID_STAGE.vhd" "" { Text "Y:/pipelined-processor/ID_STAGE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832514119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832514119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamemory-SYN " "Found design unit 1: datamemory-SYN" {  } { { "dataMemory.vhd" "" { Text "Y:/pipelined-processor/dataMemory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832515778 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "Y:/pipelined-processor/dataMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832515778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832515778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instmemory-SYN " "Found design unit 1: instmemory-SYN" {  } { { "instMemory.vhd" "" { Text "Y:/pipelined-processor/instMemory.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832517431 ""} { "Info" "ISGN_ENTITY_NAME" "1 instMemory " "Found entity 1: instMemory" {  } { { "instMemory.vhd" "" { Text "Y:/pipelined-processor/instMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832517431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832517431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_ID_EX-rtl " "Found design unit 1: buffer_ID_EX-rtl" {  } { { "buffer_ID_EX.vhd" "" { Text "Y:/pipelined-processor/buffer_ID_EX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832519090 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_ID_EX " "Found entity 1: buffer_ID_EX" {  } { { "buffer_ID_EX.vhd" "" { Text "Y:/pipelined-processor/buffer_ID_EX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680832519090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680832519090 ""}
{ "Error" "EVRFX_VHDL_1073_UNCONVERTED" "IF_STAGE.vhd(71) " "VHDL error at IF_STAGE.vhd(71): expected an architecture identifier in index" {  } { { "IF_STAGE.vhd" "" { Text "Y:/pipelined-processor/IF_STAGE.vhd" 71 0 0 } }  } 0 10777 "VHDL error at %1!s!: expected an architecture identifier in index" 0 0 "Quartus II" 0 -1 1680832519165 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i_pinput IF_STAGE.vhd(71) " "VHDL error at IF_STAGE.vhd(71): formal port or parameter \"i_pinput\" must have actual or default value" {  } { { "IF_STAGE.vhd" "" { Text "Y:/pipelined-processor/IF_STAGE.vhd" 71 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1680832519189 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "i_pinput IF_STAGE.vhd(28) " "HDL error at IF_STAGE.vhd(28): see declaration for object \"i_pinput\"" {  } { { "IF_STAGE.vhd" "" { Text "Y:/pipelined-processor/IF_STAGE.vhd" 28 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680832519189 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i_enload IF_STAGE.vhd(71) " "VHDL error at IF_STAGE.vhd(71): formal port or parameter \"i_enload\" must have actual or default value" {  } { { "IF_STAGE.vhd" "" { Text "Y:/pipelined-processor/IF_STAGE.vhd" 71 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1680832519189 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "i_enload IF_STAGE.vhd(29) " "HDL error at IF_STAGE.vhd(29): see declaration for object \"i_enload\"" {  } { { "IF_STAGE.vhd" "" { Text "Y:/pipelined-processor/IF_STAGE.vhd" 29 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680832519189 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i_clk IF_STAGE.vhd(71) " "VHDL error at IF_STAGE.vhd(71): formal port or parameter \"i_clk\" must have actual or default value" {  } { { "IF_STAGE.vhd" "" { Text "Y:/pipelined-processor/IF_STAGE.vhd" 71 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1680832519189 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "i_clk IF_STAGE.vhd(30) " "HDL error at IF_STAGE.vhd(30): see declaration for object \"i_clk\"" {  } { { "IF_STAGE.vhd" "" { Text "Y:/pipelined-processor/IF_STAGE.vhd" 30 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680832519189 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "i_clr IF_STAGE.vhd(71) " "VHDL error at IF_STAGE.vhd(71): formal port or parameter \"i_clr\" must have actual or default value" {  } { { "IF_STAGE.vhd" "" { Text "Y:/pipelined-processor/IF_STAGE.vhd" 71 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Quartus II" 0 -1 1680832519189 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "i_clr IF_STAGE.vhd(31) " "HDL error at IF_STAGE.vhd(31): see declaration for object \"i_clr\"" {  } { { "IF_STAGE.vhd" "" { Text "Y:/pipelined-processor/IF_STAGE.vhd" 31 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680832519189 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680832524856 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 06 21:55:24 2023 " "Processing ended: Thu Apr 06 21:55:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680832524856 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680832524856 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680832524856 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680832524856 ""}
