
*** Running vivado
    with args -log nexys4ddr.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nexys4ddr.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source nexys4ddr.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top nexys4ddr -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 53372
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nexys4ddr' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/nexys4ddr.v:29]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 12000000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'switch' should be on the sensitivity list [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/nexys4ddr.v:75]
WARNING: [Synth 8-567] referenced signal 'in_data' should be on the sensitivity list [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/nexys4ddr.v:75]
WARNING: [Synth 8-567] referenced signal 'in_valid' should be on the sensitivity list [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/nexys4ddr.v:75]
WARNING: [Synth 8-567] referenced signal 'out_ready' should be on the sensitivity list [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/nexys4ddr.v:75]
INFO: [Synth 8-6157] synthesizing module 'glip_uart_toplevel' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_toplevel.v:62]
	Parameter FREQ_CLK_IO bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 12000000 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BUFFER_OUT_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'glip_uart_control' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control.v:30]
	Parameter FIFO_CREDIT_WIDTH bound to: 12 - type: integer 
	Parameter INPUT_FIFO_CREDIT bound to: 4090 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debtor' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/debtor.v:29]
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter TRANCHE_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debtor' (1#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/debtor.v:29]
INFO: [Synth 8-6157] synthesizing module 'creditor' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/creditor.v:29]
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter CREDIT_WIDTH bound to: 12 - type: integer 
	Parameter INITIAL_VALUE bound to: 4090 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'creditor' (2#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/creditor.v:29]
INFO: [Synth 8-6157] synthesizing module 'glip_uart_control_egress' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_egress.v:29]
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_PASSTHROUGH bound to: 1 - type: integer 
	Parameter STATE_PASSTHROUGH_REPEAT bound to: 2 - type: integer 
	Parameter STATE_SENDCREDIT1 bound to: 3 - type: integer 
	Parameter STATE_SENDCREDIT2 bound to: 4 - type: integer 
	Parameter STATE_SENDCREDIT3 bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_egress.v:95]
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_control_egress' (3#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_egress.v:29]
INFO: [Synth 8-6157] synthesizing module 'glip_uart_control_ingress' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_ingress.v:29]
	Parameter STATE_PASSTHROUGH bound to: 0 - type: integer 
	Parameter STATE_MATCH bound to: 1 - type: integer 
	Parameter STATE_CREDIT bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_ingress.v:114]
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_control_ingress' (4#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_ingress.v:29]
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_control' (5#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control.v:30]
INFO: [Synth 8-6157] synthesizing module 'glip_uart_receive' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_receive.v:32]
	Parameter DIVISOR bound to: 8 - type: integer 
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_START bound to: 1 - type: integer 
	Parameter STATE_BITS bound to: 2 - type: integer 
	Parameter STATE_STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_receive' (6#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_receive.v:32]
INFO: [Synth 8-6157] synthesizing module 'fifo_dualclock_fwft' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_fwft.sv:32]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter PROG_FULL bound to: 0 - type: integer 
	Parameter PROG_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dualclock_standard' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_standard.sv:60]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter PROG_FULL bound to: 0 - type: integer 
	Parameter PROG_EMPTY bound to: 0 - type: integer 
	Parameter AW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_dualclock_standard' (7#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_standard.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dualclock_fwft' (8#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_fwft.sv:32]
INFO: [Synth 8-6157] synthesizing module 'glip_upscale' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_upscale.sv:35]
	Parameter IN_SIZE bound to: 8 - type: integer 
	Parameter OUT_SIZE bound to: 16 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_upscale.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'glip_upscale' (9#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_upscale.sv:35]
INFO: [Synth 8-6157] synthesizing module 'fifo_singleclock_fwft' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_singleclock_fwft.sv:32]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter PROG_FULL bound to: 9'b000000110 
INFO: [Synth 8-6157] synthesizing module 'fifo_singleclock_standard' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_singleclock_standard.sv:33]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter PROG_FULL bound to: 9'b000000110 
	Parameter AW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_singleclock_standard' (10#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_singleclock_standard.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'fifo_singleclock_fwft' (11#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_singleclock_fwft.sv:32]
INFO: [Synth 8-6157] synthesizing module 'glip_downscale' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_downscale.sv:36]
	Parameter IN_SIZE bound to: 16 - type: integer 
	Parameter OUT_SIZE bound to: 8 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_downscale.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'glip_downscale' (12#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_downscale.sv:36]
INFO: [Synth 8-6157] synthesizing module 'fifo_dualclock_fwft__parameterized0' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_fwft.sv:32]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter PROG_FULL bound to: 0 - type: integer 
	Parameter PROG_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dualclock_standard__parameterized0' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_standard.sv:60]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter PROG_FULL bound to: 0 - type: integer 
	Parameter PROG_EMPTY bound to: 0 - type: integer 
	Parameter AW bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_dualclock_standard__parameterized0' (12#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_standard.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dualclock_fwft__parameterized0' (12#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_fwft.sv:32]
INFO: [Synth 8-6157] synthesizing module 'glip_uart_transmit' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_transmit.v:32]
	Parameter DIVISOR bound to: 8 - type: integer 
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_START bound to: 1 - type: integer 
	Parameter STATE_BITS bound to: 2 - type: integer 
	Parameter STATE_STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_transmit' (13#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_transmit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_toplevel' (14#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_toplevel.v:62]
INFO: [Synth 8-6157] synthesizing module 'glip_measure_sevensegment' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_measure_sevensegment.v:37]
	Parameter FREQ bound to: 100000000 - type: integer 
	Parameter DIGITS bound to: 8 - type: integer 
	Parameter OFFSET bound to: 0 - type: integer 
	Parameter STEP bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sevensegment' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/sevensegment.v:27]
INFO: [Synth 8-6155] done synthesizing module 'sevensegment' (15#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/sevensegment.v:27]
INFO: [Synth 8-6157] synthesizing module 'glip_measure' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_measure.v:36]
	Parameter FREQ bound to: 100000000 - type: integer 
	Parameter DIGITS bound to: 8 - type: integer 
	Parameter OFFSET bound to: 0 - type: integer 
	Parameter STEP bound to: 2 - type: integer 
	Parameter TOTAL bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bcdcounter' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/bcdcounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'bcdcounter' (16#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/bcdcounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'glip_measure' (17#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_measure.v:36]
INFO: [Synth 8-6155] done synthesizing module 'glip_measure_sevensegment' (18#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_measure_sevensegment.v:37]
INFO: [Synth 8-6157] synthesizing module 'nexys4ddr_display' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/nexys4ddr_display.v:33]
	Parameter FREQ bound to: 100000000 - type: integer 
	Parameter REFRESH bound to: 1200 - type: integer 
	Parameter REFRESH_CLKDIV bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nexys4ddr_display' (19#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/nexys4ddr_display.v:33]
INFO: [Synth 8-6155] done synthesizing module 'nexys4ddr' (20#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/nexys4ddr.v:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1006.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.371 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1006.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/constrs_1/new/nexys4ddr.xdc]
Finished Parsing XDC File [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/constrs_1/new/nexys4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/constrs_1/new/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys4ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys4ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1064.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1064.379 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1064.379 ; gain = 58.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1064.379 ; gain = 58.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1064.379 ; gain = 58.008
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'glip_uart_control_egress'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'glip_uart_control_ingress'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'glip_uart_receive'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'glip_uart_transmit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
       STATE_SENDCREDIT1 |                              001 |                              011
       STATE_SENDCREDIT2 |                              010 |                              100
       STATE_SENDCREDIT3 |                              011 |                              101
       STATE_PASSTHROUGH |                              100 |                              001
STATE_PASSTHROUGH_REPEAT |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'glip_uart_control_egress'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       STATE_PASSTHROUGH |                               00 |                               00
             STATE_MATCH |                               01 |                               01
            STATE_CREDIT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'glip_uart_control_ingress'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_START |                               01 |                               01
              STATE_BITS |                               10 |                               10
              STATE_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'glip_uart_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_START |                               01 |                               01
              STATE_BITS |                               10 |                               10
              STATE_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'glip_uart_transmit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1064.379 ; gain = 58.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 13    
	   2 Input    3 Bit       Adders := 3     
+---XORs : 
	   2 Input     11 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 4     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---RAMs : 
	              32K Bit	(4096 X 8 bit)          RAMs := 1     
	              512 Bit	(32 X 16 bit)          RAMs := 1     
	              128 Bit	(16 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 5     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 26    
	   6 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

*** Running vivado
    with args -log nexys4ddr.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nexys4ddr.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source nexys4ddr.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/horse/AppData/Roaming/Xilinx/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/horse/Documents/Xilinx_Projects/iplocal'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top nexys4ddr -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56020
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.379 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nexys4ddr' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/nexys4ddr.v:29]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 12000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'glip_uart_toplevel' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_toplevel.v:62]
	Parameter FREQ_CLK_IO bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 12000000 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter BUFFER_OUT_DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'glip_uart_control' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control.v:30]
	Parameter FIFO_CREDIT_WIDTH bound to: 12 - type: integer 
	Parameter INPUT_FIFO_CREDIT bound to: 4090 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debtor' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/debtor.v:29]
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter TRANCHE_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debtor' (1#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/debtor.v:29]
INFO: [Synth 8-6157] synthesizing module 'creditor' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/creditor.v:29]
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter CREDIT_WIDTH bound to: 12 - type: integer 
	Parameter INITIAL_VALUE bound to: 4090 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'creditor' (2#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/creditor.v:29]
INFO: [Synth 8-6157] synthesizing module 'glip_uart_control_egress' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_egress.v:29]
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_PASSTHROUGH bound to: 1 - type: integer 
	Parameter STATE_PASSTHROUGH_REPEAT bound to: 2 - type: integer 
	Parameter STATE_SENDCREDIT1 bound to: 3 - type: integer 
	Parameter STATE_SENDCREDIT2 bound to: 4 - type: integer 
	Parameter STATE_SENDCREDIT3 bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_egress.v:95]
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_control_egress' (3#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_egress.v:29]
INFO: [Synth 8-6157] synthesizing module 'glip_uart_control_ingress' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_ingress.v:29]
	Parameter STATE_PASSTHROUGH bound to: 0 - type: integer 
	Parameter STATE_MATCH bound to: 1 - type: integer 
	Parameter STATE_CREDIT bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_ingress.v:114]
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_control_ingress' (4#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control_ingress.v:29]
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_control' (5#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_control.v:30]
INFO: [Synth 8-6157] synthesizing module 'glip_uart_receive' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_receive.v:32]
	Parameter DIVISOR bound to: 8 - type: integer 
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_START bound to: 1 - type: integer 
	Parameter STATE_BITS bound to: 2 - type: integer 
	Parameter STATE_STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_receive' (6#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_receive.v:32]
INFO: [Synth 8-6157] synthesizing module 'fifo_dualclock_fwft' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_fwft.sv:32]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter PROG_FULL bound to: 0 - type: integer 
	Parameter PROG_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dualclock_standard' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_standard.sv:60]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter PROG_FULL bound to: 0 - type: integer 
	Parameter PROG_EMPTY bound to: 0 - type: integer 
	Parameter AW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_dualclock_standard' (7#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_standard.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dualclock_fwft' (8#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_fwft.sv:32]
INFO: [Synth 8-6157] synthesizing module 'glip_upscale' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_upscale.sv:35]
	Parameter IN_SIZE bound to: 8 - type: integer 
	Parameter OUT_SIZE bound to: 16 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_upscale.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'glip_upscale' (9#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_upscale.sv:35]
INFO: [Synth 8-6157] synthesizing module 'fifo_singleclock_fwft' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_singleclock_fwft.sv:32]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter PROG_FULL bound to: 9'b000000110 
INFO: [Synth 8-6157] synthesizing module 'fifo_singleclock_standard' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_singleclock_standard.sv:33]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter PROG_FULL bound to: 9'b000000110 
	Parameter AW bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_singleclock_standard' (10#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_singleclock_standard.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'fifo_singleclock_fwft' (11#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_singleclock_fwft.sv:32]
INFO: [Synth 8-6157] synthesizing module 'glip_downscale' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_downscale.sv:36]
	Parameter IN_SIZE bound to: 16 - type: integer 
	Parameter OUT_SIZE bound to: 8 - type: integer 
WARNING: [Synth 8-2898] ignoring assertion [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_downscale.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'glip_downscale' (12#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_downscale.sv:36]
INFO: [Synth 8-6157] synthesizing module 'fifo_dualclock_fwft__parameterized0' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_fwft.sv:32]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter PROG_FULL bound to: 0 - type: integer 
	Parameter PROG_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_dualclock_standard__parameterized0' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_standard.sv:60]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter PROG_FULL bound to: 0 - type: integer 
	Parameter PROG_EMPTY bound to: 0 - type: integer 
	Parameter AW bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_dualclock_standard__parameterized0' (12#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_standard.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'fifo_dualclock_fwft__parameterized0' (12#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/fifo_dualclock_fwft.sv:32]
INFO: [Synth 8-6157] synthesizing module 'glip_uart_transmit' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_transmit.v:32]
	Parameter DIVISOR bound to: 8 - type: integer 
	Parameter STATE_IDLE bound to: 0 - type: integer 
	Parameter STATE_START bound to: 1 - type: integer 
	Parameter STATE_BITS bound to: 2 - type: integer 
	Parameter STATE_STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_transmit' (13#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_transmit.v:32]
INFO: [Synth 8-6155] done synthesizing module 'glip_uart_toplevel' (14#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_uart_toplevel.v:62]
INFO: [Synth 8-6157] synthesizing module 'glip_measure_sevensegment' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_measure_sevensegment.v:37]
	Parameter FREQ bound to: 100000000 - type: integer 
	Parameter DIGITS bound to: 8 - type: integer 
	Parameter OFFSET bound to: 0 - type: integer 
	Parameter STEP bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sevensegment' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/sevensegment.v:27]
INFO: [Synth 8-6155] done synthesizing module 'sevensegment' (15#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/sevensegment.v:27]
INFO: [Synth 8-6157] synthesizing module 'glip_measure' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_measure.v:36]
	Parameter FREQ bound to: 100000000 - type: integer 
	Parameter DIGITS bound to: 8 - type: integer 
	Parameter OFFSET bound to: 0 - type: integer 
	Parameter STEP bound to: 2 - type: integer 
	Parameter TOTAL bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bcdcounter' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/bcdcounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'bcdcounter' (16#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/bcdcounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'glip_measure' (17#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_measure.v:36]
INFO: [Synth 8-6155] done synthesizing module 'glip_measure_sevensegment' (18#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/glip_measure_sevensegment.v:37]
INFO: [Synth 8-6157] synthesizing module 'nexys4ddr_display' [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/nexys4ddr_display.v:33]
	Parameter FREQ bound to: 100000000 - type: integer 
	Parameter REFRESH bound to: 1200 - type: integer 
	Parameter REFRESH_CLKDIV bound to: 10416 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'nexys4ddr_display' (19#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/nexys4ddr_display.v:33]
INFO: [Synth 8-6155] done synthesizing module 'nexys4ddr' (20#1) [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/sources_1/new/verilog/nexys4ddr.v:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1006.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.379 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.379 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1006.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/constrs_1/new/nexys4ddr.xdc]
Finished Parsing XDC File [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/constrs_1/new/nexys4ddr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.srcs/constrs_1/new/nexys4ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys4ddr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys4ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1045.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1045.570 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1045.570 ; gain = 39.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1045.570 ; gain = 39.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1045.570 ; gain = 39.191
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'glip_uart_control_egress'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'glip_uart_control_ingress'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'glip_uart_receive'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'glip_uart_transmit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
       STATE_SENDCREDIT1 |                              001 |                              011
       STATE_SENDCREDIT2 |                              010 |                              100
       STATE_SENDCREDIT3 |                              011 |                              101
       STATE_PASSTHROUGH |                              100 |                              001
STATE_PASSTHROUGH_REPEAT |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'glip_uart_control_egress'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       STATE_PASSTHROUGH |                               00 |                               00
             STATE_MATCH |                               01 |                               01
            STATE_CREDIT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'glip_uart_control_ingress'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_START |                               01 |                               01
              STATE_BITS |                               10 |                               10
              STATE_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'glip_uart_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                               00
             STATE_START |                               01 |                               01
              STATE_BITS |                               10 |                               10
              STATE_STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'glip_uart_transmit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1045.570 ; gain = 39.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   16 Bit       Adders := 3     
	   3 Input   15 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 13    
	   2 Input    3 Bit       Adders := 3     
+---XORs : 
	   2 Input     11 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 4     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 7     
	                8 Bit    Registers := 9     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 32    
+---RAMs : 
	              32K Bit	(4096 X 8 bit)          RAMs := 1     
	              512 Bit	(32 X 16 bit)          RAMs := 1     
	              128 Bit	(16 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 5     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 8     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 26    
	   6 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1045.570 ; gain = 39.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|nexys4ddr   | u_uart/u_egress_cdc/u_fifo/mem_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                             | Inference | Size (Depth x Width) | Primitives  | 
+------------+----------------------------------------+-----------+----------------------+-------------+
|nexys4ddr   | u_uart/u_ingress_cdc/u_fifo/mem_reg    | Implied   | 16 x 8               | RAM32M x 2	 | 
|nexys4ddr   | u_uart/u_ingress_buffer/u_fifo/ram_reg | Implied   | 32 x 16              | RAM32M x 3	 | 
+------------+----------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1045.570 ; gain = 39.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1080.000 ; gain = 73.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|nexys4ddr   | u_uart/u_egress_cdc/u_fifo/mem_reg | 4 K x 8(READ_FIRST)    | W |   | 4 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+----------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                             | Inference | Size (Depth x Width) | Primitives  | 
+------------+----------------------------------------+-----------+----------------------+-------------+
|nexys4ddr   | u_uart/u_ingress_cdc/u_fifo/mem_reg    | Implied   | 16 x 8               | RAM32M x 2	 | 
|nexys4ddr   | u_uart/u_ingress_buffer/u_fifo/ram_reg | Implied   | 32 x 16              | RAM32M x 3	 | 
+------------+----------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_uart/u_egress_cdc/u_fifo/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1084.508 ; gain = 78.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1084.508 ; gain = 78.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1084.508 ; gain = 78.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1084.508 ; gain = 78.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1084.508 ; gain = 78.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1084.508 ; gain = 78.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1084.508 ; gain = 78.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    81|
|3     |LUT1     |   166|
|4     |LUT2     |   119|
|5     |LUT3     |    60|
|6     |LUT4     |   135|
|7     |LUT5     |   156|
|8     |LUT6     |   170|
|9     |MUXF7    |     4|
|10    |MUXF8    |     2|
|11    |RAM32M   |     5|
|12    |RAMB36E1 |     1|
|13    |FDRE     |   531|
|14    |FDSE     |    35|
|15    |IBUF     |     7|
|16    |OBUF     |    19|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1084.508 ; gain = 78.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1084.508 ; gain = 38.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1084.508 ; gain = 78.129
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1092.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1092.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1092.328 ; gain = 85.949
INFO: [Common 17-1381] The checkpoint 'C:/Users/horse/Documents/Xilinx_Projects/project_6_2/project_6_2.runs/synth_1/nexys4ddr.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nexys4ddr_utilization_synth.rpt -pb nexys4ddr_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 31 00:20:17 2021...
