// Seed: 2396757634
module module_0;
  reg   id_1;
  uwire id_2 = 1;
  always_comb
    if (1) begin
      id_2 = 1;
      begin
        $display;
      end
      begin
        id_1 <= #1 id_1;
      end
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8, id_9, id_10;
  assign id_2 = 1;
  id_11(
      .id_0()
  );
  always #1;
  wire id_12;
  module_0();
endmodule
