
ants_master_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         0000c6a0  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000cb10  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         0000e264  20000008  6000cb18  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000264  2000e26c  6001ad7c  0002626c  2**2
                  ALLOC
  5 .comment      00000306  00000000  00000000  0002626c  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000980  00000000  00000000  00026572  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 0000197d  00000000  00000000  00026ef2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000df4f  00000000  00000000  0002886f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001bda  00000000  00000000  000367be  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00005973  00000000  00000000  00038398  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002ba0  00000000  00000000  0003dd0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004c47  00000000  00000000  000408ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003c1d  00000000  00000000  000454f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00076143  00000000  00000000  00049110  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000bf253  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000900  00000000  00000000  000bf278  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
}

//only call if sound will not be played again for a long time
//this function is somewhat unnecessary. but i thought it should
//be included for completeness.
void speaker_kill () {
   0:	20010000 	.word	0x20010000
	ACE_disable_sdd(SDD0_OUT);
   4:	00000299 	.word	0x00000299
   8:	00000309 	.word	0x00000309
	}

	void LCD_eraseBlock(x1, y1, x2, y2)
	{
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x05};
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
		uint8_t message3[] = {x1};
  14:	0000030f 	.word	0x0000030f
		uint8_t message4[] = {y1};
  18:	00000311 	.word	0x00000311
	...
		//changes the back light intensity, range is 0-100.
		uint8_t message[] = {0x7C};
		uint8_t message2[] = {0x02};
		uint8_t message3[] = {duty};
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
  2c:	00000313 	.word	0x00000313
}

// print the state thru printf
void n64_print_state(n64_state_t* state) {

    printf("A: %d  B: %d  Z: %d  Start: %d  Up: %d  Down: %d  Left: %d  Right: %d  L: %d  R: %d  C_Up: %d  C_Down: %d  C_Left: %d  C_Right: %d  X_axis: %3d  Y_axis: %3d\r\n",
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
  38:	00000317 	.word	0x00000317
  3c:	00000319 	.word	0x00000319
  40:	0000031b 	.word	0x0000031b
  44:	0000031d 	.word	0x0000031d
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
  50:	00000323 	.word	0x00000323
  54:	00000325 	.word	0x00000325
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
  68:	000029e5 	.word	0x000029e5
  6c:	00002a11 	.word	0x00002a11
        state->C_Left,
        state->C_Right,
        state->X_axis,
        state->Y_axis
    );
}
  70:	00003561 	.word	0x00003561
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
		// @TODO: need to set delay(10); not sure how to
	}
  74:	0000358d 	.word	0x0000358d
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
  78:	00000337 	.word	0x00000337
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
  7c:	00000339 	.word	0x00000339
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );

        }
    }
}
  80:	0000033b 	.word	0x0000033b
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_MASTER_MASK;

    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~PROTOCOL_MODE_MASK) |
                                (uint32_t)protocol_mode | BIGFIFO_MASK;
  84:	0000033d 	.word	0x0000033d
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    if(rx_overflow)
    {
         recover_from_rx_overflow(this_spi);
  88:	0000033f 	.word	0x0000033f
    /* Keep a copy of the slave tx frame value. */
    this_spi->slave_tx_frame = frame_value;
    
    /* Disable automatic fill of the TX FIFO with zeroes.*/
    this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
    this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
  8c:	00000341 	.word	0x00000341
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~PROTOCOL_MODE_MASK) |
                                (uint32_t)protocol_mode | BIGFIFO_MASK;
                                
    this_spi->hw_reg->CLK_GEN = (uint32_t)clk_rate;
  90:	00002199 	.word	0x00002199
    this_spi->slave_rx_buffer = rx_buffer;
    this_spi->slave_rx_size = rx_buff_size;
    this_spi->slave_rx_idx = 0u;
    
    /* Initialise the transmit state data. */
    this_spi->slave_tx_buffer = tx_buffer;
  94:	00000345 	.word	0x00000345
                                (uint32_t)protocol_mode | BIGFIFO_MASK;
                                
    this_spi->hw_reg->CLK_GEN = (uint32_t)clk_rate;
    
    /* Set number of data frames to 1 by default */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
  98:	00000347 	.word	0x00000347
     *
     * IMPORTANT: Note this must be done before writing to the TX_DATA register
     * as it seems that doing these in the opposite order causes the receive
     * and transmit interrupts to be disabled.
     */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
  9c:	00000349 	.word	0x00000349
    this_spi->slave_rx_idx = 0u;
    
    /* Initialise the transmit state data. */
    this_spi->slave_tx_buffer = tx_buffer;
    this_spi->slave_tx_size = tx_buff_size;
    this_spi->slave_tx_idx = 0u;
  a0:	0000034b 	.word	0x0000034b
	...
    
    /* Set number of data frames to 1 by default */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = frame_bit_length;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
  c4:	00000351 	.word	0x00000351
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);

    /* Recover from receive overflow if needs be */
    if(0u != (this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK))
    {
         recover_from_rx_overflow(this_spi);
  c8:	00000353 	.word	0x00000353
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = frame_bit_length;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
  cc:	00000355 	.word	0x00000355

    /* Flush Rx FIFO in case we are executing on A2F200. */
    while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    {
        volatile uint32_t dummy;
        dummy = this_spi->hw_reg->RX_DATA;
  d0:	00000357 	.word	0x00000357
    /* Load frame into Tx data register. */
    this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;

   /* Disable block specific interrupts */
    this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_SSEND_IRQ_MASK;
  d4:	00000359 	.word	0x00000359
                                ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = frame_bit_length;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
}
  d8:	0000035b 	.word	0x0000035b
     * Enable TX underrun and RX overflow interrupts to improve error
     * recovery and the Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_URUN_IRQ_EN_MASK | CTRL_OVFLOW_IRQ_EN_MASK |
                                 CTRL_RX_IRQ_EN_MASK;
    NVIC_EnableIRQ( this_spi->irqn );
  dc:	0000035d 	.word	0x0000035d
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
            GPIO->GPIO_OUT = outputs_state;
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
            config |= OUTPUT_BUFFER_ENABLE_MASK;
            *(g_config_reg_lut[gpio_idx]) = config;
  e0:	0000035f 	.word	0x0000035f
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
            break;
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
  fc:	0000036d 	.word	0x0000036d
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
            *(g_config_reg_lut[gpio_idx]) = config;
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
            break;
 118:	0000037b 	.word	0x0000037b
        default:
            ASSERT(0);
            break;
        }
    }
}
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
    frame_count = RX_IRQ_THRESHOLD;
    
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) |
                                (frame_count << TXRXDFCOUNT_SHIFT);
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
    tx_idx = 0u;
    rx_idx = 0u;
    if(tx_idx < cmd_byte_size)
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
        ++tx_idx;
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
        ++transit;
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
 140:	0000038f 	.word	0x0000038f
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
    /* Load the transmit FIFO. */
    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) && (0u == done))
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
    else
    {
        if(tx_idx < transfer_size)
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
            ++tx_idx;
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
            ++transit;
 15c:	0000039d 	.word	0x0000039d
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        }
        else if(0u != this_spi->cmd_done)
 160:	0000039f 	.word	0x0000039f
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
 164:	000003a1 	.word	0x000003a1
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        }
        else if(0u != this_spi->cmd_done)
        {
            /* Fill with 0s if no need to insert command response */
            this_spi->hw_reg->TX_DATA = 0x00u;
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
        }
        else
        {
            /* Exit loop early as command response needs to be inserted next */
            done = 1u;
 174:	000003a9 	.word	0x000003a9
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        if(0u == rx_fifo_empty)
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
 178:	000003ab 	.word	0x000003ab
        else
        {
            /* Exit loop early as command response needs to be inserted next */
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
 17c:	000003ad 	.word	0x000003ad
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        if(0u == rx_fifo_empty)
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
            if(transfer_idx >= cmd_byte_size)
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
            {
                if(rx_idx < rd_byte_size)
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
            done = 1u;
        }
        ++this_spi->slave_tx_idx;
    }

    if(tx_buff_size > 0u)
 19c:	000003bd 	.word	0x000003bd
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
                }
                ++rx_idx;
            }
            ++transfer_idx;
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5

    if(tx_buff_size > 0u)
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
            }
            ++transfer_idx;
            --transit;
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
 1b8:	000003cb 	.word	0x000003cb
    if(tx_buff_size > 0u)
    {
        /* Clear and enable TX interrupt. Also disable autofill */
        this_spi->hw_reg->COMMAND &= ~(uint32_t)AUTOFILL_MASK;
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
            ++transfer_idx;
            --transit;
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
        if(0u == tx_fifo_full)
 1c4:	000003d1 	.word	0x000003d1
        {
            if(transit < RX_FIFO_SIZE)
 1c8:	000003d3 	.word	0x000003d3
        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
        this_spi->hw_reg->CONTROL |= CTRL_TX_IRQ_EN_MASK;
    }
    else
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
 1cc:	000003d5 	.word	0x000003d5
        if(0u == tx_fifo_full)
        {
            if(transit < RX_FIFO_SIZE)
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
 1d8:	000003db 	.word	0x000003db
    {
        this_spi->hw_reg->COMMAND |= AUTOFILL_MASK;
    }
    
    /* Ensure command interrupt disabled if no handler */
    if(0u == this_spi->cmd_handler)
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
                    ++tx_idx;
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
                    ++transit;
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
     * the next transaction.
     *
     * Make sure to clear any pending ssend ints otherwise we will trigger
     * an immediate interrupt.
     */
    this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
 1f4:	000003e9 	.word	0x000003e9
                    ++tx_idx;
                    ++transit;
                }
                else
                {
                    if(tx_idx < transfer_size)
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
                        ++tx_idx;
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
                        ++transit;
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
 218:	00003d75 	.word	0x00003d75
 21c:	00003d9d 	.word	0x00003d9d
                    }
                }
            }
        }
    }
}
 220:	00003dc5 	.word	0x00003dc5
 224:	00003ded 	.word	0x00003ded
     * recovery and enable Rx interrupt.
     */
    this_spi->hw_reg->CONTROL |= CTRL_RX_IRQ_EN_MASK | CTRL_URUN_IRQ_EN_MASK |
                                 CTRL_OVFLOW_IRQ_EN_MASK;

    NVIC_EnableIRQ(this_spi->irqn);
 228:	00003e15 	.word	0x00003e15
 22c:	00003e3d 	.word	0x00003e3d
 230:	00003e65 	.word	0x00003e65
}
 234:	00003e8d 	.word	0x00003e8d
 238:	00003eb5 	.word	0x00003eb5
 23c:	00003edd 	.word	0x00003edd
 240:	00003f05 	.word	0x00003f05
 244:	00003f2d 	.word	0x00003f2d
 248:	00003f55 	.word	0x00003f55
 24c:	00003f7d 	.word	0x00003f7d
 250:	00003fa5 	.word	0x00003fa5
 254:	00003fcd 	.word	0x00003fcd
 258:	00003ff5 	.word	0x00003ff5
 25c:	0000401d 	.word	0x0000401d
 260:	00004045 	.word	0x00004045
 264:	0000406d 	.word	0x0000406d
 268:	00004095 	.word	0x00004095
 26c:	000040bd 	.word	0x000040bd
 270:	000040e5 	.word	0x000040e5
 274:	0000410d 	.word	0x0000410d
 278:	00004135 	.word	0x00004135
 27c:	0000415d 	.word	0x0000415d
 280:	00004185 	.word	0x00004185
 284:	000041ad 	.word	0x000041ad
 288:	000041d5 	.word	0x000041d5
 28c:	000041fd 	.word	0x000041fd
 290:	00004225 	.word	0x00004225
 294:	0000424d 	.word	0x0000424d

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>

00000312 <SVC_Handler>:
 312:	e7fe      	b.n	312 <SVC_Handler>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>

00000316 <PendSV_Handler>:
 316:	e7fe      	b.n	316 <PendSV_Handler>

00000318 <SysTick_Handler>:
 318:	e7fe      	b.n	318 <SysTick_Handler>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>

0000031c <BrownOut_1_5V_IRQHandler>:
 31c:	e7fe      	b.n	31c <BrownOut_1_5V_IRQHandler>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>

00000324 <EthernetMAC_IRQHandler>:
 324:	e7fe      	b.n	324 <EthernetMAC_IRQHandler>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>
 332:	e7fe      	b.n	332 <DMA_IRQHandler+0x6>
 334:	e7fe      	b.n	334 <DMA_IRQHandler+0x8>

00000336 <I2C0_IRQHandler>:
 336:	e7fe      	b.n	336 <I2C0_IRQHandler>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>

0000033c <I2C1_IRQHandler>:
 33c:	e7fe      	b.n	33c <I2C1_IRQHandler>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>
 342:	e7fe      	b.n	342 <I2C1_SMBus_IRQHandler+0x2>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>

0000035e <GPIO8_IRQHandler>:
 35e:	e7fe      	b.n	35e <GPIO8_IRQHandler>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>
 3fa:	e7fe      	b.n	3fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
 3fc:	e7fe      	b.n	3fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
 3fe:	e7fe      	b.n	3fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
 400:	e7fe      	b.n	400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
 402:	e7fe      	b.n	402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
 404:	e7fe      	b.n	404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
 406:	e7fe      	b.n	406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
 408:	e7fe      	b.n	408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
 40a:	e7fe      	b.n	40a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
 40c:	e7fe      	b.n	40c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
 40e:	e7fe      	b.n	40e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
 410:	e7fe      	b.n	410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
 412:	e7fe      	b.n	412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
 414:	e7fe      	b.n	414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
 416:	e7fe      	b.n	416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
 418:	e7fe      	b.n	418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
 41a:	e7fe      	b.n	41a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
 41c:	e7fe      	b.n	41c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
 41e:	e7fe      	b.n	41e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
 420:	e7fe      	b.n	420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
 422:	e7fe      	b.n	422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
 424:	e7fe      	b.n	424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
 426:	e7fe      	b.n	426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
 428:	e7fe      	b.n	428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
 42a:	e7fe      	b.n	42a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
 42c:	e7fe      	b.n	42c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
 42e:	e7fe      	b.n	42e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
 430:	e7fe      	b.n	430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
 432:	e7fe      	b.n	432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
 434:	e7fe      	b.n	434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
 436:	e7fe      	b.n	436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
 438:	e7fe      	b.n	438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
 43a:	0000      	.short	0x0000
 43c:	00003921 	.word	0x00003921
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	6000cb18 	.word	0x6000cb18
 454:	20000008 	.word	0x20000008
 458:	2000e26c 	.word	0x2000e26c
 45c:	00000000 	.word	0x00000000
 460:	2000e26c 	.word	0x2000e26c
 464:	2000e4d0 	.word	0x2000e4d0
 468:	00004f45 	.word	0x00004f45
 46c:	00000eed 	.word	0x00000eed

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f24e 236c 	movw	r3, #57964	; 0xe26c
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <_reload_motion>:
/*
 * Helper function to execute the 'reload' motion
 *
 * called by do_solenoid and the auto mode firing
 */
void _reload_motion() {
     4a0:	b508      	push	{r3, lr}
    // now go thru the 'reload' motion
    set_y_servo_analog_pw(SERVO_HALF_FORWARD);
     4a2:	f64a 3098 	movw	r0, #43928	; 0xab98
     4a6:	f2c0 0002 	movt	r0, #2
     4aa:	f001 f8b5 	bl	1618 <set_y_servo_analog_pw>
    while (servo_r(READ_LOWER_STOP)) { }
     4ae:	f240 1254 	movw	r2, #340	; 0x154
     4b2:	f2c4 0205 	movt	r2, #16389	; 0x4005
     4b6:	6813      	ldr	r3, [r2, #0]
     4b8:	2b00      	cmp	r3, #0
     4ba:	d1fc      	bne.n	4b6 <_reload_motion+0x16>

    // magic numbers from real-world testing
    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
     4bc:	f64e 0048 	movw	r0, #59464	; 0xe848
     4c0:	f2c0 0001 	movt	r0, #1
     4c4:	f001 f8a8 	bl	1618 <set_y_servo_analog_pw>
    use_me_carefully_ms_delay_timer(250);
     4c8:	f04f 00fa 	mov.w	r0, #250	; 0xfa
     4cc:	f001 fd6a 	bl	1fa4 <use_me_carefully_ms_delay_timer>
    set_y_servo_analog_pw(SERVO_NEUTRAL);
     4d0:	f644 10f0 	movw	r0, #18928	; 0x49f0
     4d4:	f2c0 0002 	movt	r0, #2
     4d8:	f001 f89e 	bl	1618 <set_y_servo_analog_pw>
}
     4dc:	bd08      	pop	{r3, pc}
     4de:	bf00      	nop

000004e0 <do_servos_manual>:
 *
 * The analog stick also works and is even better
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
     4e0:	b510      	push	{r4, lr}
    // Digital Pitch control
    if (n64_pressed(Down)) {
     4e2:	7803      	ldrb	r3, [r0, #0]
     4e4:	f013 0420 	ands.w	r4, r3, #32
     4e8:	d00c      	beq.n	504 <do_servos_manual+0x24>
     4ea:	780a      	ldrb	r2, [r1, #0]
     4ec:	f002 0220 	and.w	r2, r2, #32
     4f0:	b2d2      	uxtb	r2, r2
     4f2:	b93a      	cbnz	r2, 504 <do_servos_manual+0x24>
        servo_do(Y_SET_FORWARD);
     4f4:	f240 1248 	movw	r2, #328	; 0x148
     4f8:	f2c4 0205 	movt	r2, #16389	; 0x4005
     4fc:	f04f 0400 	mov.w	r4, #0
     500:	6014      	str	r4, [r2, #0]
 * for fine control of the turret
 *
 */
void do_servos_manual(n64_state_t* state, n64_state_t* last_state) {
    // Digital Pitch control
    if (n64_pressed(Down)) {
     502:	e022      	b.n	54a <do_servos_manual+0x6a>
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
     504:	f003 0210 	and.w	r2, r3, #16
     508:	b2d2      	uxtb	r2, r2
     50a:	b162      	cbz	r2, 526 <do_servos_manual+0x46>
     50c:	780a      	ldrb	r2, [r1, #0]
     50e:	f002 0210 	and.w	r2, r2, #16
     512:	b2d2      	uxtb	r2, r2
     514:	b962      	cbnz	r2, 530 <do_servos_manual+0x50>
        servo_do(Y_SET_REVERSE);
     516:	f240 124c 	movw	r2, #332	; 0x14c
     51a:	f2c4 0205 	movt	r2, #16389	; 0x4005
     51e:	f04f 0400 	mov.w	r4, #0
     522:	6014      	str	r4, [r2, #0]
    if (n64_pressed(Down)) {
        servo_do(Y_SET_FORWARD);

        //printf("servo_do Y_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Up)) {
     524:	e011      	b.n	54a <do_servos_manual+0x6a>
        servo_do(Y_SET_REVERSE);
        //printf("servo_do Y_SET_REVERSE\r\n");
    }
    else if (n64_released(Up) || n64_released(Down)) {
     526:	780a      	ldrb	r2, [r1, #0]
     528:	f002 0210 	and.w	r2, r2, #16
     52c:	b2d2      	uxtb	r2, r2
     52e:	b92a      	cbnz	r2, 53c <do_servos_manual+0x5c>
     530:	b95c      	cbnz	r4, 54a <do_servos_manual+0x6a>
     532:	780a      	ldrb	r2, [r1, #0]
     534:	f002 0220 	and.w	r2, r2, #32
     538:	b2d2      	uxtb	r2, r2
     53a:	b132      	cbz	r2, 54a <do_servos_manual+0x6a>
        servo_do(Y_SET_NEUTRAL);
     53c:	f240 1244 	movw	r2, #324	; 0x144
     540:	f2c4 0205 	movt	r2, #16389	; 0x4005
     544:	f04f 0400 	mov.w	r4, #0
     548:	6014      	str	r4, [r2, #0]
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
     54a:	f013 0240 	ands.w	r2, r3, #64	; 0x40
     54e:	d00c      	beq.n	56a <do_servos_manual+0x8a>
     550:	780c      	ldrb	r4, [r1, #0]
     552:	f004 0440 	and.w	r4, r4, #64	; 0x40
     556:	b2e4      	uxtb	r4, r4
     558:	b93c      	cbnz	r4, 56a <do_servos_manual+0x8a>
        servo_do(X_SET_FORWARD);
     55a:	f240 1308 	movw	r3, #264	; 0x108
     55e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     562:	f04f 0200 	mov.w	r2, #0
     566:	601a      	str	r2, [r3, #0]
        servo_do(Y_SET_NEUTRAL);
        //printf("servo_do Y_SET_NEUTRAL\r\n");
    }

    // Digital Yaw control
    if (n64_pressed(Left)) {
     568:	e022      	b.n	5b0 <do_servos_manual+0xd0>
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
     56a:	f013 0380 	ands.w	r3, r3, #128	; 0x80
     56e:	d00c      	beq.n	58a <do_servos_manual+0xaa>
     570:	780c      	ldrb	r4, [r1, #0]
     572:	f004 0480 	and.w	r4, r4, #128	; 0x80
     576:	b2e4      	uxtb	r4, r4
     578:	b93c      	cbnz	r4, 58a <do_servos_manual+0xaa>
        servo_do(X_SET_REVERSE);
     57a:	f240 130c 	movw	r3, #268	; 0x10c
     57e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     582:	f04f 0200 	mov.w	r2, #0
     586:	601a      	str	r2, [r3, #0]
    if (n64_pressed(Left)) {
        servo_do(X_SET_FORWARD);
        //set_x_servo_analog_pw(SERVO_FULL_FORWARD);
        //printf("servo_do X_SET_FORWARD\r\n");
    }
    else if (n64_pressed(Right)) {
     588:	e012      	b.n	5b0 <do_servos_manual+0xd0>
        servo_do(X_SET_REVERSE);
        //set_x_servo_analog_pw(SERVO_FULL_REVERSE);
        //printf("servo_do X_SET_REVERSE\r\n");
    }
    else if (n64_released(Left) || n64_released(Right)) {
     58a:	b922      	cbnz	r2, 596 <do_servos_manual+0xb6>
     58c:	780a      	ldrb	r2, [r1, #0]
     58e:	f002 0240 	and.w	r2, r2, #64	; 0x40
     592:	b2d2      	uxtb	r2, r2
     594:	b92a      	cbnz	r2, 5a2 <do_servos_manual+0xc2>
     596:	b95b      	cbnz	r3, 5b0 <do_servos_manual+0xd0>
     598:	780b      	ldrb	r3, [r1, #0]
     59a:	f003 0380 	and.w	r3, r3, #128	; 0x80
     59e:	b2db      	uxtb	r3, r3
     5a0:	b133      	cbz	r3, 5b0 <do_servos_manual+0xd0>
        servo_do(X_SET_NEUTRAL);
     5a2:	f240 1304 	movw	r3, #260	; 0x104
     5a6:	f2c4 0305 	movt	r3, #16389	; 0x4005
     5aa:	f04f 0200 	mov.w	r2, #0
     5ae:	601a      	str	r2, [r3, #0]
        //printf("servo_do X_SET_NEUTRAL\r\n");
    }

    // Analog Pitch and Yaw
    static n64_to_pwm_t analog_pwm_vals;
    if (state->X_axis != last_state->X_axis ||
     5b0:	f990 2002 	ldrsb.w	r2, [r0, #2]
     5b4:	f991 3002 	ldrsb.w	r3, [r1, #2]
     5b8:	429a      	cmp	r2, r3
     5ba:	d105      	bne.n	5c8 <do_servos_manual+0xe8>
    	state->Y_axis != last_state->Y_axis ) {
     5bc:	f990 2003 	ldrsb.w	r2, [r0, #3]
     5c0:	f991 3003 	ldrsb.w	r3, [r1, #3]
     5c4:	429a      	cmp	r2, r3
     5c6:	d00c      	beq.n	5e2 <do_servos_manual+0x102>

		map_n64_analog_to_servo_pwm(state, &analog_pwm_vals);
     5c8:	f24e 248c 	movw	r4, #57996	; 0xe28c
     5cc:	f2c2 0400 	movt	r4, #8192	; 0x2000
     5d0:	4621      	mov	r1, r4
     5d2:	f001 f801 	bl	15d8 <map_n64_analog_to_servo_pwm>
		set_x_servo_analog_pw(analog_pwm_vals.x_pwm);
     5d6:	6820      	ldr	r0, [r4, #0]
     5d8:	f001 f80c 	bl	15f4 <set_x_servo_analog_pw>
		set_y_servo_analog_pw(analog_pwm_vals.y_pwm);
     5dc:	6860      	ldr	r0, [r4, #4]
     5de:	f001 f81b 	bl	1618 <set_y_servo_analog_pw>
     5e2:	bd10      	pop	{r4, pc}

000005e4 <lights_set>:
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
    MSS_GPIO_set_output(MSS_GPIO_6, 0);

}

void lights_set(uint8_t pattern) {
     5e4:	b510      	push	{r4, lr}
     5e6:	4604      	mov	r4, r0

	printf("Lights set: 0x%x\r\n", pattern);
     5e8:	f24c 10e4 	movw	r0, #49636	; 0xc1e4
     5ec:	f2c0 0000 	movt	r0, #0
     5f0:	4621      	mov	r1, r4
     5f2:	f005 f8e7 	bl	57c4 <printf>
    MSS_GPIO_set_output(MSS_GPIO_4, (0x01 & pattern)); // lsb
     5f6:	f04f 0004 	mov.w	r0, #4
     5fa:	f004 0101 	and.w	r1, r4, #1
     5fe:	f003 f84d 	bl	369c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, (0x02 & pattern));
     602:	f04f 0005 	mov.w	r0, #5
     606:	f004 0102 	and.w	r1, r4, #2
     60a:	f003 f847 	bl	369c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, (0x04 & pattern)); // msp
     60e:	f04f 0006 	mov.w	r0, #6
     612:	f004 0104 	and.w	r1, r4, #4
     616:	f003 f841 	bl	369c <MSS_GPIO_set_output>
}
     61a:	bd10      	pop	{r4, pc}

0000061c <do_manual_reload>:
/*
 * Press A to start a manual reload, then load a single dart in the chamber.
 * When finished, press A again to return to firing position
 * Allows screen to keep track of if loaded
 */
void do_manual_reload(n64_state_t* state, n64_state_t* last_state) {
     61c:	b538      	push	{r3, r4, r5, lr}

	// From testing
	static uint32_t x_return_time = 360;
	static uint32_t y_return_time = 250;

	if (n64_pressed(A)) {
     61e:	7803      	ldrb	r3, [r0, #0]
     620:	f013 0f01 	tst.w	r3, #1
     624:	d079      	beq.n	71a <do_manual_reload+0xfe>
     626:	780b      	ldrb	r3, [r1, #0]
     628:	f013 0f01 	tst.w	r3, #1
     62c:	d175      	bne.n	71a <do_manual_reload+0xfe>

		if (in_reload_position) {
     62e:	f24e 2388 	movw	r3, #57992	; 0xe288
     632:	f2c2 0300 	movt	r3, #8192	; 0x2000
     636:	781b      	ldrb	r3, [r3, #0]
     638:	b36b      	cbz	r3, 696 <do_manual_reload+0x7a>
			lcd_state.chamber_status = CHAMBER_LOADED;
     63a:	f24e 2370 	movw	r3, #57968	; 0xe270
     63e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     642:	f04f 0201 	mov.w	r2, #1
     646:	715a      	strb	r2, [r3, #5]
		    set_y_servo_analog_pw(SERVO_HALF_REVERSE);
     648:	f64e 0448 	movw	r4, #59464	; 0xe848
     64c:	f2c0 0401 	movt	r4, #1
     650:	4620      	mov	r0, r4
     652:	f000 ffe1 	bl	1618 <set_y_servo_analog_pw>
		    set_x_servo_analog_pw(SERVO_HALF_REVERSE);
     656:	4620      	mov	r0, r4
     658:	f000 ffcc 	bl	15f4 <set_x_servo_analog_pw>
		    use_me_carefully_ms_delay_timer(y_return_time);
     65c:	f04f 00fa 	mov.w	r0, #250	; 0xfa
     660:	f001 fca0 	bl	1fa4 <use_me_carefully_ms_delay_timer>
		    servo_do(Y_SET_NEUTRAL);
     664:	f240 1344 	movw	r3, #324	; 0x144
     668:	f2c4 0305 	movt	r3, #16389	; 0x4005
     66c:	f04f 0400 	mov.w	r4, #0
     670:	601c      	str	r4, [r3, #0]
			use_me_carefully_ms_delay_timer(x_return_time - y_return_time);
     672:	f04f 006e 	mov.w	r0, #110	; 0x6e
     676:	f001 fc95 	bl	1fa4 <use_me_carefully_ms_delay_timer>
			servo_do(X_SET_NEUTRAL);
     67a:	f240 1304 	movw	r3, #260	; 0x104
     67e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     682:	601c      	str	r4, [r3, #0]
			in_reload_position = 0;
     684:	f24e 2388 	movw	r3, #57992	; 0xe288
     688:	f2c2 0300 	movt	r3, #8192	; 0x2000
     68c:	701c      	strb	r4, [r3, #0]
			lights_set(LIGHTS_IDLE);
     68e:	4620      	mov	r0, r4
     690:	f7ff ffa8 	bl	5e4 <lights_set>
     694:	bd38      	pop	{r3, r4, r5, pc}
		}
		else {
			in_reload_position = 1;
     696:	f24e 2388 	movw	r3, #57992	; 0xe288
     69a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     69e:	f04f 0201 	mov.w	r2, #1
     6a2:	701a      	strb	r2, [r3, #0]
			lights_set(LIGHTS_RELOADING);
     6a4:	f04f 0004 	mov.w	r0, #4
     6a8:	f7ff ff9c 	bl	5e4 <lights_set>
			// go to down left limit
			set_x_servo_analog_pw(185000);
     6ac:	f24d 20a8 	movw	r0, #53928	; 0xd2a8
     6b0:	f2c0 0002 	movt	r0, #2
     6b4:	f000 ff9e 	bl	15f4 <set_x_servo_analog_pw>
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
     6b8:	f64a 3098 	movw	r0, #43928	; 0xab98
     6bc:	f2c0 0002 	movt	r0, #2
     6c0:	f000 ffaa 	bl	1618 <set_y_servo_analog_pw>
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
     6c4:	f240 1254 	movw	r2, #340	; 0x154
     6c8:	f2c4 0205 	movt	r2, #16389	; 0x4005
     6cc:	f240 1110 	movw	r1, #272	; 0x110
     6d0:	f2c4 0105 	movt	r1, #16389	; 0x4005
				if (!servo_r(READ_LOWER_STOP)) {
					servo_do(Y_SET_NEUTRAL);
     6d4:	f240 1444 	movw	r4, #324	; 0x144
     6d8:	f2c4 0405 	movt	r4, #16389	; 0x4005
     6dc:	f04f 0000 	mov.w	r0, #0
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
     6e0:	f240 1504 	movw	r5, #260	; 0x104
     6e4:	f2c4 0505 	movt	r5, #16389	; 0x4005
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
     6e8:	e005      	b.n	6f6 <do_manual_reload+0xda>
				if (!servo_r(READ_LOWER_STOP)) {
     6ea:	6813      	ldr	r3, [r2, #0]
     6ec:	b903      	cbnz	r3, 6f0 <do_manual_reload+0xd4>
					servo_do(Y_SET_NEUTRAL);
     6ee:	6020      	str	r0, [r4, #0]
				}
				if (!servo_r(READ_FORWARD_STOP)) {
     6f0:	680b      	ldr	r3, [r1, #0]
     6f2:	b903      	cbnz	r3, 6f6 <do_manual_reload+0xda>
					servo_do(X_SET_NEUTRAL);
     6f4:	6028      	str	r0, [r5, #0]
			in_reload_position = 1;
			lights_set(LIGHTS_RELOADING);
			// go to down left limit
			set_x_servo_analog_pw(185000);
			set_y_servo_analog_pw(SERVO_HALF_FORWARD);
			while (servo_r(READ_LOWER_STOP) || servo_r(READ_FORWARD_STOP)) {
     6f6:	6813      	ldr	r3, [r2, #0]
     6f8:	2b00      	cmp	r3, #0
     6fa:	d1f6      	bne.n	6ea <do_manual_reload+0xce>
     6fc:	680b      	ldr	r3, [r1, #0]
     6fe:	2b00      	cmp	r3, #0
     700:	d1f3      	bne.n	6ea <do_manual_reload+0xce>
				}
				if (!servo_r(READ_FORWARD_STOP)) {
					servo_do(X_SET_NEUTRAL);
				}
			}
			servo_do(X_SET_NEUTRAL);
     702:	f240 1304 	movw	r3, #260	; 0x104
     706:	f2c4 0305 	movt	r3, #16389	; 0x4005
     70a:	f04f 0200 	mov.w	r2, #0
     70e:	601a      	str	r2, [r3, #0]
			servo_do(Y_SET_NEUTRAL);
     710:	f240 1344 	movw	r3, #324	; 0x144
     714:	f2c4 0305 	movt	r3, #16389	; 0x4005
     718:	601a      	str	r2, [r3, #0]
     71a:	bd38      	pop	{r3, r4, r5, pc}

0000071c <do_ready_live_fire>:

/*
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
     71c:	b538      	push	{r3, r4, r5, lr}
     71e:	4604      	mov	r4, r0
     720:	460d      	mov	r5, r1
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
     722:	f24e 2378 	movw	r3, #57976	; 0xe278
     726:	f2c2 0300 	movt	r3, #8192	; 0x2000
     72a:	781b      	ldrb	r3, [r3, #0]
     72c:	b9cb      	cbnz	r3, 762 <do_ready_live_fire+0x46>
     72e:	7803      	ldrb	r3, [r0, #0]
     730:	f003 0308 	and.w	r3, r3, #8
     734:	b2db      	uxtb	r3, r3
     736:	bb6b      	cbnz	r3, 794 <do_ready_live_fire+0x78>
     738:	780b      	ldrb	r3, [r1, #0]
     73a:	f003 0308 	and.w	r3, r3, #8
     73e:	b2db      	uxtb	r3, r3
     740:	b343      	cbz	r3, 794 <do_ready_live_fire+0x78>
		g_live_fire_enabled = 1;
     742:	f24e 2378 	movw	r3, #57976	; 0xe278
     746:	f2c2 0300 	movt	r3, #8192	; 0x2000
     74a:	f04f 0001 	mov.w	r0, #1
     74e:	7018      	strb	r0, [r3, #0]
		lights_set(LIGHTS_SAFETY_OFF);
     750:	f7ff ff48 	bl	5e4 <lights_set>
		printf("DANGER ZONE: Live-fire enabled.\r\n");
     754:	f24c 10f8 	movw	r0, #49656	; 0xc1f8
     758:	f2c0 0000 	movt	r0, #0
     75c:	f005 f8a0 	bl	58a0 <puts>
 * Checks that the Start button has been pressed to enable
 * or diable the firing enable
 */
void do_ready_live_fire(n64_state_t* state, n64_state_t* last_state) {
	// This global only gets set here, read anywhere, cleared after firing (not repeat mode)
	if ( !g_live_fire_enabled && n64_released(Start)) {
     760:	e018      	b.n	794 <do_ready_live_fire+0x78>
		g_live_fire_enabled = 1;
		lights_set(LIGHTS_SAFETY_OFF);
		printf("DANGER ZONE: Live-fire enabled.\r\n");
	}
	else if (g_live_fire_enabled && n64_released(Start)) {
     762:	7803      	ldrb	r3, [r0, #0]
     764:	f003 0308 	and.w	r3, r3, #8
     768:	b2db      	uxtb	r3, r3
     76a:	b99b      	cbnz	r3, 794 <do_ready_live_fire+0x78>
     76c:	780b      	ldrb	r3, [r1, #0]
     76e:	f003 0308 	and.w	r3, r3, #8
     772:	b2db      	uxtb	r3, r3
     774:	b173      	cbz	r3, 794 <do_ready_live_fire+0x78>
		g_live_fire_enabled = 0;
     776:	f24e 2378 	movw	r3, #57976	; 0xe278
     77a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     77e:	f04f 0000 	mov.w	r0, #0
     782:	7018      	strb	r0, [r3, #0]
		lights_set(LIGHTS_IDLE);
     784:	f7ff ff2e 	bl	5e4 <lights_set>
		printf("Live-fire disabled.\r\n");
     788:	f24c 201c 	movw	r0, #49692	; 0xc21c
     78c:	f2c0 0000 	movt	r0, #0
     790:	f005 f886 	bl	58a0 <puts>
	}

	// FOR VIDEO ONLY
	if (n64_pressed(C_Left)) {
     794:	7863      	ldrb	r3, [r4, #1]
     796:	f003 0340 	and.w	r3, r3, #64	; 0x40
     79a:	b2db      	uxtb	r3, r3
     79c:	b1cb      	cbz	r3, 7d2 <do_ready_live_fire+0xb6>
     79e:	786b      	ldrb	r3, [r5, #1]
     7a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
     7a4:	b2db      	uxtb	r3, r3
     7a6:	b9a3      	cbnz	r3, 7d2 <do_ready_live_fire+0xb6>
		if (REPEATED_FIRING_MODE) {
     7a8:	f24e 2394 	movw	r3, #58004	; 0xe294
     7ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7b0:	781b      	ldrb	r3, [r3, #0]
     7b2:	b13b      	cbz	r3, 7c4 <do_ready_live_fire+0xa8>
			REPEATED_FIRING_MODE = 0;
     7b4:	f24e 2394 	movw	r3, #58004	; 0xe294
     7b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7bc:	f04f 0200 	mov.w	r2, #0
     7c0:	701a      	strb	r2, [r3, #0]
     7c2:	bd38      	pop	{r3, r4, r5, pc}
		}
		else {
			REPEATED_FIRING_MODE = 1;
     7c4:	f24e 2394 	movw	r3, #58004	; 0xe294
     7c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7cc:	f04f 0201 	mov.w	r2, #1
     7d0:	701a      	strb	r2, [r3, #0]
     7d2:	bd38      	pop	{r3, r4, r5, pc}

000007d4 <lights_init>:
#define LIGHTS_RELOADING   0x04
#define LIGHTS_b           0x05
#define LIGHTS_c           0x06
#define LIGHTS_d           0x07

void lights_init() {
     7d4:	b508      	push	{r3, lr}

    MSS_GPIO_init();
     7d6:	f002 ff0d 	bl	35f4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_4, MSS_GPIO_OUTPUT_MODE);
     7da:	f04f 0004 	mov.w	r0, #4
     7de:	f04f 0105 	mov.w	r1, #5
     7e2:	f002 ff3d 	bl	3660 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_5, MSS_GPIO_OUTPUT_MODE);
     7e6:	f04f 0005 	mov.w	r0, #5
     7ea:	4601      	mov	r1, r0
     7ec:	f002 ff38 	bl	3660 <MSS_GPIO_config>
    MSS_GPIO_config(MSS_GPIO_6, MSS_GPIO_OUTPUT_MODE);
     7f0:	f04f 0006 	mov.w	r0, #6
     7f4:	f04f 0105 	mov.w	r1, #5
     7f8:	f002 ff32 	bl	3660 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_4, 0);
     7fc:	f04f 0004 	mov.w	r0, #4
     800:	f04f 0100 	mov.w	r1, #0
     804:	f002 ff4a 	bl	369c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_5, 0);
     808:	f04f 0005 	mov.w	r0, #5
     80c:	f04f 0100 	mov.w	r1, #0
     810:	f002 ff44 	bl	369c <MSS_GPIO_set_output>
    MSS_GPIO_set_output(MSS_GPIO_6, 0);
     814:	f04f 0006 	mov.w	r0, #6
     818:	f04f 0100 	mov.w	r1, #0
     81c:	f002 ff3e 	bl	369c <MSS_GPIO_set_output>

}
     820:	bd08      	pop	{r3, pc}
     822:	bf00      	nop

00000824 <trigger_solenoid_activate>:
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
}

// activate the trigger for ms miliseconds
void trigger_solenoid_activate(uint32_t ms) {
     824:	b510      	push	{r4, lr}
     826:	4604      	mov	r4, r0

	// Use a GPIO pin and a delay
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
     828:	f04f 0001 	mov.w	r0, #1
     82c:	4601      	mov	r1, r0
     82e:	f002 ff35 	bl	369c <MSS_GPIO_set_output>
	use_me_carefully_ms_delay_timer(ms);
     832:	4620      	mov	r0, r4
     834:	f001 fbb6 	bl	1fa4 <use_me_carefully_ms_delay_timer>

	//volatile uint32_t i;
	//for(i = 0; i < ms * CYCLE_MULT; i++) { }
	MSS_GPIO_set_output(MSS_GPIO_1, 0);
     838:	f04f 0001 	mov.w	r0, #1
     83c:	f04f 0100 	mov.w	r1, #0
     840:	f002 ff2c 	bl	369c <MSS_GPIO_set_output>

    // second delay for safety
	use_me_carefully_ms_delay_timer(AFTER_FIRING_DELAY);
     844:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     848:	f001 fbac 	bl	1fa4 <use_me_carefully_ms_delay_timer>
}
     84c:	bd10      	pop	{r4, pc}
     84e:	bf00      	nop

00000850 <_fire_dart>:
}
/*
 * Helper to be called in manual and automatic modes
 * to fire, reload (action), and clear g_ready_live_fire
 */
void _fire_dart() {
     850:	b508      	push	{r3, lr}
	if ( ! g_live_fire_enabled) {
     852:	f24e 2378 	movw	r3, #57976	; 0xe278
     856:	f2c2 0300 	movt	r3, #8192	; 0x2000
     85a:	781b      	ldrb	r3, [r3, #0]
     85c:	b933      	cbnz	r3, 86c <_fire_dart+0x1c>
		printf("ERROR: Attempted to fire without live fire enabledr\r\n");
     85e:	f24c 2034 	movw	r0, #49716	; 0xc234
     862:	f2c0 0000 	movt	r0, #0
     866:	f005 f81b 	bl	58a0 <puts>
		return;
     86a:	bd08      	pop	{r3, pc}
	}

	lcd_state.chamber_status = CHAMBER_EMPTY;
     86c:	f24e 2370 	movw	r3, #57968	; 0xe270
     870:	f2c2 0300 	movt	r3, #8192	; 0x2000
     874:	f04f 0200 	mov.w	r2, #0
     878:	715a      	strb	r2, [r3, #5]
	disp_update((void*)&g_disp_update_argument);
     87a:	f24e 3060 	movw	r0, #58208	; 0xe360
     87e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     882:	f001 f80d 	bl	18a0 <disp_update>
	start_hardware_timer();
     886:	f001 fa49 	bl	1d1c <start_hardware_timer>

	lights_set(LIGHTS_FIRING);
     88a:	f04f 0003 	mov.w	r0, #3
     88e:	f7ff fea9 	bl	5e4 <lights_set>
	trigger_solenoid_activate(TRIGGER_DURATION);
     892:	f04f 0064 	mov.w	r0, #100	; 0x64
     896:	f7ff ffc5 	bl	824 <trigger_solenoid_activate>
	lights_set(LIGHTS_RELOADING);
     89a:	f04f 0004 	mov.w	r0, #4
     89e:	f7ff fea1 	bl	5e4 <lights_set>
    _reload_motion();
     8a2:	f7ff fdfd 	bl	4a0 <_reload_motion>

    // Safer single-shot mode
    if ( ! REPEATED_FIRING_MODE) {
     8a6:	f24e 2394 	movw	r3, #58004	; 0xe294
     8aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8ae:	781b      	ldrb	r3, [r3, #0]
     8b0:	b97b      	cbnz	r3, 8d2 <_fire_dart+0x82>
    	g_live_fire_enabled = 0;
     8b2:	f24e 2378 	movw	r3, #57976	; 0xe278
     8b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     8ba:	f04f 0000 	mov.w	r0, #0
     8be:	7018      	strb	r0, [r3, #0]
    	lights_set(LIGHTS_IDLE);
     8c0:	f7ff fe90 	bl	5e4 <lights_set>
    	printf("Live-fire disabled.\r\n");
     8c4:	f24c 201c 	movw	r0, #49692	; 0xc21c
     8c8:	f2c0 0000 	movt	r0, #0
     8cc:	f004 ffe8 	bl	58a0 <puts>
     8d0:	bd08      	pop	{r3, pc}
    }
    else {
    	lights_set(LIGHTS_SAFETY_OFF);
     8d2:	f04f 0001 	mov.w	r0, #1
     8d6:	f7ff fe85 	bl	5e4 <lights_set>
     8da:	bd08      	pop	{r3, pc}

000008dc <trigger_solenoid_pin_init>:
#include "timer_t.h"

#define TRIGGER_DURATION 100
#define AFTER_FIRING_DELAY 500

void trigger_solenoid_pin_init() {
     8dc:	b508      	push	{r3, lr}
    MSS_GPIO_init();
     8de:	f002 fe89 	bl	35f4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
     8e2:	f04f 0001 	mov.w	r0, #1
     8e6:	f04f 0105 	mov.w	r1, #5
     8ea:	f002 feb9 	bl	3660 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_1, 0);
     8ee:	f04f 0001 	mov.w	r0, #1
     8f2:	f04f 0100 	mov.w	r1, #0
     8f6:	f002 fed1 	bl	369c <MSS_GPIO_set_output>
}
     8fa:	bd08      	pop	{r3, pc}

000008fc <speaker_play>:
			SDD_VOLTAGE_MODE|SDD_RETURN_TO_ZERO,INDIVIDUAL_UPDATE);
	ACE_enable_sdd(SDD0_OUT);
}

//*NOTE* Blocking function
void speaker_play(enum sound_type sound) {
     8fc:	b5f0      	push	{r4, r5, r6, r7, lr}
     8fe:	b083      	sub	sp, #12
	volatile uint32_t i = 0;
     900:	f04f 0300 	mov.w	r3, #0
     904:	9301      	str	r3, [sp, #4]
	volatile uint32_t wait = 0;
     906:	9300      	str	r3, [sp, #0]
	static manual_sounds man_sound_select = GOOD_SHOT;

	if (sound == BEGIN_AUTO) {
     908:	bb30      	cbnz	r0, 958 <speaker_play+0x5c>
		while (i < 14668) {
     90a:	9a01      	ldr	r2, [sp, #4]
     90c:	f643 134b 	movw	r3, #14667	; 0x394b
     910:	429a      	cmp	r2, r3
     912:	f200 80dd 	bhi.w	ad0 <speaker_play+0x1d4>
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(target[i]));
     916:	f244 1604 	movw	r6, #16644	; 0x4104
     91a:	f2c2 0600 	movt	r6, #8192	; 0x2000
     91e:	f04f 0500 	mov.w	r5, #0
			for (wait = 0; wait < 340; ++wait) {}
     922:	f240 1453 	movw	r4, #339	; 0x153
	volatile uint32_t i = 0;
	volatile uint32_t wait = 0;
	static manual_sounds man_sound_select = GOOD_SHOT;

	if (sound == BEGIN_AUTO) {
		while (i < 14668) {
     926:	461f      	mov	r7, r3
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(target[i]));
     928:	9b01      	ldr	r3, [sp, #4]
     92a:	4628      	mov	r0, r5
     92c:	5cf1      	ldrb	r1, [r6, r3]
     92e:	f002 ffd1 	bl	38d4 <ACE_set_sdd_value>
			for (wait = 0; wait < 340; ++wait) {}
     932:	9500      	str	r5, [sp, #0]
     934:	9b00      	ldr	r3, [sp, #0]
     936:	42a3      	cmp	r3, r4
     938:	d806      	bhi.n	948 <speaker_play+0x4c>
     93a:	9b00      	ldr	r3, [sp, #0]
     93c:	f103 0301 	add.w	r3, r3, #1
     940:	9300      	str	r3, [sp, #0]
     942:	9b00      	ldr	r3, [sp, #0]
     944:	42a3      	cmp	r3, r4
     946:	d9f8      	bls.n	93a <speaker_play+0x3e>
			i++;
     948:	9b01      	ldr	r3, [sp, #4]
     94a:	f103 0301 	add.w	r3, r3, #1
     94e:	9301      	str	r3, [sp, #4]
	volatile uint32_t i = 0;
	volatile uint32_t wait = 0;
	static manual_sounds man_sound_select = GOOD_SHOT;

	if (sound == BEGIN_AUTO) {
		while (i < 14668) {
     950:	9b01      	ldr	r3, [sp, #4]
     952:	42bb      	cmp	r3, r7
     954:	d9e8      	bls.n	928 <speaker_play+0x2c>
     956:	e0bb      	b.n	ad0 <speaker_play+0x1d4>
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(target[i]));
			for (wait = 0; wait < 340; ++wait) {}
			i++;
		}
	}
	else if (sound == END_AUTO) {
     958:	2801      	cmp	r0, #1
     95a:	d126      	bne.n	9aa <speaker_play+0xae>
		while (i < 14100) {
     95c:	9a01      	ldr	r2, [sp, #4]
     95e:	f243 7313 	movw	r3, #14099	; 0x3713
     962:	429a      	cmp	r2, r3
     964:	f200 80b4 	bhi.w	ad0 <speaker_play+0x1d4>
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(fire[i]));
     968:	f647 2550 	movw	r5, #31312	; 0x7a50
     96c:	f2c2 0500 	movt	r5, #8192	; 0x2000
     970:	f04f 0400 	mov.w	r4, #0
			for (wait = 0; wait < 340; ++wait) {}
			i++;
		}
	}
	else if (sound == END_AUTO) {
		while (i < 14100) {
     974:	461e      	mov	r6, r3
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(fire[i]));
     976:	9b01      	ldr	r3, [sp, #4]
     978:	4620      	mov	r0, r4
     97a:	5ce9      	ldrb	r1, [r5, r3]
     97c:	f002 ffaa 	bl	38d4 <ACE_set_sdd_value>
			for (wait = 0; wait < 375; ++wait) {}
     980:	9400      	str	r4, [sp, #0]
     982:	9b00      	ldr	r3, [sp, #0]
     984:	f5b3 7fbb 	cmp.w	r3, #374	; 0x176
     988:	d807      	bhi.n	99a <speaker_play+0x9e>
     98a:	9b00      	ldr	r3, [sp, #0]
     98c:	f103 0301 	add.w	r3, r3, #1
     990:	9300      	str	r3, [sp, #0]
     992:	9b00      	ldr	r3, [sp, #0]
     994:	f5b3 7fbb 	cmp.w	r3, #374	; 0x176
     998:	d9f7      	bls.n	98a <speaker_play+0x8e>
			i++;
     99a:	9b01      	ldr	r3, [sp, #4]
     99c:	f103 0301 	add.w	r3, r3, #1
     9a0:	9301      	str	r3, [sp, #4]
			for (wait = 0; wait < 340; ++wait) {}
			i++;
		}
	}
	else if (sound == END_AUTO) {
		while (i < 14100) {
     9a2:	9b01      	ldr	r3, [sp, #4]
     9a4:	42b3      	cmp	r3, r6
     9a6:	d9e6      	bls.n	976 <speaker_play+0x7a>
     9a8:	e092      	b.n	ad0 <speaker_play+0x1d4>
			ACE_set_sdd_value(SDD0_OUT,(uint32_t)(fire[i]));
			for (wait = 0; wait < 375; ++wait) {}
			i++;
		}
	}
	else if(sound == SHOT_FIRED_MANUAL) {
     9aa:	2802      	cmp	r0, #2
     9ac:	f040 8090 	bne.w	ad0 <speaker_play+0x1d4>
		if (man_sound_select == GOOD_SHOT) {
     9b0:	f24b 1364 	movw	r3, #45412	; 0xb164
     9b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9b8:	781b      	ldrb	r3, [r3, #0]
     9ba:	2b01      	cmp	r3, #1
     9bc:	d12c      	bne.n	a18 <speaker_play+0x11c>
			while (i < 8605) {
     9be:	9a01      	ldr	r2, [sp, #4]
     9c0:	f242 139c 	movw	r3, #8604	; 0x219c
     9c4:	429a      	cmp	r2, r3
     9c6:	d81f      	bhi.n	a08 <speaker_play+0x10c>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(good_shot[i]));
     9c8:	f240 060c 	movw	r6, #12
     9cc:	f2c2 0600 	movt	r6, #8192	; 0x2000
     9d0:	f04f 0500 	mov.w	r5, #0
				for (wait = 0; wait < 420; ++wait) {}
     9d4:	f240 14a3 	movw	r4, #419	; 0x1a3
			i++;
		}
	}
	else if(sound == SHOT_FIRED_MANUAL) {
		if (man_sound_select == GOOD_SHOT) {
			while (i < 8605) {
     9d8:	461f      	mov	r7, r3
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(good_shot[i]));
     9da:	9b01      	ldr	r3, [sp, #4]
     9dc:	4628      	mov	r0, r5
     9de:	5cf1      	ldrb	r1, [r6, r3]
     9e0:	f002 ff78 	bl	38d4 <ACE_set_sdd_value>
				for (wait = 0; wait < 420; ++wait) {}
     9e4:	9500      	str	r5, [sp, #0]
     9e6:	9b00      	ldr	r3, [sp, #0]
     9e8:	42a3      	cmp	r3, r4
     9ea:	d806      	bhi.n	9fa <speaker_play+0xfe>
     9ec:	9b00      	ldr	r3, [sp, #0]
     9ee:	f103 0301 	add.w	r3, r3, #1
     9f2:	9300      	str	r3, [sp, #0]
     9f4:	9b00      	ldr	r3, [sp, #0]
     9f6:	42a3      	cmp	r3, r4
     9f8:	d9f8      	bls.n	9ec <speaker_play+0xf0>
				i++;
     9fa:	9b01      	ldr	r3, [sp, #4]
     9fc:	f103 0301 	add.w	r3, r3, #1
     a00:	9301      	str	r3, [sp, #4]
			i++;
		}
	}
	else if(sound == SHOT_FIRED_MANUAL) {
		if (man_sound_select == GOOD_SHOT) {
			while (i < 8605) {
     a02:	9b01      	ldr	r3, [sp, #4]
     a04:	42bb      	cmp	r3, r7
     a06:	d9e8      	bls.n	9da <speaker_play+0xde>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(good_shot[i]));
				for (wait = 0; wait < 420; ++wait) {}
				i++;
			}
			man_sound_select = WELL_DONE;
     a08:	f24b 1364 	movw	r3, #45412	; 0xb164
     a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a10:	f04f 0202 	mov.w	r2, #2
     a14:	701a      	strb	r2, [r3, #0]
     a16:	e05b      	b.n	ad0 <speaker_play+0x1d4>
		}
		else if (man_sound_select == WELL_DONE) {
     a18:	2b02      	cmp	r3, #2
     a1a:	d12c      	bne.n	a76 <speaker_play+0x17a>
			while (i < 8024) {
     a1c:	9a01      	ldr	r2, [sp, #4]
     a1e:	f641 7357 	movw	r3, #8023	; 0x1f57
     a22:	429a      	cmp	r2, r3
     a24:	d81f      	bhi.n	a66 <speaker_play+0x16a>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(well[i]));
     a26:	f242 15ac 	movw	r5, #8620	; 0x21ac
     a2a:	f2c2 0500 	movt	r5, #8192	; 0x2000
     a2e:	f04f 0400 	mov.w	r4, #0
				i++;
			}
			man_sound_select = WELL_DONE;
		}
		else if (man_sound_select == WELL_DONE) {
			while (i < 8024) {
     a32:	461e      	mov	r6, r3
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(well[i]));
     a34:	9b01      	ldr	r3, [sp, #4]
     a36:	4620      	mov	r0, r4
     a38:	5ce9      	ldrb	r1, [r5, r3]
     a3a:	f002 ff4b 	bl	38d4 <ACE_set_sdd_value>
				for (wait = 0; wait < 621; ++wait) {}
     a3e:	9400      	str	r4, [sp, #0]
     a40:	9b00      	ldr	r3, [sp, #0]
     a42:	f5b3 7f1b 	cmp.w	r3, #620	; 0x26c
     a46:	d807      	bhi.n	a58 <speaker_play+0x15c>
     a48:	9b00      	ldr	r3, [sp, #0]
     a4a:	f103 0301 	add.w	r3, r3, #1
     a4e:	9300      	str	r3, [sp, #0]
     a50:	9b00      	ldr	r3, [sp, #0]
     a52:	f5b3 7f1b 	cmp.w	r3, #620	; 0x26c
     a56:	d9f7      	bls.n	a48 <speaker_play+0x14c>
				i++;
     a58:	9b01      	ldr	r3, [sp, #4]
     a5a:	f103 0301 	add.w	r3, r3, #1
     a5e:	9301      	str	r3, [sp, #4]
				i++;
			}
			man_sound_select = WELL_DONE;
		}
		else if (man_sound_select == WELL_DONE) {
			while (i < 8024) {
     a60:	9b01      	ldr	r3, [sp, #4]
     a62:	42b3      	cmp	r3, r6
     a64:	d9e6      	bls.n	a34 <speaker_play+0x138>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(well[i]));
				for (wait = 0; wait < 621; ++wait) {}
				i++;
			}
			man_sound_select = PROVOKED;
     a66:	f24b 1364 	movw	r3, #45412	; 0xb164
     a6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a6e:	f04f 0200 	mov.w	r2, #0
     a72:	701a      	strb	r2, [r3, #0]
     a74:	e02c      	b.n	ad0 <speaker_play+0x1d4>
		}
		else if (man_sound_select == PROVOKED) {
     a76:	bb5b      	cbnz	r3, ad0 <speaker_play+0x1d4>
			while (i < 11216) {
     a78:	9a01      	ldr	r2, [sp, #4]
     a7a:	f642 33cf 	movw	r3, #11215	; 0x2bcf
     a7e:	429a      	cmp	r2, r3
     a80:	d81f      	bhi.n	ac2 <speaker_play+0x1c6>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(provoked[i]));
     a82:	f24b 1568 	movw	r5, #45416	; 0xb168
     a86:	f2c2 0500 	movt	r5, #8192	; 0x2000
     a8a:	f04f 0400 	mov.w	r4, #0
				i++;
			}
			man_sound_select = PROVOKED;
		}
		else if (man_sound_select == PROVOKED) {
			while (i < 11216) {
     a8e:	461e      	mov	r6, r3
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(provoked[i]));
     a90:	9b01      	ldr	r3, [sp, #4]
     a92:	4620      	mov	r0, r4
     a94:	5ce9      	ldrb	r1, [r5, r3]
     a96:	f002 ff1d 	bl	38d4 <ACE_set_sdd_value>
				for (wait = 0; wait < 657; ++wait) {}
     a9a:	9400      	str	r4, [sp, #0]
     a9c:	9b00      	ldr	r3, [sp, #0]
     a9e:	f5b3 7f24 	cmp.w	r3, #656	; 0x290
     aa2:	d807      	bhi.n	ab4 <speaker_play+0x1b8>
     aa4:	9b00      	ldr	r3, [sp, #0]
     aa6:	f103 0301 	add.w	r3, r3, #1
     aaa:	9300      	str	r3, [sp, #0]
     aac:	9b00      	ldr	r3, [sp, #0]
     aae:	f5b3 7f24 	cmp.w	r3, #656	; 0x290
     ab2:	d9f7      	bls.n	aa4 <speaker_play+0x1a8>
				i++;
     ab4:	9b01      	ldr	r3, [sp, #4]
     ab6:	f103 0301 	add.w	r3, r3, #1
     aba:	9301      	str	r3, [sp, #4]
				i++;
			}
			man_sound_select = PROVOKED;
		}
		else if (man_sound_select == PROVOKED) {
			while (i < 11216) {
     abc:	9b01      	ldr	r3, [sp, #4]
     abe:	42b3      	cmp	r3, r6
     ac0:	d9e6      	bls.n	a90 <speaker_play+0x194>
				ACE_set_sdd_value(SDD0_OUT,(uint32_t)(provoked[i]));
				for (wait = 0; wait < 657; ++wait) {}
				i++;
			}
			man_sound_select = GOOD_SHOT;
     ac2:	f24b 1364 	movw	r3, #45412	; 0xb164
     ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     aca:	f04f 0201 	mov.w	r2, #1
     ace:	701a      	strb	r2, [r3, #0]
		}
	}
	ACE_set_sdd_value(SDD0_OUT,(uint32_t)(0));
     ad0:	f04f 0000 	mov.w	r0, #0
     ad4:	4601      	mov	r1, r0
     ad6:	f002 fefd 	bl	38d4 <ACE_set_sdd_value>
}
     ada:	b003      	add	sp, #12
     adc:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ade:	bf00      	nop

00000ae0 <do_automatic>:

// lambda value for the exponentially weighted moving average
#define EWMA_LAMBDA 0.15
#define EWMA_LAMBDA_INVERSE 0.85

void do_automatic(n64_state_t* state, n64_state_t* last_state) {
     ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     ae4:	b08d      	sub	sp, #52	; 0x34
     ae6:	4605      	mov	r5, r0
     ae8:	460e      	mov	r6, r1
    if ( ! g_live_fire_enabled || ! n64_pressed(R)) {
     aea:	f24e 2378 	movw	r3, #57976	; 0xe278
     aee:	f2c2 0300 	movt	r3, #8192	; 0x2000
     af2:	781b      	ldrb	r3, [r3, #0]
     af4:	2b00      	cmp	r3, #0
     af6:	f000 81be 	beq.w	e76 <do_automatic+0x396>
     afa:	7843      	ldrb	r3, [r0, #1]
     afc:	f003 0308 	and.w	r3, r3, #8
     b00:	b2db      	uxtb	r3, r3
     b02:	2b00      	cmp	r3, #0
     b04:	f000 81b7 	beq.w	e76 <do_automatic+0x396>
     b08:	784b      	ldrb	r3, [r1, #1]
     b0a:	f003 0308 	and.w	r3, r3, #8
     b0e:	b2db      	uxtb	r3, r3
     b10:	2b00      	cmp	r3, #0
     b12:	f040 81b0 	bne.w	e76 <do_automatic+0x396>
        return;
    }
    /*lcd_state.target_mode = AUTO_MODE;*/

    printf("Beginning automated seek-and-destroy!\r\n");
     b16:	f24c 206c 	movw	r0, #49772	; 0xc26c
     b1a:	f2c0 0000 	movt	r0, #0
     b1e:	f004 febf 	bl	58a0 <puts>
    lights_set(LIGHTS_AUTO_MODE);
     b22:	f04f 0002 	mov.w	r0, #2
     b26:	f7ff fd5d 	bl	5e4 <lights_set>

    // just a good idea
    servo_do(X_SET_NEUTRAL);
     b2a:	f240 1304 	movw	r3, #260	; 0x104
     b2e:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b32:	f04f 0400 	mov.w	r4, #0
     b36:	601c      	str	r4, [r3, #0]
    servo_do(Y_SET_NEUTRAL);
     b38:	f240 1344 	movw	r3, #324	; 0x144
     b3c:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b40:	601c      	str	r4, [r3, #0]
    uint32_t new_x_pw, new_y_pw;
    uint8_t x_on_target = 0;
    uint8_t y_on_target = 0;
    uint32_t junk_frame_count = 0;

    lcd_state.target_mode = MANUAL_MODE;
     b42:	f24e 2370 	movw	r3, #57968	; 0xe270
     b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b4a:	719c      	strb	r4, [r3, #6]
    
    speaker_play(BEGIN_AUTO);
     b4c:	4620      	mov	r0, r4
     b4e:	f7ff fed5 	bl	8fc <speaker_play>
     b52:	46a2      	mov	sl, r4
     b54:	9400      	str	r4, [sp, #0]
     b56:	9401      	str	r4, [sp, #4]
     b58:	f644 17f0 	movw	r7, #18928	; 0x49f0
     b5c:	f2c0 0702 	movt	r7, #2
     b60:	46b8      	mov	r8, r7
     b62:	f04f 0201 	mov.w	r2, #1
     b66:	9204      	str	r2, [sp, #16]
        	// Update the display
        	//start_hardware_timer();
        	trg.x = disp_scale_x(target.x);
        	trg.y = disp_scale_y(target.y);
        	lcd_state.target_pos = &trg;
        	lcd_last_state.target_pos = &lasttrg;
     b68:	f24e 2b84 	movw	fp, #57988	; 0xe284
     b6c:	f2c2 0b00 	movt	fp, #8192	; 0x2000

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
        		printf("Target acquired, firing!\r\n");
        		_fire_dart();
        		servo_do(X_SET_NEUTRAL);
     b70:	f240 1304 	movw	r3, #260	; 0x104
     b74:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b78:	9307      	str	r3, [sp, #28]
     b7a:	46a1      	mov	r9, r4
                servo_do(Y_SET_NEUTRAL);
     b7c:	f240 1344 	movw	r3, #324	; 0x144
     b80:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b84:	9308      	str	r3, [sp, #32]
     b86:	9406      	str	r4, [sp, #24]
     b88:	9409      	str	r4, [sp, #36]	; 0x24
        		active = 0;
        	}
        }
		lasttrg = trg;
     b8a:	f10b 0202 	add.w	r2, fp, #2
     b8e:	9205      	str	r2, [sp, #20]
    lcd_state.target_mode = MANUAL_MODE;
    
    speaker_play(BEGIN_AUTO);
    while (active) {

        if ( Pixy_get_target_location(&target) == -1 ) {
     b90:	a80b      	add	r0, sp, #44	; 0x2c
     b92:	f000 fcd7 	bl	1544 <Pixy_get_target_location>
     b96:	f1b0 3fff 	cmp.w	r0, #4294967295
     b9a:	d114      	bne.n	bc6 <do_automatic+0xe6>
    		//set_x_servo_analog_pw(SERVO_NEUTRAL);
    		//set_y_servo_analog_pw(SERVO_NEUTRAL);
        	//printf("x: %d\ty: %d\r\n", -1, -1);

        	// TODO use a defined value
        	use_me_carefully_ms_delay_timer(5);
     b9c:	f04f 0005 	mov.w	r0, #5
     ba0:	f001 fa00 	bl	1fa4 <use_me_carefully_ms_delay_timer>
        	junk_frame_count++;
     ba4:	f10a 0a01 	add.w	sl, sl, #1

        	if (junk_frame_count == 20) {
     ba8:	f1ba 0f14 	cmp.w	sl, #20
     bac:	f040 8110 	bne.w	dd0 <do_automatic+0x2f0>
        		//servo_do(X_SET_NEUTRAL);
        		//servo_do(Y_SET_NEUTRAL);
            	set_x_servo_analog_pw(SERVO_NEUTRAL);
     bb0:	f644 14f0 	movw	r4, #18928	; 0x49f0
     bb4:	f2c0 0402 	movt	r4, #2
     bb8:	4620      	mov	r0, r4
     bba:	f000 fd1b 	bl	15f4 <set_x_servo_analog_pw>
            	set_y_servo_analog_pw(SERVO_NEUTRAL);
     bbe:	4620      	mov	r0, r4
     bc0:	f000 fd2a 	bl	1618 <set_y_servo_analog_pw>
     bc4:	e104      	b.n	dd0 <do_automatic+0x2f0>
        	}
        }
        // else, target found, coordinates valid
        else {
        	printf("x: %d\ty: %d\r\n", target.x, target.y);
     bc6:	f24c 2094 	movw	r0, #49812	; 0xc294
     bca:	f2c0 0000 	movt	r0, #0
     bce:	f9bd 102c 	ldrsh.w	r1, [sp, #44]	; 0x2c
     bd2:	f9bd 202e 	ldrsh.w	r2, [sp, #46]	; 0x2e
     bd6:	f004 fdf5 	bl	57c4 <printf>
		    junk_frame_count = 0;

        	// X servo adjustment
		    if (target.x < PIXY_X_CENTER) {
     bda:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
     bde:	b21a      	sxth	r2, r3
     be0:	2aa3      	cmp	r2, #163	; 0xa3
     be2:	dc12      	bgt.n	c0a <do_automatic+0x12a>
		        // go left (forward -> 2ms)
		    	new_x_pw = SERVO_DEADBAND_UPPER + X_SCALE_PW*(PIXY_X_CENTER - target.x);
     be4:	f1c2 01a4 	rsb	r1, r2, #164	; 0xa4
     be8:	f645 5278 	movw	r2, #23928	; 0x5d78
     bec:	f2c0 0202 	movt	r2, #2
     bf0:	f44f 70c8 	mov.w	r0, #400	; 0x190
     bf4:	fb00 2201 	mla	r2, r0, r1, r2
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw < X_FORWARD_MIN) ? X_FORWARD_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_x_pw;
     bf8:	f64a 3c98 	movw	ip, #43928	; 0xab98
     bfc:	f2c0 0c02 	movt	ip, #2
     c00:	4562      	cmp	r2, ip
     c02:	bf28      	it	cs
     c04:	4662      	movcs	r2, ip
     c06:	9203      	str	r2, [sp, #12]
     c08:	e015      	b.n	c36 <do_automatic+0x156>
		    }
		    else if (target.x > PIXY_X_CENTER) {
     c0a:	b21a      	sxth	r2, r3
     c0c:	2aa4      	cmp	r2, #164	; 0xa4
     c0e:	dd12      	ble.n	c36 <do_automatic+0x156>
		        // go right (reverse -> 1ms)
		    	new_x_pw = SERVO_DEADBAND_LOWER - X_SCALE_PW*(target.x - PIXY_X_CENTER);
     c10:	4610      	mov	r0, r2
     c12:	f64f 6170 	movw	r1, #65136	; 0xfe70
     c16:	f6cf 71ff 	movt	r1, #65535	; 0xffff
     c1a:	f643 6278 	movw	r2, #15992	; 0x3e78
     c1e:	f2c0 0203 	movt	r2, #3
     c22:	fb01 2200 	mla	r2, r1, r0, r2
		    	// upper and lower pw bounds
		    	//new_x_pw = (new_x_pw > X_REVERSE_MIN) ? X_REVERSE_MIN : new_x_pw;
		    	new_x_pw = (new_x_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_x_pw;
     c26:	f64e 0c48 	movw	ip, #59464	; 0xe848
     c2a:	f2c0 0c01 	movt	ip, #1
     c2e:	4562      	cmp	r2, ip
     c30:	bf38      	it	cc
     c32:	4662      	movcc	r2, ip
     c34:	9203      	str	r2, [sp, #12]
		    }

		    if (target.x > (PIXY_X_CENTER-PIXY_X_DEADZONE)
     c36:	f1a3 0393 	sub.w	r3, r3, #147	; 0x93
     c3a:	b29b      	uxth	r3, r3
     c3c:	2b22      	cmp	r3, #34	; 0x22
     c3e:	bf88      	it	hi
     c40:	f8cd 9004 	strhi.w	r9, [sp, #4]
     c44:	d80a      	bhi.n	c5c <do_automatic+0x17c>
		    		 && target.x < (PIXY_X_CENTER+PIXY_X_DEADZONE)){
		    	x_on_target++; // use to enforce on target count before firing
     c46:	9a01      	ldr	r2, [sp, #4]
     c48:	f102 0301 	add.w	r3, r2, #1
     c4c:	b2db      	uxtb	r3, r3
     c4e:	9301      	str	r3, [sp, #4]
		    	printf("X on target!\r\n");
     c50:	f24c 20a4 	movw	r0, #49828	; 0xc2a4
     c54:	f2c0 0000 	movt	r0, #0
     c58:	f004 fe22 	bl	58a0 <puts>
		    }
		    else {
		    	x_on_target = 0; // (x_on_target > 0)? x_on_target-- : 0;
		    }
		    x_pw = (uint32_t)(EWMA_LAMBDA * new_x_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * x_pw);
     c5c:	4640      	mov	r0, r8
     c5e:	f003 fc4b 	bl	44f8 <__aeabi_ui2d>
     c62:	a387      	add	r3, pc, #540	; (adr r3, e80 <do_automatic+0x3a0>)
     c64:	e9d3 2300 	ldrd	r2, r3, [r3]
     c68:	f003 fcbc 	bl	45e4 <__aeabi_dmul>
     c6c:	f003 fecc 	bl	4a08 <__aeabi_d2uiz>
     c70:	4604      	mov	r4, r0
     c72:	9803      	ldr	r0, [sp, #12]
     c74:	f003 fc40 	bl	44f8 <__aeabi_ui2d>
     c78:	a383      	add	r3, pc, #524	; (adr r3, e88 <do_automatic+0x3a8>)
     c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
     c7e:	f003 fcb1 	bl	45e4 <__aeabi_dmul>
     c82:	f003 fec1 	bl	4a08 <__aeabi_d2uiz>
     c86:	eb00 0804 	add.w	r8, r0, r4

		    // Y servo adjustment
		    if (target.y < PIXY_Y_CENTER) {
     c8a:	f8bd 302e 	ldrh.w	r3, [sp, #46]	; 0x2e
     c8e:	b21a      	sxth	r2, r3
     c90:	2a69      	cmp	r2, #105	; 0x69
     c92:	dc11      	bgt.n	cb8 <do_automatic+0x1d8>
		        // go up (reverse -> 1ms)
		    	new_y_pw = SERVO_DEADBAND_LOWER - Y_SCALE_PW*(PIXY_Y_CENTER - target.y);
     c94:	4611      	mov	r1, r2
     c96:	f646 7230 	movw	r2, #28464	; 0x6f30
     c9a:	f2c0 0201 	movt	r2, #1
     c9e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     ca2:	fb00 2201 	mla	r2, r0, r1, r2
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw > Y_REVERSE_MIN) ? Y_REVERSE_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw < SERVO_HALF_REVERSE) ? SERVO_HALF_REVERSE : new_y_pw;
     ca6:	f64e 0c48 	movw	ip, #59464	; 0xe848
     caa:	f2c0 0c01 	movt	ip, #1
     cae:	4562      	cmp	r2, ip
     cb0:	bf38      	it	cc
     cb2:	4662      	movcc	r2, ip
     cb4:	9202      	str	r2, [sp, #8]
     cb6:	e013      	b.n	ce0 <do_automatic+0x200>
		    }
		    else if (target.y > PIXY_Y_CENTER) {
     cb8:	b21a      	sxth	r2, r3
     cba:	2a6a      	cmp	r2, #106	; 0x6a
     cbc:	dd10      	ble.n	ce0 <do_automatic+0x200>
		        // go up (forward -> 2ms)
		    	new_y_pw = SERVO_DEADBAND_UPPER + Y_SCALE_PW*(target.y - PIXY_Y_CENTER);
     cbe:	4611      	mov	r1, r2
     cc0:	f648 6270 	movw	r2, #36464	; 0x8e70
     cc4:	f2c0 0201 	movt	r2, #1
     cc8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
     ccc:	fb00 2201 	mla	r2, r0, r1, r2
		    	// upper and lower pw bounds
		    	//new_y_pw = (new_y_pw < Y_FORWARD_MIN) ? Y_FORWARD_MIN : new_y_pw;
		    	new_y_pw = (new_y_pw > SERVO_HALF_FORWARD) ? SERVO_HALF_FORWARD : new_y_pw;
     cd0:	f64a 3c98 	movw	ip, #43928	; 0xab98
     cd4:	f2c0 0c02 	movt	ip, #2
     cd8:	4562      	cmp	r2, ip
     cda:	bf28      	it	cs
     cdc:	4662      	movcs	r2, ip
     cde:	9202      	str	r2, [sp, #8]
		    }

		    if (target.y > (PIXY_Y_CENTER-PIXY_Y_DEADZONE)
     ce0:	f1a3 035b 	sub.w	r3, r3, #91	; 0x5b
     ce4:	b29b      	uxth	r3, r3
     ce6:	2b1e      	cmp	r3, #30
     ce8:	bf88      	it	hi
     cea:	f8cd 9000 	strhi.w	r9, [sp]
     cee:	d80a      	bhi.n	d06 <do_automatic+0x226>
		    		 && target.y < (PIXY_Y_CENTER+PIXY_Y_DEADZONE)){
		    	printf("Y on target!\r\n");
     cf0:	f24c 20b4 	movw	r0, #49844	; 0xc2b4
     cf4:	f2c0 0000 	movt	r0, #0
     cf8:	f004 fdd2 	bl	58a0 <puts>
		    	y_on_target++;
     cfc:	9a00      	ldr	r2, [sp, #0]
     cfe:	f102 0301 	add.w	r3, r2, #1
     d02:	b2db      	uxtb	r3, r3
     d04:	9300      	str	r3, [sp, #0]
		    }
		    else {
		    	y_on_target = 0;
		    }
		    y_pw = (uint32_t)(EWMA_LAMBDA * new_y_pw) + (uint32_t)(EWMA_LAMBDA_INVERSE * y_pw);
     d06:	4638      	mov	r0, r7
     d08:	f003 fbf6 	bl	44f8 <__aeabi_ui2d>
     d0c:	a35c      	add	r3, pc, #368	; (adr r3, e80 <do_automatic+0x3a0>)
     d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
     d12:	f003 fc67 	bl	45e4 <__aeabi_dmul>
     d16:	f003 fe77 	bl	4a08 <__aeabi_d2uiz>
     d1a:	4604      	mov	r4, r0
     d1c:	9802      	ldr	r0, [sp, #8]
     d1e:	f003 fbeb 	bl	44f8 <__aeabi_ui2d>
     d22:	a359      	add	r3, pc, #356	; (adr r3, e88 <do_automatic+0x3a8>)
     d24:	e9d3 2300 	ldrd	r2, r3, [r3]
     d28:	f003 fc5c 	bl	45e4 <__aeabi_dmul>
     d2c:	f003 fe6c 	bl	4a08 <__aeabi_d2uiz>
     d30:	eb00 0704 	add.w	r7, r0, r4

        	// set the servos
        	set_x_servo_analog_pw(x_pw);
     d34:	4640      	mov	r0, r8
     d36:	f000 fc5d 	bl	15f4 <set_x_servo_analog_pw>
        	set_y_servo_analog_pw(y_pw);
     d3a:	4638      	mov	r0, r7
     d3c:	f000 fc6c 	bl	1618 <set_y_servo_analog_pw>

        	// Update the display
        	//start_hardware_timer();
        	trg.x = disp_scale_x(target.x);
     d40:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
     d44:	f000 fc7a 	bl	163c <disp_scale_x>
     d48:	f24e 2498 	movw	r4, #58008	; 0xe298
     d4c:	f2c2 0400 	movt	r4, #8192	; 0x2000
     d50:	7020      	strb	r0, [r4, #0]
        	trg.y = disp_scale_y(target.y);
     d52:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
     d56:	f000 fc7f 	bl	1658 <disp_scale_y>
     d5a:	7060      	strb	r0, [r4, #1]
        	lcd_state.target_pos = &trg;
     d5c:	f24e 2370 	movw	r3, #57968	; 0xe270
     d60:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d64:	601c      	str	r4, [r3, #0]
        	lcd_last_state.target_pos = &lasttrg;
     d66:	f24e 237c 	movw	r3, #57980	; 0xe27c
     d6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d6e:	f8c3 b000 	str.w	fp, [r3]
        	disp_update((void*)&g_disp_update_argument);
     d72:	f24e 3060 	movw	r0, #58208	; 0xe360
     d76:	f2c2 0000 	movt	r0, #8192	; 0x2000
     d7a:	f000 fd91 	bl	18a0 <disp_update>
        	start_hardware_timer();
     d7e:	f000 ffcd 	bl	1d1c <start_hardware_timer>
        	// spin lock until screen finishes updating
        	while (g_disp_update_lock) {}
     d82:	f24e 335c 	movw	r3, #58204	; 0xe35c
     d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d8a:	781b      	ldrb	r3, [r3, #0]
     d8c:	2b00      	cmp	r3, #0
     d8e:	d171      	bne.n	e74 <do_automatic+0x394>

        	// fire a dart, then exit the loop after getting n64 state
        	if ((x_on_target > ON_TARGET_FRAMES) && (y_on_target > ON_TARGET_FRAMES)) {
     d90:	9a00      	ldr	r2, [sp, #0]
     d92:	2a0a      	cmp	r2, #10
     d94:	bf94      	ite	ls
     d96:	2300      	movls	r3, #0
     d98:	2301      	movhi	r3, #1
     d9a:	9a01      	ldr	r2, [sp, #4]
     d9c:	2a0a      	cmp	r2, #10
     d9e:	bf94      	ite	ls
     da0:	2300      	movls	r3, #0
     da2:	f003 0301 	andhi.w	r3, r3, #1
     da6:	b90b      	cbnz	r3, dac <do_automatic+0x2cc>
     da8:	46ca      	mov	sl, r9
     daa:	e011      	b.n	dd0 <do_automatic+0x2f0>
        		printf("Target acquired, firing!\r\n");
     dac:	f24c 20c4 	movw	r0, #49860	; 0xc2c4
     db0:	f2c0 0000 	movt	r0, #0
     db4:	f004 fd74 	bl	58a0 <puts>
        		_fire_dart();
     db8:	f7ff fd4a 	bl	850 <_fire_dart>
        		servo_do(X_SET_NEUTRAL);
     dbc:	9b07      	ldr	r3, [sp, #28]
     dbe:	f8c3 9000 	str.w	r9, [r3]
                servo_do(Y_SET_NEUTRAL);
     dc2:	9a08      	ldr	r2, [sp, #32]
     dc4:	f8c2 9000 	str.w	r9, [r2]
     dc8:	f8dd a018 	ldr.w	sl, [sp, #24]
     dcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
     dce:	9304      	str	r3, [sp, #16]
        		active = 0;
        	}
        }
		lasttrg = trg;
     dd0:	f24e 2398 	movw	r3, #58008	; 0xe298
     dd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dd8:	681b      	ldr	r3, [r3, #0]
     dda:	f8ab 3000 	strh.w	r3, [fp]
     dde:	ea4f 4313 	mov.w	r3, r3, lsr #16
     de2:	9a05      	ldr	r2, [sp, #20]
     de4:	7013      	strb	r3, [r2, #0]
        if (n64_pressed(B)) {
     de6:	782b      	ldrb	r3, [r5, #0]
     de8:	f003 0302 	and.w	r3, r3, #2
     dec:	b2db      	uxtb	r3, r3
     dee:	b343      	cbz	r3, e42 <do_automatic+0x362>
     df0:	7833      	ldrb	r3, [r6, #0]
     df2:	f003 0302 	and.w	r3, r3, #2
     df6:	b2db      	uxtb	r3, r3
     df8:	bb1b      	cbnz	r3, e42 <do_automatic+0x362>
            active = 0;
            servo_do(X_SET_NEUTRAL);
     dfa:	f240 1304 	movw	r3, #260	; 0x104
     dfe:	f2c4 0305 	movt	r3, #16389	; 0x4005
     e02:	f04f 0400 	mov.w	r4, #0
     e06:	601c      	str	r4, [r3, #0]
            servo_do(Y_SET_NEUTRAL);
     e08:	f240 1344 	movw	r3, #324	; 0x144
     e0c:	f2c4 0305 	movt	r3, #16389	; 0x4005
     e10:	601c      	str	r4, [r3, #0]
            g_live_fire_enabled = 0;
     e12:	f24e 2378 	movw	r3, #57976	; 0xe278
     e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e1a:	701c      	strb	r4, [r3, #0]
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
     e1c:	f24c 20e0 	movw	r0, #49888	; 0xc2e0
     e20:	f2c0 0000 	movt	r0, #0
     e24:	f004 fd3c 	bl	58a0 <puts>
            lights_set(LIGHTS_IDLE);
     e28:	4620      	mov	r0, r4
     e2a:	f7ff fbdb 	bl	5e4 <lights_set>
        }

        *last_state = *state;
     e2e:	4630      	mov	r0, r6
     e30:	4629      	mov	r1, r5
     e32:	f04f 0204 	mov.w	r2, #4
     e36:	f004 fb8f 	bl	5558 <memcpy>
        n64_get_state( state );
     e3a:	4628      	mov	r0, r5
     e3c:	f000 fb9a 	bl	1574 <n64_get_state>
     e40:	e00c      	b.n	e5c <do_automatic+0x37c>
            g_live_fire_enabled = 0;
            printf("Aborting seek-and-destroy & disabling live-fire\r\n");
            lights_set(LIGHTS_IDLE);
        }

        *last_state = *state;
     e42:	4630      	mov	r0, r6
     e44:	4629      	mov	r1, r5
     e46:	f04f 0204 	mov.w	r2, #4
     e4a:	f004 fb85 	bl	5558 <memcpy>
        n64_get_state( state );
     e4e:	4628      	mov	r0, r5
     e50:	f000 fb90 	bl	1574 <n64_get_state>
    uint32_t junk_frame_count = 0;

    lcd_state.target_mode = MANUAL_MODE;
    
    speaker_play(BEGIN_AUTO);
    while (active) {
     e54:	9b04      	ldr	r3, [sp, #16]
     e56:	2b00      	cmp	r3, #0
     e58:	f47f ae9a 	bne.w	b90 <do_automatic+0xb0>
        }

        *last_state = *state;
        n64_get_state( state );
    }
    lcd_state.target_mode = MANUAL_MODE;
     e5c:	f24e 2370 	movw	r3, #57968	; 0xe270
     e60:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e64:	f04f 0200 	mov.w	r2, #0
     e68:	719a      	strb	r2, [r3, #6]
    
    speaker_play(END_AUTO);
     e6a:	f04f 0001 	mov.w	r0, #1
     e6e:	f7ff fd45 	bl	8fc <speaker_play>
     e72:	e000      	b.n	e76 <do_automatic+0x396>
     e74:	e7fe      	b.n	e74 <do_automatic+0x394>

    // shut off the laser
    //MSS_GPIO_set_output(MSS_GPIO_0, 0);
}
     e76:	b00d      	add	sp, #52	; 0x34
     e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     e7c:	f3af 8000 	nop.w
     e80:	33333333 	.word	0x33333333
     e84:	3feb3333 	.word	0x3feb3333
     e88:	33333333 	.word	0x33333333
     e8c:	3fc33333 	.word	0x3fc33333

00000e90 <do_solenoid>:

/*
 * Checks the controller state and then triggers the solenoid
 * Also checks and adjusts the duration of the solenoid
 */
void do_solenoid(n64_state_t* state, n64_state_t* last_state) {
     e90:	b508      	push	{r3, lr}
     * trigger the solenoid:
     *   Z to fire
     *   C Up to increment the time
     *   C Down to decrement the time
     */
    if (g_live_fire_enabled && n64_pressed(Z)) {
     e92:	f24e 2378 	movw	r3, #57976	; 0xe278
     e96:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e9a:	781b      	ldrb	r3, [r3, #0]
     e9c:	b1ab      	cbz	r3, eca <do_solenoid+0x3a>
     e9e:	7803      	ldrb	r3, [r0, #0]
     ea0:	f003 0304 	and.w	r3, r3, #4
     ea4:	b2db      	uxtb	r3, r3
     ea6:	b183      	cbz	r3, eca <do_solenoid+0x3a>
     ea8:	780b      	ldrb	r3, [r1, #0]
     eaa:	f003 0304 	and.w	r3, r3, #4
     eae:	b2db      	uxtb	r3, r3
     eb0:	b95b      	cbnz	r3, eca <do_solenoid+0x3a>
        printf("Z pressed, activating trigger solenoid\r\n");
     eb2:	f24c 3014 	movw	r0, #49940	; 0xc314
     eb6:	f2c0 0000 	movt	r0, #0
     eba:	f004 fcf1 	bl	58a0 <puts>
		_fire_dart();
     ebe:	f7ff fcc7 	bl	850 <_fire_dart>
		speaker_play(SHOT_FIRED_MANUAL);
     ec2:	f04f 0002 	mov.w	r0, #2
     ec6:	f7ff fd19 	bl	8fc <speaker_play>
     eca:	bd08      	pop	{r3, pc}

00000ecc <speaker_init>:
} manual_sounds;


//To be run once at startup, or if sound is desired
//after speaker_kill() has been run
void speaker_init() {
     ecc:	b508      	push	{r3, lr}
	ACE_init();
     ece:	f002 fc05 	bl	36dc <ACE_init>
	ACE_configure_sdd (SDD0_OUT, SDD_8_BITS,
     ed2:	f04f 0000 	mov.w	r0, #0
     ed6:	4601      	mov	r1, r0
     ed8:	4602      	mov	r2, r0
     eda:	4603      	mov	r3, r0
     edc:	f002 fc06 	bl	36ec <ACE_configure_sdd>
			SDD_VOLTAGE_MODE|SDD_RETURN_TO_ZERO,INDIVIDUAL_UPDATE);
	ACE_enable_sdd(SDD0_OUT);
     ee0:	f04f 0000 	mov.w	r0, #0
     ee4:	f002 fcd2 	bl	388c <ACE_enable_sdd>
}
     ee8:	bd08      	pop	{r3, pc}
     eea:	bf00      	nop

00000eec <main>:
static lcd_screen_state_t lcd_state;
static lcd_screen_state_t lcd_last_state;
static circle_t trg;
static circle_t lasttrg;

int main() {
     eec:	b530      	push	{r4, r5, lr}
     eee:	b083      	sub	sp, #12

    /*
     * configure GPIO_0 as an output pin
     */
    MSS_GPIO_init();
     ef0:	f002 fb80 	bl	35f4 <MSS_GPIO_init>
    MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
     ef4:	f04f 0000 	mov.w	r0, #0
     ef8:	f04f 0105 	mov.w	r1, #5
     efc:	f002 fbb0 	bl	3660 <MSS_GPIO_config>
    MSS_GPIO_set_output(MSS_GPIO_0, 0);
     f00:	f04f 0000 	mov.w	r0, #0
     f04:	4601      	mov	r1, r0
     f06:	f002 fbc9 	bl	369c <MSS_GPIO_set_output>

    /*
     * Initialize the solenoid
     */
    trigger_solenoid_pin_init();
     f0a:	f7ff fce7 	bl	8dc <trigger_solenoid_pin_init>
     * n64 controller state
     */
    n64_state_t n64_buttons;
    n64_state_t last_buttons;

    n64_reset();
     f0e:	f000 fb3b 	bl	1588 <n64_reset>
    n64_enable();
     f12:	f000 fb41 	bl	1598 <n64_enable>

    n64_get_state(&last_buttons);
     f16:	4668      	mov	r0, sp
     f18:	f000 fb2c 	bl	1574 <n64_get_state>
    //_reload_motion();

    /*
     * Lights initialization
     */
    lights_init();
     f1c:	f7ff fc5a 	bl	7d4 <lights_init>
    lights_set(LIGHTS_IDLE);
     f20:	f04f 0000 	mov.w	r0, #0
     f24:	f7ff fb5e 	bl	5e4 <lights_set>

    /*
     * Pixy initalization
     */
    Pixy_init();
     f28:	f000 f9a6 	bl	1278 <Pixy_init>
    speaker_init();
     f2c:	f7ff ffce 	bl	ecc <speaker_init>

    /*
     * Top-level control loop
     */
    printf("A.N.T.S. 3000, ready for action!\r\n");
     f30:	f24c 303c 	movw	r0, #49980	; 0xc33c
     f34:	f2c0 0000 	movt	r0, #0
     f38:	f004 fcb2 	bl	58a0 <puts>

    disp_init();
     f3c:	f000 fea0 	bl	1c80 <disp_init>
    set_clk(CLK_SPEED); // Only for scaling
     f40:	f24e 1000 	movw	r0, #57600	; 0xe100
     f44:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
     f48:	f000 ff1e 	bl	1d88 <set_clk>
    lcd_state.target_mode = MANUAL_MODE;
     f4c:	f24e 2370 	movw	r3, #57968	; 0xe270
     f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f54:	f04f 0200 	mov.w	r2, #0
     f58:	719a      	strb	r2, [r3, #6]
    g_disp_update_argument.lcd_state = &lcd_state;
     f5a:	f24e 3060 	movw	r0, #58208	; 0xe360
     f5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f62:	6003      	str	r3, [r0, #0]
    g_disp_update_argument.last_state = NULL;
     f64:	6042      	str	r2, [r0, #4]
    disp_update((void*)&g_disp_update_argument);
     f66:	f000 fc9b 	bl	18a0 <disp_update>
    start_hardware_timer();
     f6a:	f000 fed7 	bl	1d1c <start_hardware_timer>
    while (1) {

        n64_get_state( &n64_buttons );
     f6e:	ac01      	add	r4, sp, #4
     f70:	4620      	mov	r0, r4
     f72:	f000 faff 	bl	1574 <n64_get_state>

        do_ready_live_fire( &n64_buttons, &last_buttons );
     f76:	4620      	mov	r0, r4
     f78:	4669      	mov	r1, sp
     f7a:	f7ff fbcf 	bl	71c <do_ready_live_fire>

        do_solenoid( &n64_buttons, &last_buttons );
     f7e:	4620      	mov	r0, r4
     f80:	4669      	mov	r1, sp
     f82:	f7ff ff85 	bl	e90 <do_solenoid>

        do_servos_manual( &n64_buttons, &last_buttons );
     f86:	4620      	mov	r0, r4
     f88:	4669      	mov	r1, sp
     f8a:	f7ff faa9 	bl	4e0 <do_servos_manual>

        do_automatic( &n64_buttons, &last_buttons );
     f8e:	4620      	mov	r0, r4
     f90:	4669      	mov	r1, sp
     f92:	f7ff fda5 	bl	ae0 <do_automatic>

        do_manual_reload( &n64_buttons, &last_buttons );
     f96:	4620      	mov	r0, r4
     f98:	4669      	mov	r1, sp
     f9a:	f7ff fb3f 	bl	61c <do_manual_reload>

        if (PRINT_N64_STATE) {
            n64_print_state( &n64_buttons );
        }

        last_buttons = n64_buttons;
     f9e:	9b01      	ldr	r3, [sp, #4]
     fa0:	9300      	str	r3, [sp, #0]
     fa2:	e7e5      	b.n	f70 <main+0x84>

00000fa4 <LCD_drawCircle>:
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawCircle(x, y, rad, set)
	{
     fa4:	b510      	push	{r4, lr}
     fa6:	b086      	sub	sp, #24
		//draws a circle from a point x,y with a radius of rad.
		//Circles can be drawn off-grid, but only those pixels that fall within the
		//display boundaries will be written.
		// x, y, rad, and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
     fa8:	f04f 0c7c 	mov.w	ip, #124	; 0x7c
     fac:	f88d c014 	strb.w	ip, [sp, #20]
		uint8_t message2[] = {0x03};
     fb0:	f04f 0c03 	mov.w	ip, #3
     fb4:	f88d c010 	strb.w	ip, [sp, #16]
		uint8_t message3[] = {x};
     fb8:	f88d 000c 	strb.w	r0, [sp, #12]
		uint8_t message4[] = {y};
     fbc:	f88d 1008 	strb.w	r1, [sp, #8]
		uint8_t message5[] = {rad};
     fc0:	f88d 2004 	strb.w	r2, [sp, #4]
		uint8_t message6[] = {set};
     fc4:	f88d 3000 	strb.w	r3, [sp]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
     fc8:	f24e 3470 	movw	r4, #58224	; 0xe370
     fcc:	f2c2 0400 	movt	r4, #8192	; 0x2000
     fd0:	4620      	mov	r0, r4
     fd2:	a905      	add	r1, sp, #20
     fd4:	f04f 0201 	mov.w	r2, #1
     fd8:	f001 fb18 	bl	260c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
     fdc:	4620      	mov	r0, r4
     fde:	a904      	add	r1, sp, #16
     fe0:	f04f 0201 	mov.w	r2, #1
     fe4:	f001 fb12 	bl	260c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
     fe8:	4620      	mov	r0, r4
     fea:	a903      	add	r1, sp, #12
     fec:	f04f 0201 	mov.w	r2, #1
     ff0:	f001 fb0c 	bl	260c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
     ff4:	4620      	mov	r0, r4
     ff6:	a902      	add	r1, sp, #8
     ff8:	f04f 0201 	mov.w	r2, #1
     ffc:	f001 fb06 	bl	260c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
    1000:	4620      	mov	r0, r4
    1002:	a901      	add	r1, sp, #4
    1004:	f04f 0201 	mov.w	r2, #1
    1008:	f001 fb00 	bl	260c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
    100c:	4620      	mov	r0, r4
    100e:	4669      	mov	r1, sp
    1010:	f04f 0201 	mov.w	r2, #1
    1014:	f001 fafa 	bl	260c <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
    1018:	b006      	add	sp, #24
    101a:	bd10      	pop	{r4, pc}

0000101c <LCD_drawLine>:
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
		// @TODO: need to set delay(10); not sure how to
	}

	void LCD_drawLine(x1, y1, x2, y2, set)
	{
    101c:	b510      	push	{r4, lr}
    101e:	b088      	sub	sp, #32
		//draws a line from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		uint8_t message[] = {0x7C};
    1020:	f04f 0c7c 	mov.w	ip, #124	; 0x7c
    1024:	f88d c01c 	strb.w	ip, [sp, #28]
		uint8_t message2[] = {0x0C};
    1028:	f04f 0c0c 	mov.w	ip, #12
    102c:	f88d c018 	strb.w	ip, [sp, #24]
		uint8_t message3[] = {x1};
    1030:	f88d 0014 	strb.w	r0, [sp, #20]
		uint8_t message4[] = {y1};
    1034:	f88d 1010 	strb.w	r1, [sp, #16]
		uint8_t message5[] = {x2};
    1038:	f88d 200c 	strb.w	r2, [sp, #12]
		uint8_t message6[] = {y2};
    103c:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message7[] = {set};
    1040:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1042:	f88d 3004 	strb.w	r3, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1046:	f24e 3470 	movw	r4, #58224	; 0xe370
    104a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    104e:	4620      	mov	r0, r4
    1050:	a907      	add	r1, sp, #28
    1052:	f04f 0201 	mov.w	r2, #1
    1056:	f001 fad9 	bl	260c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    105a:	4620      	mov	r0, r4
    105c:	a906      	add	r1, sp, #24
    105e:	f04f 0201 	mov.w	r2, #1
    1062:	f001 fad3 	bl	260c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    1066:	4620      	mov	r0, r4
    1068:	a905      	add	r1, sp, #20
    106a:	f04f 0201 	mov.w	r2, #1
    106e:	f001 facd 	bl	260c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
    1072:	4620      	mov	r0, r4
    1074:	a904      	add	r1, sp, #16
    1076:	f04f 0201 	mov.w	r2, #1
    107a:	f001 fac7 	bl	260c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
    107e:	4620      	mov	r0, r4
    1080:	a903      	add	r1, sp, #12
    1082:	f04f 0201 	mov.w	r2, #1
    1086:	f001 fac1 	bl	260c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
    108a:	4620      	mov	r0, r4
    108c:	a902      	add	r1, sp, #8
    108e:	f04f 0201 	mov.w	r2, #1
    1092:	f001 fabb 	bl	260c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
    1096:	4620      	mov	r0, r4
    1098:	a901      	add	r1, sp, #4
    109a:	f04f 0201 	mov.w	r2, #1
    109e:	f001 fab5 	bl	260c <MSS_UART_polled_tx>
		// @TODO: need to set delay(10); not sure how to
	}
    10a2:	b008      	add	sp, #32
    10a4:	bd10      	pop	{r4, pc}
    10a6:	bf00      	nop

000010a8 <LCD_drawBox>:

	void LCD_drawBox(x1, y1, x2, y2, set)
	{
    10a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    10ac:	b088      	sub	sp, #32
    10ae:	4605      	mov	r5, r0
    10b0:	460c      	mov	r4, r1
    10b2:	4616      	mov	r6, r2
    10b4:	461f      	mov	r7, r3
		//draws a box from two given points. You can set and reset just as the pixel function.
		// x1, y1, x2, y2 and set are all one byte
		// not sure what set does, sparkfun didn't set it to anything
		if(set){
    10b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    10b8:	2b00      	cmp	r3, #0
    10ba:	d038      	beq.n	112e <LCD_drawBox+0x86>
			uint8_t message[] = {0x7C};
    10bc:	f04f 037c 	mov.w	r3, #124	; 0x7c
    10c0:	f88d 301c 	strb.w	r3, [sp, #28]
			uint8_t message2[] = {0x0F};
    10c4:	f04f 030f 	mov.w	r3, #15
    10c8:	f88d 3018 	strb.w	r3, [sp, #24]
			uint8_t message3[] = {x1};
    10cc:	f88d 0014 	strb.w	r0, [sp, #20]
			uint8_t message4[] = {y1};
    10d0:	f88d 1010 	strb.w	r1, [sp, #16]
			uint8_t message5[] = {x2};
    10d4:	f88d 200c 	strb.w	r2, [sp, #12]
			uint8_t message6[] = {y2};
    10d8:	f88d 7008 	strb.w	r7, [sp, #8]
			//uint8_t message7[] = {set};
			MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    10dc:	f24e 3470 	movw	r4, #58224	; 0xe370
    10e0:	f2c2 0400 	movt	r4, #8192	; 0x2000
    10e4:	4620      	mov	r0, r4
    10e6:	a907      	add	r1, sp, #28
    10e8:	f04f 0201 	mov.w	r2, #1
    10ec:	f001 fa8e 	bl	260c <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    10f0:	4620      	mov	r0, r4
    10f2:	a906      	add	r1, sp, #24
    10f4:	f04f 0201 	mov.w	r2, #1
    10f8:	f001 fa88 	bl	260c <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    10fc:	4620      	mov	r0, r4
    10fe:	a905      	add	r1, sp, #20
    1100:	f04f 0201 	mov.w	r2, #1
    1104:	f001 fa82 	bl	260c <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message4, sizeof(message4) );
    1108:	4620      	mov	r0, r4
    110a:	a904      	add	r1, sp, #16
    110c:	f04f 0201 	mov.w	r2, #1
    1110:	f001 fa7c 	bl	260c <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message5, sizeof(message5) );
    1114:	4620      	mov	r0, r4
    1116:	a903      	add	r1, sp, #12
    1118:	f04f 0201 	mov.w	r2, #1
    111c:	f001 fa76 	bl	260c <MSS_UART_polled_tx>
			MSS_UART_polled_tx( &g_mss_uart1, message6, sizeof(message6) );
    1120:	4620      	mov	r0, r4
    1122:	a902      	add	r1, sp, #8
    1124:	f04f 0201 	mov.w	r2, #1
    1128:	f001 fa70 	bl	260c <MSS_UART_polled_tx>
    112c:	e01f      	b.n	116e <LCD_drawBox+0xc6>
		} else{
			LCD_drawLine(x1, y1, x1, y2, 0);
    112e:	f04f 0800 	mov.w	r8, #0
    1132:	f8cd 8000 	str.w	r8, [sp]
    1136:	462a      	mov	r2, r5
    1138:	463b      	mov	r3, r7
    113a:	f7ff ff6f 	bl	101c <LCD_drawLine>
			LCD_drawLine(x1, y1, x2, y1, 0);
    113e:	f8cd 8000 	str.w	r8, [sp]
    1142:	4628      	mov	r0, r5
    1144:	4621      	mov	r1, r4
    1146:	4632      	mov	r2, r6
    1148:	4623      	mov	r3, r4
    114a:	f7ff ff67 	bl	101c <LCD_drawLine>
			//LCD_drawLine(x2, y2, x1, y2, 1);
			LCD_drawLine(x1, y2, x2, y2, 0);
    114e:	f8cd 8000 	str.w	r8, [sp]
    1152:	4628      	mov	r0, r5
    1154:	4639      	mov	r1, r7
    1156:	4632      	mov	r2, r6
    1158:	463b      	mov	r3, r7
    115a:	f7ff ff5f 	bl	101c <LCD_drawLine>
			//LCD_drawLine(x2, y2, x2, y1, 1);
			LCD_drawLine(x2, y1, x2, y2, 0);
    115e:	f8cd 8000 	str.w	r8, [sp]
    1162:	4630      	mov	r0, r6
    1164:	4621      	mov	r1, r4
    1166:	4632      	mov	r2, r6
    1168:	463b      	mov	r3, r7
    116a:	f7ff ff57 	bl	101c <LCD_drawLine>
		}
		//MSS_UART_polled_tx( &g_mss_uart1, message7, sizeof(message7) );
		// @TODO: need to set delay(10); not sure how to
	}
    116e:	b008      	add	sp, #32
    1170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00001174 <LCD_setY>:
		//    ####__
		//    ______
 	}

	void LCD_setY(posY)
	{
    1174:	b510      	push	{r4, lr}
    1176:	b084      	sub	sp, #16
		//posY needs to be one byte
		uint8_t message[] = {0x7C};
    1178:	f04f 037c 	mov.w	r3, #124	; 0x7c
    117c:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x19};
    1180:	f04f 0319 	mov.w	r3, #25
    1184:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posY};
    1188:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    118c:	f24e 3470 	movw	r4, #58224	; 0xe370
    1190:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1194:	4620      	mov	r0, r4
    1196:	a903      	add	r1, sp, #12
    1198:	f04f 0201 	mov.w	r2, #1
    119c:	f001 fa36 	bl	260c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    11a0:	4620      	mov	r0, r4
    11a2:	a902      	add	r1, sp, #8
    11a4:	f04f 0201 	mov.w	r2, #1
    11a8:	f001 fa30 	bl	260c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    11ac:	4620      	mov	r0, r4
    11ae:	a901      	add	r1, sp, #4
    11b0:	f04f 0201 	mov.w	r2, #1
    11b4:	f001 fa2a 	bl	260c <MSS_UART_polled_tx>
	}
    11b8:	b004      	add	sp, #16
    11ba:	bd10      	pop	{r4, pc}

000011bc <LCD_setX>:
		serial.print("Baud restored to 115200!");
		delay(5000);
	}
	*/	
 	void LCD_setX(posX)
 	{
    11bc:	b510      	push	{r4, lr}
    11be:	b084      	sub	sp, #16
		//posX needs to be one byte
		//Set the X position 
 		uint8_t message[] = {0x7C};
    11c0:	f04f 037c 	mov.w	r3, #124	; 0x7c
    11c4:	f88d 300c 	strb.w	r3, [sp, #12]
		uint8_t message2[] = {0x18};
    11c8:	f04f 0318 	mov.w	r3, #24
    11cc:	f88d 3008 	strb.w	r3, [sp, #8]
		uint8_t message3[] = {posX};
    11d0:	f88d 0004 	strb.w	r0, [sp, #4]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    11d4:	f24e 3470 	movw	r4, #58224	; 0xe370
    11d8:	f2c2 0400 	movt	r4, #8192	; 0x2000
    11dc:	4620      	mov	r0, r4
    11de:	a903      	add	r1, sp, #12
    11e0:	f04f 0201 	mov.w	r2, #1
    11e4:	f001 fa12 	bl	260c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    11e8:	4620      	mov	r0, r4
    11ea:	a902      	add	r1, sp, #8
    11ec:	f04f 0201 	mov.w	r2, #1
    11f0:	f001 fa0c 	bl	260c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
    11f4:	4620      	mov	r0, r4
    11f6:	a901      	add	r1, sp, #4
    11f8:	f04f 0201 	mov.w	r2, #1
    11fc:	f001 fa06 	bl	260c <MSS_UART_polled_tx>
		//    ####__
		//    #   #_
		//    #   #_
		//    ####__
		//    ______
 	}
    1200:	b004      	add	sp, #16
    1202:	bd10      	pop	{r4, pc}

00001204 <LCD_setPos>:
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
		MSS_UART_polled_tx( &g_mss_uart1, message3, sizeof(message3) );
	}

	void LCD_setPos(uint8_t posX, uint8_t posY){
    1204:	b510      	push	{r4, lr}
    1206:	460c      	mov	r4, r1
		LCD_setX(posX);
    1208:	f7ff ffd8 	bl	11bc <LCD_setX>
		LCD_setY(posY);
    120c:	4620      	mov	r0, r4
    120e:	f7ff ffb1 	bl	1174 <LCD_setY>
	}
    1212:	bd10      	pop	{r4, pc}

00001214 <LCD_clearScreen>:
		uint8_t message[] = "\r\n";
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
	}
	
	void LCD_clearScreen()
	{
    1214:	b510      	push	{r4, lr}
    1216:	b082      	sub	sp, #8
		//clears the screen, you will use this a lot!
		uint8_t message[] = {0x7C};
    1218:	f04f 037c 	mov.w	r3, #124	; 0x7c
    121c:	f88d 3004 	strb.w	r3, [sp, #4]
		uint8_t message2[] = {0x00};
    1220:	f04f 0300 	mov.w	r3, #0
    1224:	f88d 3000 	strb.w	r3, [sp]
		MSS_UART_polled_tx( &g_mss_uart1, message, sizeof(message) );
    1228:	f24e 3470 	movw	r4, #58224	; 0xe370
    122c:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1230:	4620      	mov	r0, r4
    1232:	a901      	add	r1, sp, #4
    1234:	f04f 0201 	mov.w	r2, #1
    1238:	f001 f9e8 	bl	260c <MSS_UART_polled_tx>
		MSS_UART_polled_tx( &g_mss_uart1, message2, sizeof(message2) );
    123c:	4620      	mov	r0, r4
    123e:	4669      	mov	r1, sp
    1240:	f04f 0201 	mov.w	r2, #1
    1244:	f001 f9e2 	bl	260c <MSS_UART_polled_tx>
	}
    1248:	b002      	add	sp, #8
    124a:	bd10      	pop	{r4, pc}

0000124c <LCD_printStr>:
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
	
	void LCD_printStr(char Str[78])
	{
    124c:	b508      	push	{r3, lr}
    124e:	4601      	mov	r1, r0
		// the length of one line on the LCD is 26 characters long
		MSS_UART_polled_tx_string( &g_mss_uart1, (unsigned char*)Str );
    1250:	f24e 3070 	movw	r0, #58224	; 0xe370
    1254:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1258:	f001 fa4a 	bl	26f0 <MSS_UART_polled_tx_string>
	}
    125c:	bd08      	pop	{r3, pc}
    125e:	bf00      	nop

00001260 <LCD_init>:
#include "LCD.h"
#include "mss_uart/mss_uart.h"

//See if batching messages is possible, refactor if it is
	void LCD_init() 
	{
    1260:	b508      	push	{r3, lr}
		MSS_UART_init(
    1262:	f24e 3070 	movw	r0, #58224	; 0xe370
    1266:	f2c2 0000 	movt	r0, #8192	; 0x2000
    126a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
    126e:	f04f 0203 	mov.w	r2, #3
    1272:	f001 f8c9 	bl	2408 <MSS_UART_init>
			&g_mss_uart1,
			MSS_UART_115200_BAUD,
			MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
			);
	}
    1276:	bd08      	pop	{r3, pc}

00001278 <Pixy_init>:
    return len;
}
// end SPI routines
///////////////////////////////////////////////////////////////////////////////

void Pixy_init() {
    1278:	b510      	push	{r4, lr}
    127a:	b082      	sub	sp, #8
    g_blocks = (pixy_block_t *)malloc(sizeof(pixy_block_t) * PIXY_ARRAYSIZE);
    127c:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
    1280:	f003 fe90 	bl	4fa4 <malloc>
    1284:	f24e 3368 	movw	r3, #58216	; 0xe368
    1288:	f2c2 0300 	movt	r3, #8192	; 0x2000
    128c:	6018      	str	r0, [r3, #0]

    const uint8_t frame_size = 8;  // Single byte for Pixy

    MSS_SPI_init(&g_mss_spi1);
    128e:	f24e 34c0 	movw	r4, #58304	; 0xe3c0
    1292:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1296:	4620      	mov	r0, r4
    1298:	f001 fc28 	bl	2aec <MSS_SPI_init>
    MSS_SPI_configure_master_mode(
    129c:	f04f 0308 	mov.w	r3, #8
    12a0:	9300      	str	r3, [sp, #0]
    12a2:	4620      	mov	r0, r4
    12a4:	f04f 0100 	mov.w	r1, #0
    12a8:	460a      	mov	r2, r1
    12aa:	f04f 0307 	mov.w	r3, #7
    12ae:	f001 fd67 	bl	2d80 <MSS_SPI_configure_master_mode>
          &g_mss_spi1, MSS_SPI_SLAVE_0,
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}
    12b2:	b002      	add	sp, #8
    12b4:	bd10      	pop	{r4, pc}
    12b6:	bf00      	nop

000012b8 <getByte>:
///////////////////////////////////////////////////////////////////////////////
// SPI routines

// SPI sends as it receives so we need a getByte routine that
// takes an output data argument
uint8_t getByte(uint8_t out) {
    12b8:	b538      	push	{r3, r4, r5, lr}
    12ba:	4605      	mov	r5, r0

    uint8_t in_rx;

    MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    12bc:	f24e 34c0 	movw	r4, #58304	; 0xe3c0
    12c0:	f2c2 0400 	movt	r4, #8192	; 0x2000
    12c4:	4620      	mov	r0, r4
    12c6:	f04f 0100 	mov.w	r1, #0
    12ca:	f001 fde9 	bl	2ea0 <MSS_SPI_set_slave_select>
    in_rx = MSS_SPI_transfer_frame(&g_mss_spi1, out);
    12ce:	4620      	mov	r0, r4
    12d0:	4629      	mov	r1, r5
    12d2:	f001 feb1 	bl	3038 <MSS_SPI_transfer_frame>
    12d6:	4605      	mov	r5, r0
    MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
    12d8:	4620      	mov	r0, r4
    12da:	f04f 0100 	mov.w	r1, #0
    12de:	f001 fe63 	bl	2fa8 <MSS_SPI_clear_slave_select>

    return in_rx;
}
    12e2:	b2e8      	uxtb	r0, r5
    12e4:	bd38      	pop	{r3, r4, r5, pc}
    12e6:	bf00      	nop

000012e8 <getWord>:

uint16_t getWord() {
    12e8:	b510      	push	{r4, lr}
    // ordering is big endian because Pixy is sending 16 bits through SPI
    uint16_t w;
    uint8_t c, cout = 0;

    if (g_outLen) {
    12ea:	f24e 239d 	movw	r3, #58013	; 0xe29d
    12ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12f2:	781b      	ldrb	r3, [r3, #0]
    12f4:	b32b      	cbz	r3, 1342 <getWord+0x5a>
        w = getByte(PIXY_SYNC_BYTE_DATA);
    12f6:	f04f 005b 	mov.w	r0, #91	; 0x5b
    12fa:	f7ff ffdd 	bl	12b8 <getByte>
        cout = g_outBuf[g_outReadIndex++];
    12fe:	f24e 239c 	movw	r3, #58012	; 0xe29c
    1302:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1306:	7819      	ldrb	r1, [r3, #0]
    1308:	f24e 22a4 	movw	r2, #58020	; 0xe2a4
    130c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1310:	5c52      	ldrb	r2, [r2, r1]
    1312:	f101 0101 	add.w	r1, r1, #1
    1316:	b2c9      	uxtb	r1, r1
    1318:	7019      	strb	r1, [r3, #0]
        g_outLen--;
    131a:	f24e 239d 	movw	r3, #58013	; 0xe29d
    131e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1322:	f893 c000 	ldrb.w	ip, [r3]
    1326:	f10c 3cff 	add.w	ip, ip, #4294967295
    132a:	f883 c000 	strb.w	ip, [r3]
        if (g_outReadIndex == PIXY_OUTBUF_SIZE)
    132e:	2940      	cmp	r1, #64	; 0x40
    1330:	d10d      	bne.n	134e <getWord+0x66>
            g_outReadIndex = 0;
    1332:	f24e 239c 	movw	r3, #58012	; 0xe29c
    1336:	f2c2 0300 	movt	r3, #8192	; 0x2000
    133a:	f04f 0100 	mov.w	r1, #0
    133e:	7019      	strb	r1, [r3, #0]
    1340:	e005      	b.n	134e <getWord+0x66>
    } else
        w = getByte(PIXY_SYNC_BYTE);  // send out sync byte
    1342:	f04f 005a 	mov.w	r0, #90	; 0x5a
    1346:	f7ff ffb7 	bl	12b8 <getByte>
    134a:	f04f 0200 	mov.w	r2, #0

    w <<= 8;
    134e:	ea4f 2400 	mov.w	r4, r0, lsl #8
    1352:	b2a4      	uxth	r4, r4
    c = getByte(cout);  // send out data byte
    1354:	4610      	mov	r0, r2
    1356:	f7ff ffaf 	bl	12b8 <getByte>
    135a:	ea40 0004 	orr.w	r0, r0, r4
    w |= c;

    return w;
}
    135e:	b280      	uxth	r0, r0
    1360:	bd10      	pop	{r4, pc}
    1362:	bf00      	nop

00001364 <Pixy_get_start>:
          MSS_SPI_MODE0,         // based on Pixy documentation
          MSS_SPI_PCLK_DIV_256,  // can be between 256 and 2
          frame_size);
}

int Pixy_get_start(void) {
    1364:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    1368:	f7ff ffbe 	bl	12e8 <getWord>
    136c:	f64f 74ff 	movw	r4, #65535	; 0xffff
        if (w == 0 && lastw == 0)
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
    1370:	f64a 2555 	movw	r5, #43605	; 0xaa55
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
    1374:	f64a 2756 	movw	r7, #43606	; 0xaa56
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
    1378:	f245 56aa 	movw	r6, #21930	; 0x55aa
            getByte(0);  // we're out of sync! (backwards)
    137c:	f04f 0800 	mov.w	r8, #0
    1380:	e006      	b.n	1390 <Pixy_get_start+0x2c>
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    1382:	f7ff ffb1 	bl	12e8 <getWord>
        if (w == 0 && lastw == 0)
    1386:	ea44 0300 	orr.w	r3, r4, r0
    138a:	b29b      	uxth	r3, r3
    138c:	2b00      	cmp	r3, #0
    138e:	d02c      	beq.n	13ea <Pixy_get_start+0x86>
            return 0;  // no start code
        else if (w == PIXY_START_WORD && lastw == PIXY_START_WORD) {
    1390:	42ac      	cmp	r4, r5
    1392:	bf14      	ite	ne
    1394:	2400      	movne	r4, #0
    1396:	2401      	moveq	r4, #1
    1398:	42a8      	cmp	r0, r5
    139a:	bf14      	ite	ne
    139c:	2300      	movne	r3, #0
    139e:	f004 0301 	andeq.w	r3, r4, #1
    13a2:	b153      	cbz	r3, 13ba <Pixy_get_start+0x56>
            g_blockType = NORMAL_BLOCK;
    13a4:	f24e 336c 	movw	r3, #58220	; 0xe36c
    13a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13ac:	f04f 0200 	mov.w	r2, #0
    13b0:	701a      	strb	r2, [r3, #0]
    13b2:	f04f 0001 	mov.w	r0, #1
            return 1;  // code found!
    13b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
    13ba:	42b8      	cmp	r0, r7
    13bc:	bf14      	ite	ne
    13be:	2400      	movne	r4, #0
    13c0:	f004 0401 	andeq.w	r4, r4, #1
    13c4:	b144      	cbz	r4, 13d8 <Pixy_get_start+0x74>
            g_blockType = CC_BLOCK;  // found color code block
    13c6:	f24e 336c 	movw	r3, #58220	; 0xe36c
    13ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13ce:	f04f 0001 	mov.w	r0, #1
    13d2:	7018      	strb	r0, [r3, #0]
            return 1;
    13d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        } else if (w == PIXY_START_WORDX)
    13d8:	42b0      	cmp	r0, r6
    uint16_t w, lastw;

    lastw = 0xffff;

    while (1) {
        w = getWord();
    13da:	bf18      	it	ne
    13dc:	4604      	movne	r4, r0
            g_blockType = NORMAL_BLOCK;
            return 1;  // code found!
        } else if (w == PIXY_START_WORD_CC && lastw == PIXY_START_WORD) {
            g_blockType = CC_BLOCK;  // found color code block
            return 1;
        } else if (w == PIXY_START_WORDX)
    13de:	d1d0      	bne.n	1382 <Pixy_get_start+0x1e>
            getByte(0);  // we're out of sync! (backwards)
    13e0:	4640      	mov	r0, r8
    13e2:	f7ff ff69 	bl	12b8 <getByte>
    13e6:	4634      	mov	r4, r6
    13e8:	e7cb      	b.n	1382 <Pixy_get_start+0x1e>
    13ea:	f04f 0000 	mov.w	r0, #0

        lastw = w;
    }
}
    13ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    13f2:	bf00      	nop

000013f4 <Pixy_get_blocks>:

uint16_t Pixy_get_blocks(uint16_t max_blocks) {
    13f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    13f8:	b083      	sub	sp, #12
    13fa:	9000      	str	r0, [sp, #0]
    uint8_t i;
    uint16_t w, blockCount, checksum, sum;
    pixy_block_t *block;

    if (!g_skipStart) {
    13fc:	f24e 23a0 	movw	r3, #58016	; 0xe2a0
    1400:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1404:	681b      	ldr	r3, [r3, #0]
    1406:	b91b      	cbnz	r3, 1410 <Pixy_get_blocks+0x1c>
        if (Pixy_get_start() == 0)
    1408:	f7ff ffac 	bl	1364 <Pixy_get_start>
    140c:	b938      	cbnz	r0, 141e <Pixy_get_blocks+0x2a>
    140e:	e092      	b.n	1536 <Pixy_get_blocks+0x142>
            return 0;
    } else
        g_skipStart = 0;
    1410:	f24e 23a0 	movw	r3, #58016	; 0xe2a0
    1414:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1418:	f04f 0200 	mov.w	r2, #0
    141c:	601a      	str	r2, [r3, #0]
    141e:	f04f 0600 	mov.w	r6, #0
            g_blockType = CC_BLOCK;
            return blockCount;
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;
    1422:	f24e 3b68 	movw	fp, #58216	; 0xe368
    1426:	f2c2 0b00 	movt	fp, #8192	; 0x2000

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
    142a:	f24e 376c 	movw	r7, #58220	; 0xe36c
    142e:	f2c2 0700 	movt	r7, #8192	; 0x2000

        // check checksum
        if (checksum == sum)
            blockCount++;
        else
            printf("checksum error!\n");
    1432:	f24c 3294 	movw	r2, #50068	; 0xc394
    1436:	f2c0 0200 	movt	r2, #0
    143a:	9201      	str	r2, [sp, #4]
    143c:	e06e      	b.n	151c <Pixy_get_blocks+0x128>
    } else
        g_skipStart = 0;

    for (blockCount = 0;
         blockCount < max_blocks && blockCount < PIXY_ARRAYSIZE;) {
        checksum = getWord();
    143e:	f7ff ff53 	bl	12e8 <getWord>
    1442:	4680      	mov	r8, r0
        if (checksum ==
    1444:	f64a 2355 	movw	r3, #43605	; 0xaa55
    1448:	4298      	cmp	r0, r3
    144a:	d10e      	bne.n	146a <Pixy_get_blocks+0x76>
            PIXY_START_WORD)  // we've reached the beginning of the next frame
        {
            g_skipStart = 1;
    144c:	f24e 23a0 	movw	r3, #58016	; 0xe2a0
    1450:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1454:	f04f 0201 	mov.w	r2, #1
    1458:	601a      	str	r2, [r3, #0]
            g_blockType = NORMAL_BLOCK;
    145a:	f24e 336c 	movw	r3, #58220	; 0xe36c
    145e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1462:	f04f 0200 	mov.w	r2, #0
    1466:	701a      	strb	r2, [r3, #0]
            return blockCount;
    1468:	e067      	b.n	153a <Pixy_get_blocks+0x146>
        } else if (checksum == PIXY_START_WORD_CC) {
    146a:	f64a 2256 	movw	r2, #43606	; 0xaa56
    146e:	4290      	cmp	r0, r2
    1470:	d10c      	bne.n	148c <Pixy_get_blocks+0x98>
            g_skipStart = 1;
    1472:	f24e 23a0 	movw	r3, #58016	; 0xe2a0
    1476:	f2c2 0300 	movt	r3, #8192	; 0x2000
    147a:	f04f 0201 	mov.w	r2, #1
    147e:	601a      	str	r2, [r3, #0]
            g_blockType = CC_BLOCK;
    1480:	f24e 336c 	movw	r3, #58220	; 0xe36c
    1484:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1488:	701a      	strb	r2, [r3, #0]
            return blockCount;
    148a:	e056      	b.n	153a <Pixy_get_blocks+0x146>
        } else if (checksum == 0)
    148c:	2800      	cmp	r0, #0
    148e:	d054      	beq.n	153a <Pixy_get_blocks+0x146>
            return blockCount;

        block = g_blocks + blockCount;
    1490:	eb06 0946 	add.w	r9, r6, r6, lsl #1
    1494:	f8db 3000 	ldr.w	r3, [fp]
    1498:	eb03 0989 	add.w	r9, r3, r9, lsl #2
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
                break;
            }
            w = getWord();
    149c:	f7ff ff24 	bl	12e8 <getWord>
            sum += w;
            *((uint16_t *)block + i) = w;
    14a0:	f8a9 0000 	strh.w	r0, [r9]
    14a4:	4605      	mov	r5, r0
    14a6:	f04f 0401 	mov.w	r4, #1
    14aa:	46c2      	mov	sl, r8
    14ac:	46b0      	mov	r8, r6
    14ae:	464e      	mov	r6, r9
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
            if (g_blockType == NORMAL_BLOCK &&
    14b0:	783a      	ldrb	r2, [r7, #0]
    14b2:	2c04      	cmp	r4, #4
    14b4:	bfd4      	ite	le
    14b6:	2300      	movle	r3, #0
    14b8:	2301      	movgt	r3, #1
    14ba:	2a00      	cmp	r2, #0
    14bc:	bf14      	ite	ne
    14be:	2300      	movne	r3, #0
    14c0:	f003 0301 	andeq.w	r3, r3, #1
    14c4:	b133      	cbz	r3, 14d4 <Pixy_get_blocks+0xe0>
    14c6:	4646      	mov	r6, r8
    14c8:	46d0      	mov	r8, sl
                i >= 5)  // no angle for normal block
            {
                block->angle = 0;
    14ca:	f04f 0300 	mov.w	r3, #0
    14ce:	f8a9 300a 	strh.w	r3, [r9, #10]
                break;
    14d2:	e00b      	b.n	14ec <Pixy_get_blocks+0xf8>
            }
            w = getWord();
    14d4:	f7ff ff08 	bl	12e8 <getWord>
            sum += w;
    14d8:	4405      	add	r5, r0
    14da:	b2ad      	uxth	r5, r5
            *((uint16_t *)block + i) = w;
    14dc:	f826 0014 	strh.w	r0, [r6, r4, lsl #1]
    14e0:	f104 0401 	add.w	r4, r4, #1
        } else if (checksum == 0)
            return blockCount;

        block = g_blocks + blockCount;

        for (i = 0, sum = 0; i < sizeof(pixy_block_t) / sizeof(uint16_t); i++) {
    14e4:	2c06      	cmp	r4, #6
    14e6:	d1e3      	bne.n	14b0 <Pixy_get_blocks+0xbc>
    14e8:	4646      	mov	r6, r8
    14ea:	46d0      	mov	r8, sl
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
    14ec:	4545      	cmp	r5, r8
            blockCount++;
    14ee:	bf04      	itt	eq
    14f0:	3601      	addeq	r6, #1
    14f2:	b2b6      	uxtheq	r6, r6
            sum += w;
            *((uint16_t *)block + i) = w;
        }

        // check checksum
        if (checksum == sum)
    14f4:	d002      	beq.n	14fc <Pixy_get_blocks+0x108>
            blockCount++;
        else
            printf("checksum error!\n");
    14f6:	9801      	ldr	r0, [sp, #4]
    14f8:	f004 f9d2 	bl	58a0 <puts>

        w = getWord();
    14fc:	f7ff fef4 	bl	12e8 <getWord>
        if (w == PIXY_START_WORD)
    1500:	f64a 2255 	movw	r2, #43605	; 0xaa55
    1504:	4290      	cmp	r0, r2
            g_blockType = NORMAL_BLOCK;
    1506:	bf04      	itt	eq
    1508:	2300      	moveq	r3, #0
    150a:	703b      	strbeq	r3, [r7, #0]
            blockCount++;
        else
            printf("checksum error!\n");

        w = getWord();
        if (w == PIXY_START_WORD)
    150c:	d006      	beq.n	151c <Pixy_get_blocks+0x128>
            g_blockType = NORMAL_BLOCK;
        else if (w == PIXY_START_WORD_CC)
    150e:	f64a 2256 	movw	r2, #43606	; 0xaa56
    1512:	4290      	cmp	r0, r2
    1514:	d111      	bne.n	153a <Pixy_get_blocks+0x146>
            g_blockType = CC_BLOCK;
    1516:	f04f 0301 	mov.w	r3, #1
    151a:	703b      	strb	r3, [r7, #0]
        if (Pixy_get_start() == 0)
            return 0;
    } else
        g_skipStart = 0;

    for (blockCount = 0;
    151c:	2e63      	cmp	r6, #99	; 0x63
    151e:	bf8c      	ite	hi
    1520:	2300      	movhi	r3, #0
    1522:	2301      	movls	r3, #1
    1524:	9a00      	ldr	r2, [sp, #0]
    1526:	4296      	cmp	r6, r2
    1528:	bf2c      	ite	cs
    152a:	2300      	movcs	r3, #0
    152c:	f003 0301 	andcc.w	r3, r3, #1
    1530:	2b00      	cmp	r3, #0
    1532:	d184      	bne.n	143e <Pixy_get_blocks+0x4a>
    1534:	e002      	b.n	153c <Pixy_get_blocks+0x148>
        else if (w == PIXY_START_WORD_CC)
            g_blockType = CC_BLOCK;
        else
            return blockCount;
    }
}
    1536:	f04f 0600 	mov.w	r6, #0
    153a:	4630      	mov	r0, r6
    153c:	b003      	add	sp, #12
    153e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1542:	bf00      	nop

00001544 <Pixy_get_target_location>:
    if (Pixy_get_blocks(1) == 0)
        return NULL;
    return g_blocks;
}

int Pixy_get_target_location(target_pos_t* target) {
    1544:	b510      	push	{r4, lr}
    1546:	4604      	mov	r4, r0

    // get a block and make sure g_blocks is valid
    if(Pixy_get_blocks(1) == 0) {
    1548:	f04f 0001 	mov.w	r0, #1
    154c:	f7ff ff52 	bl	13f4 <Pixy_get_blocks>
    1550:	b910      	cbnz	r0, 1558 <Pixy_get_target_location+0x14>
    1552:	f04f 30ff 	mov.w	r0, #4294967295
    1556:	bd10      	pop	{r4, pc}
        return -1;
    }

    target->x = g_blocks[0].x;
    1558:	f24e 3368 	movw	r3, #58216	; 0xe368
    155c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1560:	681a      	ldr	r2, [r3, #0]
    1562:	8852      	ldrh	r2, [r2, #2]
    1564:	8022      	strh	r2, [r4, #0]
    target->y = g_blocks[0].y;
    1566:	681b      	ldr	r3, [r3, #0]
    1568:	889b      	ldrh	r3, [r3, #4]
    156a:	8063      	strh	r3, [r4, #2]
    156c:	f04f 0000 	mov.w	r0, #0

    return 0;
}
    1570:	bd10      	pop	{r4, pc}
    1572:	bf00      	nop

00001574 <n64_get_state>:

#include "n64_driver.h"

// read the current state
void n64_get_state(n64_state_t* state)
{
    1574:	b508      	push	{r3, lr}
    volatile n64_state_t* address = (volatile n64_state_t*)N64_ADDR;
    *state = *address;
    1576:	f240 0100 	movw	r1, #0
    157a:	f2c4 0105 	movt	r1, #16389	; 0x4005
    157e:	f04f 0204 	mov.w	r2, #4
    1582:	f003 ffe9 	bl	5558 <memcpy>
}
    1586:	bd08      	pop	{r3, pc}

00001588 <n64_reset>:

// send a reset signal
void n64_reset()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_RESET;
    1588:	f240 0300 	movw	r3, #0
    158c:	f2c4 0305 	movt	r3, #16389	; 0x4005
    1590:	f04f 02ff 	mov.w	r2, #255	; 0xff
    1594:	601a      	str	r2, [r3, #0]
}
    1596:	4770      	bx	lr

00001598 <n64_enable>:

// enable button polling
void n64_enable()
{
    volatile uint32_t* address = (volatile uint32_t*)N64_ADDR;
    *address = N64_GET_BUTTONS;
    1598:	f240 0300 	movw	r3, #0
    159c:	f2c4 0305 	movt	r3, #16389	; 0x4005
    15a0:	f04f 0201 	mov.w	r2, #1
    15a4:	601a      	str	r2, [r3, #0]
}
    15a6:	4770      	bx	lr

000015a8 <_map_n64_to_pwm_val>:

#define SERVO_NEUTRAL 150000
uint32_t _map_n64_to_pwm_val(int8_t val) {

	// apply deadzone
	if (val < N64_ANALOG_DEADZONE && val > -N64_ANALOG_DEADZONE) {
    15a8:	f100 0306 	add.w	r3, r0, #6
    15ac:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    15b0:	2b0c      	cmp	r3, #12
    15b2:	bf98      	it	ls
    15b4:	2000      	movls	r0, #0
    15b6:	f06f 034f 	mvn.w	r3, #79	; 0x4f
    15ba:	4298      	cmp	r0, r3
    15bc:	bfb8      	it	lt
    15be:	4618      	movlt	r0, r3
    15c0:	2850      	cmp	r0, #80	; 0x50
    15c2:	bfa8      	it	ge
    15c4:	2050      	movge	r0, #80	; 0x50
    15c6:	f644 13f0 	movw	r3, #18928	; 0x49f0
    15ca:	f2c0 0302 	movt	r3, #2
	// calculate scaling factor
	int32_t scaling_factor = val * N64_ANALOG_TO_PWM_CYCLES;

	// final pwm value
	return SERVO_NEUTRAL - scaling_factor;
}
    15ce:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
    15d2:	fb02 3010 	mls	r0, r2, r0, r3
    15d6:	4770      	bx	lr

000015d8 <map_n64_analog_to_servo_pwm>:


void map_n64_analog_to_servo_pwm(n64_state_t* state, n64_to_pwm_t* pwm_vals) {
    15d8:	b538      	push	{r3, r4, r5, lr}
    15da:	4605      	mov	r5, r0
    15dc:	460c      	mov	r4, r1

	pwm_vals->x_pwm = _map_n64_to_pwm_val(state->X_axis);
    15de:	f990 0002 	ldrsb.w	r0, [r0, #2]
    15e2:	f7ff ffe1 	bl	15a8 <_map_n64_to_pwm_val>
    15e6:	6020      	str	r0, [r4, #0]
	pwm_vals->y_pwm = _map_n64_to_pwm_val(state->Y_axis);
    15e8:	f995 0003 	ldrsb.w	r0, [r5, #3]
    15ec:	f7ff ffdc 	bl	15a8 <_map_n64_to_pwm_val>
    15f0:	6060      	str	r0, [r4, #4]
}
    15f2:	bd38      	pop	{r3, r4, r5, pc}

000015f4 <set_x_servo_analog_pw>:
#include "servo_control.h"

void set_x_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
    15f4:	f64d 5338 	movw	r3, #56632	; 0xdd38
    15f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15fc:	681b      	ldr	r3, [r3, #0]
    15fe:	4298      	cmp	r0, r3
    1600:	d009      	beq.n	1616 <set_x_servo_analog_pw+0x22>
        return;
    }

    servo_w(X_SET_SERVO, new_pw);
    1602:	f240 1300 	movw	r3, #256	; 0x100
    1606:	f2c4 0305 	movt	r3, #16389	; 0x4005
    160a:	6018      	str	r0, [r3, #0]

    current_pw = new_pw;
    160c:	f64d 5338 	movw	r3, #56632	; 0xdd38
    1610:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1614:	6018      	str	r0, [r3, #0]
    1616:	4770      	bx	lr

00001618 <set_y_servo_analog_pw>:
}

void set_y_servo_analog_pw(uint32_t new_pw) {
    static uint32_t current_pw = 0xFFFFFFFF;

    if (new_pw == current_pw) {
    1618:	f64d 533c 	movw	r3, #56636	; 0xdd3c
    161c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1620:	681b      	ldr	r3, [r3, #0]
    1622:	4298      	cmp	r0, r3
    1624:	d009      	beq.n	163a <set_y_servo_analog_pw+0x22>
        return;
    }

    servo_w(Y_SET_SERVO, new_pw);
    1626:	f240 1340 	movw	r3, #320	; 0x140
    162a:	f2c4 0305 	movt	r3, #16389	; 0x4005
    162e:	6018      	str	r0, [r3, #0]

    current_pw = new_pw;
    1630:	f64d 533c 	movw	r3, #56636	; 0xdd3c
    1634:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1638:	6018      	str	r0, [r3, #0]
    163a:	4770      	bx	lr

0000163c <disp_scale_x>:
*/

/*
* pixy_x will be between 0 and 319
*/
uint8_t disp_scale_x(uint16_t pixy_x){
    163c:	b508      	push	{r3, lr}
    163e:	f003 fab9 	bl	4bb4 <__aeabi_ui2f>
    1642:	f641 3149 	movw	r1, #6985	; 0x1b49
    1646:	f6c3 61a2 	movt	r1, #16034	; 0x3ea2
    164a:	f003 fb0b 	bl	4c64 <__aeabi_fmul>
    164e:	f003 fc59 	bl	4f04 <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_X_MAX/ (float) PIXY_X_MAX;
	float scaled_value = (float) pixy_x * pixy_to_lcd;

	//DBG("scaled x val: %d, original: %d", (uint8_t) scaled_value, pixy_x);
	return (uint8_t) scaled_value;
}
    1652:	b2c0      	uxtb	r0, r0
    1654:	bd08      	pop	{r3, pc}
    1656:	bf00      	nop

00001658 <disp_scale_y>:

/*
 * pixy_t will be between 0 and 199
 */
uint8_t disp_scale_y(uint16_t pixy_y){
    1658:	b508      	push	{r3, lr}
    165a:	f003 faab 	bl	4bb4 <__aeabi_ui2f>
    165e:	f64f 4124 	movw	r1, #64548	; 0xfc24
    1662:	f6c3 61e4 	movt	r1, #16100	; 0x3ee4
    1666:	f003 fafd 	bl	4c64 <__aeabi_fmul>
    166a:	f003 fc4b 	bl	4f04 <__aeabi_f2uiz>
	float pixy_to_lcd = (float) TARGET_Y_MAX/ (float) PIXY_Y_MAX;
	float scaled_value = (float) pixy_y * pixy_to_lcd;

	//DBG("scaled y val: %d, original: %d", (uint8_t) scaled_value, pixy_y);
	return (uint8_t) scaled_value;
}
    166e:	b2c0      	uxtb	r0, r0
    1670:	bd08      	pop	{r3, pc}
    1672:	bf00      	nop

00001674 <disp_upd_finish>:
	DBG("writing mode %u", mode);
}

//Clear the way for subsequent calls to update
//This guy should free the initial argument
void disp_upd_finish(void* u_arg_v){
    1674:	b508      	push	{r3, lr}
	g_disp_update_lock = 0;
    1676:	f24e 335c 	movw	r3, #58204	; 0xe35c
    167a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    167e:	f04f 0200 	mov.w	r2, #0
    1682:	701a      	strb	r2, [r3, #0]
	DBG("cleaning up update");
    1684:	f24c 30c4 	movw	r0, #50116	; 0xc3c4
    1688:	f2c0 0000 	movt	r0, #0
    168c:	f24c 31d4 	movw	r1, #50132	; 0xc3d4
    1690:	f2c0 0100 	movt	r1, #0
    1694:	f004 f896 	bl	57c4 <printf>
    1698:	f24c 30f0 	movw	r0, #50160	; 0xc3f0
    169c:	f2c0 0000 	movt	r0, #0
    16a0:	f24c 31b4 	movw	r1, #50100	; 0xc3b4
    16a4:	f2c0 0100 	movt	r1, #0
    16a8:	f004 f88c 	bl	57c4 <printf>
    16ac:	f24c 30f4 	movw	r0, #50164	; 0xc3f4
    16b0:	f2c0 0000 	movt	r0, #0
    16b4:	f04f 01fa 	mov.w	r1, #250	; 0xfa
    16b8:	f004 f884 	bl	57c4 <printf>
    16bc:	f24c 30f8 	movw	r0, #50168	; 0xc3f8
    16c0:	f2c0 0000 	movt	r0, #0
    16c4:	f004 f87e 	bl	57c4 <printf>
    16c8:	f24c 20dc 	movw	r0, #49884	; 0xc2dc
    16cc:	f2c0 0000 	movt	r0, #0
    16d0:	f004 f8e6 	bl	58a0 <puts>
	//upd_disp_arg_t* u_arg = (upd_dist_arg_t*) u_arg_v;

}
    16d4:	bd08      	pop	{r3, pc}
    16d6:	bf00      	nop

000016d8 <disp_write_mode>:
	sprintf(num, "%03d", distance);
	LCD_printStr(num);
	//DBG("writing distance %u", distance);
}

void disp_write_mode(void *m_v){
    16d8:	b510      	push	{r4, lr}
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
    16da:	7804      	ldrb	r4, [r0, #0]
	if(mode == AUTO_MODE){
    16dc:	2c01      	cmp	r4, #1
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
    16de:	f04f 0007 	mov.w	r0, #7
    16e2:	f04f 0148 	mov.w	r1, #72	; 0x48
void disp_write_mode(void *m_v){
	upd_mode_arg_t* m = (upd_mode_arg_t*) m_v;

	//redundant, for clarity
	uint8_t mode = m->mode;
	if(mode == AUTO_MODE){
    16e6:	d108      	bne.n	16fa <disp_write_mode+0x22>
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
    16e8:	f7ff fd8c 	bl	1204 <LCD_setPos>
		LCD_printStr(AUTO_STR);
    16ec:	f24c 400c 	movw	r0, #50188	; 0xc40c
    16f0:	f2c0 0000 	movt	r0, #0
    16f4:	f7ff fdaa 	bl	124c <LCD_printStr>
    16f8:	e007      	b.n	170a <disp_write_mode+0x32>
	} else {
		LCD_setPos(MODE_POS_X + CHAR_WIDTH, MODE_POS_Y - CHAR_HEIGHT);
    16fa:	f7ff fd83 	bl	1204 <LCD_setPos>
		LCD_printStr(MANUAL_STR);
    16fe:	f24c 4014 	movw	r0, #50196	; 0xc414
    1702:	f2c0 0000 	movt	r0, #0
    1706:	f7ff fda1 	bl	124c <LCD_printStr>
	}
	DBG("writing mode %u", mode);
    170a:	f24c 30c4 	movw	r0, #50116	; 0xc3c4
    170e:	f2c0 0000 	movt	r0, #0
    1712:	f24c 31d4 	movw	r1, #50132	; 0xc3d4
    1716:	f2c0 0100 	movt	r1, #0
    171a:	f004 f853 	bl	57c4 <printf>
    171e:	f24c 30f0 	movw	r0, #50160	; 0xc3f0
    1722:	f2c0 0000 	movt	r0, #0
    1726:	f24c 31a4 	movw	r1, #50084	; 0xc3a4
    172a:	f2c0 0100 	movt	r1, #0
    172e:	f004 f849 	bl	57c4 <printf>
    1732:	f24c 30f4 	movw	r0, #50164	; 0xc3f4
    1736:	f2c0 0000 	movt	r0, #0
    173a:	f04f 01f3 	mov.w	r1, #243	; 0xf3
    173e:	f004 f841 	bl	57c4 <printf>
    1742:	f24c 401c 	movw	r0, #50204	; 0xc41c
    1746:	f2c0 0000 	movt	r0, #0
    174a:	4621      	mov	r1, r4
    174c:	f004 f83a 	bl	57c4 <printf>
    1750:	f24c 20dc 	movw	r0, #49884	; 0xc2dc
    1754:	f2c0 0000 	movt	r0, #0
    1758:	f004 f8a2 	bl	58a0 <puts>
}
    175c:	bd10      	pop	{r4, pc}
    175e:	bf00      	nop

00001760 <disp_write_shots>:
}

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_shots(void *s_v){
    1760:	b510      	push	{r4, lr}
	upd_shots_arg_t* s = (upd_shots_arg_t*) s_v;
	uint8_t status = s->chamber_status;
    1762:	7804      	ldrb	r4, [r0, #0]
	//LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
	//Write on the next line
	LCD_setPos(SHOTS_LEFT_POS_X + CHAR_WIDTH, SHOTS_LEFT_POS_Y - CHAR_HEIGHT);
    1764:	f04f 0007 	mov.w	r0, #7
    1768:	f04f 0166 	mov.w	r1, #102	; 0x66
    176c:	f7ff fd4a 	bl	1204 <LCD_setPos>
	if(status == CHAMBER_LOADED){
    1770:	2c01      	cmp	r4, #1
		LCD_printStr(SHOTS_LOADED_STR);
    1772:	bf07      	ittee	eq
    1774:	f24c 402c 	movweq	r0, #50220	; 0xc42c
    1778:	f2c0 0000 	movteq	r0, #0
		//DBG("writing chamber status as %s", SHOTS_LOADED_STR);
	}
	else /*CHAMBER_EMPTY*/ {
		LCD_printStr(SHOTS_EMPTY_STR);
    177c:	f24c 4034 	movwne	r0, #50228	; 0xc434
    1780:	f2c0 0000 	movtne	r0, #0
    1784:	f7ff fd62 	bl	124c <LCD_printStr>
    1788:	bd10      	pop	{r4, pc}
    178a:	bf00      	nop

0000178c <disp_write_dist>:

//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
//Argument is assumed to have already been scaled
void disp_write_dist(void *d_v){
    178c:	b530      	push	{r4, r5, lr}
    178e:	b083      	sub	sp, #12
	upd_dist_arg_t* d = (upd_dist_arg_t*) d_v;

	uint8_t distance = d->dist;
    1790:	7805      	ldrb	r5, [r0, #0]
	char num[4];
	//LCD_setPos(DIST_POS_X, DIST_POS_Y);
	LCD_setPos(DIST_POS_X + CHAR_WIDTH, DIST_POS_Y - CHAR_HEIGHT);
    1792:	f04f 0007 	mov.w	r0, #7
    1796:	f04f 012a 	mov.w	r1, #42	; 0x2a
    179a:	f7ff fd33 	bl	1204 <LCD_setPos>
	sprintf(num, "%03d", distance);
    179e:	ac01      	add	r4, sp, #4
    17a0:	4620      	mov	r0, r4
    17a2:	f24c 413c 	movw	r1, #50236	; 0xc43c
    17a6:	f2c0 0100 	movt	r1, #0
    17aa:	462a      	mov	r2, r5
    17ac:	f004 f894 	bl	58d8 <sprintf>
	LCD_printStr(num);
    17b0:	4620      	mov	r0, r4
    17b2:	f7ff fd4b 	bl	124c <LCD_printStr>
	//DBG("writing distance %u", distance);
}
    17b6:	b003      	add	sp, #12
    17b8:	bd30      	pop	{r4, r5, pc}
    17ba:	bf00      	nop

000017bc <disp_write_target>:


//This can be made more efficient:
//	use sprintf to print a number of three digits; this eliminates the need
//	for clearing the previous count
void disp_write_target(void *t_v){
    17bc:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    17c0:	b083      	sub	sp, #12
	upd_targ_arg_t* t = (upd_targ_arg_t*) t_v;

	circle_t* targ = t->targ;
    17c2:	6803      	ldr	r3, [r0, #0]
	circle_t* lasttarg = t->lasttarg;
    17c4:	6845      	ldr	r5, [r0, #4]
	uint8_t tx = targ->x;
    17c6:	781e      	ldrb	r6, [r3, #0]
	uint8_t ty = targ->y;
    17c8:	785f      	ldrb	r7, [r3, #1]
	uint8_t ly;

	char horz[4];
	char vert[4];

	sprintf(horz, "%03d", tx);
    17ca:	46b0      	mov	r8, r6
    17cc:	f24c 443c 	movw	r4, #50236	; 0xc43c
    17d0:	f2c0 0400 	movt	r4, #0
    17d4:	a801      	add	r0, sp, #4
    17d6:	4621      	mov	r1, r4
    17d8:	4632      	mov	r2, r6
    17da:	f004 f87d 	bl	58d8 <sprintf>
	sprintf(vert, "%03d", ty);
    17de:	46ba      	mov	sl, r7
    17e0:	4668      	mov	r0, sp
    17e2:	4621      	mov	r1, r4
    17e4:	463a      	mov	r2, r7
    17e6:	f004 f877 	bl	58d8 <sprintf>
	//This just clears the whole screen, inefficient
	//LCD_eraseBlock(TARGET_UL_POS_X, TARGET_UL_POS_Y, TARGET_LR_POS_X, TARGET_LR_POS_Y); //Clear X:aaaY:bbb
	//LCD_eraseBlock(TARGET_BOX_X1+1, TARGET_BOX_Y1+1, TARGET_BOX_X2-1, TARGET_BOX_Y2-1); //Clear entire target area
	//erase last circle only if the second arg isn't null
	if(lasttarg != NULL){
    17ea:	b16d      	cbz	r5, 1808 <disp_write_target+0x4c>
		lx = lasttarg->x;
		ly = lasttarg->y;
		LCD_drawCircle(lx + TARGET_BOX_X1 + TARGET_RAD +1 , ly + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_UNSET); //Clear the old circle
    17ec:	7828      	ldrb	r0, [r5, #0]
    17ee:	f100 0036 	add.w	r0, r0, #54	; 0x36
    17f2:	7869      	ldrb	r1, [r5, #1]
    17f4:	f101 0122 	add.w	r1, r1, #34	; 0x22
    17f8:	b2c0      	uxtb	r0, r0
    17fa:	b2c9      	uxtb	r1, r1
    17fc:	f04f 0203 	mov.w	r2, #3
    1800:	f04f 0300 	mov.w	r3, #0
    1804:	f7ff fbce 	bl	fa4 <LCD_drawCircle>
	}
	//X:
	LCD_setPos(TARGET_HORZ_POS_X + TARGET_HORZ_STR_SZ*CHAR_WIDTH, TARGET_HORZ_POS_Y);
    1808:	f04f 0060 	mov.w	r0, #96	; 0x60
    180c:	f04f 010f 	mov.w	r1, #15
    1810:	f7ff fcf8 	bl	1204 <LCD_setPos>
	//LCD_printStr(TARGET_HORZ_STR);
	LCD_printStr(horz);
    1814:	a801      	add	r0, sp, #4
    1816:	f7ff fd19 	bl	124c <LCD_printStr>
	//Y:
	LCD_setPos(TARGET_VERT_POS_X + TARGET_VERT_STR_SZ*CHAR_WIDTH, TARGET_VERT_POS_Y);
    181a:	f04f 0088 	mov.w	r0, #136	; 0x88
    181e:	f04f 010f 	mov.w	r1, #15
    1822:	f7ff fcef 	bl	1204 <LCD_setPos>
	//LCD_printStr(TARGET_VERT_STR);
	LCD_printStr(vert);
    1826:	4668      	mov	r0, sp
    1828:	f7ff fd10 	bl	124c <LCD_printStr>

	//Draw the new target
	//add radius + 1 to prevent clipping with edges of target box
	LCD_drawCircle(tx + TARGET_BOX_X1 +TARGET_RAD +1 ,ty + TARGET_BOX_Y1 + TARGET_RAD +1, TARGET_RAD, LCD_SET);
    182c:	f106 0036 	add.w	r0, r6, #54	; 0x36
    1830:	f107 0122 	add.w	r1, r7, #34	; 0x22
    1834:	b2c0      	uxtb	r0, r0
    1836:	b2c9      	uxtb	r1, r1
    1838:	f04f 0203 	mov.w	r2, #3
    183c:	f04f 0301 	mov.w	r3, #1
    1840:	f7ff fbb0 	bl	fa4 <LCD_drawCircle>
	DBG("drawing target (%u,%u)", tx, ty);
    1844:	f24c 30c4 	movw	r0, #50116	; 0xc3c4
    1848:	f2c0 0000 	movt	r0, #0
    184c:	f24c 31d4 	movw	r1, #50132	; 0xc3d4
    1850:	f2c0 0100 	movt	r1, #0
    1854:	f003 ffb6 	bl	57c4 <printf>
    1858:	f24c 30f0 	movw	r0, #50160	; 0xc3f0
    185c:	f2c0 0000 	movt	r0, #0
    1860:	f24c 5184 	movw	r1, #50564	; 0xc584
    1864:	f2c0 0100 	movt	r1, #0
    1868:	f003 ffac 	bl	57c4 <printf>
    186c:	f24c 30f4 	movw	r0, #50164	; 0xc3f4
    1870:	f2c0 0000 	movt	r0, #0
    1874:	f04f 01bf 	mov.w	r1, #191	; 0xbf
    1878:	f003 ffa4 	bl	57c4 <printf>
    187c:	f24c 4044 	movw	r0, #50244	; 0xc444
    1880:	f2c0 0000 	movt	r0, #0
    1884:	4641      	mov	r1, r8
    1886:	4652      	mov	r2, sl
    1888:	f003 ff9c 	bl	57c4 <printf>
    188c:	f24c 20dc 	movw	r0, #49884	; 0xc2dc
    1890:	f2c0 0000 	movt	r0, #0
    1894:	f004 f804 	bl	58a0 <puts>

}
    1898:	b003      	add	sp, #12
    189a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    189e:	bf00      	nop

000018a0 <disp_update>:
static upd_targ_arg_t t_arg;
static upd_dist_arg_t d_arg;
static upd_shots_arg_t s_arg;
static upd_mode_arg_t m_arg;

void disp_update(void *u_arg_v){
    18a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    18a4:	b085      	sub	sp, #20
	upd_disp_arg_t *u_arg_global = (upd_disp_arg_t*) u_arg_v;
	if(g_disp_update_lock || u_arg_v == NULL){//This will probably drop some updates, and idgaf
    18a6:	f24e 335c 	movw	r3, #58204	; 0xe35c
    18aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18ae:	781b      	ldrb	r3, [r3, #0]
    18b0:	4604      	mov	r4, r0
    18b2:	f1d0 0001 	rsbs	r0, r0, #1
    18b6:	bf38      	it	cc
    18b8:	2000      	movcc	r0, #0
    18ba:	2b00      	cmp	r3, #0
    18bc:	bf0c      	ite	eq
    18be:	4603      	moveq	r3, r0
    18c0:	f040 0301 	orrne.w	r3, r0, #1
    18c4:	b343      	cbz	r3, 1918 <disp_update+0x78>
		//free(u_arg_global->lcd_state);
		//if(u_arg_global->last_state)
		//	free(u_arg_global->last_state);
		DBG("screen is already updating, current update dropped");
    18c6:	f24c 30c4 	movw	r0, #50116	; 0xc3c4
    18ca:	f2c0 0000 	movt	r0, #0
    18ce:	f24c 31d4 	movw	r1, #50132	; 0xc3d4
    18d2:	f2c0 0100 	movt	r1, #0
    18d6:	f003 ff75 	bl	57c4 <printf>
    18da:	f24c 30f0 	movw	r0, #50160	; 0xc3f0
    18de:	f2c0 0000 	movt	r0, #0
    18e2:	f24c 5178 	movw	r1, #50552	; 0xc578
    18e6:	f2c0 0100 	movt	r1, #0
    18ea:	f003 ff6b 	bl	57c4 <printf>
    18ee:	f24c 30f4 	movw	r0, #50164	; 0xc3f4
    18f2:	f2c0 0000 	movt	r0, #0
    18f6:	f04f 0131 	mov.w	r1, #49	; 0x31
    18fa:	f003 ff63 	bl	57c4 <printf>
    18fe:	f24c 405c 	movw	r0, #50268	; 0xc45c
    1902:	f2c0 0000 	movt	r0, #0
    1906:	f003 ff5d 	bl	57c4 <printf>
    190a:	f24c 20dc 	movw	r0, #49884	; 0xc2dc
    190e:	f2c0 0000 	movt	r0, #0
    1912:	f003 ffc5 	bl	58a0 <puts>
	//	free(u_arg_v);
		return; //add frees
    1916:	e1af      	b.n	1c78 <disp_update+0x3d8>
	}
	g_disp_update_lock = 1;
    1918:	f24e 335c 	movw	r3, #58204	; 0xe35c
    191c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1920:	f04f 0201 	mov.w	r2, #1
    1924:	701a      	strb	r2, [r3, #0]

	DBG("beginning update");
    1926:	f24c 35c4 	movw	r5, #50116	; 0xc3c4
    192a:	f2c0 0500 	movt	r5, #0
    192e:	f24c 36d4 	movw	r6, #50132	; 0xc3d4
    1932:	f2c0 0600 	movt	r6, #0
    1936:	4628      	mov	r0, r5
    1938:	4631      	mov	r1, r6
    193a:	f003 ff43 	bl	57c4 <printf>
    193e:	f24c 37f0 	movw	r7, #50160	; 0xc3f0
    1942:	f2c0 0700 	movt	r7, #0
    1946:	f24c 5878 	movw	r8, #50552	; 0xc578
    194a:	f2c0 0800 	movt	r8, #0
    194e:	4638      	mov	r0, r7
    1950:	4641      	mov	r1, r8
    1952:	f003 ff37 	bl	57c4 <printf>
    1956:	f24c 3af4 	movw	sl, #50164	; 0xc3f4
    195a:	f2c0 0a00 	movt	sl, #0
    195e:	4650      	mov	r0, sl
    1960:	f04f 0137 	mov.w	r1, #55	; 0x37
    1964:	f003 ff2e 	bl	57c4 <printf>
    1968:	f24c 4090 	movw	r0, #50320	; 0xc490
    196c:	f2c0 0000 	movt	r0, #0
    1970:	f003 ff28 	bl	57c4 <printf>
    1974:	f24c 29dc 	movw	r9, #49884	; 0xc2dc
    1978:	f2c0 0900 	movt	r9, #0
    197c:	4648      	mov	r0, r9
    197e:	f003 ff8f 	bl	58a0 <puts>
	//This is a pointer to a global in main: copy state to prevent
	//changes in the middle of the update pipeline
	//upd_disp_arg_t *u_arg = malloc(sizeof(upd_disp_arg_t));
	u_arg = *u_arg_global;
    1982:	f24e 23fc 	movw	r3, #58108	; 0xe2fc
    1986:	f2c2 0300 	movt	r3, #8192	; 0x2000
    198a:	e894 0003 	ldmia.w	r4, {r0, r1}
    198e:	e883 0003 	stmia.w	r3, {r0, r1}

	lcd_screen_state_t* lcd_state = u_arg.lcd_state;
    1992:	4683      	mov	fp, r0
	lcd_screen_state_t* last_state = u_arg.last_state;
    1994:	460c      	mov	r4, r1
	//circle_t *targ = lcd_state->target_pos;
	//circle_t *lasttarg = last_state->target_pos;
	//circle_t *targ = malloc(sizeof(circle_t));
	//circle_t *lasttarg = NULL;

	uint8_t dist 		= lcd_state->distance;
    1996:	7903      	ldrb	r3, [r0, #4]
    1998:	9303      	str	r3, [sp, #12]
	uint8_t chamber_status = lcd_state->chamber_status;
    199a:	7943      	ldrb	r3, [r0, #5]
    199c:	9302      	str	r3, [sp, #8]
	uint8_t mode 		= lcd_state->target_mode;
    199e:	7983      	ldrb	r3, [r0, #6]
    19a0:	9301      	str	r3, [sp, #4]
	DBG("dist:%u, shots:%u, mode:%u", dist, chamber_status, mode);
    19a2:	4628      	mov	r0, r5
    19a4:	4631      	mov	r1, r6
    19a6:	f003 ff0d 	bl	57c4 <printf>
    19aa:	4638      	mov	r0, r7
    19ac:	4641      	mov	r1, r8
    19ae:	f003 ff09 	bl	57c4 <printf>
    19b2:	4650      	mov	r0, sl
    19b4:	f04f 0148 	mov.w	r1, #72	; 0x48
    19b8:	f003 ff04 	bl	57c4 <printf>
    19bc:	f24c 40a4 	movw	r0, #50340	; 0xc4a4
    19c0:	f2c0 0000 	movt	r0, #0
    19c4:	9903      	ldr	r1, [sp, #12]
    19c6:	9a02      	ldr	r2, [sp, #8]
    19c8:	9b01      	ldr	r3, [sp, #4]
    19ca:	f003 fefb 	bl	57c4 <printf>
    19ce:	4648      	mov	r0, r9
    19d0:	f003 ff66 	bl	58a0 <puts>
	//upd_targ_arg_t* t_arg = NULL;
	//upd_dist_arg_t* d_arg = NULL;
	//upd_shots_arg_t* s_arg = NULL;
	//upd_mode_arg_t* m_arg = NULL;

	targ = *(lcd_state->target_pos);
    19d4:	f24e 20e4 	movw	r0, #58084	; 0xe2e4
    19d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    19dc:	f8db 1000 	ldr.w	r1, [fp]
    19e0:	f04f 0203 	mov.w	r2, #3
    19e4:	f003 fdb8 	bl	5558 <memcpy>
	
	if(last_state){
    19e8:	b1b4      	cbz	r4, 1a18 <disp_update+0x178>
		//lasttarg = malloc(sizeof(circle_t));
		lasttarg = *(last_state->target_pos);
    19ea:	f24e 25f0 	movw	r5, #58096	; 0xe2f0
    19ee:	f2c2 0500 	movt	r5, #8192	; 0x2000
    19f2:	4628      	mov	r0, r5
    19f4:	6821      	ldr	r1, [r4, #0]
    19f6:	f04f 0203 	mov.w	r2, #3
    19fa:	f003 fdad 	bl	5558 <memcpy>

		lastdist= last_state->distance;
    19fe:	7926      	ldrb	r6, [r4, #4]
 		lastchamber = last_state->chamber_status;
    1a00:	7967      	ldrb	r7, [r4, #5]
 		lastmode= last_state->target_mode;
    1a02:	f894 8006 	ldrb.w	r8, [r4, #6]
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	//t_arg = malloc(sizeof(upd_targ_arg_t));
	if(last_state){
		if(targ.x != lasttarg.x || targ.y != lasttarg.y){
    1a06:	f24e 23e4 	movw	r3, #58084	; 0xe2e4
    1a0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a0e:	781a      	ldrb	r2, [r3, #0]
    1a10:	782b      	ldrb	r3, [r5, #0]
    1a12:	429a      	cmp	r2, r3
    1a14:	d129      	bne.n	1a6a <disp_update+0x1ca>
    1a16:	e01c      	b.n	1a52 <disp_update+0x1b2>

		lastdist= last_state->distance;
 		lastchamber = last_state->chamber_status;
 		lastmode= last_state->target_mode;
	} else { //force update
		lastdist = dist+1;
    1a18:	9b03      	ldr	r3, [sp, #12]
    1a1a:	f103 0601 	add.w	r6, r3, #1
    1a1e:	b2f6      	uxtb	r6, r6
		lastchamber = (chamber_status ? 0 : 1);
    1a20:	9b02      	ldr	r3, [sp, #8]
    1a22:	f1d3 0701 	rsbs	r7, r3, #1
    1a26:	bf38      	it	cc
    1a28:	2700      	movcc	r7, #0
		lastmode = mode+1;
    1a2a:	9b01      	ldr	r3, [sp, #4]
    1a2c:	f103 0801 	add.w	r8, r3, #1
    1a30:	fa5f f888 	uxtb.w	r8, r8
			t_arg.lasttarg = &lasttarg;
			disp_write_target(&t_arg);
		}
	}
	else{
		t_arg.targ = &targ;
    1a34:	f24e 20f4 	movw	r0, #58100	; 0xe2f4
    1a38:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a3c:	f24e 23e4 	movw	r3, #58084	; 0xe2e4
    1a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a44:	6003      	str	r3, [r0, #0]
		t_arg.lasttarg = NULL;
    1a46:	f04f 0300 	mov.w	r3, #0
    1a4a:	6043      	str	r3, [r0, #4]
		disp_write_target(&t_arg);
    1a4c:	f7ff feb6 	bl	17bc <disp_write_target>
    1a50:	e01b      	b.n	1a8a <disp_update+0x1ea>
	//Don't need a timer for our first UART xfer
	//Need to delay subsequent requests to LCD
	//May need to change this depending on how often this function is being called
	//t_arg = malloc(sizeof(upd_targ_arg_t));
	if(last_state){
		if(targ.x != lasttarg.x || targ.y != lasttarg.y){
    1a52:	f24e 22e4 	movw	r2, #58084	; 0xe2e4
    1a56:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1a5a:	f24e 23f0 	movw	r3, #58096	; 0xe2f0
    1a5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a62:	7852      	ldrb	r2, [r2, #1]
    1a64:	785b      	ldrb	r3, [r3, #1]
    1a66:	429a      	cmp	r2, r3
    1a68:	d00f      	beq.n	1a8a <disp_update+0x1ea>
			t_arg.targ = &targ;
    1a6a:	f24e 20f4 	movw	r0, #58100	; 0xe2f4
    1a6e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a72:	f24e 23e4 	movw	r3, #58084	; 0xe2e4
    1a76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a7a:	6003      	str	r3, [r0, #0]
			t_arg.lasttarg = &lasttarg;
    1a7c:	f24e 23f0 	movw	r3, #58096	; 0xe2f0
    1a80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a84:	6043      	str	r3, [r0, #4]
			disp_write_target(&t_arg);
    1a86:	f7ff fe99 	bl	17bc <disp_write_target>
	//refreshes its display
	//
	//Therefore, all arguments must be malloc'd to avoid problems w/stack
	//cleanup
	uint8_t upd_dur = TRG_DELAY_MS;
	if(dist != lastdist){ //Add to timer queue
    1a8a:	9b03      	ldr	r3, [sp, #12]
    1a8c:	42b3      	cmp	r3, r6
    1a8e:	bf08      	it	eq
    1a90:	2405      	moveq	r4, #5
    1a92:	d03d      	beq.n	1b10 <disp_update+0x270>
		DBG("adding distance update to fire in %u ms", upd_dur);
    1a94:	f24c 30c4 	movw	r0, #50116	; 0xc3c4
    1a98:	f2c0 0000 	movt	r0, #0
    1a9c:	f24c 31d4 	movw	r1, #50132	; 0xc3d4
    1aa0:	f2c0 0100 	movt	r1, #0
    1aa4:	f003 fe8e 	bl	57c4 <printf>
    1aa8:	f24c 30f0 	movw	r0, #50160	; 0xc3f0
    1aac:	f2c0 0000 	movt	r0, #0
    1ab0:	f24c 5178 	movw	r1, #50552	; 0xc578
    1ab4:	f2c0 0100 	movt	r1, #0
    1ab8:	f003 fe84 	bl	57c4 <printf>
    1abc:	f24c 30f4 	movw	r0, #50164	; 0xc3f4
    1ac0:	f2c0 0000 	movt	r0, #0
    1ac4:	f04f 017a 	mov.w	r1, #122	; 0x7a
    1ac8:	f003 fe7c 	bl	57c4 <printf>
    1acc:	f24c 40c0 	movw	r0, #50368	; 0xc4c0
    1ad0:	f2c0 0000 	movt	r0, #0
    1ad4:	f04f 0105 	mov.w	r1, #5
    1ad8:	f003 fe74 	bl	57c4 <printf>
    1adc:	f24c 20dc 	movw	r0, #49884	; 0xc2dc
    1ae0:	f2c0 0000 	movt	r0, #0
    1ae4:	f003 fedc 	bl	58a0 <puts>
		//d_arg = malloc(sizeof(upd_dist_arg_t));
		d_arg.dist = dist;
    1ae8:	f24e 24e8 	movw	r4, #58088	; 0xe2e8
    1aec:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1af0:	9b03      	ldr	r3, [sp, #12]
    1af2:	7023      	strb	r3, [r4, #0]
		add_timer_single((handler_t)disp_write_dist, &d_arg, to_ticks(upd_dur));
    1af4:	f04f 0005 	mov.w	r0, #5
    1af8:	f000 f94c 	bl	1d94 <to_ticks>
    1afc:	4602      	mov	r2, r0
    1afe:	f241 708d 	movw	r0, #6029	; 0x178d
    1b02:	f2c0 0000 	movt	r0, #0
    1b06:	4621      	mov	r1, r4
    1b08:	f000 fa46 	bl	1f98 <add_timer_single>
    1b0c:	f04f 040a 	mov.w	r4, #10
		//disp_write_dist(d_arg);
		upd_dur += DIST_DELAY_MS;
	}
	if(chamber_status != lastchamber){
    1b10:	9b02      	ldr	r3, [sp, #8]
    1b12:	42bb      	cmp	r3, r7
    1b14:	d03c      	beq.n	1b90 <disp_update+0x2f0>
		DBG("adding shots update to fire in %u ms", upd_dur);
    1b16:	f24c 30c4 	movw	r0, #50116	; 0xc3c4
    1b1a:	f2c0 0000 	movt	r0, #0
    1b1e:	f24c 31d4 	movw	r1, #50132	; 0xc3d4
    1b22:	f2c0 0100 	movt	r1, #0
    1b26:	f003 fe4d 	bl	57c4 <printf>
    1b2a:	f24c 30f0 	movw	r0, #50160	; 0xc3f0
    1b2e:	f2c0 0000 	movt	r0, #0
    1b32:	f24c 5178 	movw	r1, #50552	; 0xc578
    1b36:	f2c0 0100 	movt	r1, #0
    1b3a:	f003 fe43 	bl	57c4 <printf>
    1b3e:	f24c 30f4 	movw	r0, #50164	; 0xc3f4
    1b42:	f2c0 0000 	movt	r0, #0
    1b46:	f04f 0182 	mov.w	r1, #130	; 0x82
    1b4a:	f003 fe3b 	bl	57c4 <printf>
    1b4e:	f24c 40e8 	movw	r0, #50408	; 0xc4e8
    1b52:	f2c0 0000 	movt	r0, #0
    1b56:	4621      	mov	r1, r4
    1b58:	f003 fe34 	bl	57c4 <printf>
    1b5c:	f24c 20dc 	movw	r0, #49884	; 0xc2dc
    1b60:	f2c0 0000 	movt	r0, #0
    1b64:	f003 fe9c 	bl	58a0 <puts>
		//s_arg = malloc(sizeof(upd_shots_arg_t));
		s_arg.chamber_status = chamber_status;
    1b68:	f24e 3504 	movw	r5, #58116	; 0xe304
    1b6c:	f2c2 0500 	movt	r5, #8192	; 0x2000
    1b70:	9b02      	ldr	r3, [sp, #8]
    1b72:	702b      	strb	r3, [r5, #0]
		add_timer_single((handler_t)disp_write_shots, &s_arg, to_ticks(upd_dur));
    1b74:	4620      	mov	r0, r4
    1b76:	f000 f90d 	bl	1d94 <to_ticks>
    1b7a:	4602      	mov	r2, r0
    1b7c:	f241 7061 	movw	r0, #5985	; 0x1761
    1b80:	f2c0 0000 	movt	r0, #0
    1b84:	4629      	mov	r1, r5
    1b86:	f000 fa07 	bl	1f98 <add_timer_single>
		//disp_write_shots(shots);
		upd_dur += SHOTS_DELAY_MS;
    1b8a:	f104 0405 	add.w	r4, r4, #5
    1b8e:	b2e4      	uxtb	r4, r4
	}
	if(mode != lastmode){
    1b90:	9b01      	ldr	r3, [sp, #4]
    1b92:	4543      	cmp	r3, r8
    1b94:	d03c      	beq.n	1c10 <disp_update+0x370>
		DBG("adding mode update to fire in %u ms", upd_dur);
    1b96:	f24c 30c4 	movw	r0, #50116	; 0xc3c4
    1b9a:	f2c0 0000 	movt	r0, #0
    1b9e:	f24c 31d4 	movw	r1, #50132	; 0xc3d4
    1ba2:	f2c0 0100 	movt	r1, #0
    1ba6:	f003 fe0d 	bl	57c4 <printf>
    1baa:	f24c 30f0 	movw	r0, #50160	; 0xc3f0
    1bae:	f2c0 0000 	movt	r0, #0
    1bb2:	f24c 5178 	movw	r1, #50552	; 0xc578
    1bb6:	f2c0 0100 	movt	r1, #0
    1bba:	f003 fe03 	bl	57c4 <printf>
    1bbe:	f24c 30f4 	movw	r0, #50164	; 0xc3f4
    1bc2:	f2c0 0000 	movt	r0, #0
    1bc6:	f04f 018a 	mov.w	r1, #138	; 0x8a
    1bca:	f003 fdfb 	bl	57c4 <printf>
    1bce:	f24c 5010 	movw	r0, #50448	; 0xc510
    1bd2:	f2c0 0000 	movt	r0, #0
    1bd6:	4621      	mov	r1, r4
    1bd8:	f003 fdf4 	bl	57c4 <printf>
    1bdc:	f24c 20dc 	movw	r0, #49884	; 0xc2dc
    1be0:	f2c0 0000 	movt	r0, #0
    1be4:	f003 fe5c 	bl	58a0 <puts>
		//m_arg = malloc(sizeof(upd_mode_arg_t));
		m_arg.mode = mode;
    1be8:	f24e 25ec 	movw	r5, #58092	; 0xe2ec
    1bec:	f2c2 0500 	movt	r5, #8192	; 0x2000
    1bf0:	9b01      	ldr	r3, [sp, #4]
    1bf2:	702b      	strb	r3, [r5, #0]
		add_timer_single((handler_t)disp_write_mode, &m_arg, to_ticks(upd_dur));
    1bf4:	4620      	mov	r0, r4
    1bf6:	f000 f8cd 	bl	1d94 <to_ticks>
    1bfa:	4602      	mov	r2, r0
    1bfc:	f241 60d9 	movw	r0, #5849	; 0x16d9
    1c00:	f2c0 0000 	movt	r0, #0
    1c04:	4629      	mov	r1, r5
    1c06:	f000 f9c7 	bl	1f98 <add_timer_single>
		//disp_write_mode(mode);
		upd_dur += MODE_DELAY_MS;
    1c0a:	f104 0405 	add.w	r4, r4, #5
    1c0e:	b2e4      	uxtb	r4, r4
	}
	DBG("adding cleanup to fire in %u ms", upd_dur);
    1c10:	f24c 30c4 	movw	r0, #50116	; 0xc3c4
    1c14:	f2c0 0000 	movt	r0, #0
    1c18:	f24c 31d4 	movw	r1, #50132	; 0xc3d4
    1c1c:	f2c0 0100 	movt	r1, #0
    1c20:	f003 fdd0 	bl	57c4 <printf>
    1c24:	f24c 30f0 	movw	r0, #50160	; 0xc3f0
    1c28:	f2c0 0000 	movt	r0, #0
    1c2c:	f24c 5178 	movw	r1, #50552	; 0xc578
    1c30:	f2c0 0100 	movt	r1, #0
    1c34:	f003 fdc6 	bl	57c4 <printf>
    1c38:	f24c 30f4 	movw	r0, #50164	; 0xc3f4
    1c3c:	f2c0 0000 	movt	r0, #0
    1c40:	f04f 0191 	mov.w	r1, #145	; 0x91
    1c44:	f003 fdbe 	bl	57c4 <printf>
    1c48:	f24c 5034 	movw	r0, #50484	; 0xc534
    1c4c:	f2c0 0000 	movt	r0, #0
    1c50:	4621      	mov	r1, r4
    1c52:	f003 fdb7 	bl	57c4 <printf>
    1c56:	f24c 20dc 	movw	r0, #49884	; 0xc2dc
    1c5a:	f2c0 0000 	movt	r0, #0
    1c5e:	f003 fe1f 	bl	58a0 <puts>
	add_timer_single((handler_t)disp_upd_finish, &u_arg, upd_dur);
    1c62:	f241 6075 	movw	r0, #5749	; 0x1675
    1c66:	f2c0 0000 	movt	r0, #0
    1c6a:	f24e 21fc 	movw	r1, #58108	; 0xe2fc
    1c6e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1c72:	4622      	mov	r2, r4
    1c74:	f000 f990 	bl	1f98 <add_timer_single>
	//Refrain from updating n64 debug box b/c of latency issues
	//disp_write_N64(ctrlr_state);
}
    1c78:	b005      	add	sp, #20
    1c7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1c7e:	bf00      	nop

00001c80 <disp_init>:
#include "LCD.h"
#include "timer_t.h"
#include "debug_macros.h"
#include "Pixy_SPI.h"

void disp_init(){
    1c80:	b510      	push	{r4, lr}
    1c82:	b082      	sub	sp, #8
	LCD_init();
    1c84:	f7ff faec 	bl	1260 <LCD_init>
	LCD_clearScreen();
    1c88:	f7ff fac4 	bl	1214 <LCD_clearScreen>

	//LCD_setPixel(10, 10, 1);
	//Draws targeting box
	LCD_drawBox(TARGET_BOX_X1, TARGET_BOX_Y1, TARGET_BOX_X2, TARGET_BOX_Y2, SET);
    1c8c:	f04f 0401 	mov.w	r4, #1
    1c90:	9400      	str	r4, [sp, #0]
    1c92:	f04f 0032 	mov.w	r0, #50	; 0x32
    1c96:	f04f 011e 	mov.w	r1, #30
    1c9a:	f04f 029f 	mov.w	r2, #159	; 0x9f
    1c9e:	f04f 037f 	mov.w	r3, #127	; 0x7f
    1ca2:	f7ff fa01 	bl	10a8 <LCD_drawBox>
	//Draws N64 debug box
	//LCD_drawBox(N64_DBG_BOX_X1, N64_DBG_BOX_Y1, N64_DBG_BOX_X2, N64_DBG_BOX_Y2, SET);
	//Draw pos data
	LCD_setPos(TARGET_HORZ_POS_X, TARGET_HORZ_POS_Y);
    1ca6:	f04f 004e 	mov.w	r0, #78	; 0x4e
    1caa:	f04f 010f 	mov.w	r1, #15
    1cae:	f7ff faa9 	bl	1204 <LCD_setPos>
	LCD_printStr(TARGET_HORZ_STR);
    1cb2:	f24c 5054 	movw	r0, #50516	; 0xc554
    1cb6:	f2c0 0000 	movt	r0, #0
    1cba:	f7ff fac7 	bl	124c <LCD_printStr>
	LCD_setPos(TARGET_VERT_POS_X, TARGET_VERT_POS_Y);
    1cbe:	f04f 0076 	mov.w	r0, #118	; 0x76
    1cc2:	f04f 010f 	mov.w	r1, #15
    1cc6:	f7ff fa9d 	bl	1204 <LCD_setPos>
	LCD_printStr(TARGET_VERT_STR);
    1cca:	f24c 5058 	movw	r0, #50520	; 0xc558
    1cce:	f2c0 0000 	movt	r0, #0
    1cd2:	f7ff fabb 	bl	124c <LCD_printStr>
	//Draw distance
	LCD_setPos(DIST_POS_X, DIST_POS_Y);
    1cd6:	4620      	mov	r0, r4
    1cd8:	f04f 0132 	mov.w	r1, #50	; 0x32
    1cdc:	f7ff fa92 	bl	1204 <LCD_setPos>
	LCD_printStr(DIST_STR);
    1ce0:	f24c 505c 	movw	r0, #50524	; 0xc55c
    1ce4:	f2c0 0000 	movt	r0, #0
    1ce8:	f7ff fab0 	bl	124c <LCD_printStr>
	//Draw shots left
	LCD_setPos(SHOTS_LEFT_POS_X, SHOTS_LEFT_POS_Y);
    1cec:	4620      	mov	r0, r4
    1cee:	f04f 016e 	mov.w	r1, #110	; 0x6e
    1cf2:	f7ff fa87 	bl	1204 <LCD_setPos>
	LCD_printStr(SHOTS_STR);
    1cf6:	f24c 5064 	movw	r0, #50532	; 0xc564
    1cfa:	f2c0 0000 	movt	r0, #0
    1cfe:	f7ff faa5 	bl	124c <LCD_printStr>
	//Draw mode indicator
	LCD_setPos(MODE_POS_X, MODE_POS_Y);
    1d02:	4620      	mov	r0, r4
    1d04:	f04f 0150 	mov.w	r1, #80	; 0x50
    1d08:	f7ff fa7c 	bl	1204 <LCD_setPos>
	LCD_printStr(MODE_STR);
    1d0c:	f24c 5070 	movw	r0, #50544	; 0xc570
    1d10:	f2c0 0000 	movt	r0, #0
    1d14:	f7ff fa9a 	bl	124c <LCD_printStr>
}
    1d18:	b002      	add	sp, #8
    1d1a:	bd10      	pop	{r4, pc}

00001d1c <start_hardware_timer>:

        free(tmp);
    }
}

void start_hardware_timer() {
    1d1c:	b430      	push	{r4, r5}
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1d1e:	f24e 1200 	movw	r2, #57600	; 0xe100
    1d22:	f2ce 0200 	movt	r2, #57344	; 0xe000
    1d26:	f44f 1480 	mov.w	r4, #1048576	; 0x100000
    1d2a:	f8c2 4080 	str.w	r4, [r2, #128]	; 0x80
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
    1d2e:	f242 0300 	movw	r3, #8192	; 0x2000
    1d32:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1d36:	6b19      	ldr	r1, [r3, #48]	; 0x30
    1d38:	f021 0140 	bic.w	r1, r1, #64	; 0x40
    1d3c:	6319      	str	r1, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
    1d3e:	f245 0100 	movw	r1, #20480	; 0x5000
    1d42:	f2c4 0100 	movt	r1, #16384	; 0x4000
    1d46:	f04f 0000 	mov.w	r0, #0
    1d4a:	6548      	str	r0, [r1, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
    1d4c:	f240 0300 	movw	r3, #0
    1d50:	f2c4 230a 	movt	r3, #16906	; 0x420a
    1d54:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
    1d58:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
    1d5c:	f04f 0001 	mov.w	r0, #1
    1d60:	f8c3 0184 	str.w	r0, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
    1d64:	6108      	str	r0, [r1, #16]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1d66:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180

    MSS_TIM1_init(MSS_TIMER_ONE_SHOT_MODE);
    MSS_TIM1_load_immediate(root->time_left);
    1d6a:	f24e 3508 	movw	r5, #58120	; 0xe308
    1d6e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    1d72:	682d      	ldr	r5, [r5, #0]
    1d74:	686d      	ldr	r5, [r5, #4]
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
    1d76:	604d      	str	r5, [r1, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
    1d78:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
    TIMER_BITBAND->TIM1INTEN = 1U;
    1d7c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1d80:	6014      	str	r4, [r2, #0]
    MSS_TIM1_start();
    MSS_TIM1_enable_irq();
}
    1d82:	bc30      	pop	{r4, r5}
    1d84:	4770      	bx	lr
    1d86:	bf00      	nop

00001d88 <set_clk>:
    add_timer(handler, arg, period, ONE_SHOT);
}

static uint32_t g_clk_hz;
void set_clk(uint32_t clk_hz){
	g_clk_hz = clk_hz;
    1d88:	f24e 330c 	movw	r3, #58124	; 0xe30c
    1d8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d90:	6018      	str	r0, [r3, #0]
}
    1d92:	4770      	bx	lr

00001d94 <to_ticks>:
uint32_t to_ticks(uint32_t dur_ms){
    1d94:	f24e 330c 	movw	r3, #58124	; 0xe30c
    1d98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1da0:	fbb2 f2f0 	udiv	r2, r2, r0
    1da4:	6818      	ldr	r0, [r3, #0]
	uint32_t ticks = g_clk_hz/(MS_TO_S/dur_ms);
	return ticks;
}
    1da6:	fbb0 f0f2 	udiv	r0, r0, r2
    1daa:	4770      	bx	lr

00001dac <_end_delay_timer>:
    return handlers_root;
}

// dumb delay timer callback lock
uint8_t delay_timer_lock;
void _end_delay_timer(void* null_arg) {
    1dac:	b508      	push	{r3, lr}
	DBG("unlocking");
    1dae:	f24c 30c4 	movw	r0, #50116	; 0xc3c4
    1db2:	f2c0 0000 	movt	r0, #0
    1db6:	f24c 51b8 	movw	r1, #50616	; 0xc5b8
    1dba:	f2c0 0100 	movt	r1, #0
    1dbe:	f003 fd01 	bl	57c4 <printf>
    1dc2:	f24c 30f0 	movw	r0, #50160	; 0xc3f0
    1dc6:	f2c0 0000 	movt	r0, #0
    1dca:	f24c 61b0 	movw	r1, #50864	; 0xc6b0
    1dce:	f2c0 0100 	movt	r1, #0
    1dd2:	f003 fcf7 	bl	57c4 <printf>
    1dd6:	f24c 30f4 	movw	r0, #50164	; 0xc3f4
    1dda:	f2c0 0000 	movt	r0, #0
    1dde:	f04f 01a9 	mov.w	r1, #169	; 0xa9
    1de2:	f003 fcef 	bl	57c4 <printf>
    1de6:	f24c 50d0 	movw	r0, #50640	; 0xc5d0
    1dea:	f2c0 0000 	movt	r0, #0
    1dee:	f003 fce9 	bl	57c4 <printf>
    1df2:	f24c 20dc 	movw	r0, #49884	; 0xc2dc
    1df6:	f2c0 0000 	movt	r0, #0
    1dfa:	f003 fd51 	bl	58a0 <puts>
	delay_timer_lock = 0;
    1dfe:	f24e 336d 	movw	r3, #58221	; 0xe36d
    1e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e06:	f04f 0200 	mov.w	r2, #0
    1e0a:	701a      	strb	r2, [r3, #0]
}
    1e0c:	bd08      	pop	{r3, pc}
    1e0e:	bf00      	nop

00001e10 <insert_timer>:
    MSS_TIM1_start();
    MSS_TIM1_enable_irq();
}

// put new timer in list maintaining order least time remaining to most
void insert_timer(struct Timer* newtimer) {
    1e10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1e14:	b083      	sub	sp, #12
    1e16:	4605      	mov	r5, r0
	DBG("inserting timer");
    1e18:	f24c 30c4 	movw	r0, #50116	; 0xc3c4
    1e1c:	f2c0 0000 	movt	r0, #0
    1e20:	f24c 51b8 	movw	r1, #50616	; 0xc5b8
    1e24:	f2c0 0100 	movt	r1, #0
    1e28:	f003 fccc 	bl	57c4 <printf>
    1e2c:	f24c 30f0 	movw	r0, #50160	; 0xc3f0
    1e30:	f2c0 0000 	movt	r0, #0
    1e34:	f24c 51a8 	movw	r1, #50600	; 0xc5a8
    1e38:	f2c0 0100 	movt	r1, #0
    1e3c:	f003 fcc2 	bl	57c4 <printf>
    1e40:	f24c 30f4 	movw	r0, #50164	; 0xc3f4
    1e44:	f2c0 0000 	movt	r0, #0
    1e48:	f04f 012e 	mov.w	r1, #46	; 0x2e
    1e4c:	f003 fcba 	bl	57c4 <printf>
    1e50:	f24c 50dc 	movw	r0, #50652	; 0xc5dc
    1e54:	f2c0 0000 	movt	r0, #0
    1e58:	f003 fcb4 	bl	57c4 <printf>
    1e5c:	f24c 20dc 	movw	r0, #49884	; 0xc2dc
    1e60:	f2c0 0000 	movt	r0, #0
    1e64:	f003 fd1c 	bl	58a0 <puts>
    // insert empty case
    if (root == NULL) {
    1e68:	f24e 3308 	movw	r3, #58120	; 0xe308
    1e6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e70:	681c      	ldr	r4, [r3, #0]
    1e72:	b92c      	cbnz	r4, 1e80 <insert_timer+0x70>
        root = newtimer;
    1e74:	f24e 3308 	movw	r3, #58120	; 0xe308
    1e78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e7c:	601d      	str	r5, [r3, #0]
        return;
    1e7e:	e073      	b.n	1f68 <insert_timer+0x158>
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
    1e80:	686a      	ldr	r2, [r5, #4]
    1e82:	6863      	ldr	r3, [r4, #4]
    1e84:	429a      	cmp	r2, r3
    1e86:	d306      	bcc.n	1e96 <insert_timer+0x86>
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
    1e88:	6923      	ldr	r3, [r4, #16]
    1e8a:	2b00      	cmp	r3, #0
    1e8c:	d06a      	beq.n	1f64 <insert_timer+0x154>
    1e8e:	6859      	ldr	r1, [r3, #4]
    1e90:	428a      	cmp	r2, r1
    1e92:	d830      	bhi.n	1ef6 <insert_timer+0xe6>
    1e94:	e066      	b.n	1f64 <insert_timer+0x154>
        return;
    }

    // front insert case
    if (newtimer->time_left < root->time_left) {
    	DBG("inserting timer at root");
    1e96:	f24c 30c4 	movw	r0, #50116	; 0xc3c4
    1e9a:	f2c0 0000 	movt	r0, #0
    1e9e:	f24c 51b8 	movw	r1, #50616	; 0xc5b8
    1ea2:	f2c0 0100 	movt	r1, #0
    1ea6:	f003 fc8d 	bl	57c4 <printf>
    1eaa:	f24c 30f0 	movw	r0, #50160	; 0xc3f0
    1eae:	f2c0 0000 	movt	r0, #0
    1eb2:	f24c 51a8 	movw	r1, #50600	; 0xc5a8
    1eb6:	f2c0 0100 	movt	r1, #0
    1eba:	f003 fc83 	bl	57c4 <printf>
    1ebe:	f24c 30f4 	movw	r0, #50164	; 0xc3f4
    1ec2:	f2c0 0000 	movt	r0, #0
    1ec6:	f04f 0137 	mov.w	r1, #55	; 0x37
    1eca:	f003 fc7b 	bl	57c4 <printf>
    1ece:	f24c 50ec 	movw	r0, #50668	; 0xc5ec
    1ed2:	f2c0 0000 	movt	r0, #0
    1ed6:	f003 fc75 	bl	57c4 <printf>
    1eda:	f24c 20dc 	movw	r0, #49884	; 0xc2dc
    1ede:	f2c0 0000 	movt	r0, #0
    1ee2:	f003 fcdd 	bl	58a0 <puts>
        newtimer->next = root;
    1ee6:	f24e 3308 	movw	r3, #58120	; 0xe308
    1eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eee:	681a      	ldr	r2, [r3, #0]
    1ef0:	612a      	str	r2, [r5, #16]
        root = newtimer;
    1ef2:	601d      	str	r5, [r3, #0]
        return;
    1ef4:	e038      	b.n	1f68 <insert_timer+0x158>

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
        DBG("inserting timer in middle of list");
    1ef6:	f24c 36c4 	movw	r6, #50116	; 0xc3c4
    1efa:	f2c0 0600 	movt	r6, #0
    1efe:	f24c 57b8 	movw	r7, #50616	; 0xc5b8
    1f02:	f2c0 0700 	movt	r7, #0
    1f06:	f24c 38f0 	movw	r8, #50160	; 0xc3f0
    1f0a:	f2c0 0800 	movt	r8, #0
    1f0e:	f24c 5aa8 	movw	sl, #50600	; 0xc5a8
    1f12:	f2c0 0a00 	movt	sl, #0
    1f16:	f24c 39f4 	movw	r9, #50164	; 0xc3f4
    1f1a:	f2c0 0900 	movt	r9, #0
    1f1e:	f24c 6b04 	movw	fp, #50692	; 0xc604
    1f22:	f2c0 0b00 	movt	fp, #0
    1f26:	f24c 23dc 	movw	r3, #49884	; 0xc2dc
    1f2a:	f2c0 0300 	movt	r3, #0
    1f2e:	9301      	str	r3, [sp, #4]
    1f30:	4630      	mov	r0, r6
    1f32:	4639      	mov	r1, r7
    1f34:	f003 fc46 	bl	57c4 <printf>
    1f38:	4640      	mov	r0, r8
    1f3a:	4651      	mov	r1, sl
    1f3c:	f003 fc42 	bl	57c4 <printf>
    1f40:	4648      	mov	r0, r9
    1f42:	f04f 0141 	mov.w	r1, #65	; 0x41
    1f46:	f003 fc3d 	bl	57c4 <printf>
    1f4a:	4658      	mov	r0, fp
    1f4c:	f003 fc3a 	bl	57c4 <printf>
    1f50:	9801      	ldr	r0, [sp, #4]
    1f52:	f003 fca5 	bl	58a0 <puts>
    	pos = pos->next;
    1f56:	6924      	ldr	r4, [r4, #16]
    }

    struct Timer* pos = root;

    // pos will be the "insert after" location list_t* pos = head;
    while (pos->next != NULL && pos->next->time_left < newtimer->time_left) {
    1f58:	6923      	ldr	r3, [r4, #16]
    1f5a:	b11b      	cbz	r3, 1f64 <insert_timer+0x154>
    1f5c:	6859      	ldr	r1, [r3, #4]
    1f5e:	686a      	ldr	r2, [r5, #4]
    1f60:	4291      	cmp	r1, r2
    1f62:	d3e5      	bcc.n	1f30 <insert_timer+0x120>
        DBG("inserting timer in middle of list");
    	pos = pos->next;
    }

    // insert after pos
    newtimer->next = pos->next;
    1f64:	612b      	str	r3, [r5, #16]
    pos->next = newtimer;
    1f66:	6125      	str	r5, [r4, #16]
}
    1f68:	b003      	add	sp, #12
    1f6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1f6e:	bf00      	nop

00001f70 <add_timer>:

void add_timer(handler_t handler, void *arg, uint32_t period, uint32_t mode) {
    1f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1f72:	4605      	mov	r5, r0
    1f74:	460f      	mov	r7, r1
    1f76:	4614      	mov	r4, r2
    1f78:	461e      	mov	r6, r3
    struct Timer* newtimer = malloc(sizeof(struct Timer));
    1f7a:	f04f 0018 	mov.w	r0, #24
    1f7e:	f003 f811 	bl	4fa4 <malloc>


    newtimer->handler = handler;
    1f82:	6005      	str	r5, [r0, #0]
    newtimer->time_left = period;
    1f84:	6044      	str	r4, [r0, #4]
    newtimer->period = period;
    1f86:	6084      	str	r4, [r0, #8]
    newtimer->mode = mode;
    1f88:	60c6      	str	r6, [r0, #12]
    newtimer->next = NULL;
    1f8a:	f04f 0200 	mov.w	r2, #0
    1f8e:	6102      	str	r2, [r0, #16]
    newtimer->arg = arg;
    1f90:	6147      	str	r7, [r0, #20]

    insert_timer(newtimer);
    1f92:	f7ff ff3d 	bl	1e10 <insert_timer>
}
    1f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00001f98 <add_timer_single>:
	DBG("Adding periodic timer: %d", period);
    add_timer(handler, arg, period, PERIODIC);
}

// add a one shot timer to the linked list.
void add_timer_single(handler_t handler, void *arg, uint32_t period) {
    1f98:	b508      	push	{r3, lr}
    add_timer(handler, arg, period, ONE_SHOT);
    1f9a:	f04f 0301 	mov.w	r3, #1
    1f9e:	f7ff ffe7 	bl	1f70 <add_timer>
}
    1fa2:	bd08      	pop	{r3, pc}

00001fa4 <use_me_carefully_ms_delay_timer>:
void _end_delay_timer(void* null_arg) {
	DBG("unlocking");
	delay_timer_lock = 0;
}

void use_me_carefully_ms_delay_timer(uint32_t ms) {
    1fa4:	b538      	push	{r3, r4, r5, lr}
    1fa6:	4605      	mov	r5, r0

	delay_timer_lock = 1;
    1fa8:	f24e 346d 	movw	r4, #58221	; 0xe36d
    1fac:	f2c2 0400 	movt	r4, #8192	; 0x2000
    1fb0:	f04f 0301 	mov.w	r3, #1
    1fb4:	7023      	strb	r3, [r4, #0]
	DBG("delaying for %d", ms);
    1fb6:	f24c 30c4 	movw	r0, #50116	; 0xc3c4
    1fba:	f2c0 0000 	movt	r0, #0
    1fbe:	f24c 51b8 	movw	r1, #50616	; 0xc5b8
    1fc2:	f2c0 0100 	movt	r1, #0
    1fc6:	f003 fbfd 	bl	57c4 <printf>
    1fca:	f24c 30f0 	movw	r0, #50160	; 0xc3f0
    1fce:	f2c0 0000 	movt	r0, #0
    1fd2:	f24c 61c4 	movw	r1, #50884	; 0xc6c4
    1fd6:	f2c0 0100 	movt	r1, #0
    1fda:	f003 fbf3 	bl	57c4 <printf>
    1fde:	f24c 30f4 	movw	r0, #50164	; 0xc3f4
    1fe2:	f2c0 0000 	movt	r0, #0
    1fe6:	f04f 01b0 	mov.w	r1, #176	; 0xb0
    1fea:	f003 fbeb 	bl	57c4 <printf>
    1fee:	f24c 6028 	movw	r0, #50728	; 0xc628
    1ff2:	f2c0 0000 	movt	r0, #0
    1ff6:	4629      	mov	r1, r5
    1ff8:	f003 fbe4 	bl	57c4 <printf>
    1ffc:	f24c 20dc 	movw	r0, #49884	; 0xc2dc
    2000:	f2c0 0000 	movt	r0, #0
    2004:	f003 fc4c 	bl	58a0 <puts>
	// start hardware timer with _end_timer callback
	add_timer_single((handler_t)_end_delay_timer, NULL, to_ticks(ms));
    2008:	4628      	mov	r0, r5
    200a:	f7ff fec3 	bl	1d94 <to_ticks>
    200e:	4602      	mov	r2, r0
    2010:	f641 50ad 	movw	r0, #7597	; 0x1dad
    2014:	f2c0 0000 	movt	r0, #0
    2018:	f04f 0100 	mov.w	r1, #0
    201c:	f7ff ffbc 	bl	1f98 <add_timer_single>
	start_hardware_timer();
    2020:	f7ff fe7c 	bl	1d1c <start_hardware_timer>
	while (delay_timer_lock) {}
    2024:	7823      	ldrb	r3, [r4, #0]
    2026:	b103      	cbz	r3, 202a <MAIN_STACK_SIZE+0x2a>
    2028:	e7fe      	b.n	2028 <MAIN_STACK_SIZE+0x28>
    202a:	bd38      	pop	{r3, r4, r5, pc}

0000202c <update_timers>:
	return ticks;
}

// update down count with elapsed time, call fnc if timer zero,
// update continuous timers with new down count
struct Handler* update_timers(void) {
    202c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2030:	b085      	sub	sp, #20
	DBG("updating timers");
    2032:	f24c 30c4 	movw	r0, #50116	; 0xc3c4
    2036:	f2c0 0000 	movt	r0, #0
    203a:	f24c 51b8 	movw	r1, #50616	; 0xc5b8
    203e:	f2c0 0100 	movt	r1, #0
    2042:	f003 fbbf 	bl	57c4 <printf>
    2046:	f24c 30f0 	movw	r0, #50160	; 0xc3f0
    204a:	f2c0 0000 	movt	r0, #0
    204e:	f24c 5198 	movw	r1, #50584	; 0xc598
    2052:	f2c0 0100 	movt	r1, #0
    2056:	f003 fbb5 	bl	57c4 <printf>
    205a:	f24c 30f4 	movw	r0, #50164	; 0xc3f4
    205e:	f2c0 0000 	movt	r0, #0
    2062:	f04f 016f 	mov.w	r1, #111	; 0x6f
    2066:	f003 fbad 	bl	57c4 <printf>
    206a:	f24c 6054 	movw	r0, #50772	; 0xc654
    206e:	f2c0 0000 	movt	r0, #0
    2072:	f003 fba7 	bl	57c4 <printf>
    2076:	f24c 20dc 	movw	r0, #49884	; 0xc2dc
    207a:	f2c0 0000 	movt	r0, #0
    207e:	f003 fc0f 	bl	58a0 <puts>
    // first, update all the time_left fields
    struct Timer* node = root;
    2082:	f24e 3308 	movw	r3, #58120	; 0xe308
    2086:	f2c2 0300 	movt	r3, #8192	; 0x2000
    208a:	681b      	ldr	r3, [r3, #0]
    uint32_t elapsed = root->time_left;
    208c:	6859      	ldr	r1, [r3, #4]

    while (node) {
    208e:	b133      	cbz	r3, 209e <update_timers+0x72>
        node->time_left -= elapsed;
    2090:	685a      	ldr	r2, [r3, #4]
    2092:	ebc1 0202 	rsb	r2, r1, r2
    2096:	605a      	str	r2, [r3, #4]
        node = node->next;
    2098:	691b      	ldr	r3, [r3, #16]
	DBG("updating timers");
    // first, update all the time_left fields
    struct Timer* node = root;
    uint32_t elapsed = root->time_left;

    while (node) {
    209a:	2b00      	cmp	r3, #0
    209c:	d1f8      	bne.n	2090 <update_timers+0x64>
    209e:	f04f 0600 	mov.w	r6, #0
    20a2:	4637      	mov	r7, r6
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
    20a4:	f24e 3508 	movw	r5, #58120	; 0xe308
    20a8:	f2c2 0500 	movt	r5, #8192	; 0x2000
        	DBG("returining one handler");
            handlers_root = new_handler;
            handlers_tail = new_handler;
        }
        else {
        	DBG("returining multiple handlers");
    20ac:	f24c 38c4 	movw	r8, #50116	; 0xc3c4
    20b0:	f2c0 0800 	movt	r8, #0
    20b4:	f24c 5ab8 	movw	sl, #50616	; 0xc5b8
    20b8:	f2c0 0a00 	movt	sl, #0
    20bc:	f24c 39f0 	movw	r9, #50160	; 0xc3f0
    20c0:	f2c0 0900 	movt	r9, #0
    20c4:	f24c 5b98 	movw	fp, #50584	; 0xc598
    20c8:	f2c0 0b00 	movt	fp, #0
    20cc:	f24c 33f4 	movw	r3, #50164	; 0xc3f4
    20d0:	f2c0 0300 	movt	r3, #0
    20d4:	9300      	str	r3, [sp, #0]
    20d6:	f24c 637c 	movw	r3, #50812	; 0xc67c
    20da:	f2c0 0300 	movt	r3, #0
    20de:	9302      	str	r3, [sp, #8]
    20e0:	f24c 23dc 	movw	r3, #49884	; 0xc2dc
    20e4:	f2c0 0300 	movt	r3, #0
    20e8:	9301      	str	r3, [sp, #4]
        struct Handler* new_handler = malloc(sizeof(struct Handler));
        new_handler->handler = NULL;
        new_handler->next = NULL;

        if (handlers_root == NULL) {
        	DBG("returining one handler");
    20ea:	f24c 6364 	movw	r3, #50788	; 0xc664
    20ee:	f2c0 0300 	movt	r3, #0
    20f2:	9303      	str	r3, [sp, #12]
    20f4:	e047      	b.n	2186 <update_timers+0x15a>

    // second, deal with the zeroed timer
    while (root->time_left == 0) {

        // handlers list tail insert
        struct Handler* new_handler = malloc(sizeof(struct Handler));
    20f6:	f04f 000c 	mov.w	r0, #12
    20fa:	f002 ff53 	bl	4fa4 <malloc>
    20fe:	4604      	mov	r4, r0
        new_handler->handler = NULL;
    2100:	f04f 0300 	mov.w	r3, #0
    2104:	6003      	str	r3, [r0, #0]
        new_handler->next = NULL;
    2106:	6043      	str	r3, [r0, #4]

        if (handlers_root == NULL) {
    2108:	b9a7      	cbnz	r7, 2134 <update_timers+0x108>
        	DBG("returining one handler");
    210a:	4640      	mov	r0, r8
    210c:	4651      	mov	r1, sl
    210e:	f003 fb59 	bl	57c4 <printf>
    2112:	4648      	mov	r0, r9
    2114:	4659      	mov	r1, fp
    2116:	f003 fb55 	bl	57c4 <printf>
    211a:	9800      	ldr	r0, [sp, #0]
    211c:	f04f 0186 	mov.w	r1, #134	; 0x86
    2120:	f003 fb50 	bl	57c4 <printf>
    2124:	9803      	ldr	r0, [sp, #12]
    2126:	f003 fb4d 	bl	57c4 <printf>
    212a:	9801      	ldr	r0, [sp, #4]
    212c:	f003 fbb8 	bl	58a0 <puts>
    2130:	4627      	mov	r7, r4
    2132:	e013      	b.n	215c <update_timers+0x130>
            handlers_root = new_handler;
            handlers_tail = new_handler;
        }
        else {
        	DBG("returining multiple handlers");
    2134:	4640      	mov	r0, r8
    2136:	4651      	mov	r1, sl
    2138:	f003 fb44 	bl	57c4 <printf>
    213c:	4648      	mov	r0, r9
    213e:	4659      	mov	r1, fp
    2140:	f003 fb40 	bl	57c4 <printf>
    2144:	9800      	ldr	r0, [sp, #0]
    2146:	f04f 018b 	mov.w	r1, #139	; 0x8b
    214a:	f003 fb3b 	bl	57c4 <printf>
    214e:	9802      	ldr	r0, [sp, #8]
    2150:	f003 fb38 	bl	57c4 <printf>
    2154:	9801      	ldr	r0, [sp, #4]
    2156:	f003 fba3 	bl	58a0 <puts>
            handlers_tail->next = new_handler;
    215a:	6074      	str	r4, [r6, #4]
        }
        // list is set, now just use new_handler


        // deal with the front timer in that list
        struct Timer* head = root;
    215c:	6828      	ldr	r0, [r5, #0]
        root = head->next;
    215e:	6903      	ldr	r3, [r0, #16]
    2160:	602b      	str	r3, [r5, #0]

        new_handler->handler = head->handler;
    2162:	6803      	ldr	r3, [r0, #0]
    2164:	6023      	str	r3, [r4, #0]
        new_handler->arg = head->arg;
    2166:	6943      	ldr	r3, [r0, #20]
    2168:	60a3      	str	r3, [r4, #8]
        if (head->mode == ONE_SHOT) {
    216a:	68c3      	ldr	r3, [r0, #12]
    216c:	2b01      	cmp	r3, #1
    216e:	d102      	bne.n	2176 <update_timers+0x14a>
            free(head);
    2170:	f002 ff10 	bl	4f94 <free>
    2174:	e006      	b.n	2184 <update_timers+0x158>
        }

        else {
            head->time_left = head->period;
    2176:	6883      	ldr	r3, [r0, #8]
    2178:	6043      	str	r3, [r0, #4]
            head->next = NULL;
    217a:	f04f 0300 	mov.w	r3, #0
    217e:	6103      	str	r3, [r0, #16]
            insert_timer(head);
    2180:	f7ff fe46 	bl	1e10 <insert_timer>
    2184:	4626      	mov	r6, r4
    struct Handler* handlers_root = NULL;
    struct Handler* handlers_tail = NULL;


    // second, deal with the zeroed timer
    while (root->time_left == 0) {
    2186:	682b      	ldr	r3, [r5, #0]
    2188:	685b      	ldr	r3, [r3, #4]
    218a:	2b00      	cmp	r3, #0
    218c:	d0b3      	beq.n	20f6 <update_timers+0xca>
            insert_timer(head);
        }
    }

    return handlers_root;
}
    218e:	4638      	mov	r0, r7
    2190:	b005      	add	sp, #20
    2192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2196:	bf00      	nop

00002198 <Timer1_IRQHandler>:
#define MS_TO_S 1000

// pointer to start of linked list
struct Timer* root = NULL;

void Timer1_IRQHandler(void) {
    2198:	b538      	push	{r3, r4, r5, lr}
	DBG("TIOMER INTERURUPT");
    219a:	f24c 30c4 	movw	r0, #50116	; 0xc3c4
    219e:	f2c0 0000 	movt	r0, #0
    21a2:	f24c 51b8 	movw	r1, #50616	; 0xc5b8
    21a6:	f2c0 0100 	movt	r1, #0
    21aa:	f003 fb0b 	bl	57c4 <printf>
    21ae:	f24c 30f0 	movw	r0, #50160	; 0xc3f0
    21b2:	f2c0 0000 	movt	r0, #0
    21b6:	f24c 61e4 	movw	r1, #50916	; 0xc6e4
    21ba:	f2c0 0100 	movt	r1, #0
    21be:	f003 fb01 	bl	57c4 <printf>
    21c2:	f24c 30f4 	movw	r0, #50164	; 0xc3f4
    21c6:	f2c0 0000 	movt	r0, #0
    21ca:	f04f 010e 	mov.w	r1, #14
    21ce:	f003 faf9 	bl	57c4 <printf>
    21d2:	f24c 609c 	movw	r0, #50844	; 0xc69c
    21d6:	f2c0 0000 	movt	r0, #0
    21da:	f003 faf3 	bl	57c4 <printf>
    21de:	f24c 20dc 	movw	r0, #49884	; 0xc2dc
    21e2:	f2c0 0000 	movt	r0, #0
    21e6:	f003 fb5b 	bl	58a0 <puts>
    struct Handler* handlers = update_timers();
    21ea:	f7ff ff1f 	bl	202c <update_timers>
    21ee:	4604      	mov	r4, r0
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
    TIMER->TIM1_RIS = 1U;
    21f0:	f245 0300 	movw	r3, #20480	; 0x5000
    21f4:	f2c4 0300 	movt	r3, #16384	; 0x4000
    21f8:	f04f 0201 	mov.w	r2, #1
    21fc:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The dsb data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
    21fe:	f3bf 8f4f 	dsb	sy

    MSS_TIM1_clear_irq();

    // if not empty, start the timer again
    if (root) {
    2202:	f24e 3308 	movw	r3, #58120	; 0xe308
    2206:	f2c2 0300 	movt	r3, #8192	; 0x2000
    220a:	681b      	ldr	r3, [r3, #0]
    220c:	b16b      	cbz	r3, 222a <Timer1_IRQHandler+0x92>
        MSS_TIM1_load_immediate(root->time_left);
    220e:	685a      	ldr	r2, [r3, #4]
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
    TIMER->TIM1_LOADVAL = load_value;
    2210:	f245 0300 	movw	r3, #20480	; 0x5000
    2214:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2218:	605a      	str	r2, [r3, #4]
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
    221a:	f240 0300 	movw	r3, #0
    221e:	f2c4 230a 	movt	r3, #16906	; 0x420a
    2222:	f04f 0201 	mov.w	r2, #1
    2226:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
    222a:	b14c      	cbz	r4, 2240 <Timer1_IRQHandler+0xa8>
        handlers->handler(handlers->arg);
    222c:	6823      	ldr	r3, [r4, #0]
    222e:	68a0      	ldr	r0, [r4, #8]
    2230:	4798      	blx	r3

        struct Handler* tmp = handlers;
        handlers = handlers->next;
    2232:	6865      	ldr	r5, [r4, #4]

        free(tmp);
    2234:	4620      	mov	r0, r4
    2236:	f002 fead 	bl	4f94 <free>
        MSS_TIM1_load_immediate(root->time_left);
        MSS_TIM1_start();
    }

    // call the timer handlers
    while (handlers) {
    223a:	b10d      	cbz	r5, 2240 <Timer1_IRQHandler+0xa8>
    223c:	462c      	mov	r4, r5
    223e:	e7f5      	b.n	222c <Timer1_IRQHandler+0x94>
    2240:	bd38      	pop	{r3, r4, r5, pc}
    2242:	bf00      	nop

00002244 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    2244:	b480      	push	{r7}
    2246:	b083      	sub	sp, #12
    2248:	af00      	add	r7, sp, #0
    224a:	6078      	str	r0, [r7, #4]
    return -1;
    224c:	f04f 33ff 	mov.w	r3, #4294967295
}
    2250:	4618      	mov	r0, r3
    2252:	f107 070c 	add.w	r7, r7, #12
    2256:	46bd      	mov	sp, r7
    2258:	bc80      	pop	{r7}
    225a:	4770      	bx	lr

0000225c <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    225c:	b480      	push	{r7}
    225e:	b083      	sub	sp, #12
    2260:	af00      	add	r7, sp, #0
    2262:	6078      	str	r0, [r7, #4]
    2264:	e7fe      	b.n	2264 <_exit+0x8>
    2266:	bf00      	nop

00002268 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    2268:	b480      	push	{r7}
    226a:	b083      	sub	sp, #12
    226c:	af00      	add	r7, sp, #0
    226e:	6078      	str	r0, [r7, #4]
    2270:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    2272:	683b      	ldr	r3, [r7, #0]
    2274:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    2278:	605a      	str	r2, [r3, #4]
    return 0;
    227a:	f04f 0300 	mov.w	r3, #0
}
    227e:	4618      	mov	r0, r3
    2280:	f107 070c 	add.w	r7, r7, #12
    2284:	46bd      	mov	sp, r7
    2286:	bc80      	pop	{r7}
    2288:	4770      	bx	lr
    228a:	bf00      	nop

0000228c <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    228c:	b480      	push	{r7}
    228e:	b083      	sub	sp, #12
    2290:	af00      	add	r7, sp, #0
    2292:	6078      	str	r0, [r7, #4]
    return 1;
    2294:	f04f 0301 	mov.w	r3, #1
}
    2298:	4618      	mov	r0, r3
    229a:	f107 070c 	add.w	r7, r7, #12
    229e:	46bd      	mov	sp, r7
    22a0:	bc80      	pop	{r7}
    22a2:	4770      	bx	lr

000022a4 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    22a4:	b480      	push	{r7}
    22a6:	b085      	sub	sp, #20
    22a8:	af00      	add	r7, sp, #0
    22aa:	60f8      	str	r0, [r7, #12]
    22ac:	60b9      	str	r1, [r7, #8]
    22ae:	607a      	str	r2, [r7, #4]
    return 0;
    22b0:	f04f 0300 	mov.w	r3, #0
}
    22b4:	4618      	mov	r0, r3
    22b6:	f107 0714 	add.w	r7, r7, #20
    22ba:	46bd      	mov	sp, r7
    22bc:	bc80      	pop	{r7}
    22be:	4770      	bx	lr

000022c0 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    22c0:	b480      	push	{r7}
    22c2:	b085      	sub	sp, #20
    22c4:	af00      	add	r7, sp, #0
    22c6:	60f8      	str	r0, [r7, #12]
    22c8:	60b9      	str	r1, [r7, #8]
    22ca:	607a      	str	r2, [r7, #4]
    return 0;
    22cc:	f04f 0300 	mov.w	r3, #0
}
    22d0:	4618      	mov	r0, r3
    22d2:	f107 0714 	add.w	r7, r7, #20
    22d6:	46bd      	mov	sp, r7
    22d8:	bc80      	pop	{r7}
    22da:	4770      	bx	lr

000022dc <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    22dc:	b580      	push	{r7, lr}
    22de:	b084      	sub	sp, #16
    22e0:	af00      	add	r7, sp, #0
    22e2:	60f8      	str	r0, [r7, #12]
    22e4:	60b9      	str	r1, [r7, #8]
    22e6:	607a      	str	r2, [r7, #4]
    22e8:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    22ea:	f24e 3310 	movw	r3, #58128	; 0xe310
    22ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22f2:	681b      	ldr	r3, [r3, #0]
    22f4:	2b00      	cmp	r3, #0
    22f6:	d110      	bne.n	231a <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    22f8:	f24e 3098 	movw	r0, #58264	; 0xe398
    22fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2300:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    2304:	f04f 0203 	mov.w	r2, #3
    2308:	f000 f87e 	bl	2408 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    230c:	f24e 3310 	movw	r3, #58128	; 0xe310
    2310:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2314:	f04f 0201 	mov.w	r2, #1
    2318:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    231a:	683b      	ldr	r3, [r7, #0]
    231c:	f24e 3098 	movw	r0, #58264	; 0xe398
    2320:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2324:	6879      	ldr	r1, [r7, #4]
    2326:	461a      	mov	r2, r3
    2328:	f000 f970 	bl	260c <MSS_UART_polled_tx>
    
    return len;
    232c:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    232e:	4618      	mov	r0, r3
    2330:	f107 0710 	add.w	r7, r7, #16
    2334:	46bd      	mov	sp, r7
    2336:	bd80      	pop	{r7, pc}

00002338 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    2338:	b580      	push	{r7, lr}
    233a:	b084      	sub	sp, #16
    233c:	af00      	add	r7, sp, #0
    233e:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    2340:	f24e 3314 	movw	r3, #58132	; 0xe314
    2344:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2348:	681b      	ldr	r3, [r3, #0]
    234a:	2b00      	cmp	r3, #0
    234c:	d108      	bne.n	2360 <_sbrk+0x28>
    {
      heap_end = &_end;
    234e:	f24e 3314 	movw	r3, #58132	; 0xe314
    2352:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2356:	f24e 42d0 	movw	r2, #58576	; 0xe4d0
    235a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    235e:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    2360:	f24e 3314 	movw	r3, #58132	; 0xe314
    2364:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2368:	681b      	ldr	r3, [r3, #0]
    236a:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    236c:	f3ef 8308 	mrs	r3, MSP
    2370:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    2372:	f24e 3314 	movw	r3, #58132	; 0xe314
    2376:	f2c2 0300 	movt	r3, #8192	; 0x2000
    237a:	681a      	ldr	r2, [r3, #0]
    237c:	687b      	ldr	r3, [r7, #4]
    237e:	441a      	add	r2, r3
    2380:	68fb      	ldr	r3, [r7, #12]
    2382:	429a      	cmp	r2, r3
    2384:	d90f      	bls.n	23a6 <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    2386:	f04f 0000 	mov.w	r0, #0
    238a:	f04f 0101 	mov.w	r1, #1
    238e:	f24c 62f8 	movw	r2, #50936	; 0xc6f8
    2392:	f2c0 0200 	movt	r2, #0
    2396:	f04f 0319 	mov.w	r3, #25
    239a:	f7ff ff9f 	bl	22dc <_write_r>
      _exit (1);
    239e:	f04f 0001 	mov.w	r0, #1
    23a2:	f7ff ff5b 	bl	225c <_exit>
    }
  
    heap_end += incr;
    23a6:	f24e 3314 	movw	r3, #58132	; 0xe314
    23aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23ae:	681a      	ldr	r2, [r3, #0]
    23b0:	687b      	ldr	r3, [r7, #4]
    23b2:	441a      	add	r2, r3
    23b4:	f24e 3314 	movw	r3, #58132	; 0xe314
    23b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23bc:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    23be:	68bb      	ldr	r3, [r7, #8]
}
    23c0:	4618      	mov	r0, r3
    23c2:	f107 0710 	add.w	r7, r7, #16
    23c6:	46bd      	mov	sp, r7
    23c8:	bd80      	pop	{r7, pc}
    23ca:	bf00      	nop

000023cc <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    23cc:	b480      	push	{r7}
    23ce:	b083      	sub	sp, #12
    23d0:	af00      	add	r7, sp, #0
    23d2:	4603      	mov	r3, r0
    23d4:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    23d6:	f24e 1300 	movw	r3, #57600	; 0xe100
    23da:	f2ce 0300 	movt	r3, #57344	; 0xe000
    23de:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    23e2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    23e6:	88f9      	ldrh	r1, [r7, #6]
    23e8:	f001 011f 	and.w	r1, r1, #31
    23ec:	f04f 0001 	mov.w	r0, #1
    23f0:	fa00 f101 	lsl.w	r1, r0, r1
    23f4:	f102 0260 	add.w	r2, r2, #96	; 0x60
    23f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    23fc:	f107 070c 	add.w	r7, r7, #12
    2400:	46bd      	mov	sp, r7
    2402:	bc80      	pop	{r7}
    2404:	4770      	bx	lr
    2406:	bf00      	nop

00002408 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    2408:	b580      	push	{r7, lr}
    240a:	b088      	sub	sp, #32
    240c:	af00      	add	r7, sp, #0
    240e:	60f8      	str	r0, [r7, #12]
    2410:	60b9      	str	r1, [r7, #8]
    2412:	4613      	mov	r3, r2
    2414:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    2416:	f04f 0301 	mov.w	r3, #1
    241a:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    241c:	f04f 0300 	mov.w	r3, #0
    2420:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2422:	68fa      	ldr	r2, [r7, #12]
    2424:	f24e 3398 	movw	r3, #58264	; 0xe398
    2428:	f2c2 0300 	movt	r3, #8192	; 0x2000
    242c:	429a      	cmp	r2, r3
    242e:	d007      	beq.n	2440 <MSS_UART_init+0x38>
    2430:	68fa      	ldr	r2, [r7, #12]
    2432:	f24e 3370 	movw	r3, #58224	; 0xe370
    2436:	f2c2 0300 	movt	r3, #8192	; 0x2000
    243a:	429a      	cmp	r2, r3
    243c:	d000      	beq.n	2440 <MSS_UART_init+0x38>
    243e:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    2440:	68bb      	ldr	r3, [r7, #8]
    2442:	2b00      	cmp	r3, #0
    2444:	d100      	bne.n	2448 <MSS_UART_init+0x40>
    2446:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    2448:	f001 fa70 	bl	392c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    244c:	68fa      	ldr	r2, [r7, #12]
    244e:	f24e 3398 	movw	r3, #58264	; 0xe398
    2452:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2456:	429a      	cmp	r2, r3
    2458:	d12e      	bne.n	24b8 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    245a:	68fb      	ldr	r3, [r7, #12]
    245c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2460:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    2462:	68fb      	ldr	r3, [r7, #12]
    2464:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    2468:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    246a:	68fb      	ldr	r3, [r7, #12]
    246c:	f04f 020a 	mov.w	r2, #10
    2470:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    2472:	f64d 5348 	movw	r3, #56648	; 0xdd48
    2476:	f2c2 0300 	movt	r3, #8192	; 0x2000
    247a:	681b      	ldr	r3, [r3, #0]
    247c:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    247e:	f242 0300 	movw	r3, #8192	; 0x2000
    2482:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2486:	f242 0200 	movw	r2, #8192	; 0x2000
    248a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    248e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2490:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    2494:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    2496:	f04f 000a 	mov.w	r0, #10
    249a:	f7ff ff97 	bl	23cc <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    249e:	f242 0300 	movw	r3, #8192	; 0x2000
    24a2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    24a6:	f242 0200 	movw	r2, #8192	; 0x2000
    24aa:	f2ce 0204 	movt	r2, #57348	; 0xe004
    24ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
    24b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    24b4:	631a      	str	r2, [r3, #48]	; 0x30
    24b6:	e031      	b.n	251c <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    24b8:	68fa      	ldr	r2, [r7, #12]
    24ba:	f240 0300 	movw	r3, #0
    24be:	f2c4 0301 	movt	r3, #16385	; 0x4001
    24c2:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    24c4:	68fa      	ldr	r2, [r7, #12]
    24c6:	f240 0300 	movw	r3, #0
    24ca:	f2c4 2320 	movt	r3, #16928	; 0x4220
    24ce:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    24d0:	68fb      	ldr	r3, [r7, #12]
    24d2:	f04f 020b 	mov.w	r2, #11
    24d6:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    24d8:	f64d 534c 	movw	r3, #56652	; 0xdd4c
    24dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24e0:	681b      	ldr	r3, [r3, #0]
    24e2:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    24e4:	f242 0300 	movw	r3, #8192	; 0x2000
    24e8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    24ec:	f242 0200 	movw	r2, #8192	; 0x2000
    24f0:	f2ce 0204 	movt	r2, #57348	; 0xe004
    24f4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    24f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    24fa:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    24fc:	f04f 000b 	mov.w	r0, #11
    2500:	f7ff ff64 	bl	23cc <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    2504:	f242 0300 	movw	r3, #8192	; 0x2000
    2508:	f2ce 0304 	movt	r3, #57348	; 0xe004
    250c:	f242 0200 	movw	r2, #8192	; 0x2000
    2510:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2514:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2516:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    251a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    251c:	68fb      	ldr	r3, [r7, #12]
    251e:	681b      	ldr	r3, [r3, #0]
    2520:	f04f 0200 	mov.w	r2, #0
    2524:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    2526:	68bb      	ldr	r3, [r7, #8]
    2528:	2b00      	cmp	r3, #0
    252a:	d021      	beq.n	2570 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    252c:	69ba      	ldr	r2, [r7, #24]
    252e:	68bb      	ldr	r3, [r7, #8]
    2530:	fbb2 f3f3 	udiv	r3, r2, r3
    2534:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    2536:	69fb      	ldr	r3, [r7, #28]
    2538:	f003 0308 	and.w	r3, r3, #8
    253c:	2b00      	cmp	r3, #0
    253e:	d006      	beq.n	254e <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    2540:	69fb      	ldr	r3, [r7, #28]
    2542:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2546:	f103 0301 	add.w	r3, r3, #1
    254a:	61fb      	str	r3, [r7, #28]
    254c:	e003      	b.n	2556 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    254e:	69fb      	ldr	r3, [r7, #28]
    2550:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2554:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    2556:	69fa      	ldr	r2, [r7, #28]
    2558:	f64f 73ff 	movw	r3, #65535	; 0xffff
    255c:	429a      	cmp	r2, r3
    255e:	d900      	bls.n	2562 <MSS_UART_init+0x15a>
    2560:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    2562:	69fa      	ldr	r2, [r7, #28]
    2564:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2568:	429a      	cmp	r2, r3
    256a:	d801      	bhi.n	2570 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    256c:	69fb      	ldr	r3, [r7, #28]
    256e:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    2570:	68fb      	ldr	r3, [r7, #12]
    2572:	685b      	ldr	r3, [r3, #4]
    2574:	f04f 0201 	mov.w	r2, #1
    2578:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    257c:	68fb      	ldr	r3, [r7, #12]
    257e:	681b      	ldr	r3, [r3, #0]
    2580:	8afa      	ldrh	r2, [r7, #22]
    2582:	ea4f 2212 	mov.w	r2, r2, lsr #8
    2586:	b292      	uxth	r2, r2
    2588:	b2d2      	uxtb	r2, r2
    258a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    258c:	68fb      	ldr	r3, [r7, #12]
    258e:	681b      	ldr	r3, [r3, #0]
    2590:	8afa      	ldrh	r2, [r7, #22]
    2592:	b2d2      	uxtb	r2, r2
    2594:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    2596:	68fb      	ldr	r3, [r7, #12]
    2598:	685b      	ldr	r3, [r3, #4]
    259a:	f04f 0200 	mov.w	r2, #0
    259e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    25a2:	68fb      	ldr	r3, [r7, #12]
    25a4:	681b      	ldr	r3, [r3, #0]
    25a6:	79fa      	ldrb	r2, [r7, #7]
    25a8:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    25aa:	68fb      	ldr	r3, [r7, #12]
    25ac:	681b      	ldr	r3, [r3, #0]
    25ae:	f04f 020e 	mov.w	r2, #14
    25b2:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    25b4:	68fb      	ldr	r3, [r7, #12]
    25b6:	685b      	ldr	r3, [r3, #4]
    25b8:	f04f 0200 	mov.w	r2, #0
    25bc:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    25c0:	68fb      	ldr	r3, [r7, #12]
    25c2:	f04f 0200 	mov.w	r2, #0
    25c6:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    25c8:	68fb      	ldr	r3, [r7, #12]
    25ca:	f04f 0200 	mov.w	r2, #0
    25ce:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    25d0:	68fb      	ldr	r3, [r7, #12]
    25d2:	f04f 0200 	mov.w	r2, #0
    25d6:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    25d8:	68fb      	ldr	r3, [r7, #12]
    25da:	f04f 0200 	mov.w	r2, #0
    25de:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    25e0:	68fa      	ldr	r2, [r7, #12]
    25e2:	f642 03dd 	movw	r3, #10461	; 0x28dd
    25e6:	f2c0 0300 	movt	r3, #0
    25ea:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    25ec:	68fb      	ldr	r3, [r7, #12]
    25ee:	f04f 0200 	mov.w	r2, #0
    25f2:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    25f4:	68fb      	ldr	r3, [r7, #12]
    25f6:	f04f 0200 	mov.w	r2, #0
    25fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    25fc:	68fb      	ldr	r3, [r7, #12]
    25fe:	f04f 0200 	mov.w	r2, #0
    2602:	729a      	strb	r2, [r3, #10]
}
    2604:	f107 0720 	add.w	r7, r7, #32
    2608:	46bd      	mov	sp, r7
    260a:	bd80      	pop	{r7, pc}

0000260c <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    260c:	b480      	push	{r7}
    260e:	b089      	sub	sp, #36	; 0x24
    2610:	af00      	add	r7, sp, #0
    2612:	60f8      	str	r0, [r7, #12]
    2614:	60b9      	str	r1, [r7, #8]
    2616:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    2618:	f04f 0300 	mov.w	r3, #0
    261c:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    261e:	68fa      	ldr	r2, [r7, #12]
    2620:	f24e 3398 	movw	r3, #58264	; 0xe398
    2624:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2628:	429a      	cmp	r2, r3
    262a:	d007      	beq.n	263c <MSS_UART_polled_tx+0x30>
    262c:	68fa      	ldr	r2, [r7, #12]
    262e:	f24e 3370 	movw	r3, #58224	; 0xe370
    2632:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2636:	429a      	cmp	r2, r3
    2638:	d000      	beq.n	263c <MSS_UART_polled_tx+0x30>
    263a:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    263c:	68bb      	ldr	r3, [r7, #8]
    263e:	2b00      	cmp	r3, #0
    2640:	d100      	bne.n	2644 <MSS_UART_polled_tx+0x38>
    2642:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    2644:	687b      	ldr	r3, [r7, #4]
    2646:	2b00      	cmp	r3, #0
    2648:	d100      	bne.n	264c <MSS_UART_polled_tx+0x40>
    264a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    264c:	68fa      	ldr	r2, [r7, #12]
    264e:	f24e 3398 	movw	r3, #58264	; 0xe398
    2652:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2656:	429a      	cmp	r2, r3
    2658:	d006      	beq.n	2668 <MSS_UART_polled_tx+0x5c>
    265a:	68fa      	ldr	r2, [r7, #12]
    265c:	f24e 3370 	movw	r3, #58224	; 0xe370
    2660:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2664:	429a      	cmp	r2, r3
    2666:	d13d      	bne.n	26e4 <MSS_UART_polled_tx+0xd8>
    2668:	68bb      	ldr	r3, [r7, #8]
    266a:	2b00      	cmp	r3, #0
    266c:	d03a      	beq.n	26e4 <MSS_UART_polled_tx+0xd8>
    266e:	687b      	ldr	r3, [r7, #4]
    2670:	2b00      	cmp	r3, #0
    2672:	d037      	beq.n	26e4 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    2674:	68fb      	ldr	r3, [r7, #12]
    2676:	681b      	ldr	r3, [r3, #0]
    2678:	7d1b      	ldrb	r3, [r3, #20]
    267a:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    267c:	68fb      	ldr	r3, [r7, #12]
    267e:	7a9a      	ldrb	r2, [r3, #10]
    2680:	7efb      	ldrb	r3, [r7, #27]
    2682:	ea42 0303 	orr.w	r3, r2, r3
    2686:	b2da      	uxtb	r2, r3
    2688:	68fb      	ldr	r3, [r7, #12]
    268a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    268c:	7efb      	ldrb	r3, [r7, #27]
    268e:	f003 0320 	and.w	r3, r3, #32
    2692:	2b00      	cmp	r3, #0
    2694:	d023      	beq.n	26de <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    2696:	f04f 0310 	mov.w	r3, #16
    269a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    269c:	687b      	ldr	r3, [r7, #4]
    269e:	2b0f      	cmp	r3, #15
    26a0:	d801      	bhi.n	26a6 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    26a2:	687b      	ldr	r3, [r7, #4]
    26a4:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    26a6:	f04f 0300 	mov.w	r3, #0
    26aa:	617b      	str	r3, [r7, #20]
    26ac:	e00e      	b.n	26cc <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    26ae:	68fb      	ldr	r3, [r7, #12]
    26b0:	681b      	ldr	r3, [r3, #0]
    26b2:	68b9      	ldr	r1, [r7, #8]
    26b4:	693a      	ldr	r2, [r7, #16]
    26b6:	440a      	add	r2, r1
    26b8:	7812      	ldrb	r2, [r2, #0]
    26ba:	701a      	strb	r2, [r3, #0]
    26bc:	693b      	ldr	r3, [r7, #16]
    26be:	f103 0301 	add.w	r3, r3, #1
    26c2:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    26c4:	697b      	ldr	r3, [r7, #20]
    26c6:	f103 0301 	add.w	r3, r3, #1
    26ca:	617b      	str	r3, [r7, #20]
    26cc:	697a      	ldr	r2, [r7, #20]
    26ce:	69fb      	ldr	r3, [r7, #28]
    26d0:	429a      	cmp	r2, r3
    26d2:	d3ec      	bcc.n	26ae <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    26d4:	687a      	ldr	r2, [r7, #4]
    26d6:	697b      	ldr	r3, [r7, #20]
    26d8:	ebc3 0302 	rsb	r3, r3, r2
    26dc:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    26de:	687b      	ldr	r3, [r7, #4]
    26e0:	2b00      	cmp	r3, #0
    26e2:	d1c7      	bne.n	2674 <MSS_UART_polled_tx+0x68>
    }
}
    26e4:	f107 0724 	add.w	r7, r7, #36	; 0x24
    26e8:	46bd      	mov	sp, r7
    26ea:	bc80      	pop	{r7}
    26ec:	4770      	bx	lr
    26ee:	bf00      	nop

000026f0 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    26f0:	b480      	push	{r7}
    26f2:	b087      	sub	sp, #28
    26f4:	af00      	add	r7, sp, #0
    26f6:	6078      	str	r0, [r7, #4]
    26f8:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    26fa:	f04f 0300 	mov.w	r3, #0
    26fe:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2700:	687a      	ldr	r2, [r7, #4]
    2702:	f24e 3398 	movw	r3, #58264	; 0xe398
    2706:	f2c2 0300 	movt	r3, #8192	; 0x2000
    270a:	429a      	cmp	r2, r3
    270c:	d007      	beq.n	271e <MSS_UART_polled_tx_string+0x2e>
    270e:	687a      	ldr	r2, [r7, #4]
    2710:	f24e 3370 	movw	r3, #58224	; 0xe370
    2714:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2718:	429a      	cmp	r2, r3
    271a:	d000      	beq.n	271e <MSS_UART_polled_tx_string+0x2e>
    271c:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    271e:	683b      	ldr	r3, [r7, #0]
    2720:	2b00      	cmp	r3, #0
    2722:	d100      	bne.n	2726 <MSS_UART_polled_tx_string+0x36>
    2724:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2726:	687a      	ldr	r2, [r7, #4]
    2728:	f24e 3398 	movw	r3, #58264	; 0xe398
    272c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2730:	429a      	cmp	r2, r3
    2732:	d006      	beq.n	2742 <MSS_UART_polled_tx_string+0x52>
    2734:	687a      	ldr	r2, [r7, #4]
    2736:	f24e 3370 	movw	r3, #58224	; 0xe370
    273a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    273e:	429a      	cmp	r2, r3
    2740:	d138      	bne.n	27b4 <MSS_UART_polled_tx_string+0xc4>
    2742:	683b      	ldr	r3, [r7, #0]
    2744:	2b00      	cmp	r3, #0
    2746:	d035      	beq.n	27b4 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    2748:	683a      	ldr	r2, [r7, #0]
    274a:	68bb      	ldr	r3, [r7, #8]
    274c:	4413      	add	r3, r2
    274e:	781b      	ldrb	r3, [r3, #0]
    2750:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    2752:	e02c      	b.n	27ae <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    2754:	687b      	ldr	r3, [r7, #4]
    2756:	681b      	ldr	r3, [r3, #0]
    2758:	7d1b      	ldrb	r3, [r3, #20]
    275a:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    275c:	687b      	ldr	r3, [r7, #4]
    275e:	7a9a      	ldrb	r2, [r3, #10]
    2760:	7dfb      	ldrb	r3, [r7, #23]
    2762:	ea42 0303 	orr.w	r3, r2, r3
    2766:	b2da      	uxtb	r2, r3
    2768:	687b      	ldr	r3, [r7, #4]
    276a:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    276c:	7dfb      	ldrb	r3, [r7, #23]
    276e:	f003 0320 	and.w	r3, r3, #32
    2772:	2b00      	cmp	r3, #0
    2774:	d0ee      	beq.n	2754 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    2776:	f04f 0300 	mov.w	r3, #0
    277a:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    277c:	e011      	b.n	27a2 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    277e:	687b      	ldr	r3, [r7, #4]
    2780:	681b      	ldr	r3, [r3, #0]
    2782:	693a      	ldr	r2, [r7, #16]
    2784:	b2d2      	uxtb	r2, r2
    2786:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    2788:	68fb      	ldr	r3, [r7, #12]
    278a:	f103 0301 	add.w	r3, r3, #1
    278e:	60fb      	str	r3, [r7, #12]
                char_idx++;
    2790:	68bb      	ldr	r3, [r7, #8]
    2792:	f103 0301 	add.w	r3, r3, #1
    2796:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    2798:	683a      	ldr	r2, [r7, #0]
    279a:	68bb      	ldr	r3, [r7, #8]
    279c:	4413      	add	r3, r2
    279e:	781b      	ldrb	r3, [r3, #0]
    27a0:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    27a2:	693b      	ldr	r3, [r7, #16]
    27a4:	2b00      	cmp	r3, #0
    27a6:	d002      	beq.n	27ae <MSS_UART_polled_tx_string+0xbe>
    27a8:	68fb      	ldr	r3, [r7, #12]
    27aa:	2b0f      	cmp	r3, #15
    27ac:	d9e7      	bls.n	277e <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    27ae:	693b      	ldr	r3, [r7, #16]
    27b0:	2b00      	cmp	r3, #0
    27b2:	d1cf      	bne.n	2754 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    27b4:	f107 071c 	add.w	r7, r7, #28
    27b8:	46bd      	mov	sp, r7
    27ba:	bc80      	pop	{r7}
    27bc:	4770      	bx	lr
    27be:	bf00      	nop

000027c0 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    27c0:	b580      	push	{r7, lr}
    27c2:	b084      	sub	sp, #16
    27c4:	af00      	add	r7, sp, #0
    27c6:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    27c8:	687a      	ldr	r2, [r7, #4]
    27ca:	f24e 3398 	movw	r3, #58264	; 0xe398
    27ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27d2:	429a      	cmp	r2, r3
    27d4:	d007      	beq.n	27e6 <MSS_UART_isr+0x26>
    27d6:	687a      	ldr	r2, [r7, #4]
    27d8:	f24e 3370 	movw	r3, #58224	; 0xe370
    27dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27e0:	429a      	cmp	r2, r3
    27e2:	d000      	beq.n	27e6 <MSS_UART_isr+0x26>
    27e4:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    27e6:	687a      	ldr	r2, [r7, #4]
    27e8:	f24e 3398 	movw	r3, #58264	; 0xe398
    27ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27f0:	429a      	cmp	r2, r3
    27f2:	d006      	beq.n	2802 <MSS_UART_isr+0x42>
    27f4:	687a      	ldr	r2, [r7, #4]
    27f6:	f24e 3370 	movw	r3, #58224	; 0xe370
    27fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27fe:	429a      	cmp	r2, r3
    2800:	d167      	bne.n	28d2 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    2802:	687b      	ldr	r3, [r7, #4]
    2804:	681b      	ldr	r3, [r3, #0]
    2806:	7a1b      	ldrb	r3, [r3, #8]
    2808:	b2db      	uxtb	r3, r3
    280a:	f003 030f 	and.w	r3, r3, #15
    280e:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    2810:	7bfb      	ldrb	r3, [r7, #15]
    2812:	2b0c      	cmp	r3, #12
    2814:	d854      	bhi.n	28c0 <MSS_UART_isr+0x100>
    2816:	a201      	add	r2, pc, #4	; (adr r2, 281c <MSS_UART_isr+0x5c>)
    2818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    281c:	00002851 	.word	0x00002851
    2820:	000028c1 	.word	0x000028c1
    2824:	0000286d 	.word	0x0000286d
    2828:	000028c1 	.word	0x000028c1
    282c:	00002889 	.word	0x00002889
    2830:	000028c1 	.word	0x000028c1
    2834:	000028a5 	.word	0x000028a5
    2838:	000028c1 	.word	0x000028c1
    283c:	000028c1 	.word	0x000028c1
    2840:	000028c1 	.word	0x000028c1
    2844:	000028c1 	.word	0x000028c1
    2848:	000028c1 	.word	0x000028c1
    284c:	00002889 	.word	0x00002889
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    2850:	687b      	ldr	r3, [r7, #4]
    2852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2854:	2b00      	cmp	r3, #0
    2856:	d100      	bne.n	285a <MSS_UART_isr+0x9a>
    2858:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    285a:	687b      	ldr	r3, [r7, #4]
    285c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    285e:	2b00      	cmp	r3, #0
    2860:	d030      	beq.n	28c4 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    2862:	687b      	ldr	r3, [r7, #4]
    2864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2866:	6878      	ldr	r0, [r7, #4]
    2868:	4798      	blx	r3
                }
            }
            break;
    286a:	e032      	b.n	28d2 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    286c:	687b      	ldr	r3, [r7, #4]
    286e:	6a1b      	ldr	r3, [r3, #32]
    2870:	2b00      	cmp	r3, #0
    2872:	d100      	bne.n	2876 <MSS_UART_isr+0xb6>
    2874:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    2876:	687b      	ldr	r3, [r7, #4]
    2878:	6a1b      	ldr	r3, [r3, #32]
    287a:	2b00      	cmp	r3, #0
    287c:	d024      	beq.n	28c8 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    287e:	687b      	ldr	r3, [r7, #4]
    2880:	6a1b      	ldr	r3, [r3, #32]
    2882:	6878      	ldr	r0, [r7, #4]
    2884:	4798      	blx	r3
                }
            }
            break;
    2886:	e024      	b.n	28d2 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    2888:	687b      	ldr	r3, [r7, #4]
    288a:	69db      	ldr	r3, [r3, #28]
    288c:	2b00      	cmp	r3, #0
    288e:	d100      	bne.n	2892 <MSS_UART_isr+0xd2>
    2890:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    2892:	687b      	ldr	r3, [r7, #4]
    2894:	69db      	ldr	r3, [r3, #28]
    2896:	2b00      	cmp	r3, #0
    2898:	d018      	beq.n	28cc <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    289a:	687b      	ldr	r3, [r7, #4]
    289c:	69db      	ldr	r3, [r3, #28]
    289e:	6878      	ldr	r0, [r7, #4]
    28a0:	4798      	blx	r3
                }
            }
            break;
    28a2:	e016      	b.n	28d2 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    28a4:	687b      	ldr	r3, [r7, #4]
    28a6:	699b      	ldr	r3, [r3, #24]
    28a8:	2b00      	cmp	r3, #0
    28aa:	d100      	bne.n	28ae <MSS_UART_isr+0xee>
    28ac:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    28ae:	687b      	ldr	r3, [r7, #4]
    28b0:	699b      	ldr	r3, [r3, #24]
    28b2:	2b00      	cmp	r3, #0
    28b4:	d00c      	beq.n	28d0 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    28b6:	687b      	ldr	r3, [r7, #4]
    28b8:	699b      	ldr	r3, [r3, #24]
    28ba:	6878      	ldr	r0, [r7, #4]
    28bc:	4798      	blx	r3
                }
            }
            break;
    28be:	e008      	b.n	28d2 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    28c0:	be00      	bkpt	0x0000
    28c2:	e006      	b.n	28d2 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    28c4:	bf00      	nop
    28c6:	e004      	b.n	28d2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    28c8:	bf00      	nop
    28ca:	e002      	b.n	28d2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    28cc:	bf00      	nop
    28ce:	e000      	b.n	28d2 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    28d0:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    28d2:	f107 0710 	add.w	r7, r7, #16
    28d6:	46bd      	mov	sp, r7
    28d8:	bd80      	pop	{r7, pc}
    28da:	bf00      	nop

000028dc <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    28dc:	b480      	push	{r7}
    28de:	b087      	sub	sp, #28
    28e0:	af00      	add	r7, sp, #0
    28e2:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    28e4:	687a      	ldr	r2, [r7, #4]
    28e6:	f24e 3398 	movw	r3, #58264	; 0xe398
    28ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28ee:	429a      	cmp	r2, r3
    28f0:	d007      	beq.n	2902 <default_tx_handler+0x26>
    28f2:	687a      	ldr	r2, [r7, #4]
    28f4:	f24e 3370 	movw	r3, #58224	; 0xe370
    28f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28fc:	429a      	cmp	r2, r3
    28fe:	d000      	beq.n	2902 <default_tx_handler+0x26>
    2900:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    2902:	687b      	ldr	r3, [r7, #4]
    2904:	68db      	ldr	r3, [r3, #12]
    2906:	2b00      	cmp	r3, #0
    2908:	d100      	bne.n	290c <default_tx_handler+0x30>
    290a:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    290c:	687b      	ldr	r3, [r7, #4]
    290e:	691b      	ldr	r3, [r3, #16]
    2910:	2b00      	cmp	r3, #0
    2912:	d100      	bne.n	2916 <default_tx_handler+0x3a>
    2914:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2916:	687a      	ldr	r2, [r7, #4]
    2918:	f24e 3398 	movw	r3, #58264	; 0xe398
    291c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2920:	429a      	cmp	r2, r3
    2922:	d006      	beq.n	2932 <default_tx_handler+0x56>
    2924:	687a      	ldr	r2, [r7, #4]
    2926:	f24e 3370 	movw	r3, #58224	; 0xe370
    292a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    292e:	429a      	cmp	r2, r3
    2930:	d152      	bne.n	29d8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    2932:	687b      	ldr	r3, [r7, #4]
    2934:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2936:	2b00      	cmp	r3, #0
    2938:	d04e      	beq.n	29d8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    293a:	687b      	ldr	r3, [r7, #4]
    293c:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    293e:	2b00      	cmp	r3, #0
    2940:	d04a      	beq.n	29d8 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2942:	687b      	ldr	r3, [r7, #4]
    2944:	681b      	ldr	r3, [r3, #0]
    2946:	7d1b      	ldrb	r3, [r3, #20]
    2948:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    294a:	687b      	ldr	r3, [r7, #4]
    294c:	7a9a      	ldrb	r2, [r3, #10]
    294e:	7afb      	ldrb	r3, [r7, #11]
    2950:	ea42 0303 	orr.w	r3, r2, r3
    2954:	b2da      	uxtb	r2, r3
    2956:	687b      	ldr	r3, [r7, #4]
    2958:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    295a:	7afb      	ldrb	r3, [r7, #11]
    295c:	f003 0320 	and.w	r3, r3, #32
    2960:	2b00      	cmp	r3, #0
    2962:	d029      	beq.n	29b8 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    2964:	f04f 0310 	mov.w	r3, #16
    2968:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    296a:	687b      	ldr	r3, [r7, #4]
    296c:	691a      	ldr	r2, [r3, #16]
    296e:	687b      	ldr	r3, [r7, #4]
    2970:	695b      	ldr	r3, [r3, #20]
    2972:	ebc3 0302 	rsb	r3, r3, r2
    2976:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    2978:	697b      	ldr	r3, [r7, #20]
    297a:	2b0f      	cmp	r3, #15
    297c:	d801      	bhi.n	2982 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    297e:	697b      	ldr	r3, [r7, #20]
    2980:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2982:	f04f 0300 	mov.w	r3, #0
    2986:	60fb      	str	r3, [r7, #12]
    2988:	e012      	b.n	29b0 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    298a:	687b      	ldr	r3, [r7, #4]
    298c:	681b      	ldr	r3, [r3, #0]
    298e:	687a      	ldr	r2, [r7, #4]
    2990:	68d1      	ldr	r1, [r2, #12]
    2992:	687a      	ldr	r2, [r7, #4]
    2994:	6952      	ldr	r2, [r2, #20]
    2996:	440a      	add	r2, r1
    2998:	7812      	ldrb	r2, [r2, #0]
    299a:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    299c:	687b      	ldr	r3, [r7, #4]
    299e:	695b      	ldr	r3, [r3, #20]
    29a0:	f103 0201 	add.w	r2, r3, #1
    29a4:	687b      	ldr	r3, [r7, #4]
    29a6:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    29a8:	68fb      	ldr	r3, [r7, #12]
    29aa:	f103 0301 	add.w	r3, r3, #1
    29ae:	60fb      	str	r3, [r7, #12]
    29b0:	68fa      	ldr	r2, [r7, #12]
    29b2:	693b      	ldr	r3, [r7, #16]
    29b4:	429a      	cmp	r2, r3
    29b6:	d3e8      	bcc.n	298a <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    29b8:	687b      	ldr	r3, [r7, #4]
    29ba:	695a      	ldr	r2, [r3, #20]
    29bc:	687b      	ldr	r3, [r7, #4]
    29be:	691b      	ldr	r3, [r3, #16]
    29c0:	429a      	cmp	r2, r3
    29c2:	d109      	bne.n	29d8 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    29c4:	687b      	ldr	r3, [r7, #4]
    29c6:	f04f 0200 	mov.w	r2, #0
    29ca:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    29cc:	687b      	ldr	r3, [r7, #4]
    29ce:	685b      	ldr	r3, [r3, #4]
    29d0:	f04f 0200 	mov.w	r2, #0
    29d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    29d8:	f107 071c 	add.w	r7, r7, #28
    29dc:	46bd      	mov	sp, r7
    29de:	bc80      	pop	{r7}
    29e0:	4770      	bx	lr
    29e2:	bf00      	nop

000029e4 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    29e4:	4668      	mov	r0, sp
    29e6:	f020 0107 	bic.w	r1, r0, #7
    29ea:	468d      	mov	sp, r1
    29ec:	b589      	push	{r0, r3, r7, lr}
    29ee:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    29f0:	f24e 3098 	movw	r0, #58264	; 0xe398
    29f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    29f8:	f7ff fee2 	bl	27c0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    29fc:	f04f 000a 	mov.w	r0, #10
    2a00:	f7ff fce4 	bl	23cc <NVIC_ClearPendingIRQ>
}
    2a04:	46bd      	mov	sp, r7
    2a06:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2a0a:	4685      	mov	sp, r0
    2a0c:	4770      	bx	lr
    2a0e:	bf00      	nop

00002a10 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    2a10:	4668      	mov	r0, sp
    2a12:	f020 0107 	bic.w	r1, r0, #7
    2a16:	468d      	mov	sp, r1
    2a18:	b589      	push	{r0, r3, r7, lr}
    2a1a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    2a1c:	f24e 3070 	movw	r0, #58224	; 0xe370
    2a20:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2a24:	f7ff fecc 	bl	27c0 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    2a28:	f04f 000b 	mov.w	r0, #11
    2a2c:	f7ff fcce 	bl	23cc <NVIC_ClearPendingIRQ>
}
    2a30:	46bd      	mov	sp, r7
    2a32:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2a36:	4685      	mov	sp, r0
    2a38:	4770      	bx	lr
    2a3a:	bf00      	nop

00002a3c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2a3c:	b480      	push	{r7}
    2a3e:	b083      	sub	sp, #12
    2a40:	af00      	add	r7, sp, #0
    2a42:	4603      	mov	r3, r0
    2a44:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2a46:	f24e 1300 	movw	r3, #57600	; 0xe100
    2a4a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2a4e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2a52:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2a56:	88f9      	ldrh	r1, [r7, #6]
    2a58:	f001 011f 	and.w	r1, r1, #31
    2a5c:	f04f 0001 	mov.w	r0, #1
    2a60:	fa00 f101 	lsl.w	r1, r0, r1
    2a64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2a68:	f107 070c 	add.w	r7, r7, #12
    2a6c:	46bd      	mov	sp, r7
    2a6e:	bc80      	pop	{r7}
    2a70:	4770      	bx	lr
    2a72:	bf00      	nop

00002a74 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    2a74:	b480      	push	{r7}
    2a76:	b083      	sub	sp, #12
    2a78:	af00      	add	r7, sp, #0
    2a7a:	4603      	mov	r3, r0
    2a7c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2a7e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2a82:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2a86:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2a8a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2a8e:	88f9      	ldrh	r1, [r7, #6]
    2a90:	f001 011f 	and.w	r1, r1, #31
    2a94:	f04f 0001 	mov.w	r0, #1
    2a98:	fa00 f101 	lsl.w	r1, r0, r1
    2a9c:	f102 0220 	add.w	r2, r2, #32
    2aa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2aa4:	f107 070c 	add.w	r7, r7, #12
    2aa8:	46bd      	mov	sp, r7
    2aaa:	bc80      	pop	{r7}
    2aac:	4770      	bx	lr
    2aae:	bf00      	nop

00002ab0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2ab0:	b480      	push	{r7}
    2ab2:	b083      	sub	sp, #12
    2ab4:	af00      	add	r7, sp, #0
    2ab6:	4603      	mov	r3, r0
    2ab8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2aba:	f24e 1300 	movw	r3, #57600	; 0xe100
    2abe:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2ac2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2ac6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2aca:	88f9      	ldrh	r1, [r7, #6]
    2acc:	f001 011f 	and.w	r1, r1, #31
    2ad0:	f04f 0001 	mov.w	r0, #1
    2ad4:	fa00 f101 	lsl.w	r1, r0, r1
    2ad8:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2adc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2ae0:	f107 070c 	add.w	r7, r7, #12
    2ae4:	46bd      	mov	sp, r7
    2ae6:	bc80      	pop	{r7}
    2ae8:	4770      	bx	lr
    2aea:	bf00      	nop

00002aec <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
    2aec:	b580      	push	{r7, lr}
    2aee:	b084      	sub	sp, #16
    2af0:	af00      	add	r7, sp, #0
    2af2:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2af4:	687a      	ldr	r2, [r7, #4]
    2af6:	f24e 4344 	movw	r3, #58436	; 0xe444
    2afa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2afe:	429a      	cmp	r2, r3
    2b00:	d007      	beq.n	2b12 <MSS_SPI_init+0x26>
    2b02:	687a      	ldr	r2, [r7, #4]
    2b04:	f24e 33c0 	movw	r3, #58304	; 0xe3c0
    2b08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b0c:	429a      	cmp	r2, r3
    2b0e:	d000      	beq.n	2b12 <MSS_SPI_init+0x26>
    2b10:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2b12:	687b      	ldr	r3, [r7, #4]
    2b14:	889b      	ldrh	r3, [r3, #4]
    2b16:	b21b      	sxth	r3, r3
    2b18:	4618      	mov	r0, r3
    2b1a:	f7ff ffab 	bl	2a74 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    2b1e:	6878      	ldr	r0, [r7, #4]
    2b20:	f04f 0100 	mov.w	r1, #0
    2b24:	f04f 0284 	mov.w	r2, #132	; 0x84
    2b28:	f002 fdde 	bl	56e8 <memset>
    
    this_spi->cmd_done = 1u;
    2b2c:	687b      	ldr	r3, [r7, #4]
    2b2e:	f04f 0201 	mov.w	r2, #1
    2b32:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    2b34:	f04f 0300 	mov.w	r3, #0
    2b38:	81fb      	strh	r3, [r7, #14]
    2b3a:	e00d      	b.n	2b58 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    2b3c:	89fb      	ldrh	r3, [r7, #14]
    2b3e:	687a      	ldr	r2, [r7, #4]
    2b40:	f103 0306 	add.w	r3, r3, #6
    2b44:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2b48:	4413      	add	r3, r2
    2b4a:	f04f 32ff 	mov.w	r2, #4294967295
    2b4e:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    2b50:	89fb      	ldrh	r3, [r7, #14]
    2b52:	f103 0301 	add.w	r3, r3, #1
    2b56:	81fb      	strh	r3, [r7, #14]
    2b58:	89fb      	ldrh	r3, [r7, #14]
    2b5a:	2b07      	cmp	r3, #7
    2b5c:	d9ee      	bls.n	2b3c <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
    2b5e:	687a      	ldr	r2, [r7, #4]
    2b60:	f24e 4344 	movw	r3, #58436	; 0xe444
    2b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b68:	429a      	cmp	r2, r3
    2b6a:	d126      	bne.n	2bba <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    2b6c:	687a      	ldr	r2, [r7, #4]
    2b6e:	f241 0300 	movw	r3, #4096	; 0x1000
    2b72:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2b76:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    2b78:	687b      	ldr	r3, [r7, #4]
    2b7a:	f04f 020c 	mov.w	r2, #12
    2b7e:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    2b80:	f242 0300 	movw	r3, #8192	; 0x2000
    2b84:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2b88:	f242 0200 	movw	r2, #8192	; 0x2000
    2b8c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2b90:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2b92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    2b96:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    2b98:	f04f 000c 	mov.w	r0, #12
    2b9c:	f7ff ff88 	bl	2ab0 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    2ba0:	f242 0300 	movw	r3, #8192	; 0x2000
    2ba4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2ba8:	f242 0200 	movw	r2, #8192	; 0x2000
    2bac:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2bb0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2bb2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    2bb6:	631a      	str	r2, [r3, #48]	; 0x30
    2bb8:	e025      	b.n	2c06 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    2bba:	687a      	ldr	r2, [r7, #4]
    2bbc:	f241 0300 	movw	r3, #4096	; 0x1000
    2bc0:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2bc4:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    2bc6:	687b      	ldr	r3, [r7, #4]
    2bc8:	f04f 020d 	mov.w	r2, #13
    2bcc:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    2bce:	f242 0300 	movw	r3, #8192	; 0x2000
    2bd2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2bd6:	f242 0200 	movw	r2, #8192	; 0x2000
    2bda:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2bde:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2be0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    2be4:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    2be6:	f04f 000d 	mov.w	r0, #13
    2bea:	f7ff ff61 	bl	2ab0 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    2bee:	f242 0300 	movw	r3, #8192	; 0x2000
    2bf2:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2bf6:	f242 0200 	movw	r2, #8192	; 0x2000
    2bfa:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2bfe:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2c00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    2c04:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    2c06:	687b      	ldr	r3, [r7, #4]
    2c08:	681b      	ldr	r3, [r3, #0]
    2c0a:	687a      	ldr	r2, [r7, #4]
    2c0c:	6812      	ldr	r2, [r2, #0]
    2c0e:	6812      	ldr	r2, [r2, #0]
    2c10:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    2c14:	601a      	str	r2, [r3, #0]
}
    2c16:	f107 0710 	add.w	r7, r7, #16
    2c1a:	46bd      	mov	sp, r7
    2c1c:	bd80      	pop	{r7, pc}
    2c1e:	bf00      	nop

00002c20 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    2c20:	b580      	push	{r7, lr}
    2c22:	b08a      	sub	sp, #40	; 0x28
    2c24:	af00      	add	r7, sp, #0
    2c26:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    2c28:	687b      	ldr	r3, [r7, #4]
    2c2a:	681b      	ldr	r3, [r3, #0]
    2c2c:	681b      	ldr	r3, [r3, #0]
    2c2e:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    2c30:	687b      	ldr	r3, [r7, #4]
    2c32:	681b      	ldr	r3, [r3, #0]
    2c34:	699b      	ldr	r3, [r3, #24]
    2c36:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    2c38:	687b      	ldr	r3, [r7, #4]
    2c3a:	681b      	ldr	r3, [r3, #0]
    2c3c:	685b      	ldr	r3, [r3, #4]
    2c3e:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    2c40:	687b      	ldr	r3, [r7, #4]
    2c42:	681b      	ldr	r3, [r3, #0]
    2c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2c46:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    2c48:	687b      	ldr	r3, [r7, #4]
    2c4a:	681b      	ldr	r3, [r3, #0]
    2c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2c4e:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    2c50:	687b      	ldr	r3, [r7, #4]
    2c52:	681b      	ldr	r3, [r3, #0]
    2c54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    2c56:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    2c58:	687b      	ldr	r3, [r7, #4]
    2c5a:	681b      	ldr	r3, [r3, #0]
    2c5c:	69db      	ldr	r3, [r3, #28]
    2c5e:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    2c60:	687a      	ldr	r2, [r7, #4]
    2c62:	f24e 4344 	movw	r3, #58436	; 0xe444
    2c66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c6a:	429a      	cmp	r2, r3
    2c6c:	d12e      	bne.n	2ccc <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    2c6e:	687a      	ldr	r2, [r7, #4]
    2c70:	f241 0300 	movw	r3, #4096	; 0x1000
    2c74:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2c78:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    2c7a:	687b      	ldr	r3, [r7, #4]
    2c7c:	f04f 020c 	mov.w	r2, #12
    2c80:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    2c82:	f242 0300 	movw	r3, #8192	; 0x2000
    2c86:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2c8a:	f242 0200 	movw	r2, #8192	; 0x2000
    2c8e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2c92:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2c94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    2c98:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    2c9a:	f04f 000c 	mov.w	r0, #12
    2c9e:	f7ff ff07 	bl	2ab0 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    2ca2:	f242 0300 	movw	r3, #8192	; 0x2000
    2ca6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2caa:	f242 0200 	movw	r2, #8192	; 0x2000
    2cae:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2cb2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2cb4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    2cb8:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    2cba:	687b      	ldr	r3, [r7, #4]
    2cbc:	681b      	ldr	r3, [r3, #0]
    2cbe:	687a      	ldr	r2, [r7, #4]
    2cc0:	6812      	ldr	r2, [r2, #0]
    2cc2:	6812      	ldr	r2, [r2, #0]
    2cc4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    2cc8:	601a      	str	r2, [r3, #0]
    2cca:	e02d      	b.n	2d28 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    2ccc:	687a      	ldr	r2, [r7, #4]
    2cce:	f241 0300 	movw	r3, #4096	; 0x1000
    2cd2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2cd6:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    2cd8:	687b      	ldr	r3, [r7, #4]
    2cda:	f04f 020d 	mov.w	r2, #13
    2cde:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    2ce0:	f242 0300 	movw	r3, #8192	; 0x2000
    2ce4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2ce8:	f242 0200 	movw	r2, #8192	; 0x2000
    2cec:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2cf0:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2cf2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    2cf6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    2cf8:	f04f 000d 	mov.w	r0, #13
    2cfc:	f7ff fed8 	bl	2ab0 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    2d00:	f242 0300 	movw	r3, #8192	; 0x2000
    2d04:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2d08:	f242 0200 	movw	r2, #8192	; 0x2000
    2d0c:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2d10:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2d12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    2d16:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    2d18:	687b      	ldr	r3, [r7, #4]
    2d1a:	681b      	ldr	r3, [r3, #0]
    2d1c:	687a      	ldr	r2, [r7, #4]
    2d1e:	6812      	ldr	r2, [r2, #0]
    2d20:	6812      	ldr	r2, [r2, #0]
    2d22:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    2d26:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    2d28:	68fb      	ldr	r3, [r7, #12]
    2d2a:	f023 0301 	bic.w	r3, r3, #1
    2d2e:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    2d30:	687b      	ldr	r3, [r7, #4]
    2d32:	681b      	ldr	r3, [r3, #0]
    2d34:	68fa      	ldr	r2, [r7, #12]
    2d36:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    2d38:	687b      	ldr	r3, [r7, #4]
    2d3a:	681b      	ldr	r3, [r3, #0]
    2d3c:	693a      	ldr	r2, [r7, #16]
    2d3e:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    2d40:	687b      	ldr	r3, [r7, #4]
    2d42:	681b      	ldr	r3, [r3, #0]
    2d44:	697a      	ldr	r2, [r7, #20]
    2d46:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2d48:	687b      	ldr	r3, [r7, #4]
    2d4a:	681b      	ldr	r3, [r3, #0]
    2d4c:	687a      	ldr	r2, [r7, #4]
    2d4e:	6812      	ldr	r2, [r2, #0]
    2d50:	6812      	ldr	r2, [r2, #0]
    2d52:	f042 0201 	orr.w	r2, r2, #1
    2d56:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    2d58:	687b      	ldr	r3, [r7, #4]
    2d5a:	681b      	ldr	r3, [r3, #0]
    2d5c:	69ba      	ldr	r2, [r7, #24]
    2d5e:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    2d60:	687b      	ldr	r3, [r7, #4]
    2d62:	681b      	ldr	r3, [r3, #0]
    2d64:	69fa      	ldr	r2, [r7, #28]
    2d66:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    2d68:	687b      	ldr	r3, [r7, #4]
    2d6a:	681b      	ldr	r3, [r3, #0]
    2d6c:	6a3a      	ldr	r2, [r7, #32]
    2d6e:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    2d70:	687b      	ldr	r3, [r7, #4]
    2d72:	681b      	ldr	r3, [r3, #0]
    2d74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    2d76:	61da      	str	r2, [r3, #28]
}
    2d78:	f107 0728 	add.w	r7, r7, #40	; 0x28
    2d7c:	46bd      	mov	sp, r7
    2d7e:	bd80      	pop	{r7, pc}

00002d80 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
    2d80:	b580      	push	{r7, lr}
    2d82:	b084      	sub	sp, #16
    2d84:	af00      	add	r7, sp, #0
    2d86:	60f8      	str	r0, [r7, #12]
    2d88:	607a      	str	r2, [r7, #4]
    2d8a:	460a      	mov	r2, r1
    2d8c:	72fa      	strb	r2, [r7, #11]
    2d8e:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2d90:	68fa      	ldr	r2, [r7, #12]
    2d92:	f24e 4344 	movw	r3, #58436	; 0xe444
    2d96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d9a:	429a      	cmp	r2, r3
    2d9c:	d007      	beq.n	2dae <MSS_SPI_configure_master_mode+0x2e>
    2d9e:	68fa      	ldr	r2, [r7, #12]
    2da0:	f24e 33c0 	movw	r3, #58304	; 0xe3c0
    2da4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2da8:	429a      	cmp	r2, r3
    2daa:	d000      	beq.n	2dae <MSS_SPI_configure_master_mode+0x2e>
    2dac:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    2dae:	7afb      	ldrb	r3, [r7, #11]
    2db0:	2b07      	cmp	r3, #7
    2db2:	d900      	bls.n	2db6 <MSS_SPI_configure_master_mode+0x36>
    2db4:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    2db6:	7e3b      	ldrb	r3, [r7, #24]
    2db8:	2b20      	cmp	r3, #32
    2dba:	d900      	bls.n	2dbe <MSS_SPI_configure_master_mode+0x3e>
    2dbc:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2dbe:	68fb      	ldr	r3, [r7, #12]
    2dc0:	889b      	ldrh	r3, [r3, #4]
    2dc2:	b21b      	sxth	r3, r3
    2dc4:	4618      	mov	r0, r3
    2dc6:	f7ff fe55 	bl	2a74 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    2dca:	68fb      	ldr	r3, [r7, #12]
    2dcc:	f04f 0200 	mov.w	r2, #0
    2dd0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2dd4:	68fb      	ldr	r3, [r7, #12]
    2dd6:	681b      	ldr	r3, [r3, #0]
    2dd8:	68fa      	ldr	r2, [r7, #12]
    2dda:	6812      	ldr	r2, [r2, #0]
    2ddc:	6812      	ldr	r2, [r2, #0]
    2dde:	f022 0201 	bic.w	r2, r2, #1
    2de2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    2de4:	68fb      	ldr	r3, [r7, #12]
    2de6:	681b      	ldr	r3, [r3, #0]
    2de8:	68fa      	ldr	r2, [r7, #12]
    2dea:	6812      	ldr	r2, [r2, #0]
    2dec:	6812      	ldr	r2, [r2, #0]
    2dee:	f042 0202 	orr.w	r2, r2, #2
    2df2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2df4:	68fb      	ldr	r3, [r7, #12]
    2df6:	681b      	ldr	r3, [r3, #0]
    2df8:	68fa      	ldr	r2, [r7, #12]
    2dfa:	6812      	ldr	r2, [r2, #0]
    2dfc:	6812      	ldr	r2, [r2, #0]
    2dfe:	f042 0201 	orr.w	r2, r2, #1
    2e02:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    2e04:	7afb      	ldrb	r3, [r7, #11]
    2e06:	2b07      	cmp	r3, #7
    2e08:	d83f      	bhi.n	2e8a <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    2e0a:	687b      	ldr	r3, [r7, #4]
    2e0c:	2b00      	cmp	r3, #0
    2e0e:	d00b      	beq.n	2e28 <MSS_SPI_configure_master_mode+0xa8>
    2e10:	687b      	ldr	r3, [r7, #4]
    2e12:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    2e16:	d007      	beq.n	2e28 <MSS_SPI_configure_master_mode+0xa8>
    2e18:	687b      	ldr	r3, [r7, #4]
    2e1a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    2e1e:	d003      	beq.n	2e28 <MSS_SPI_configure_master_mode+0xa8>
    2e20:	687b      	ldr	r3, [r7, #4]
    2e22:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    2e26:	d10f      	bne.n	2e48 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    2e28:	7afa      	ldrb	r2, [r7, #11]
    2e2a:	6879      	ldr	r1, [r7, #4]
    2e2c:	f240 1302 	movw	r3, #258	; 0x102
    2e30:	f2c2 4300 	movt	r3, #9216	; 0x2400
    2e34:	ea41 0303 	orr.w	r3, r1, r3
    2e38:	68f9      	ldr	r1, [r7, #12]
    2e3a:	f102 0206 	add.w	r2, r2, #6
    2e3e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    2e42:	440a      	add	r2, r1
    2e44:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    2e46:	e00e      	b.n	2e66 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    2e48:	7afa      	ldrb	r2, [r7, #11]
    2e4a:	6879      	ldr	r1, [r7, #4]
    2e4c:	f240 1302 	movw	r3, #258	; 0x102
    2e50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e54:	ea41 0303 	orr.w	r3, r1, r3
    2e58:	68f9      	ldr	r1, [r7, #12]
    2e5a:	f102 0206 	add.w	r2, r2, #6
    2e5e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    2e62:	440a      	add	r2, r1
    2e64:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    2e66:	7afb      	ldrb	r3, [r7, #11]
    2e68:	68fa      	ldr	r2, [r7, #12]
    2e6a:	f103 0306 	add.w	r3, r3, #6
    2e6e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2e72:	4413      	add	r3, r2
    2e74:	7e3a      	ldrb	r2, [r7, #24]
    2e76:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
    2e78:	7afb      	ldrb	r3, [r7, #11]
    2e7a:	68fa      	ldr	r2, [r7, #12]
    2e7c:	f103 0306 	add.w	r3, r3, #6
    2e80:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2e84:	4413      	add	r3, r2
    2e86:	78fa      	ldrb	r2, [r7, #3]
    2e88:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2e8a:	68fb      	ldr	r3, [r7, #12]
    2e8c:	889b      	ldrh	r3, [r3, #4]
    2e8e:	b21b      	sxth	r3, r3
    2e90:	4618      	mov	r0, r3
    2e92:	f7ff fdd3 	bl	2a3c <NVIC_EnableIRQ>
}
    2e96:	f107 0710 	add.w	r7, r7, #16
    2e9a:	46bd      	mov	sp, r7
    2e9c:	bd80      	pop	{r7, pc}
    2e9e:	bf00      	nop

00002ea0 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2ea0:	b580      	push	{r7, lr}
    2ea2:	b084      	sub	sp, #16
    2ea4:	af00      	add	r7, sp, #0
    2ea6:	6078      	str	r0, [r7, #4]
    2ea8:	460b      	mov	r3, r1
    2eaa:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2eac:	687a      	ldr	r2, [r7, #4]
    2eae:	f24e 4344 	movw	r3, #58436	; 0xe444
    2eb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2eb6:	429a      	cmp	r2, r3
    2eb8:	d007      	beq.n	2eca <MSS_SPI_set_slave_select+0x2a>
    2eba:	687a      	ldr	r2, [r7, #4]
    2ebc:	f24e 33c0 	movw	r3, #58304	; 0xe3c0
    2ec0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ec4:	429a      	cmp	r2, r3
    2ec6:	d000      	beq.n	2eca <MSS_SPI_set_slave_select+0x2a>
    2ec8:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2eca:	687b      	ldr	r3, [r7, #4]
    2ecc:	681b      	ldr	r3, [r3, #0]
    2ece:	681b      	ldr	r3, [r3, #0]
    2ed0:	f003 0302 	and.w	r3, r3, #2
    2ed4:	2b00      	cmp	r3, #0
    2ed6:	d100      	bne.n	2eda <MSS_SPI_set_slave_select+0x3a>
    2ed8:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    2eda:	78fb      	ldrb	r3, [r7, #3]
    2edc:	687a      	ldr	r2, [r7, #4]
    2ede:	f103 0306 	add.w	r3, r3, #6
    2ee2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2ee6:	4413      	add	r3, r2
    2ee8:	685b      	ldr	r3, [r3, #4]
    2eea:	f1b3 3fff 	cmp.w	r3, #4294967295
    2eee:	d100      	bne.n	2ef2 <MSS_SPI_set_slave_select+0x52>
    2ef0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2ef2:	687b      	ldr	r3, [r7, #4]
    2ef4:	889b      	ldrh	r3, [r3, #4]
    2ef6:	b21b      	sxth	r3, r3
    2ef8:	4618      	mov	r0, r3
    2efa:	f7ff fdbb 	bl	2a74 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    2efe:	687b      	ldr	r3, [r7, #4]
    2f00:	681b      	ldr	r3, [r3, #0]
    2f02:	689b      	ldr	r3, [r3, #8]
    2f04:	f003 0304 	and.w	r3, r3, #4
    2f08:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    2f0a:	68fb      	ldr	r3, [r7, #12]
    2f0c:	2b00      	cmp	r3, #0
    2f0e:	d002      	beq.n	2f16 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    2f10:	6878      	ldr	r0, [r7, #4]
    2f12:	f7ff fe85 	bl	2c20 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2f16:	687b      	ldr	r3, [r7, #4]
    2f18:	681b      	ldr	r3, [r3, #0]
    2f1a:	687a      	ldr	r2, [r7, #4]
    2f1c:	6812      	ldr	r2, [r2, #0]
    2f1e:	6812      	ldr	r2, [r2, #0]
    2f20:	f022 0201 	bic.w	r2, r2, #1
    2f24:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    2f26:	687b      	ldr	r3, [r7, #4]
    2f28:	681a      	ldr	r2, [r3, #0]
    2f2a:	78fb      	ldrb	r3, [r7, #3]
    2f2c:	6879      	ldr	r1, [r7, #4]
    2f2e:	f103 0306 	add.w	r3, r3, #6
    2f32:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2f36:	440b      	add	r3, r1
    2f38:	685b      	ldr	r3, [r3, #4]
    2f3a:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    2f3c:	687b      	ldr	r3, [r7, #4]
    2f3e:	681a      	ldr	r2, [r3, #0]
    2f40:	78fb      	ldrb	r3, [r7, #3]
    2f42:	6879      	ldr	r1, [r7, #4]
    2f44:	f103 0306 	add.w	r3, r3, #6
    2f48:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2f4c:	440b      	add	r3, r1
    2f4e:	7a5b      	ldrb	r3, [r3, #9]
    2f50:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    2f52:	687b      	ldr	r3, [r7, #4]
    2f54:	681a      	ldr	r2, [r3, #0]
    2f56:	78fb      	ldrb	r3, [r7, #3]
    2f58:	6879      	ldr	r1, [r7, #4]
    2f5a:	f103 0306 	add.w	r3, r3, #6
    2f5e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2f62:	440b      	add	r3, r1
    2f64:	7a1b      	ldrb	r3, [r3, #8]
    2f66:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2f68:	687b      	ldr	r3, [r7, #4]
    2f6a:	681b      	ldr	r3, [r3, #0]
    2f6c:	687a      	ldr	r2, [r7, #4]
    2f6e:	6812      	ldr	r2, [r2, #0]
    2f70:	6812      	ldr	r2, [r2, #0]
    2f72:	f042 0201 	orr.w	r2, r2, #1
    2f76:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    2f78:	687b      	ldr	r3, [r7, #4]
    2f7a:	681b      	ldr	r3, [r3, #0]
    2f7c:	687a      	ldr	r2, [r7, #4]
    2f7e:	6812      	ldr	r2, [r2, #0]
    2f80:	69d1      	ldr	r1, [r2, #28]
    2f82:	78fa      	ldrb	r2, [r7, #3]
    2f84:	f04f 0001 	mov.w	r0, #1
    2f88:	fa00 f202 	lsl.w	r2, r0, r2
    2f8c:	ea41 0202 	orr.w	r2, r1, r2
    2f90:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2f92:	687b      	ldr	r3, [r7, #4]
    2f94:	889b      	ldrh	r3, [r3, #4]
    2f96:	b21b      	sxth	r3, r3
    2f98:	4618      	mov	r0, r3
    2f9a:	f7ff fd4f 	bl	2a3c <NVIC_EnableIRQ>
}
    2f9e:	f107 0710 	add.w	r7, r7, #16
    2fa2:	46bd      	mov	sp, r7
    2fa4:	bd80      	pop	{r7, pc}
    2fa6:	bf00      	nop

00002fa8 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2fa8:	b580      	push	{r7, lr}
    2faa:	b084      	sub	sp, #16
    2fac:	af00      	add	r7, sp, #0
    2fae:	6078      	str	r0, [r7, #4]
    2fb0:	460b      	mov	r3, r1
    2fb2:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2fb4:	687a      	ldr	r2, [r7, #4]
    2fb6:	f24e 4344 	movw	r3, #58436	; 0xe444
    2fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fbe:	429a      	cmp	r2, r3
    2fc0:	d007      	beq.n	2fd2 <MSS_SPI_clear_slave_select+0x2a>
    2fc2:	687a      	ldr	r2, [r7, #4]
    2fc4:	f24e 33c0 	movw	r3, #58304	; 0xe3c0
    2fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fcc:	429a      	cmp	r2, r3
    2fce:	d000      	beq.n	2fd2 <MSS_SPI_clear_slave_select+0x2a>
    2fd0:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2fd2:	687b      	ldr	r3, [r7, #4]
    2fd4:	681b      	ldr	r3, [r3, #0]
    2fd6:	681b      	ldr	r3, [r3, #0]
    2fd8:	f003 0302 	and.w	r3, r3, #2
    2fdc:	2b00      	cmp	r3, #0
    2fde:	d100      	bne.n	2fe2 <MSS_SPI_clear_slave_select+0x3a>
    2fe0:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2fe2:	687b      	ldr	r3, [r7, #4]
    2fe4:	889b      	ldrh	r3, [r3, #4]
    2fe6:	b21b      	sxth	r3, r3
    2fe8:	4618      	mov	r0, r3
    2fea:	f7ff fd43 	bl	2a74 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    2fee:	687b      	ldr	r3, [r7, #4]
    2ff0:	681b      	ldr	r3, [r3, #0]
    2ff2:	689b      	ldr	r3, [r3, #8]
    2ff4:	f003 0304 	and.w	r3, r3, #4
    2ff8:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    2ffa:	68fb      	ldr	r3, [r7, #12]
    2ffc:	2b00      	cmp	r3, #0
    2ffe:	d002      	beq.n	3006 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    3000:	6878      	ldr	r0, [r7, #4]
    3002:	f7ff fe0d 	bl	2c20 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    3006:	687b      	ldr	r3, [r7, #4]
    3008:	681b      	ldr	r3, [r3, #0]
    300a:	687a      	ldr	r2, [r7, #4]
    300c:	6812      	ldr	r2, [r2, #0]
    300e:	69d1      	ldr	r1, [r2, #28]
    3010:	78fa      	ldrb	r2, [r7, #3]
    3012:	f04f 0001 	mov.w	r0, #1
    3016:	fa00 f202 	lsl.w	r2, r0, r2
    301a:	ea6f 0202 	mvn.w	r2, r2
    301e:	ea01 0202 	and.w	r2, r1, r2
    3022:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    3024:	687b      	ldr	r3, [r7, #4]
    3026:	889b      	ldrh	r3, [r3, #4]
    3028:	b21b      	sxth	r3, r3
    302a:	4618      	mov	r0, r3
    302c:	f7ff fd06 	bl	2a3c <NVIC_EnableIRQ>
}
    3030:	f107 0710 	add.w	r7, r7, #16
    3034:	46bd      	mov	sp, r7
    3036:	bd80      	pop	{r7, pc}

00003038 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
    3038:	b480      	push	{r7}
    303a:	b087      	sub	sp, #28
    303c:	af00      	add	r7, sp, #0
    303e:	6078      	str	r0, [r7, #4]
    3040:	6039      	str	r1, [r7, #0]
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    3042:	687a      	ldr	r2, [r7, #4]
    3044:	f24e 4344 	movw	r3, #58436	; 0xe444
    3048:	f2c2 0300 	movt	r3, #8192	; 0x2000
    304c:	429a      	cmp	r2, r3
    304e:	d007      	beq.n	3060 <MSS_SPI_transfer_frame+0x28>
    3050:	687a      	ldr	r2, [r7, #4]
    3052:	f24e 33c0 	movw	r3, #58304	; 0xe3c0
    3056:	f2c2 0300 	movt	r3, #8192	; 0x2000
    305a:	429a      	cmp	r2, r3
    305c:	d000      	beq.n	3060 <MSS_SPI_transfer_frame+0x28>
    305e:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    3060:	687b      	ldr	r3, [r7, #4]
    3062:	681b      	ldr	r3, [r3, #0]
    3064:	681b      	ldr	r3, [r3, #0]
    3066:	f003 0302 	and.w	r3, r3, #2
    306a:	2b00      	cmp	r3, #0
    306c:	d100      	bne.n	3070 <MSS_SPI_transfer_frame+0x38>
    306e:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    3070:	687b      	ldr	r3, [r7, #4]
    3072:	681a      	ldr	r2, [r3, #0]
    3074:	687b      	ldr	r3, [r7, #4]
    3076:	681b      	ldr	r3, [r3, #0]
    3078:	6819      	ldr	r1, [r3, #0]
    307a:	f240 03ff 	movw	r3, #255	; 0xff
    307e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    3082:	ea01 0303 	and.w	r3, r1, r3
    3086:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    308a:	6013      	str	r3, [r2, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    308c:	687b      	ldr	r3, [r7, #4]
    308e:	681b      	ldr	r3, [r3, #0]
    3090:	687a      	ldr	r2, [r7, #4]
    3092:	6812      	ldr	r2, [r2, #0]
    3094:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    3096:	f042 020c 	orr.w	r2, r2, #12
    309a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    309c:	687b      	ldr	r3, [r7, #4]
    309e:	681b      	ldr	r3, [r3, #0]
    30a0:	689b      	ldr	r3, [r3, #8]
    30a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
    30a6:	60fb      	str	r3, [r7, #12]
    while(0u == rx_fifo_empty)
    30a8:	e00b      	b.n	30c2 <MSS_SPI_transfer_frame+0x8a>
    {
        dummy = this_spi->hw_reg->RX_DATA;
    30aa:	687b      	ldr	r3, [r7, #4]
    30ac:	681b      	ldr	r3, [r3, #0]
    30ae:	691b      	ldr	r3, [r3, #16]
    30b0:	60bb      	str	r3, [r7, #8]
        dummy = dummy;  /* Prevent Lint warning. */
    30b2:	68bb      	ldr	r3, [r7, #8]
    30b4:	60bb      	str	r3, [r7, #8]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    30b6:	687b      	ldr	r3, [r7, #4]
    30b8:	681b      	ldr	r3, [r3, #0]
    30ba:	689b      	ldr	r3, [r3, #8]
    30bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    30c0:	60fb      	str	r3, [r7, #12]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    30c2:	68fb      	ldr	r3, [r7, #12]
    30c4:	2b00      	cmp	r3, #0
    30c6:	d0f0      	beq.n	30aa <MSS_SPI_transfer_frame+0x72>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    30c8:	687b      	ldr	r3, [r7, #4]
    30ca:	681b      	ldr	r3, [r3, #0]
    30cc:	683a      	ldr	r2, [r7, #0]
    30ce:	615a      	str	r2, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    30d0:	687b      	ldr	r3, [r7, #4]
    30d2:	681b      	ldr	r3, [r3, #0]
    30d4:	689b      	ldr	r3, [r3, #8]
    30d6:	f003 0301 	and.w	r3, r3, #1
    30da:	617b      	str	r3, [r7, #20]
    while(0u == tx_done)
    30dc:	e005      	b.n	30ea <MSS_SPI_transfer_frame+0xb2>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    30de:	687b      	ldr	r3, [r7, #4]
    30e0:	681b      	ldr	r3, [r3, #0]
    30e2:	689b      	ldr	r3, [r3, #8]
    30e4:	f003 0301 	and.w	r3, r3, #1
    30e8:	617b      	str	r3, [r7, #20]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
    30ea:	697b      	ldr	r3, [r7, #20]
    30ec:	2b00      	cmp	r3, #0
    30ee:	d0f6      	beq.n	30de <MSS_SPI_transfer_frame+0xa6>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    30f0:	687b      	ldr	r3, [r7, #4]
    30f2:	681b      	ldr	r3, [r3, #0]
    30f4:	689b      	ldr	r3, [r3, #8]
    30f6:	f003 0302 	and.w	r3, r3, #2
    30fa:	613b      	str	r3, [r7, #16]
    while(0u == rx_ready)
    30fc:	e005      	b.n	310a <MSS_SPI_transfer_frame+0xd2>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    30fe:	687b      	ldr	r3, [r7, #4]
    3100:	681b      	ldr	r3, [r3, #0]
    3102:	689b      	ldr	r3, [r3, #8]
    3104:	f003 0302 	and.w	r3, r3, #2
    3108:	613b      	str	r3, [r7, #16]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
    310a:	693b      	ldr	r3, [r7, #16]
    310c:	2b00      	cmp	r3, #0
    310e:	d0f6      	beq.n	30fe <MSS_SPI_transfer_frame+0xc6>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
    3110:	687b      	ldr	r3, [r7, #4]
    3112:	681b      	ldr	r3, [r3, #0]
    3114:	691b      	ldr	r3, [r3, #16]
}
    3116:	4618      	mov	r0, r3
    3118:	f107 071c 	add.w	r7, r7, #28
    311c:	46bd      	mov	sp, r7
    311e:	bc80      	pop	{r7}
    3120:	4770      	bx	lr
    3122:	bf00      	nop

00003124 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    3124:	b480      	push	{r7}
    3126:	b085      	sub	sp, #20
    3128:	af00      	add	r7, sp, #0
    312a:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    312c:	f04f 0300 	mov.w	r3, #0
    3130:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    3132:	e00e      	b.n	3152 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    3134:	687b      	ldr	r3, [r7, #4]
    3136:	681b      	ldr	r3, [r3, #0]
    3138:	687a      	ldr	r2, [r7, #4]
    313a:	6891      	ldr	r1, [r2, #8]
    313c:	687a      	ldr	r2, [r7, #4]
    313e:	6912      	ldr	r2, [r2, #16]
    3140:	440a      	add	r2, r1
    3142:	7812      	ldrb	r2, [r2, #0]
    3144:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    3146:	687b      	ldr	r3, [r7, #4]
    3148:	691b      	ldr	r3, [r3, #16]
    314a:	f103 0201 	add.w	r2, r3, #1
    314e:	687b      	ldr	r3, [r7, #4]
    3150:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    3152:	687b      	ldr	r3, [r7, #4]
    3154:	681b      	ldr	r3, [r3, #0]
    3156:	689b      	ldr	r3, [r3, #8]
    3158:	f403 7380 	and.w	r3, r3, #256	; 0x100
    315c:	2b00      	cmp	r3, #0
    315e:	d105      	bne.n	316c <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    3160:	687b      	ldr	r3, [r7, #4]
    3162:	691a      	ldr	r2, [r3, #16]
    3164:	687b      	ldr	r3, [r7, #4]
    3166:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    3168:	429a      	cmp	r2, r3
    316a:	d3e3      	bcc.n	3134 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    316c:	687b      	ldr	r3, [r7, #4]
    316e:	691a      	ldr	r2, [r3, #16]
    3170:	687b      	ldr	r3, [r7, #4]
    3172:	68db      	ldr	r3, [r3, #12]
    3174:	429a      	cmp	r2, r3
    3176:	d31c      	bcc.n	31b2 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    3178:	e00e      	b.n	3198 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    317a:	687b      	ldr	r3, [r7, #4]
    317c:	681b      	ldr	r3, [r3, #0]
    317e:	687a      	ldr	r2, [r7, #4]
    3180:	6951      	ldr	r1, [r2, #20]
    3182:	687a      	ldr	r2, [r7, #4]
    3184:	69d2      	ldr	r2, [r2, #28]
    3186:	440a      	add	r2, r1
    3188:	7812      	ldrb	r2, [r2, #0]
    318a:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    318c:	687b      	ldr	r3, [r7, #4]
    318e:	69db      	ldr	r3, [r3, #28]
    3190:	f103 0201 	add.w	r2, r3, #1
    3194:	687b      	ldr	r3, [r7, #4]
    3196:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    3198:	687b      	ldr	r3, [r7, #4]
    319a:	681b      	ldr	r3, [r3, #0]
    319c:	689b      	ldr	r3, [r3, #8]
    319e:	f403 7380 	and.w	r3, r3, #256	; 0x100
    31a2:	2b00      	cmp	r3, #0
    31a4:	d105      	bne.n	31b2 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    31a6:	687b      	ldr	r3, [r7, #4]
    31a8:	69da      	ldr	r2, [r3, #28]
    31aa:	687b      	ldr	r3, [r7, #4]
    31ac:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    31ae:	429a      	cmp	r2, r3
    31b0:	d3e3      	bcc.n	317a <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    31b2:	687b      	ldr	r3, [r7, #4]
    31b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    31b6:	2b00      	cmp	r3, #0
    31b8:	d01f      	beq.n	31fa <fill_slave_tx_fifo+0xd6>
    31ba:	687b      	ldr	r3, [r7, #4]
    31bc:	691a      	ldr	r2, [r3, #16]
    31be:	687b      	ldr	r3, [r7, #4]
    31c0:	68db      	ldr	r3, [r3, #12]
    31c2:	429a      	cmp	r2, r3
    31c4:	d319      	bcc.n	31fa <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    31c6:	687b      	ldr	r3, [r7, #4]
    31c8:	69da      	ldr	r2, [r3, #28]
    31ca:	687b      	ldr	r3, [r7, #4]
    31cc:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    31ce:	429a      	cmp	r2, r3
    31d0:	d313      	bcc.n	31fa <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    31d2:	e008      	b.n	31e6 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    31d4:	687b      	ldr	r3, [r7, #4]
    31d6:	681b      	ldr	r3, [r3, #0]
    31d8:	f04f 0200 	mov.w	r2, #0
    31dc:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    31de:	68fb      	ldr	r3, [r7, #12]
    31e0:	f103 0301 	add.w	r3, r3, #1
    31e4:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    31e6:	687b      	ldr	r3, [r7, #4]
    31e8:	681b      	ldr	r3, [r3, #0]
    31ea:	689b      	ldr	r3, [r3, #8]
    31ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
    31f0:	2b00      	cmp	r3, #0
    31f2:	d102      	bne.n	31fa <fill_slave_tx_fifo+0xd6>
    31f4:	68fb      	ldr	r3, [r7, #12]
    31f6:	2b1f      	cmp	r3, #31
    31f8:	d9ec      	bls.n	31d4 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    31fa:	f107 0714 	add.w	r7, r7, #20
    31fe:	46bd      	mov	sp, r7
    3200:	bc80      	pop	{r7}
    3202:	4770      	bx	lr

00003204 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    3204:	b580      	push	{r7, lr}
    3206:	b084      	sub	sp, #16
    3208:	af00      	add	r7, sp, #0
    320a:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    320c:	687b      	ldr	r3, [r7, #4]
    320e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    3212:	2b02      	cmp	r3, #2
    3214:	d115      	bne.n	3242 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    3216:	e00c      	b.n	3232 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    3218:	687b      	ldr	r3, [r7, #4]
    321a:	681b      	ldr	r3, [r3, #0]
    321c:	691b      	ldr	r3, [r3, #16]
    321e:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    3220:	687b      	ldr	r3, [r7, #4]
    3222:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    3224:	2b00      	cmp	r3, #0
    3226:	d004      	beq.n	3232 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    3228:	687b      	ldr	r3, [r7, #4]
    322a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    322c:	68fa      	ldr	r2, [r7, #12]
    322e:	4610      	mov	r0, r2
    3230:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    3232:	687b      	ldr	r3, [r7, #4]
    3234:	681b      	ldr	r3, [r3, #0]
    3236:	689b      	ldr	r3, [r3, #8]
    3238:	f003 0340 	and.w	r3, r3, #64	; 0x40
    323c:	2b00      	cmp	r3, #0
    323e:	d0eb      	beq.n	3218 <read_slave_rx_fifo+0x14>
    3240:	e032      	b.n	32a8 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    3242:	687b      	ldr	r3, [r7, #4]
    3244:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    3248:	2b01      	cmp	r3, #1
    324a:	d125      	bne.n	3298 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    324c:	e017      	b.n	327e <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    324e:	687b      	ldr	r3, [r7, #4]
    3250:	681b      	ldr	r3, [r3, #0]
    3252:	691b      	ldr	r3, [r3, #16]
    3254:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    3256:	687b      	ldr	r3, [r7, #4]
    3258:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    325a:	687b      	ldr	r3, [r7, #4]
    325c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    325e:	429a      	cmp	r2, r3
    3260:	d207      	bcs.n	3272 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    3262:	687b      	ldr	r3, [r7, #4]
    3264:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3266:	687b      	ldr	r3, [r7, #4]
    3268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    326a:	4413      	add	r3, r2
    326c:	68fa      	ldr	r2, [r7, #12]
    326e:	b2d2      	uxtb	r2, r2
    3270:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    3272:	687b      	ldr	r3, [r7, #4]
    3274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3276:	f103 0201 	add.w	r2, r3, #1
    327a:	687b      	ldr	r3, [r7, #4]
    327c:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    327e:	687b      	ldr	r3, [r7, #4]
    3280:	681b      	ldr	r3, [r3, #0]
    3282:	689b      	ldr	r3, [r3, #8]
    3284:	f003 0340 	and.w	r3, r3, #64	; 0x40
    3288:	2b00      	cmp	r3, #0
    328a:	d0e0      	beq.n	324e <read_slave_rx_fifo+0x4a>
    328c:	e00c      	b.n	32a8 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    328e:	687b      	ldr	r3, [r7, #4]
    3290:	681b      	ldr	r3, [r3, #0]
    3292:	691b      	ldr	r3, [r3, #16]
    3294:	60fb      	str	r3, [r7, #12]
    3296:	e000      	b.n	329a <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    3298:	bf00      	nop
    329a:	687b      	ldr	r3, [r7, #4]
    329c:	681b      	ldr	r3, [r3, #0]
    329e:	689b      	ldr	r3, [r3, #8]
    32a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    32a4:	2b00      	cmp	r3, #0
    32a6:	d0f2      	beq.n	328e <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    32a8:	f107 0710 	add.w	r7, r7, #16
    32ac:	46bd      	mov	sp, r7
    32ae:	bd80      	pop	{r7, pc}

000032b0 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    32b0:	b580      	push	{r7, lr}
    32b2:	b086      	sub	sp, #24
    32b4:	af00      	add	r7, sp, #0
    32b6:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    32b8:	687b      	ldr	r3, [r7, #4]
    32ba:	681b      	ldr	r3, [r3, #0]
    32bc:	f103 0320 	add.w	r3, r3, #32
    32c0:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    32c2:	687a      	ldr	r2, [r7, #4]
    32c4:	f24e 4344 	movw	r3, #58436	; 0xe444
    32c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32cc:	429a      	cmp	r2, r3
    32ce:	d007      	beq.n	32e0 <mss_spi_isr+0x30>
    32d0:	687a      	ldr	r2, [r7, #4]
    32d2:	f24e 33c0 	movw	r3, #58304	; 0xe3c0
    32d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32da:	429a      	cmp	r2, r3
    32dc:	d000      	beq.n	32e0 <mss_spi_isr+0x30>
    32de:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    32e0:	693b      	ldr	r3, [r7, #16]
    32e2:	681b      	ldr	r3, [r3, #0]
    32e4:	f003 0302 	and.w	r3, r3, #2
    32e8:	2b00      	cmp	r3, #0
    32ea:	d052      	beq.n	3392 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    32ec:	687b      	ldr	r3, [r7, #4]
    32ee:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    32f2:	2b02      	cmp	r3, #2
    32f4:	d115      	bne.n	3322 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    32f6:	e00c      	b.n	3312 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    32f8:	687b      	ldr	r3, [r7, #4]
    32fa:	681b      	ldr	r3, [r3, #0]
    32fc:	691b      	ldr	r3, [r3, #16]
    32fe:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    3300:	687b      	ldr	r3, [r7, #4]
    3302:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    3304:	2b00      	cmp	r3, #0
    3306:	d004      	beq.n	3312 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    3308:	687b      	ldr	r3, [r7, #4]
    330a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    330c:	68fa      	ldr	r2, [r7, #12]
    330e:	4610      	mov	r0, r2
    3310:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    3312:	687b      	ldr	r3, [r7, #4]
    3314:	681b      	ldr	r3, [r3, #0]
    3316:	689b      	ldr	r3, [r3, #8]
    3318:	f003 0340 	and.w	r3, r3, #64	; 0x40
    331c:	2b00      	cmp	r3, #0
    331e:	d0eb      	beq.n	32f8 <mss_spi_isr+0x48>
    3320:	e032      	b.n	3388 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    3322:	687b      	ldr	r3, [r7, #4]
    3324:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    3328:	2b01      	cmp	r3, #1
    332a:	d125      	bne.n	3378 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    332c:	e017      	b.n	335e <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    332e:	687b      	ldr	r3, [r7, #4]
    3330:	681b      	ldr	r3, [r3, #0]
    3332:	691b      	ldr	r3, [r3, #16]
    3334:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    3336:	687b      	ldr	r3, [r7, #4]
    3338:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    333a:	687b      	ldr	r3, [r7, #4]
    333c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    333e:	429a      	cmp	r2, r3
    3340:	d207      	bcs.n	3352 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    3342:	687b      	ldr	r3, [r7, #4]
    3344:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3346:	687b      	ldr	r3, [r7, #4]
    3348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    334a:	4413      	add	r3, r2
    334c:	68fa      	ldr	r2, [r7, #12]
    334e:	b2d2      	uxtb	r2, r2
    3350:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    3352:	687b      	ldr	r3, [r7, #4]
    3354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    3356:	f103 0201 	add.w	r2, r3, #1
    335a:	687b      	ldr	r3, [r7, #4]
    335c:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    335e:	687b      	ldr	r3, [r7, #4]
    3360:	681b      	ldr	r3, [r3, #0]
    3362:	689b      	ldr	r3, [r3, #8]
    3364:	f003 0340 	and.w	r3, r3, #64	; 0x40
    3368:	2b00      	cmp	r3, #0
    336a:	d0e0      	beq.n	332e <mss_spi_isr+0x7e>
    336c:	e00c      	b.n	3388 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    336e:	687b      	ldr	r3, [r7, #4]
    3370:	681b      	ldr	r3, [r3, #0]
    3372:	691b      	ldr	r3, [r3, #16]
    3374:	60fb      	str	r3, [r7, #12]
    3376:	e000      	b.n	337a <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    3378:	bf00      	nop
    337a:	687b      	ldr	r3, [r7, #4]
    337c:	681b      	ldr	r3, [r3, #0]
    337e:	689b      	ldr	r3, [r3, #8]
    3380:	f003 0340 	and.w	r3, r3, #64	; 0x40
    3384:	2b00      	cmp	r3, #0
    3386:	d0f2      	beq.n	336e <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    3388:	687b      	ldr	r3, [r7, #4]
    338a:	681b      	ldr	r3, [r3, #0]
    338c:	f04f 0202 	mov.w	r2, #2
    3390:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    3392:	693b      	ldr	r3, [r7, #16]
    3394:	681b      	ldr	r3, [r3, #0]
    3396:	f003 0301 	and.w	r3, r3, #1
    339a:	b2db      	uxtb	r3, r3
    339c:	2b00      	cmp	r3, #0
    339e:	d012      	beq.n	33c6 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    33a0:	687b      	ldr	r3, [r7, #4]
    33a2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    33a6:	2b02      	cmp	r3, #2
    33a8:	d105      	bne.n	33b6 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    33aa:	687b      	ldr	r3, [r7, #4]
    33ac:	681b      	ldr	r3, [r3, #0]
    33ae:	687a      	ldr	r2, [r7, #4]
    33b0:	6f92      	ldr	r2, [r2, #120]	; 0x78
    33b2:	615a      	str	r2, [r3, #20]
    33b4:	e002      	b.n	33bc <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    33b6:	6878      	ldr	r0, [r7, #4]
    33b8:	f7ff feb4 	bl	3124 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    33bc:	687b      	ldr	r3, [r7, #4]
    33be:	681b      	ldr	r3, [r3, #0]
    33c0:	f04f 0201 	mov.w	r2, #1
    33c4:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    33c6:	693b      	ldr	r3, [r7, #16]
    33c8:	681b      	ldr	r3, [r3, #0]
    33ca:	f003 0310 	and.w	r3, r3, #16
    33ce:	2b00      	cmp	r3, #0
    33d0:	d023      	beq.n	341a <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    33d2:	6878      	ldr	r0, [r7, #4]
    33d4:	f7ff ff16 	bl	3204 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    33d8:	687b      	ldr	r3, [r7, #4]
    33da:	6a1b      	ldr	r3, [r3, #32]
    33dc:	2b00      	cmp	r3, #0
    33de:	d00b      	beq.n	33f8 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    33e0:	687b      	ldr	r3, [r7, #4]
    33e2:	6a1b      	ldr	r3, [r3, #32]
    33e4:	687a      	ldr	r2, [r7, #4]
    33e6:	6a91      	ldr	r1, [r2, #40]	; 0x28
    33e8:	687a      	ldr	r2, [r7, #4]
    33ea:	6b12      	ldr	r2, [r2, #48]	; 0x30
    33ec:	4608      	mov	r0, r1
    33ee:	4611      	mov	r1, r2
    33f0:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    33f2:	6878      	ldr	r0, [r7, #4]
    33f4:	f7ff fe96 	bl	3124 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    33f8:	687b      	ldr	r3, [r7, #4]
    33fa:	f04f 0201 	mov.w	r2, #1
    33fe:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    3400:	687b      	ldr	r3, [r7, #4]
    3402:	681b      	ldr	r3, [r3, #0]
    3404:	687a      	ldr	r2, [r7, #4]
    3406:	6812      	ldr	r2, [r2, #0]
    3408:	6a92      	ldr	r2, [r2, #40]	; 0x28
    340a:	f022 0210 	bic.w	r2, r2, #16
    340e:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    3410:	687b      	ldr	r3, [r7, #4]
    3412:	681b      	ldr	r3, [r3, #0]
    3414:	f04f 0210 	mov.w	r2, #16
    3418:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    341a:	693b      	ldr	r3, [r7, #16]
    341c:	681b      	ldr	r3, [r3, #0]
    341e:	f003 0304 	and.w	r3, r3, #4
    3422:	2b00      	cmp	r3, #0
    3424:	d00f      	beq.n	3446 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    3426:	687b      	ldr	r3, [r7, #4]
    3428:	681b      	ldr	r3, [r3, #0]
    342a:	687a      	ldr	r2, [r7, #4]
    342c:	6812      	ldr	r2, [r2, #0]
    342e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    3430:	f042 0204 	orr.w	r2, r2, #4
    3434:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    3436:	6878      	ldr	r0, [r7, #4]
    3438:	f7ff fbf2 	bl	2c20 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    343c:	687b      	ldr	r3, [r7, #4]
    343e:	681b      	ldr	r3, [r3, #0]
    3440:	f04f 0204 	mov.w	r2, #4
    3444:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    3446:	693b      	ldr	r3, [r7, #16]
    3448:	681b      	ldr	r3, [r3, #0]
    344a:	f003 0308 	and.w	r3, r3, #8
    344e:	2b00      	cmp	r3, #0
    3450:	d031      	beq.n	34b6 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    3452:	687b      	ldr	r3, [r7, #4]
    3454:	681b      	ldr	r3, [r3, #0]
    3456:	687a      	ldr	r2, [r7, #4]
    3458:	6812      	ldr	r2, [r2, #0]
    345a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    345c:	f042 0208 	orr.w	r2, r2, #8
    3460:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    3462:	687b      	ldr	r3, [r7, #4]
    3464:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    3468:	2b02      	cmp	r3, #2
    346a:	d113      	bne.n	3494 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    346c:	687b      	ldr	r3, [r7, #4]
    346e:	681a      	ldr	r2, [r3, #0]
    3470:	687b      	ldr	r3, [r7, #4]
    3472:	681b      	ldr	r3, [r3, #0]
    3474:	6819      	ldr	r1, [r3, #0]
    3476:	f240 03ff 	movw	r3, #255	; 0xff
    347a:	f6cf 7300 	movt	r3, #65280	; 0xff00
    347e:	ea01 0303 	and.w	r3, r1, r3
    3482:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    3486:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    3488:	687b      	ldr	r3, [r7, #4]
    348a:	681b      	ldr	r3, [r3, #0]
    348c:	687a      	ldr	r2, [r7, #4]
    348e:	6f92      	ldr	r2, [r2, #120]	; 0x78
    3490:	615a      	str	r2, [r3, #20]
    3492:	e00b      	b.n	34ac <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    3494:	687b      	ldr	r3, [r7, #4]
    3496:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    349a:	2b01      	cmp	r3, #1
    349c:	d106      	bne.n	34ac <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    349e:	687b      	ldr	r3, [r7, #4]
    34a0:	f04f 0200 	mov.w	r2, #0
    34a4:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    34a6:	6878      	ldr	r0, [r7, #4]
    34a8:	f7ff fe3c 	bl	3124 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    34ac:	687b      	ldr	r3, [r7, #4]
    34ae:	681b      	ldr	r3, [r3, #0]
    34b0:	f04f 0208 	mov.w	r2, #8
    34b4:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    34b6:	693b      	ldr	r3, [r7, #16]
    34b8:	681b      	ldr	r3, [r3, #0]
    34ba:	f003 0320 	and.w	r3, r3, #32
    34be:	2b00      	cmp	r3, #0
    34c0:	d049      	beq.n	3556 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    34c2:	6878      	ldr	r0, [r7, #4]
    34c4:	f7ff fe9e 	bl	3204 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    34c8:	687b      	ldr	r3, [r7, #4]
    34ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    34cc:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
    34ce:	687b      	ldr	r3, [r7, #4]
    34d0:	6a1b      	ldr	r3, [r3, #32]
    34d2:	2b00      	cmp	r3, #0
    34d4:	d01c      	beq.n	3510 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
    34d6:	687b      	ldr	r3, [r7, #4]
    34d8:	f04f 0200 	mov.w	r2, #0
    34dc:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    34de:	687b      	ldr	r3, [r7, #4]
    34e0:	f04f 0200 	mov.w	r2, #0
    34e4:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    34e6:	687b      	ldr	r3, [r7, #4]
    34e8:	f04f 0200 	mov.w	r2, #0
    34ec:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    34ee:	687b      	ldr	r3, [r7, #4]
    34f0:	f04f 0200 	mov.w	r2, #0
    34f4:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    34f6:	687b      	ldr	r3, [r7, #4]
    34f8:	681b      	ldr	r3, [r3, #0]
    34fa:	f04f 0210 	mov.w	r2, #16
    34fe:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    3500:	687b      	ldr	r3, [r7, #4]
    3502:	681b      	ldr	r3, [r3, #0]
    3504:	687a      	ldr	r2, [r7, #4]
    3506:	6812      	ldr	r2, [r2, #0]
    3508:	6a92      	ldr	r2, [r2, #40]	; 0x28
    350a:	f042 0210 	orr.w	r2, r2, #16
    350e:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    3510:	687b      	ldr	r3, [r7, #4]
    3512:	f04f 0200 	mov.w	r2, #0
    3516:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    3518:	687b      	ldr	r3, [r7, #4]
    351a:	681b      	ldr	r3, [r3, #0]
    351c:	687a      	ldr	r2, [r7, #4]
    351e:	6812      	ldr	r2, [r2, #0]
    3520:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    3522:	f042 020c 	orr.w	r2, r2, #12
    3526:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    3528:	6878      	ldr	r0, [r7, #4]
    352a:	f7ff fdfb 	bl	3124 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    352e:	687b      	ldr	r3, [r7, #4]
    3530:	f04f 0200 	mov.w	r2, #0
    3534:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    3536:	687b      	ldr	r3, [r7, #4]
    3538:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    353a:	2b00      	cmp	r3, #0
    353c:	d006      	beq.n	354c <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    353e:	687b      	ldr	r3, [r7, #4]
    3540:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    3542:	687a      	ldr	r2, [r7, #4]
    3544:	6a92      	ldr	r2, [r2, #40]	; 0x28
    3546:	4610      	mov	r0, r2
    3548:	6979      	ldr	r1, [r7, #20]
    354a:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    354c:	687b      	ldr	r3, [r7, #4]
    354e:	681b      	ldr	r3, [r3, #0]
    3550:	f04f 0220 	mov.w	r2, #32
    3554:	60da      	str	r2, [r3, #12]
    }
}
    3556:	f107 0718 	add.w	r7, r7, #24
    355a:	46bd      	mov	sp, r7
    355c:	bd80      	pop	{r7, pc}
    355e:	bf00      	nop

00003560 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    3560:	4668      	mov	r0, sp
    3562:	f020 0107 	bic.w	r1, r0, #7
    3566:	468d      	mov	sp, r1
    3568:	b589      	push	{r0, r3, r7, lr}
    356a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    356c:	f24e 4044 	movw	r0, #58436	; 0xe444
    3570:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3574:	f7ff fe9c 	bl	32b0 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
    3578:	f04f 000c 	mov.w	r0, #12
    357c:	f7ff fa98 	bl	2ab0 <NVIC_ClearPendingIRQ>
}
    3580:	46bd      	mov	sp, r7
    3582:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3586:	4685      	mov	sp, r0
    3588:	4770      	bx	lr
    358a:	bf00      	nop

0000358c <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    358c:	4668      	mov	r0, sp
    358e:	f020 0107 	bic.w	r1, r0, #7
    3592:	468d      	mov	sp, r1
    3594:	b589      	push	{r0, r3, r7, lr}
    3596:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    3598:	f24e 30c0 	movw	r0, #58304	; 0xe3c0
    359c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    35a0:	f7ff fe86 	bl	32b0 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
    35a4:	f04f 000d 	mov.w	r0, #13
    35a8:	f7ff fa82 	bl	2ab0 <NVIC_ClearPendingIRQ>
}
    35ac:	46bd      	mov	sp, r7
    35ae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    35b2:	4685      	mov	sp, r0
    35b4:	4770      	bx	lr
    35b6:	bf00      	nop

000035b8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    35b8:	b480      	push	{r7}
    35ba:	b083      	sub	sp, #12
    35bc:	af00      	add	r7, sp, #0
    35be:	4603      	mov	r3, r0
    35c0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    35c2:	f24e 1300 	movw	r3, #57600	; 0xe100
    35c6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    35ca:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    35ce:	ea4f 1252 	mov.w	r2, r2, lsr #5
    35d2:	88f9      	ldrh	r1, [r7, #6]
    35d4:	f001 011f 	and.w	r1, r1, #31
    35d8:	f04f 0001 	mov.w	r0, #1
    35dc:	fa00 f101 	lsl.w	r1, r0, r1
    35e0:	f102 0260 	add.w	r2, r2, #96	; 0x60
    35e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    35e8:	f107 070c 	add.w	r7, r7, #12
    35ec:	46bd      	mov	sp, r7
    35ee:	bc80      	pop	{r7}
    35f0:	4770      	bx	lr
    35f2:	bf00      	nop

000035f4 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    35f4:	b580      	push	{r7, lr}
    35f6:	b082      	sub	sp, #8
    35f8:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    35fa:	f242 0300 	movw	r3, #8192	; 0x2000
    35fe:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3602:	f242 0200 	movw	r2, #8192	; 0x2000
    3606:	f2ce 0204 	movt	r2, #57348	; 0xe004
    360a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    360c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    3610:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    3612:	f04f 0300 	mov.w	r3, #0
    3616:	607b      	str	r3, [r7, #4]
    3618:	e00e      	b.n	3638 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    361a:	687a      	ldr	r2, [r7, #4]
    361c:	f24c 7394 	movw	r3, #51092	; 0xc794
    3620:	f2c0 0300 	movt	r3, #0
    3624:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3628:	b21b      	sxth	r3, r3
    362a:	4618      	mov	r0, r3
    362c:	f7ff ffc4 	bl	35b8 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    3630:	687b      	ldr	r3, [r7, #4]
    3632:	f103 0301 	add.w	r3, r3, #1
    3636:	607b      	str	r3, [r7, #4]
    3638:	687b      	ldr	r3, [r7, #4]
    363a:	2b1f      	cmp	r3, #31
    363c:	d9ed      	bls.n	361a <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    363e:	f242 0300 	movw	r3, #8192	; 0x2000
    3642:	f2ce 0304 	movt	r3, #57348	; 0xe004
    3646:	f242 0200 	movw	r2, #8192	; 0x2000
    364a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    364e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    3650:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    3654:	631a      	str	r2, [r3, #48]	; 0x30
}
    3656:	f107 0708 	add.w	r7, r7, #8
    365a:	46bd      	mov	sp, r7
    365c:	bd80      	pop	{r7, pc}
    365e:	bf00      	nop

00003660 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    3660:	b480      	push	{r7}
    3662:	b085      	sub	sp, #20
    3664:	af00      	add	r7, sp, #0
    3666:	4603      	mov	r3, r0
    3668:	6039      	str	r1, [r7, #0]
    366a:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    366c:	79fb      	ldrb	r3, [r7, #7]
    366e:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    3670:	68fb      	ldr	r3, [r7, #12]
    3672:	2b1f      	cmp	r3, #31
    3674:	d900      	bls.n	3678 <MSS_GPIO_config+0x18>
    3676:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    3678:	68fb      	ldr	r3, [r7, #12]
    367a:	2b1f      	cmp	r3, #31
    367c:	d808      	bhi.n	3690 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    367e:	68fa      	ldr	r2, [r7, #12]
    3680:	f24c 7314 	movw	r3, #50964	; 0xc714
    3684:	f2c0 0300 	movt	r3, #0
    3688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    368c:	683a      	ldr	r2, [r7, #0]
    368e:	601a      	str	r2, [r3, #0]
    }
}
    3690:	f107 0714 	add.w	r7, r7, #20
    3694:	46bd      	mov	sp, r7
    3696:	bc80      	pop	{r7}
    3698:	4770      	bx	lr
    369a:	bf00      	nop

0000369c <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    369c:	b480      	push	{r7}
    369e:	b085      	sub	sp, #20
    36a0:	af00      	add	r7, sp, #0
    36a2:	4602      	mov	r2, r0
    36a4:	460b      	mov	r3, r1
    36a6:	71fa      	strb	r2, [r7, #7]
    36a8:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    36aa:	79fb      	ldrb	r3, [r7, #7]
    36ac:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    36ae:	68fb      	ldr	r3, [r7, #12]
    36b0:	2b1f      	cmp	r3, #31
    36b2:	d900      	bls.n	36b6 <MSS_GPIO_set_output+0x1a>
    36b4:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    36b6:	68fb      	ldr	r3, [r7, #12]
    36b8:	2b1f      	cmp	r3, #31
    36ba:	d809      	bhi.n	36d0 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    36bc:	f240 0300 	movw	r3, #0
    36c0:	f2c4 2326 	movt	r3, #16934	; 0x4226
    36c4:	68fa      	ldr	r2, [r7, #12]
    36c6:	79b9      	ldrb	r1, [r7, #6]
    36c8:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    36cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    36d0:	f107 0714 	add.w	r7, r7, #20
    36d4:	46bd      	mov	sp, r7
    36d6:	bc80      	pop	{r7}
    36d8:	4770      	bx	lr
    36da:	bf00      	nop

000036dc <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    36dc:	b580      	push	{r7, lr}
    36de:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    36e0:	f000 fb38 	bl	3d54 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    36e4:	f000 fa3e 	bl	3b64 <ace_init_convert>
}
    36e8:	bd80      	pop	{r7, pc}
    36ea:	bf00      	nop

000036ec <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    36ec:	b490      	push	{r4, r7}
    36ee:	b086      	sub	sp, #24
    36f0:	af00      	add	r7, sp, #0
    36f2:	71f8      	strb	r0, [r7, #7]
    36f4:	71b9      	strb	r1, [r7, #6]
    36f6:	717a      	strb	r2, [r7, #5]
    36f8:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    36fa:	79fb      	ldrb	r3, [r7, #7]
    36fc:	2b02      	cmp	r3, #2
    36fe:	d900      	bls.n	3702 <ACE_configure_sdd+0x16>
    3700:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    3702:	79fb      	ldrb	r3, [r7, #7]
    3704:	2b02      	cmp	r3, #2
    3706:	f200 80bc 	bhi.w	3882 <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    370a:	f64c 0208 	movw	r2, #51208	; 0xc808
    370e:	f2c0 0200 	movt	r2, #0
    3712:	f107 030c 	add.w	r3, r7, #12
    3716:	6812      	ldr	r2, [r2, #0]
    3718:	4611      	mov	r1, r2
    371a:	8019      	strh	r1, [r3, #0]
    371c:	f103 0302 	add.w	r3, r3, #2
    3720:	ea4f 4212 	mov.w	r2, r2, lsr #16
    3724:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    3726:	f04f 0301 	mov.w	r3, #1
    372a:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    372c:	f04f 0300 	mov.w	r3, #0
    3730:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    3732:	79fb      	ldrb	r3, [r7, #7]
    3734:	f107 0218 	add.w	r2, r7, #24
    3738:	4413      	add	r3, r2
    373a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    373e:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    3740:	f240 0300 	movw	r3, #0
    3744:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3748:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    374c:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    374e:	f240 0300 	movw	r3, #0
    3752:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3756:	f04f 0200 	mov.w	r2, #0
    375a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    375e:	f240 0200 	movw	r2, #0
    3762:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3766:	7c79      	ldrb	r1, [r7, #17]
    3768:	460b      	mov	r3, r1
    376a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    376e:	440b      	add	r3, r1
    3770:	ea4f 1303 	mov.w	r3, r3, lsl #4
    3774:	4413      	add	r3, r2
    3776:	f503 7306 	add.w	r3, r3, #536	; 0x218
    377a:	797a      	ldrb	r2, [r7, #5]
    377c:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    377e:	797b      	ldrb	r3, [r7, #5]
    3780:	f003 0301 	and.w	r3, r3, #1
    3784:	b2db      	uxtb	r3, r3
    3786:	2b00      	cmp	r3, #0
    3788:	d002      	beq.n	3790 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    378a:	f04f 0300 	mov.w	r3, #0
    378e:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    3790:	797b      	ldrb	r3, [r7, #5]
    3792:	f003 0302 	and.w	r3, r3, #2
    3796:	2b00      	cmp	r3, #0
    3798:	d002      	beq.n	37a0 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    379a:	f04f 0301 	mov.w	r3, #1
    379e:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    37a0:	f240 0200 	movw	r2, #0
    37a4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    37a8:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    37aa:	f64c 0304 	movw	r3, #51204	; 0xc804
    37ae:	f2c0 0300 	movt	r3, #0
    37b2:	681b      	ldr	r3, [r3, #0]
    37b4:	79fc      	ldrb	r4, [r7, #7]
    37b6:	f897 c012 	ldrb.w	ip, [r7, #18]
    37ba:	7cf8      	ldrb	r0, [r7, #19]
    37bc:	ea4f 0444 	mov.w	r4, r4, lsl #1
    37c0:	44a4      	add	ip, r4
    37c2:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    37c6:	4460      	add	r0, ip
    37c8:	4403      	add	r3, r0
    37ca:	f103 0380 	add.w	r3, r3, #128	; 0x80
    37ce:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    37d0:	460b      	mov	r3, r1
    37d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    37d6:	440b      	add	r3, r1
    37d8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    37dc:	4413      	add	r3, r2
    37de:	f503 7304 	add.w	r3, r3, #528	; 0x210
    37e2:	4602      	mov	r2, r0
    37e4:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    37e6:	f240 0300 	movw	r3, #0
    37ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
    37ee:	697a      	ldr	r2, [r7, #20]
    37f0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    37f4:	79fa      	ldrb	r2, [r7, #7]
    37f6:	f24c 73d4 	movw	r3, #51156	; 0xc7d4
    37fa:	f2c0 0300 	movt	r3, #0
    37fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3802:	79ba      	ldrb	r2, [r7, #6]
    3804:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    3806:	79fa      	ldrb	r2, [r7, #7]
    3808:	f24c 73d4 	movw	r3, #51156	; 0xc7d4
    380c:	f2c0 0300 	movt	r3, #0
    3810:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    3814:	79f9      	ldrb	r1, [r7, #7]
    3816:	f24c 73d4 	movw	r3, #51156	; 0xc7d4
    381a:	f2c0 0300 	movt	r3, #0
    381e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    3822:	681b      	ldr	r3, [r3, #0]
    3824:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    3828:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    382a:	793b      	ldrb	r3, [r7, #4]
    382c:	2b00      	cmp	r3, #0
    382e:	d115      	bne.n	385c <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    3830:	f240 0300 	movw	r3, #0
    3834:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3838:	f240 0200 	movw	r2, #0
    383c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3840:	6911      	ldr	r1, [r2, #16]
    3842:	79f8      	ldrb	r0, [r7, #7]
    3844:	f24c 72e0 	movw	r2, #51168	; 0xc7e0
    3848:	f2c0 0200 	movt	r2, #0
    384c:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    3850:	ea6f 0202 	mvn.w	r2, r2
    3854:	ea01 0202 	and.w	r2, r1, r2
    3858:	611a      	str	r2, [r3, #16]
    385a:	e012      	b.n	3882 <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    385c:	f240 0300 	movw	r3, #0
    3860:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3864:	f240 0200 	movw	r2, #0
    3868:	f2c4 0202 	movt	r2, #16386	; 0x4002
    386c:	6911      	ldr	r1, [r2, #16]
    386e:	79f8      	ldrb	r0, [r7, #7]
    3870:	f24c 72e0 	movw	r2, #51168	; 0xc7e0
    3874:	f2c0 0200 	movt	r2, #0
    3878:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    387c:	ea41 0202 	orr.w	r2, r1, r2
    3880:	611a      	str	r2, [r3, #16]
        }
    }
}
    3882:	f107 0718 	add.w	r7, r7, #24
    3886:	46bd      	mov	sp, r7
    3888:	bc90      	pop	{r4, r7}
    388a:	4770      	bx	lr

0000388c <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    388c:	b480      	push	{r7}
    388e:	b083      	sub	sp, #12
    3890:	af00      	add	r7, sp, #0
    3892:	4603      	mov	r3, r0
    3894:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    3896:	79fb      	ldrb	r3, [r7, #7]
    3898:	2b02      	cmp	r3, #2
    389a:	d900      	bls.n	389e <ACE_enable_sdd+0x12>
    389c:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    389e:	79fb      	ldrb	r3, [r7, #7]
    38a0:	2b02      	cmp	r3, #2
    38a2:	d811      	bhi.n	38c8 <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    38a4:	79fa      	ldrb	r2, [r7, #7]
    38a6:	f24c 73d4 	movw	r3, #51156	; 0xc7d4
    38aa:	f2c0 0300 	movt	r3, #0
    38ae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    38b2:	79f9      	ldrb	r1, [r7, #7]
    38b4:	f24c 73d4 	movw	r3, #51156	; 0xc7d4
    38b8:	f2c0 0300 	movt	r3, #0
    38bc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    38c0:	681b      	ldr	r3, [r3, #0]
    38c2:	f043 0320 	orr.w	r3, r3, #32
    38c6:	6013      	str	r3, [r2, #0]
    }
}
    38c8:	f107 070c 	add.w	r7, r7, #12
    38cc:	46bd      	mov	sp, r7
    38ce:	bc80      	pop	{r7}
    38d0:	4770      	bx	lr
    38d2:	bf00      	nop

000038d4 <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    38d4:	b480      	push	{r7}
    38d6:	b083      	sub	sp, #12
    38d8:	af00      	add	r7, sp, #0
    38da:	4603      	mov	r3, r0
    38dc:	6039      	str	r1, [r7, #0]
    38de:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    38e0:	79fb      	ldrb	r3, [r7, #7]
    38e2:	2b02      	cmp	r3, #2
    38e4:	d900      	bls.n	38e8 <ACE_set_sdd_value+0x14>
    38e6:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    38e8:	79fb      	ldrb	r3, [r7, #7]
    38ea:	2b02      	cmp	r3, #2
    38ec:	d813      	bhi.n	3916 <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    38ee:	79fa      	ldrb	r2, [r7, #7]
    38f0:	f24c 73f8 	movw	r3, #51192	; 0xc7f8
    38f4:	f2c0 0300 	movt	r3, #0
    38f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    38fc:	683a      	ldr	r2, [r7, #0]
    38fe:	ea4f 4212 	mov.w	r2, r2, lsr #16
    3902:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    3904:	79fa      	ldrb	r2, [r7, #7]
    3906:	f24c 73ec 	movw	r3, #51180	; 0xc7ec
    390a:	f2c0 0300 	movt	r3, #0
    390e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    3912:	683a      	ldr	r2, [r7, #0]
    3914:	601a      	str	r2, [r3, #0]
    }
}
    3916:	f107 070c 	add.w	r7, r7, #12
    391a:	46bd      	mov	sp, r7
    391c:	bc80      	pop	{r7}
    391e:	4770      	bx	lr

00003920 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    3920:	b480      	push	{r7}
    3922:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    3924:	46bd      	mov	sp, r7
    3926:	bc80      	pop	{r7}
    3928:	4770      	bx	lr
    392a:	bf00      	nop

0000392c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    392c:	b580      	push	{r7, lr}
    392e:	b08a      	sub	sp, #40	; 0x28
    3930:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    3932:	f64c 030c 	movw	r3, #51212	; 0xc80c
    3936:	f2c0 0300 	movt	r3, #0
    393a:	46bc      	mov	ip, r7
    393c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    393e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    3942:	f242 0300 	movw	r3, #8192	; 0x2000
    3946:	f2ce 0304 	movt	r3, #57348	; 0xe004
    394a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    394c:	ea4f 0393 	mov.w	r3, r3, lsr #2
    3950:	f003 0303 	and.w	r3, r3, #3
    3954:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3958:	f107 0228 	add.w	r2, r7, #40	; 0x28
    395c:	4413      	add	r3, r2
    395e:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3962:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    3964:	f242 0300 	movw	r3, #8192	; 0x2000
    3968:	f2ce 0304 	movt	r3, #57348	; 0xe004
    396c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    396e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3972:	f003 0303 	and.w	r3, r3, #3
    3976:	ea4f 0383 	mov.w	r3, r3, lsl #2
    397a:	f107 0228 	add.w	r2, r7, #40	; 0x28
    397e:	4413      	add	r3, r2
    3980:	f853 3c28 	ldr.w	r3, [r3, #-40]
    3984:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    3986:	f242 0300 	movw	r3, #8192	; 0x2000
    398a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    398e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3990:	ea4f 1393 	mov.w	r3, r3, lsr #6
    3994:	f003 0303 	and.w	r3, r3, #3
    3998:	ea4f 0383 	mov.w	r3, r3, lsl #2
    399c:	f107 0228 	add.w	r2, r7, #40	; 0x28
    39a0:	4413      	add	r3, r2
    39a2:	f853 3c28 	ldr.w	r3, [r3, #-40]
    39a6:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    39a8:	f242 0300 	movw	r3, #8192	; 0x2000
    39ac:	f2ce 0304 	movt	r3, #57348	; 0xe004
    39b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    39b2:	ea4f 2313 	mov.w	r3, r3, lsr #8
    39b6:	f003 031f 	and.w	r3, r3, #31
    39ba:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    39bc:	f242 0300 	movw	r3, #8192	; 0x2000
    39c0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    39c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    39c6:	ea4f 3353 	mov.w	r3, r3, lsr #13
    39ca:	f003 0301 	and.w	r3, r3, #1
    39ce:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    39d0:	6a3b      	ldr	r3, [r7, #32]
    39d2:	f103 0301 	add.w	r3, r3, #1
    39d6:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    39d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    39da:	2b00      	cmp	r3, #0
    39dc:	d003      	beq.n	39e6 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    39de:	69fb      	ldr	r3, [r7, #28]
    39e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    39e4:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    39e6:	f000 f849 	bl	3a7c <GetSystemClock>
    39ea:	4602      	mov	r2, r0
    39ec:	f64d 5344 	movw	r3, #56644	; 0xdd44
    39f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    39f4:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    39f6:	f64d 5344 	movw	r3, #56644	; 0xdd44
    39fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    39fe:	681a      	ldr	r2, [r3, #0]
    3a00:	693b      	ldr	r3, [r7, #16]
    3a02:	fbb2 f2f3 	udiv	r2, r2, r3
    3a06:	f64d 5348 	movw	r3, #56648	; 0xdd48
    3a0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a0e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    3a10:	f64d 5344 	movw	r3, #56644	; 0xdd44
    3a14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a18:	681a      	ldr	r2, [r3, #0]
    3a1a:	697b      	ldr	r3, [r7, #20]
    3a1c:	fbb2 f2f3 	udiv	r2, r2, r3
    3a20:	f64d 534c 	movw	r3, #56652	; 0xdd4c
    3a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a28:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    3a2a:	f64d 5344 	movw	r3, #56644	; 0xdd44
    3a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a32:	681a      	ldr	r2, [r3, #0]
    3a34:	69bb      	ldr	r3, [r7, #24]
    3a36:	fbb2 f2f3 	udiv	r2, r2, r3
    3a3a:	f64d 5350 	movw	r3, #56656	; 0xdd50
    3a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a42:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    3a44:	f64d 5344 	movw	r3, #56644	; 0xdd44
    3a48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a4c:	681a      	ldr	r2, [r3, #0]
    3a4e:	69fb      	ldr	r3, [r7, #28]
    3a50:	fbb2 f2f3 	udiv	r2, r2, r3
    3a54:	f64d 5354 	movw	r3, #56660	; 0xdd54
    3a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a5c:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    3a5e:	f64d 5344 	movw	r3, #56644	; 0xdd44
    3a62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a66:	681a      	ldr	r2, [r3, #0]
    3a68:	f64d 5340 	movw	r3, #56640	; 0xdd40
    3a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a70:	601a      	str	r2, [r3, #0]
}
    3a72:	f107 0728 	add.w	r7, r7, #40	; 0x28
    3a76:	46bd      	mov	sp, r7
    3a78:	bd80      	pop	{r7, pc}
    3a7a:	bf00      	nop

00003a7c <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    3a7c:	b480      	push	{r7}
    3a7e:	b08b      	sub	sp, #44	; 0x2c
    3a80:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    3a82:	f04f 0300 	mov.w	r3, #0
    3a86:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    3a88:	f640 031c 	movw	r3, #2076	; 0x81c
    3a8c:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3a90:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    3a92:	f240 2330 	movw	r3, #560	; 0x230
    3a96:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3a9a:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    3a9c:	68fb      	ldr	r3, [r7, #12]
    3a9e:	681b      	ldr	r3, [r3, #0]
    3aa0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    3aa4:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    3aa6:	693a      	ldr	r2, [r7, #16]
    3aa8:	f241 13cf 	movw	r3, #4559	; 0x11cf
    3aac:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    3ab0:	429a      	cmp	r2, r3
    3ab2:	d108      	bne.n	3ac6 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    3ab4:	f64e 732c 	movw	r3, #61228	; 0xef2c
    3ab8:	f2c6 0301 	movt	r3, #24577	; 0x6001
    3abc:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    3abe:	697b      	ldr	r3, [r7, #20]
    3ac0:	681b      	ldr	r3, [r3, #0]
    3ac2:	607b      	str	r3, [r7, #4]
    3ac4:	e03d      	b.n	3b42 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    3ac6:	68bb      	ldr	r3, [r7, #8]
    3ac8:	681a      	ldr	r2, [r3, #0]
    3aca:	f244 3341 	movw	r3, #17217	; 0x4341
    3ace:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    3ad2:	429a      	cmp	r2, r3
    3ad4:	d135      	bne.n	3b42 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    3ad6:	f640 0340 	movw	r3, #2112	; 0x840
    3ada:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3ade:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    3ae0:	69bb      	ldr	r3, [r7, #24]
    3ae2:	681b      	ldr	r3, [r3, #0]
    3ae4:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    3ae6:	69fb      	ldr	r3, [r7, #28]
    3ae8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    3aec:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    3aee:	69fa      	ldr	r2, [r7, #28]
    3af0:	f240 3300 	movw	r3, #768	; 0x300
    3af4:	f2c0 0301 	movt	r3, #1
    3af8:	429a      	cmp	r2, r3
    3afa:	d922      	bls.n	3b42 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    3afc:	69fa      	ldr	r2, [r7, #28]
    3afe:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3b02:	f2c0 0301 	movt	r3, #1
    3b06:	429a      	cmp	r2, r3
    3b08:	d808      	bhi.n	3b1c <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    3b0a:	f241 632c 	movw	r3, #5676	; 0x162c
    3b0e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3b12:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    3b14:	6a3b      	ldr	r3, [r7, #32]
    3b16:	681b      	ldr	r3, [r3, #0]
    3b18:	607b      	str	r3, [r7, #4]
    3b1a:	e012      	b.n	3b42 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    3b1c:	69fa      	ldr	r2, [r7, #28]
    3b1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3b22:	f2c0 0302 	movt	r3, #2
    3b26:	429a      	cmp	r2, r3
    3b28:	d808      	bhi.n	3b3c <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    3b2a:	f641 63ac 	movw	r3, #7852	; 0x1eac
    3b2e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    3b32:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    3b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3b36:	681b      	ldr	r3, [r3, #0]
    3b38:	607b      	str	r3, [r7, #4]
    3b3a:	e002      	b.n	3b42 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    3b3c:	f04f 0300 	mov.w	r3, #0
    3b40:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    3b42:	687b      	ldr	r3, [r7, #4]
    3b44:	2b00      	cmp	r3, #0
    3b46:	d105      	bne.n	3b54 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    3b48:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    3b4a:	f647 0340 	movw	r3, #30784	; 0x7840
    3b4e:	f2c0 137d 	movt	r3, #381	; 0x17d
    3b52:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    3b54:	687b      	ldr	r3, [r7, #4]
}
    3b56:	4618      	mov	r0, r3
    3b58:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    3b5c:	46bd      	mov	sp, r7
    3b5e:	bc80      	pop	{r7}
    3b60:	4770      	bx	lr
    3b62:	bf00      	nop

00003b64 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    3b64:	b480      	push	{r7}
    3b66:	b087      	sub	sp, #28
    3b68:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    3b6a:	f240 0300 	movw	r3, #0
    3b6e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3b72:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    3b76:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    3b78:	f240 0300 	movw	r3, #0
    3b7c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3b80:	f04f 0200 	mov.w	r2, #0
    3b84:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    3b88:	f04f 0300 	mov.w	r3, #0
    3b8c:	71fb      	strb	r3, [r7, #7]
    3b8e:	e039      	b.n	3c04 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    3b90:	79fb      	ldrb	r3, [r7, #7]
    3b92:	ea4f 0353 	mov.w	r3, r3, lsr #1
    3b96:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    3b98:	f240 0200 	movw	r2, #0
    3b9c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3ba0:	7c79      	ldrb	r1, [r7, #17]
    3ba2:	460b      	mov	r3, r1
    3ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3ba8:	440b      	add	r3, r1
    3baa:	ea4f 1303 	mov.w	r3, r3, lsl #4
    3bae:	4413      	add	r3, r2
    3bb0:	f503 7308 	add.w	r3, r3, #544	; 0x220
    3bb4:	791b      	ldrb	r3, [r3, #4]
    3bb6:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    3bb8:	79fb      	ldrb	r3, [r7, #7]
    3bba:	f003 0301 	and.w	r3, r3, #1
    3bbe:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    3bc0:	7cfb      	ldrb	r3, [r7, #19]
    3bc2:	2b00      	cmp	r3, #0
    3bc4:	d00d      	beq.n	3be2 <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    3bc6:	79f9      	ldrb	r1, [r7, #7]
    3bc8:	7cbb      	ldrb	r3, [r7, #18]
    3bca:	ea4f 1353 	mov.w	r3, r3, lsr #5
    3bce:	b2db      	uxtb	r3, r3
    3bd0:	461a      	mov	r2, r3
    3bd2:	f002 0203 	and.w	r2, r2, #3
    3bd6:	f24e 3318 	movw	r3, #58136	; 0xe318
    3bda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3bde:	545a      	strb	r2, [r3, r1]
    3be0:	e00c      	b.n	3bfc <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    3be2:	79f9      	ldrb	r1, [r7, #7]
    3be4:	7cbb      	ldrb	r3, [r7, #18]
    3be6:	ea4f 0353 	mov.w	r3, r3, lsr #1
    3bea:	b2db      	uxtb	r3, r3
    3bec:	461a      	mov	r2, r3
    3bee:	f002 0203 	and.w	r2, r2, #3
    3bf2:	f24e 3318 	movw	r3, #58136	; 0xe318
    3bf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3bfa:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    3bfc:	79fb      	ldrb	r3, [r7, #7]
    3bfe:	f103 0301 	add.w	r3, r3, #1
    3c02:	71fb      	strb	r3, [r7, #7]
    3c04:	79fb      	ldrb	r3, [r7, #7]
    3c06:	2b09      	cmp	r3, #9
    3c08:	d9c2      	bls.n	3b90 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    3c0a:	f04f 0300 	mov.w	r3, #0
    3c0e:	60bb      	str	r3, [r7, #8]
    3c10:	e073      	b.n	3cfa <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    3c12:	68ba      	ldr	r2, [r7, #8]
    3c14:	f64d 5358 	movw	r3, #56664	; 0xdd58
    3c18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c1c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3c20:	4413      	add	r3, r2
    3c22:	791b      	ldrb	r3, [r3, #4]
    3c24:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    3c26:	7dba      	ldrb	r2, [r7, #22]
    3c28:	f64c 0354 	movw	r3, #51284	; 0xc854
    3c2c:	f2c0 0300 	movt	r3, #0
    3c30:	5c9b      	ldrb	r3, [r3, r2]
    3c32:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    3c34:	7dba      	ldrb	r2, [r7, #22]
    3c36:	f64c 0324 	movw	r3, #51236	; 0xc824
    3c3a:	f2c0 0300 	movt	r3, #0
    3c3e:	5c9b      	ldrb	r3, [r3, r2]
    3c40:	2b01      	cmp	r3, #1
    3c42:	d007      	beq.n	3c54 <ace_init_convert+0xf0>
    3c44:	2b02      	cmp	r3, #2
    3c46:	d027      	beq.n	3c98 <ace_init_convert+0x134>
    3c48:	2b00      	cmp	r3, #0
    3c4a:	d147      	bne.n	3cdc <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    3c4c:	f04f 0300 	mov.w	r3, #0
    3c50:	75fb      	strb	r3, [r7, #23]
                break;
    3c52:	e047      	b.n	3ce4 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    3c54:	7d3b      	ldrb	r3, [r7, #20]
    3c56:	2bff      	cmp	r3, #255	; 0xff
    3c58:	d100      	bne.n	3c5c <ace_init_convert+0xf8>
    3c5a:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    3c5c:	f240 0200 	movw	r2, #0
    3c60:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3c64:	7d39      	ldrb	r1, [r7, #20]
    3c66:	460b      	mov	r3, r1
    3c68:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3c6c:	440b      	add	r3, r1
    3c6e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    3c72:	4413      	add	r3, r2
    3c74:	f503 7308 	add.w	r3, r3, #544	; 0x220
    3c78:	7a1b      	ldrb	r3, [r3, #8]
    3c7a:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    3c7c:	7d7b      	ldrb	r3, [r7, #21]
    3c7e:	f003 0301 	and.w	r3, r3, #1
    3c82:	b2db      	uxtb	r3, r3
    3c84:	2b00      	cmp	r3, #0
    3c86:	d003      	beq.n	3c90 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    3c88:	f04f 0300 	mov.w	r3, #0
    3c8c:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    3c8e:	e029      	b.n	3ce4 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    3c90:	f04f 0301 	mov.w	r3, #1
    3c94:	75fb      	strb	r3, [r7, #23]
                }
                break;
    3c96:	e025      	b.n	3ce4 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    3c98:	7d3b      	ldrb	r3, [r7, #20]
    3c9a:	2bff      	cmp	r3, #255	; 0xff
    3c9c:	d100      	bne.n	3ca0 <ace_init_convert+0x13c>
    3c9e:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    3ca0:	f240 0200 	movw	r2, #0
    3ca4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    3ca8:	7d39      	ldrb	r1, [r7, #20]
    3caa:	460b      	mov	r3, r1
    3cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3cb0:	440b      	add	r3, r1
    3cb2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    3cb6:	4413      	add	r3, r2
    3cb8:	f503 730a 	add.w	r3, r3, #552	; 0x228
    3cbc:	791b      	ldrb	r3, [r3, #4]
    3cbe:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    3cc0:	7d7b      	ldrb	r3, [r7, #21]
    3cc2:	f003 0301 	and.w	r3, r3, #1
    3cc6:	b2db      	uxtb	r3, r3
    3cc8:	2b00      	cmp	r3, #0
    3cca:	d003      	beq.n	3cd4 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    3ccc:	f04f 0300 	mov.w	r3, #0
    3cd0:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    3cd2:	e007      	b.n	3ce4 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    3cd4:	f04f 0302 	mov.w	r3, #2
    3cd8:	75fb      	strb	r3, [r7, #23]
                }
                break;
    3cda:	e003      	b.n	3ce4 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    3cdc:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    3cde:	f04f 0300 	mov.w	r3, #0
    3ce2:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    3ce4:	68ba      	ldr	r2, [r7, #8]
    3ce6:	f24e 3324 	movw	r3, #58148	; 0xe324
    3cea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3cee:	7df9      	ldrb	r1, [r7, #23]
    3cf0:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    3cf2:	68bb      	ldr	r3, [r7, #8]
    3cf4:	f103 0301 	add.w	r3, r3, #1
    3cf8:	60bb      	str	r3, [r7, #8]
    3cfa:	68bb      	ldr	r3, [r7, #8]
    3cfc:	2b00      	cmp	r3, #0
    3cfe:	dd88      	ble.n	3c12 <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    3d00:	f240 0300 	movw	r3, #0
    3d04:	f2c4 0302 	movt	r3, #16386	; 0x4002
    3d08:	68fa      	ldr	r2, [r7, #12]
    3d0a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    3d0e:	f107 071c 	add.w	r7, r7, #28
    3d12:	46bd      	mov	sp, r7
    3d14:	bc80      	pop	{r7}
    3d16:	4770      	bx	lr

00003d18 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    3d18:	b480      	push	{r7}
    3d1a:	b083      	sub	sp, #12
    3d1c:	af00      	add	r7, sp, #0
    3d1e:	4603      	mov	r3, r0
    3d20:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    3d22:	f24e 1300 	movw	r3, #57600	; 0xe100
    3d26:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3d2a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    3d2e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    3d32:	88f9      	ldrh	r1, [r7, #6]
    3d34:	f001 011f 	and.w	r1, r1, #31
    3d38:	f04f 0001 	mov.w	r0, #1
    3d3c:	fa00 f101 	lsl.w	r1, r0, r1
    3d40:	f102 0260 	add.w	r2, r2, #96	; 0x60
    3d44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3d48:	f107 070c 	add.w	r7, r7, #12
    3d4c:	46bd      	mov	sp, r7
    3d4e:	bc80      	pop	{r7}
    3d50:	4770      	bx	lr
    3d52:	bf00      	nop

00003d54 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    3d54:	b480      	push	{r7}
    3d56:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    3d58:	46bd      	mov	sp, r7
    3d5a:	bc80      	pop	{r7}
    3d5c:	4770      	bx	lr
    3d5e:	bf00      	nop

00003d60 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    3d60:	b480      	push	{r7}
    3d62:	b083      	sub	sp, #12
    3d64:	af00      	add	r7, sp, #0
    3d66:	4603      	mov	r3, r0
    3d68:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3d6a:	f107 070c 	add.w	r7, r7, #12
    3d6e:	46bd      	mov	sp, r7
    3d70:	bc80      	pop	{r7}
    3d72:	4770      	bx	lr

00003d74 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    3d74:	4668      	mov	r0, sp
    3d76:	f020 0107 	bic.w	r1, r0, #7
    3d7a:	468d      	mov	sp, r1
    3d7c:	b589      	push	{r0, r3, r7, lr}
    3d7e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    3d80:	f04f 0000 	mov.w	r0, #0
    3d84:	f7ff ffec 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    3d88:	f04f 0076 	mov.w	r0, #118	; 0x76
    3d8c:	f7ff ffc4 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    3d90:	46bd      	mov	sp, r7
    3d92:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3d96:	4685      	mov	sp, r0
    3d98:	4770      	bx	lr
    3d9a:	bf00      	nop

00003d9c <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    3d9c:	4668      	mov	r0, sp
    3d9e:	f020 0107 	bic.w	r1, r0, #7
    3da2:	468d      	mov	sp, r1
    3da4:	b589      	push	{r0, r3, r7, lr}
    3da6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    3da8:	f04f 0001 	mov.w	r0, #1
    3dac:	f7ff ffd8 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    3db0:	f04f 0077 	mov.w	r0, #119	; 0x77
    3db4:	f7ff ffb0 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    3db8:	46bd      	mov	sp, r7
    3dba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3dbe:	4685      	mov	sp, r0
    3dc0:	4770      	bx	lr
    3dc2:	bf00      	nop

00003dc4 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    3dc4:	4668      	mov	r0, sp
    3dc6:	f020 0107 	bic.w	r1, r0, #7
    3dca:	468d      	mov	sp, r1
    3dcc:	b589      	push	{r0, r3, r7, lr}
    3dce:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    3dd0:	f04f 0002 	mov.w	r0, #2
    3dd4:	f7ff ffc4 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    3dd8:	f04f 0078 	mov.w	r0, #120	; 0x78
    3ddc:	f7ff ff9c 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    3de0:	46bd      	mov	sp, r7
    3de2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3de6:	4685      	mov	sp, r0
    3de8:	4770      	bx	lr
    3dea:	bf00      	nop

00003dec <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    3dec:	4668      	mov	r0, sp
    3dee:	f020 0107 	bic.w	r1, r0, #7
    3df2:	468d      	mov	sp, r1
    3df4:	b589      	push	{r0, r3, r7, lr}
    3df6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    3df8:	f04f 0003 	mov.w	r0, #3
    3dfc:	f7ff ffb0 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    3e00:	f04f 0079 	mov.w	r0, #121	; 0x79
    3e04:	f7ff ff88 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    3e08:	46bd      	mov	sp, r7
    3e0a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3e0e:	4685      	mov	sp, r0
    3e10:	4770      	bx	lr
    3e12:	bf00      	nop

00003e14 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    3e14:	4668      	mov	r0, sp
    3e16:	f020 0107 	bic.w	r1, r0, #7
    3e1a:	468d      	mov	sp, r1
    3e1c:	b589      	push	{r0, r3, r7, lr}
    3e1e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    3e20:	f04f 0004 	mov.w	r0, #4
    3e24:	f7ff ff9c 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    3e28:	f04f 007a 	mov.w	r0, #122	; 0x7a
    3e2c:	f7ff ff74 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    3e30:	46bd      	mov	sp, r7
    3e32:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3e36:	4685      	mov	sp, r0
    3e38:	4770      	bx	lr
    3e3a:	bf00      	nop

00003e3c <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    3e3c:	4668      	mov	r0, sp
    3e3e:	f020 0107 	bic.w	r1, r0, #7
    3e42:	468d      	mov	sp, r1
    3e44:	b589      	push	{r0, r3, r7, lr}
    3e46:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    3e48:	f04f 0005 	mov.w	r0, #5
    3e4c:	f7ff ff88 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    3e50:	f04f 007b 	mov.w	r0, #123	; 0x7b
    3e54:	f7ff ff60 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    3e58:	46bd      	mov	sp, r7
    3e5a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3e5e:	4685      	mov	sp, r0
    3e60:	4770      	bx	lr
    3e62:	bf00      	nop

00003e64 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    3e64:	4668      	mov	r0, sp
    3e66:	f020 0107 	bic.w	r1, r0, #7
    3e6a:	468d      	mov	sp, r1
    3e6c:	b589      	push	{r0, r3, r7, lr}
    3e6e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    3e70:	f04f 0006 	mov.w	r0, #6
    3e74:	f7ff ff74 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    3e78:	f04f 007c 	mov.w	r0, #124	; 0x7c
    3e7c:	f7ff ff4c 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    3e80:	46bd      	mov	sp, r7
    3e82:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3e86:	4685      	mov	sp, r0
    3e88:	4770      	bx	lr
    3e8a:	bf00      	nop

00003e8c <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    3e8c:	4668      	mov	r0, sp
    3e8e:	f020 0107 	bic.w	r1, r0, #7
    3e92:	468d      	mov	sp, r1
    3e94:	b589      	push	{r0, r3, r7, lr}
    3e96:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    3e98:	f04f 0007 	mov.w	r0, #7
    3e9c:	f7ff ff60 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    3ea0:	f04f 007d 	mov.w	r0, #125	; 0x7d
    3ea4:	f7ff ff38 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    3ea8:	46bd      	mov	sp, r7
    3eaa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3eae:	4685      	mov	sp, r0
    3eb0:	4770      	bx	lr
    3eb2:	bf00      	nop

00003eb4 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    3eb4:	4668      	mov	r0, sp
    3eb6:	f020 0107 	bic.w	r1, r0, #7
    3eba:	468d      	mov	sp, r1
    3ebc:	b589      	push	{r0, r3, r7, lr}
    3ebe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    3ec0:	f04f 0008 	mov.w	r0, #8
    3ec4:	f7ff ff4c 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    3ec8:	f04f 007e 	mov.w	r0, #126	; 0x7e
    3ecc:	f7ff ff24 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    3ed0:	46bd      	mov	sp, r7
    3ed2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3ed6:	4685      	mov	sp, r0
    3ed8:	4770      	bx	lr
    3eda:	bf00      	nop

00003edc <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    3edc:	4668      	mov	r0, sp
    3ede:	f020 0107 	bic.w	r1, r0, #7
    3ee2:	468d      	mov	sp, r1
    3ee4:	b589      	push	{r0, r3, r7, lr}
    3ee6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    3ee8:	f04f 0009 	mov.w	r0, #9
    3eec:	f7ff ff38 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    3ef0:	f04f 007f 	mov.w	r0, #127	; 0x7f
    3ef4:	f7ff ff10 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    3ef8:	46bd      	mov	sp, r7
    3efa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3efe:	4685      	mov	sp, r0
    3f00:	4770      	bx	lr
    3f02:	bf00      	nop

00003f04 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    3f04:	4668      	mov	r0, sp
    3f06:	f020 0107 	bic.w	r1, r0, #7
    3f0a:	468d      	mov	sp, r1
    3f0c:	b589      	push	{r0, r3, r7, lr}
    3f0e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    3f10:	f04f 000a 	mov.w	r0, #10
    3f14:	f7ff ff24 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    3f18:	f04f 0080 	mov.w	r0, #128	; 0x80
    3f1c:	f7ff fefc 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    3f20:	46bd      	mov	sp, r7
    3f22:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3f26:	4685      	mov	sp, r0
    3f28:	4770      	bx	lr
    3f2a:	bf00      	nop

00003f2c <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    3f2c:	4668      	mov	r0, sp
    3f2e:	f020 0107 	bic.w	r1, r0, #7
    3f32:	468d      	mov	sp, r1
    3f34:	b589      	push	{r0, r3, r7, lr}
    3f36:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    3f38:	f04f 000b 	mov.w	r0, #11
    3f3c:	f7ff ff10 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    3f40:	f04f 0081 	mov.w	r0, #129	; 0x81
    3f44:	f7ff fee8 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    3f48:	46bd      	mov	sp, r7
    3f4a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3f4e:	4685      	mov	sp, r0
    3f50:	4770      	bx	lr
    3f52:	bf00      	nop

00003f54 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    3f54:	4668      	mov	r0, sp
    3f56:	f020 0107 	bic.w	r1, r0, #7
    3f5a:	468d      	mov	sp, r1
    3f5c:	b589      	push	{r0, r3, r7, lr}
    3f5e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    3f60:	f04f 000c 	mov.w	r0, #12
    3f64:	f7ff fefc 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    3f68:	f04f 0082 	mov.w	r0, #130	; 0x82
    3f6c:	f7ff fed4 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    3f70:	46bd      	mov	sp, r7
    3f72:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3f76:	4685      	mov	sp, r0
    3f78:	4770      	bx	lr
    3f7a:	bf00      	nop

00003f7c <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    3f7c:	4668      	mov	r0, sp
    3f7e:	f020 0107 	bic.w	r1, r0, #7
    3f82:	468d      	mov	sp, r1
    3f84:	b589      	push	{r0, r3, r7, lr}
    3f86:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    3f88:	f04f 000d 	mov.w	r0, #13
    3f8c:	f7ff fee8 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    3f90:	f04f 0083 	mov.w	r0, #131	; 0x83
    3f94:	f7ff fec0 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    3f98:	46bd      	mov	sp, r7
    3f9a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3f9e:	4685      	mov	sp, r0
    3fa0:	4770      	bx	lr
    3fa2:	bf00      	nop

00003fa4 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    3fa4:	4668      	mov	r0, sp
    3fa6:	f020 0107 	bic.w	r1, r0, #7
    3faa:	468d      	mov	sp, r1
    3fac:	b589      	push	{r0, r3, r7, lr}
    3fae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    3fb0:	f04f 000e 	mov.w	r0, #14
    3fb4:	f7ff fed4 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    3fb8:	f04f 0084 	mov.w	r0, #132	; 0x84
    3fbc:	f7ff feac 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    3fc0:	46bd      	mov	sp, r7
    3fc2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3fc6:	4685      	mov	sp, r0
    3fc8:	4770      	bx	lr
    3fca:	bf00      	nop

00003fcc <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    3fcc:	4668      	mov	r0, sp
    3fce:	f020 0107 	bic.w	r1, r0, #7
    3fd2:	468d      	mov	sp, r1
    3fd4:	b589      	push	{r0, r3, r7, lr}
    3fd6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    3fd8:	f04f 000f 	mov.w	r0, #15
    3fdc:	f7ff fec0 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    3fe0:	f04f 0085 	mov.w	r0, #133	; 0x85
    3fe4:	f7ff fe98 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    3fe8:	46bd      	mov	sp, r7
    3fea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3fee:	4685      	mov	sp, r0
    3ff0:	4770      	bx	lr
    3ff2:	bf00      	nop

00003ff4 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    3ff4:	4668      	mov	r0, sp
    3ff6:	f020 0107 	bic.w	r1, r0, #7
    3ffa:	468d      	mov	sp, r1
    3ffc:	b589      	push	{r0, r3, r7, lr}
    3ffe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    4000:	f04f 0010 	mov.w	r0, #16
    4004:	f7ff feac 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    4008:	f04f 0086 	mov.w	r0, #134	; 0x86
    400c:	f7ff fe84 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    4010:	46bd      	mov	sp, r7
    4012:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4016:	4685      	mov	sp, r0
    4018:	4770      	bx	lr
    401a:	bf00      	nop

0000401c <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    401c:	4668      	mov	r0, sp
    401e:	f020 0107 	bic.w	r1, r0, #7
    4022:	468d      	mov	sp, r1
    4024:	b589      	push	{r0, r3, r7, lr}
    4026:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    4028:	f04f 0011 	mov.w	r0, #17
    402c:	f7ff fe98 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    4030:	f04f 0087 	mov.w	r0, #135	; 0x87
    4034:	f7ff fe70 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    4038:	46bd      	mov	sp, r7
    403a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    403e:	4685      	mov	sp, r0
    4040:	4770      	bx	lr
    4042:	bf00      	nop

00004044 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    4044:	4668      	mov	r0, sp
    4046:	f020 0107 	bic.w	r1, r0, #7
    404a:	468d      	mov	sp, r1
    404c:	b589      	push	{r0, r3, r7, lr}
    404e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    4050:	f04f 0012 	mov.w	r0, #18
    4054:	f7ff fe84 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    4058:	f04f 0088 	mov.w	r0, #136	; 0x88
    405c:	f7ff fe5c 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    4060:	46bd      	mov	sp, r7
    4062:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4066:	4685      	mov	sp, r0
    4068:	4770      	bx	lr
    406a:	bf00      	nop

0000406c <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    406c:	4668      	mov	r0, sp
    406e:	f020 0107 	bic.w	r1, r0, #7
    4072:	468d      	mov	sp, r1
    4074:	b589      	push	{r0, r3, r7, lr}
    4076:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    4078:	f04f 0013 	mov.w	r0, #19
    407c:	f7ff fe70 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    4080:	f04f 0089 	mov.w	r0, #137	; 0x89
    4084:	f7ff fe48 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    4088:	46bd      	mov	sp, r7
    408a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    408e:	4685      	mov	sp, r0
    4090:	4770      	bx	lr
    4092:	bf00      	nop

00004094 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    4094:	4668      	mov	r0, sp
    4096:	f020 0107 	bic.w	r1, r0, #7
    409a:	468d      	mov	sp, r1
    409c:	b589      	push	{r0, r3, r7, lr}
    409e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    40a0:	f04f 0014 	mov.w	r0, #20
    40a4:	f7ff fe5c 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    40a8:	f04f 008a 	mov.w	r0, #138	; 0x8a
    40ac:	f7ff fe34 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    40b0:	46bd      	mov	sp, r7
    40b2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    40b6:	4685      	mov	sp, r0
    40b8:	4770      	bx	lr
    40ba:	bf00      	nop

000040bc <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    40bc:	4668      	mov	r0, sp
    40be:	f020 0107 	bic.w	r1, r0, #7
    40c2:	468d      	mov	sp, r1
    40c4:	b589      	push	{r0, r3, r7, lr}
    40c6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    40c8:	f04f 0015 	mov.w	r0, #21
    40cc:	f7ff fe48 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    40d0:	f04f 008b 	mov.w	r0, #139	; 0x8b
    40d4:	f7ff fe20 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    40d8:	46bd      	mov	sp, r7
    40da:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    40de:	4685      	mov	sp, r0
    40e0:	4770      	bx	lr
    40e2:	bf00      	nop

000040e4 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    40e4:	4668      	mov	r0, sp
    40e6:	f020 0107 	bic.w	r1, r0, #7
    40ea:	468d      	mov	sp, r1
    40ec:	b589      	push	{r0, r3, r7, lr}
    40ee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    40f0:	f04f 0016 	mov.w	r0, #22
    40f4:	f7ff fe34 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    40f8:	f04f 008c 	mov.w	r0, #140	; 0x8c
    40fc:	f7ff fe0c 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    4100:	46bd      	mov	sp, r7
    4102:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4106:	4685      	mov	sp, r0
    4108:	4770      	bx	lr
    410a:	bf00      	nop

0000410c <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    410c:	4668      	mov	r0, sp
    410e:	f020 0107 	bic.w	r1, r0, #7
    4112:	468d      	mov	sp, r1
    4114:	b589      	push	{r0, r3, r7, lr}
    4116:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    4118:	f04f 0017 	mov.w	r0, #23
    411c:	f7ff fe20 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    4120:	f04f 008d 	mov.w	r0, #141	; 0x8d
    4124:	f7ff fdf8 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    4128:	46bd      	mov	sp, r7
    412a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    412e:	4685      	mov	sp, r0
    4130:	4770      	bx	lr
    4132:	bf00      	nop

00004134 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    4134:	4668      	mov	r0, sp
    4136:	f020 0107 	bic.w	r1, r0, #7
    413a:	468d      	mov	sp, r1
    413c:	b589      	push	{r0, r3, r7, lr}
    413e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    4140:	f04f 0018 	mov.w	r0, #24
    4144:	f7ff fe0c 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    4148:	f04f 008e 	mov.w	r0, #142	; 0x8e
    414c:	f7ff fde4 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    4150:	46bd      	mov	sp, r7
    4152:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4156:	4685      	mov	sp, r0
    4158:	4770      	bx	lr
    415a:	bf00      	nop

0000415c <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    415c:	4668      	mov	r0, sp
    415e:	f020 0107 	bic.w	r1, r0, #7
    4162:	468d      	mov	sp, r1
    4164:	b589      	push	{r0, r3, r7, lr}
    4166:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    4168:	f04f 0019 	mov.w	r0, #25
    416c:	f7ff fdf8 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    4170:	f04f 008f 	mov.w	r0, #143	; 0x8f
    4174:	f7ff fdd0 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    4178:	46bd      	mov	sp, r7
    417a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    417e:	4685      	mov	sp, r0
    4180:	4770      	bx	lr
    4182:	bf00      	nop

00004184 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    4184:	4668      	mov	r0, sp
    4186:	f020 0107 	bic.w	r1, r0, #7
    418a:	468d      	mov	sp, r1
    418c:	b589      	push	{r0, r3, r7, lr}
    418e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    4190:	f04f 001a 	mov.w	r0, #26
    4194:	f7ff fde4 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    4198:	f04f 0090 	mov.w	r0, #144	; 0x90
    419c:	f7ff fdbc 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    41a0:	46bd      	mov	sp, r7
    41a2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    41a6:	4685      	mov	sp, r0
    41a8:	4770      	bx	lr
    41aa:	bf00      	nop

000041ac <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    41ac:	4668      	mov	r0, sp
    41ae:	f020 0107 	bic.w	r1, r0, #7
    41b2:	468d      	mov	sp, r1
    41b4:	b589      	push	{r0, r3, r7, lr}
    41b6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    41b8:	f04f 001b 	mov.w	r0, #27
    41bc:	f7ff fdd0 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    41c0:	f04f 0091 	mov.w	r0, #145	; 0x91
    41c4:	f7ff fda8 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    41c8:	46bd      	mov	sp, r7
    41ca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    41ce:	4685      	mov	sp, r0
    41d0:	4770      	bx	lr
    41d2:	bf00      	nop

000041d4 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    41d4:	4668      	mov	r0, sp
    41d6:	f020 0107 	bic.w	r1, r0, #7
    41da:	468d      	mov	sp, r1
    41dc:	b589      	push	{r0, r3, r7, lr}
    41de:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    41e0:	f04f 001c 	mov.w	r0, #28
    41e4:	f7ff fdbc 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    41e8:	f04f 0092 	mov.w	r0, #146	; 0x92
    41ec:	f7ff fd94 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    41f0:	46bd      	mov	sp, r7
    41f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    41f6:	4685      	mov	sp, r0
    41f8:	4770      	bx	lr
    41fa:	bf00      	nop

000041fc <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    41fc:	4668      	mov	r0, sp
    41fe:	f020 0107 	bic.w	r1, r0, #7
    4202:	468d      	mov	sp, r1
    4204:	b589      	push	{r0, r3, r7, lr}
    4206:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    4208:	f04f 001d 	mov.w	r0, #29
    420c:	f7ff fda8 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    4210:	f04f 0093 	mov.w	r0, #147	; 0x93
    4214:	f7ff fd80 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    4218:	46bd      	mov	sp, r7
    421a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    421e:	4685      	mov	sp, r0
    4220:	4770      	bx	lr
    4222:	bf00      	nop

00004224 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    4224:	4668      	mov	r0, sp
    4226:	f020 0107 	bic.w	r1, r0, #7
    422a:	468d      	mov	sp, r1
    422c:	b589      	push	{r0, r3, r7, lr}
    422e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    4230:	f04f 001e 	mov.w	r0, #30
    4234:	f7ff fd94 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    4238:	f04f 0094 	mov.w	r0, #148	; 0x94
    423c:	f7ff fd6c 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    4240:	46bd      	mov	sp, r7
    4242:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4246:	4685      	mov	sp, r0
    4248:	4770      	bx	lr
    424a:	bf00      	nop

0000424c <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    424c:	4668      	mov	r0, sp
    424e:	f020 0107 	bic.w	r1, r0, #7
    4252:	468d      	mov	sp, r1
    4254:	b589      	push	{r0, r3, r7, lr}
    4256:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    4258:	f04f 001f 	mov.w	r0, #31
    425c:	f7ff fd80 	bl	3d60 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    4260:	f04f 0095 	mov.w	r0, #149	; 0x95
    4264:	f7ff fd58 	bl	3d18 <NVIC_ClearPendingIRQ>
}
    4268:	46bd      	mov	sp, r7
    426a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    426e:	4685      	mov	sp, r0
    4270:	4770      	bx	lr
    4272:	bf00      	nop

00004274 <__aeabi_drsub>:
    4274:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    4278:	e002      	b.n	4280 <__adddf3>
    427a:	bf00      	nop

0000427c <__aeabi_dsub>:
    427c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00004280 <__adddf3>:
    4280:	b530      	push	{r4, r5, lr}
    4282:	ea4f 0441 	mov.w	r4, r1, lsl #1
    4286:	ea4f 0543 	mov.w	r5, r3, lsl #1
    428a:	ea94 0f05 	teq	r4, r5
    428e:	bf08      	it	eq
    4290:	ea90 0f02 	teqeq	r0, r2
    4294:	bf1f      	itttt	ne
    4296:	ea54 0c00 	orrsne.w	ip, r4, r0
    429a:	ea55 0c02 	orrsne.w	ip, r5, r2
    429e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    42a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    42a6:	f000 80e2 	beq.w	446e <__adddf3+0x1ee>
    42aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
    42ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    42b2:	bfb8      	it	lt
    42b4:	426d      	neglt	r5, r5
    42b6:	dd0c      	ble.n	42d2 <__adddf3+0x52>
    42b8:	442c      	add	r4, r5
    42ba:	ea80 0202 	eor.w	r2, r0, r2
    42be:	ea81 0303 	eor.w	r3, r1, r3
    42c2:	ea82 0000 	eor.w	r0, r2, r0
    42c6:	ea83 0101 	eor.w	r1, r3, r1
    42ca:	ea80 0202 	eor.w	r2, r0, r2
    42ce:	ea81 0303 	eor.w	r3, r1, r3
    42d2:	2d36      	cmp	r5, #54	; 0x36
    42d4:	bf88      	it	hi
    42d6:	bd30      	pophi	{r4, r5, pc}
    42d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    42dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
    42e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    42e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    42e8:	d002      	beq.n	42f0 <__adddf3+0x70>
    42ea:	4240      	negs	r0, r0
    42ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    42f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    42f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
    42f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    42fc:	d002      	beq.n	4304 <__adddf3+0x84>
    42fe:	4252      	negs	r2, r2
    4300:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    4304:	ea94 0f05 	teq	r4, r5
    4308:	f000 80a7 	beq.w	445a <__adddf3+0x1da>
    430c:	f1a4 0401 	sub.w	r4, r4, #1
    4310:	f1d5 0e20 	rsbs	lr, r5, #32
    4314:	db0d      	blt.n	4332 <__adddf3+0xb2>
    4316:	fa02 fc0e 	lsl.w	ip, r2, lr
    431a:	fa22 f205 	lsr.w	r2, r2, r5
    431e:	1880      	adds	r0, r0, r2
    4320:	f141 0100 	adc.w	r1, r1, #0
    4324:	fa03 f20e 	lsl.w	r2, r3, lr
    4328:	1880      	adds	r0, r0, r2
    432a:	fa43 f305 	asr.w	r3, r3, r5
    432e:	4159      	adcs	r1, r3
    4330:	e00e      	b.n	4350 <__adddf3+0xd0>
    4332:	f1a5 0520 	sub.w	r5, r5, #32
    4336:	f10e 0e20 	add.w	lr, lr, #32
    433a:	2a01      	cmp	r2, #1
    433c:	fa03 fc0e 	lsl.w	ip, r3, lr
    4340:	bf28      	it	cs
    4342:	f04c 0c02 	orrcs.w	ip, ip, #2
    4346:	fa43 f305 	asr.w	r3, r3, r5
    434a:	18c0      	adds	r0, r0, r3
    434c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    4350:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    4354:	d507      	bpl.n	4366 <__adddf3+0xe6>
    4356:	f04f 0e00 	mov.w	lr, #0
    435a:	f1dc 0c00 	rsbs	ip, ip, #0
    435e:	eb7e 0000 	sbcs.w	r0, lr, r0
    4362:	eb6e 0101 	sbc.w	r1, lr, r1
    4366:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    436a:	d31b      	bcc.n	43a4 <__adddf3+0x124>
    436c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    4370:	d30c      	bcc.n	438c <__adddf3+0x10c>
    4372:	0849      	lsrs	r1, r1, #1
    4374:	ea5f 0030 	movs.w	r0, r0, rrx
    4378:	ea4f 0c3c 	mov.w	ip, ip, rrx
    437c:	f104 0401 	add.w	r4, r4, #1
    4380:	ea4f 5244 	mov.w	r2, r4, lsl #21
    4384:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    4388:	f080 809a 	bcs.w	44c0 <__adddf3+0x240>
    438c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    4390:	bf08      	it	eq
    4392:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    4396:	f150 0000 	adcs.w	r0, r0, #0
    439a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    439e:	ea41 0105 	orr.w	r1, r1, r5
    43a2:	bd30      	pop	{r4, r5, pc}
    43a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    43a8:	4140      	adcs	r0, r0
    43aa:	eb41 0101 	adc.w	r1, r1, r1
    43ae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    43b2:	f1a4 0401 	sub.w	r4, r4, #1
    43b6:	d1e9      	bne.n	438c <__adddf3+0x10c>
    43b8:	f091 0f00 	teq	r1, #0
    43bc:	bf04      	itt	eq
    43be:	4601      	moveq	r1, r0
    43c0:	2000      	moveq	r0, #0
    43c2:	fab1 f381 	clz	r3, r1
    43c6:	bf08      	it	eq
    43c8:	3320      	addeq	r3, #32
    43ca:	f1a3 030b 	sub.w	r3, r3, #11
    43ce:	f1b3 0220 	subs.w	r2, r3, #32
    43d2:	da0c      	bge.n	43ee <__adddf3+0x16e>
    43d4:	320c      	adds	r2, #12
    43d6:	dd08      	ble.n	43ea <__adddf3+0x16a>
    43d8:	f102 0c14 	add.w	ip, r2, #20
    43dc:	f1c2 020c 	rsb	r2, r2, #12
    43e0:	fa01 f00c 	lsl.w	r0, r1, ip
    43e4:	fa21 f102 	lsr.w	r1, r1, r2
    43e8:	e00c      	b.n	4404 <__adddf3+0x184>
    43ea:	f102 0214 	add.w	r2, r2, #20
    43ee:	bfd8      	it	le
    43f0:	f1c2 0c20 	rsble	ip, r2, #32
    43f4:	fa01 f102 	lsl.w	r1, r1, r2
    43f8:	fa20 fc0c 	lsr.w	ip, r0, ip
    43fc:	bfdc      	itt	le
    43fe:	ea41 010c 	orrle.w	r1, r1, ip
    4402:	4090      	lslle	r0, r2
    4404:	1ae4      	subs	r4, r4, r3
    4406:	bfa2      	ittt	ge
    4408:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    440c:	4329      	orrge	r1, r5
    440e:	bd30      	popge	{r4, r5, pc}
    4410:	ea6f 0404 	mvn.w	r4, r4
    4414:	3c1f      	subs	r4, #31
    4416:	da1c      	bge.n	4452 <__adddf3+0x1d2>
    4418:	340c      	adds	r4, #12
    441a:	dc0e      	bgt.n	443a <__adddf3+0x1ba>
    441c:	f104 0414 	add.w	r4, r4, #20
    4420:	f1c4 0220 	rsb	r2, r4, #32
    4424:	fa20 f004 	lsr.w	r0, r0, r4
    4428:	fa01 f302 	lsl.w	r3, r1, r2
    442c:	ea40 0003 	orr.w	r0, r0, r3
    4430:	fa21 f304 	lsr.w	r3, r1, r4
    4434:	ea45 0103 	orr.w	r1, r5, r3
    4438:	bd30      	pop	{r4, r5, pc}
    443a:	f1c4 040c 	rsb	r4, r4, #12
    443e:	f1c4 0220 	rsb	r2, r4, #32
    4442:	fa20 f002 	lsr.w	r0, r0, r2
    4446:	fa01 f304 	lsl.w	r3, r1, r4
    444a:	ea40 0003 	orr.w	r0, r0, r3
    444e:	4629      	mov	r1, r5
    4450:	bd30      	pop	{r4, r5, pc}
    4452:	fa21 f004 	lsr.w	r0, r1, r4
    4456:	4629      	mov	r1, r5
    4458:	bd30      	pop	{r4, r5, pc}
    445a:	f094 0f00 	teq	r4, #0
    445e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    4462:	bf06      	itte	eq
    4464:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    4468:	3401      	addeq	r4, #1
    446a:	3d01      	subne	r5, #1
    446c:	e74e      	b.n	430c <__adddf3+0x8c>
    446e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    4472:	bf18      	it	ne
    4474:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    4478:	d029      	beq.n	44ce <__adddf3+0x24e>
    447a:	ea94 0f05 	teq	r4, r5
    447e:	bf08      	it	eq
    4480:	ea90 0f02 	teqeq	r0, r2
    4484:	d005      	beq.n	4492 <__adddf3+0x212>
    4486:	ea54 0c00 	orrs.w	ip, r4, r0
    448a:	bf04      	itt	eq
    448c:	4619      	moveq	r1, r3
    448e:	4610      	moveq	r0, r2
    4490:	bd30      	pop	{r4, r5, pc}
    4492:	ea91 0f03 	teq	r1, r3
    4496:	bf1e      	ittt	ne
    4498:	2100      	movne	r1, #0
    449a:	2000      	movne	r0, #0
    449c:	bd30      	popne	{r4, r5, pc}
    449e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    44a2:	d105      	bne.n	44b0 <__adddf3+0x230>
    44a4:	0040      	lsls	r0, r0, #1
    44a6:	4149      	adcs	r1, r1
    44a8:	bf28      	it	cs
    44aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    44ae:	bd30      	pop	{r4, r5, pc}
    44b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    44b4:	bf3c      	itt	cc
    44b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    44ba:	bd30      	popcc	{r4, r5, pc}
    44bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    44c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    44c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    44c8:	f04f 0000 	mov.w	r0, #0
    44cc:	bd30      	pop	{r4, r5, pc}
    44ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    44d2:	bf1a      	itte	ne
    44d4:	4619      	movne	r1, r3
    44d6:	4610      	movne	r0, r2
    44d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    44dc:	bf1c      	itt	ne
    44de:	460b      	movne	r3, r1
    44e0:	4602      	movne	r2, r0
    44e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    44e6:	bf06      	itte	eq
    44e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    44ec:	ea91 0f03 	teqeq	r1, r3
    44f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    44f4:	bd30      	pop	{r4, r5, pc}
    44f6:	bf00      	nop

000044f8 <__aeabi_ui2d>:
    44f8:	f090 0f00 	teq	r0, #0
    44fc:	bf04      	itt	eq
    44fe:	2100      	moveq	r1, #0
    4500:	4770      	bxeq	lr
    4502:	b530      	push	{r4, r5, lr}
    4504:	f44f 6480 	mov.w	r4, #1024	; 0x400
    4508:	f104 0432 	add.w	r4, r4, #50	; 0x32
    450c:	f04f 0500 	mov.w	r5, #0
    4510:	f04f 0100 	mov.w	r1, #0
    4514:	e750      	b.n	43b8 <__adddf3+0x138>
    4516:	bf00      	nop

00004518 <__aeabi_i2d>:
    4518:	f090 0f00 	teq	r0, #0
    451c:	bf04      	itt	eq
    451e:	2100      	moveq	r1, #0
    4520:	4770      	bxeq	lr
    4522:	b530      	push	{r4, r5, lr}
    4524:	f44f 6480 	mov.w	r4, #1024	; 0x400
    4528:	f104 0432 	add.w	r4, r4, #50	; 0x32
    452c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    4530:	bf48      	it	mi
    4532:	4240      	negmi	r0, r0
    4534:	f04f 0100 	mov.w	r1, #0
    4538:	e73e      	b.n	43b8 <__adddf3+0x138>
    453a:	bf00      	nop

0000453c <__aeabi_f2d>:
    453c:	0042      	lsls	r2, r0, #1
    453e:	ea4f 01e2 	mov.w	r1, r2, asr #3
    4542:	ea4f 0131 	mov.w	r1, r1, rrx
    4546:	ea4f 7002 	mov.w	r0, r2, lsl #28
    454a:	bf1f      	itttt	ne
    454c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    4550:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    4554:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    4558:	4770      	bxne	lr
    455a:	f092 0f00 	teq	r2, #0
    455e:	bf14      	ite	ne
    4560:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    4564:	4770      	bxeq	lr
    4566:	b530      	push	{r4, r5, lr}
    4568:	f44f 7460 	mov.w	r4, #896	; 0x380
    456c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    4570:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    4574:	e720      	b.n	43b8 <__adddf3+0x138>
    4576:	bf00      	nop

00004578 <__aeabi_ul2d>:
    4578:	ea50 0201 	orrs.w	r2, r0, r1
    457c:	bf08      	it	eq
    457e:	4770      	bxeq	lr
    4580:	b530      	push	{r4, r5, lr}
    4582:	f04f 0500 	mov.w	r5, #0
    4586:	e00a      	b.n	459e <__aeabi_l2d+0x16>

00004588 <__aeabi_l2d>:
    4588:	ea50 0201 	orrs.w	r2, r0, r1
    458c:	bf08      	it	eq
    458e:	4770      	bxeq	lr
    4590:	b530      	push	{r4, r5, lr}
    4592:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    4596:	d502      	bpl.n	459e <__aeabi_l2d+0x16>
    4598:	4240      	negs	r0, r0
    459a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    459e:	f44f 6480 	mov.w	r4, #1024	; 0x400
    45a2:	f104 0432 	add.w	r4, r4, #50	; 0x32
    45a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    45aa:	f43f aedc 	beq.w	4366 <__adddf3+0xe6>
    45ae:	f04f 0203 	mov.w	r2, #3
    45b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    45b6:	bf18      	it	ne
    45b8:	3203      	addne	r2, #3
    45ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    45be:	bf18      	it	ne
    45c0:	3203      	addne	r2, #3
    45c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    45c6:	f1c2 0320 	rsb	r3, r2, #32
    45ca:	fa00 fc03 	lsl.w	ip, r0, r3
    45ce:	fa20 f002 	lsr.w	r0, r0, r2
    45d2:	fa01 fe03 	lsl.w	lr, r1, r3
    45d6:	ea40 000e 	orr.w	r0, r0, lr
    45da:	fa21 f102 	lsr.w	r1, r1, r2
    45de:	4414      	add	r4, r2
    45e0:	e6c1      	b.n	4366 <__adddf3+0xe6>
    45e2:	bf00      	nop

000045e4 <__aeabi_dmul>:
    45e4:	b570      	push	{r4, r5, r6, lr}
    45e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
    45ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    45ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    45f2:	bf1d      	ittte	ne
    45f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    45f8:	ea94 0f0c 	teqne	r4, ip
    45fc:	ea95 0f0c 	teqne	r5, ip
    4600:	f000 f8de 	bleq	47c0 <__aeabi_dmul+0x1dc>
    4604:	442c      	add	r4, r5
    4606:	ea81 0603 	eor.w	r6, r1, r3
    460a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    460e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    4612:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    4616:	bf18      	it	ne
    4618:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    461c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    4620:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    4624:	d038      	beq.n	4698 <__aeabi_dmul+0xb4>
    4626:	fba0 ce02 	umull	ip, lr, r0, r2
    462a:	f04f 0500 	mov.w	r5, #0
    462e:	fbe1 e502 	umlal	lr, r5, r1, r2
    4632:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    4636:	fbe0 e503 	umlal	lr, r5, r0, r3
    463a:	f04f 0600 	mov.w	r6, #0
    463e:	fbe1 5603 	umlal	r5, r6, r1, r3
    4642:	f09c 0f00 	teq	ip, #0
    4646:	bf18      	it	ne
    4648:	f04e 0e01 	orrne.w	lr, lr, #1
    464c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    4650:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    4654:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    4658:	d204      	bcs.n	4664 <__aeabi_dmul+0x80>
    465a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    465e:	416d      	adcs	r5, r5
    4660:	eb46 0606 	adc.w	r6, r6, r6
    4664:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    4668:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    466c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    4670:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    4674:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    4678:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    467c:	bf88      	it	hi
    467e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    4682:	d81e      	bhi.n	46c2 <__aeabi_dmul+0xde>
    4684:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    4688:	bf08      	it	eq
    468a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    468e:	f150 0000 	adcs.w	r0, r0, #0
    4692:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    4696:	bd70      	pop	{r4, r5, r6, pc}
    4698:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    469c:	ea46 0101 	orr.w	r1, r6, r1
    46a0:	ea40 0002 	orr.w	r0, r0, r2
    46a4:	ea81 0103 	eor.w	r1, r1, r3
    46a8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    46ac:	bfc2      	ittt	gt
    46ae:	ebd4 050c 	rsbsgt	r5, r4, ip
    46b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    46b6:	bd70      	popgt	{r4, r5, r6, pc}
    46b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    46bc:	f04f 0e00 	mov.w	lr, #0
    46c0:	3c01      	subs	r4, #1
    46c2:	f300 80ab 	bgt.w	481c <__aeabi_dmul+0x238>
    46c6:	f114 0f36 	cmn.w	r4, #54	; 0x36
    46ca:	bfde      	ittt	le
    46cc:	2000      	movle	r0, #0
    46ce:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    46d2:	bd70      	pople	{r4, r5, r6, pc}
    46d4:	f1c4 0400 	rsb	r4, r4, #0
    46d8:	3c20      	subs	r4, #32
    46da:	da35      	bge.n	4748 <__aeabi_dmul+0x164>
    46dc:	340c      	adds	r4, #12
    46de:	dc1b      	bgt.n	4718 <__aeabi_dmul+0x134>
    46e0:	f104 0414 	add.w	r4, r4, #20
    46e4:	f1c4 0520 	rsb	r5, r4, #32
    46e8:	fa00 f305 	lsl.w	r3, r0, r5
    46ec:	fa20 f004 	lsr.w	r0, r0, r4
    46f0:	fa01 f205 	lsl.w	r2, r1, r5
    46f4:	ea40 0002 	orr.w	r0, r0, r2
    46f8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    46fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    4700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    4704:	fa21 f604 	lsr.w	r6, r1, r4
    4708:	eb42 0106 	adc.w	r1, r2, r6
    470c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    4710:	bf08      	it	eq
    4712:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    4716:	bd70      	pop	{r4, r5, r6, pc}
    4718:	f1c4 040c 	rsb	r4, r4, #12
    471c:	f1c4 0520 	rsb	r5, r4, #32
    4720:	fa00 f304 	lsl.w	r3, r0, r4
    4724:	fa20 f005 	lsr.w	r0, r0, r5
    4728:	fa01 f204 	lsl.w	r2, r1, r4
    472c:	ea40 0002 	orr.w	r0, r0, r2
    4730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    4738:	f141 0100 	adc.w	r1, r1, #0
    473c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    4740:	bf08      	it	eq
    4742:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    4746:	bd70      	pop	{r4, r5, r6, pc}
    4748:	f1c4 0520 	rsb	r5, r4, #32
    474c:	fa00 f205 	lsl.w	r2, r0, r5
    4750:	ea4e 0e02 	orr.w	lr, lr, r2
    4754:	fa20 f304 	lsr.w	r3, r0, r4
    4758:	fa01 f205 	lsl.w	r2, r1, r5
    475c:	ea43 0302 	orr.w	r3, r3, r2
    4760:	fa21 f004 	lsr.w	r0, r1, r4
    4764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4768:	fa21 f204 	lsr.w	r2, r1, r4
    476c:	ea20 0002 	bic.w	r0, r0, r2
    4770:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    4774:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    4778:	bf08      	it	eq
    477a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    477e:	bd70      	pop	{r4, r5, r6, pc}
    4780:	f094 0f00 	teq	r4, #0
    4784:	d10f      	bne.n	47a6 <__aeabi_dmul+0x1c2>
    4786:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    478a:	0040      	lsls	r0, r0, #1
    478c:	eb41 0101 	adc.w	r1, r1, r1
    4790:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4794:	bf08      	it	eq
    4796:	3c01      	subeq	r4, #1
    4798:	d0f7      	beq.n	478a <__aeabi_dmul+0x1a6>
    479a:	ea41 0106 	orr.w	r1, r1, r6
    479e:	f095 0f00 	teq	r5, #0
    47a2:	bf18      	it	ne
    47a4:	4770      	bxne	lr
    47a6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    47aa:	0052      	lsls	r2, r2, #1
    47ac:	eb43 0303 	adc.w	r3, r3, r3
    47b0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    47b4:	bf08      	it	eq
    47b6:	3d01      	subeq	r5, #1
    47b8:	d0f7      	beq.n	47aa <__aeabi_dmul+0x1c6>
    47ba:	ea43 0306 	orr.w	r3, r3, r6
    47be:	4770      	bx	lr
    47c0:	ea94 0f0c 	teq	r4, ip
    47c4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    47c8:	bf18      	it	ne
    47ca:	ea95 0f0c 	teqne	r5, ip
    47ce:	d00c      	beq.n	47ea <__aeabi_dmul+0x206>
    47d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    47d4:	bf18      	it	ne
    47d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    47da:	d1d1      	bne.n	4780 <__aeabi_dmul+0x19c>
    47dc:	ea81 0103 	eor.w	r1, r1, r3
    47e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    47e4:	f04f 0000 	mov.w	r0, #0
    47e8:	bd70      	pop	{r4, r5, r6, pc}
    47ea:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    47ee:	bf06      	itte	eq
    47f0:	4610      	moveq	r0, r2
    47f2:	4619      	moveq	r1, r3
    47f4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    47f8:	d019      	beq.n	482e <__aeabi_dmul+0x24a>
    47fa:	ea94 0f0c 	teq	r4, ip
    47fe:	d102      	bne.n	4806 <__aeabi_dmul+0x222>
    4800:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    4804:	d113      	bne.n	482e <__aeabi_dmul+0x24a>
    4806:	ea95 0f0c 	teq	r5, ip
    480a:	d105      	bne.n	4818 <__aeabi_dmul+0x234>
    480c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    4810:	bf1c      	itt	ne
    4812:	4610      	movne	r0, r2
    4814:	4619      	movne	r1, r3
    4816:	d10a      	bne.n	482e <__aeabi_dmul+0x24a>
    4818:	ea81 0103 	eor.w	r1, r1, r3
    481c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    4820:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    4824:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    4828:	f04f 0000 	mov.w	r0, #0
    482c:	bd70      	pop	{r4, r5, r6, pc}
    482e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    4832:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    4836:	bd70      	pop	{r4, r5, r6, pc}

00004838 <__aeabi_ddiv>:
    4838:	b570      	push	{r4, r5, r6, lr}
    483a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    483e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    4842:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    4846:	bf1d      	ittte	ne
    4848:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    484c:	ea94 0f0c 	teqne	r4, ip
    4850:	ea95 0f0c 	teqne	r5, ip
    4854:	f000 f8a7 	bleq	49a6 <__aeabi_ddiv+0x16e>
    4858:	eba4 0405 	sub.w	r4, r4, r5
    485c:	ea81 0e03 	eor.w	lr, r1, r3
    4860:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    4864:	ea4f 3101 	mov.w	r1, r1, lsl #12
    4868:	f000 8088 	beq.w	497c <__aeabi_ddiv+0x144>
    486c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    4870:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    4874:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    4878:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    487c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    4880:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    4884:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    4888:	ea4f 2600 	mov.w	r6, r0, lsl #8
    488c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    4890:	429d      	cmp	r5, r3
    4892:	bf08      	it	eq
    4894:	4296      	cmpeq	r6, r2
    4896:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    489a:	f504 7440 	add.w	r4, r4, #768	; 0x300
    489e:	d202      	bcs.n	48a6 <__aeabi_ddiv+0x6e>
    48a0:	085b      	lsrs	r3, r3, #1
    48a2:	ea4f 0232 	mov.w	r2, r2, rrx
    48a6:	1ab6      	subs	r6, r6, r2
    48a8:	eb65 0503 	sbc.w	r5, r5, r3
    48ac:	085b      	lsrs	r3, r3, #1
    48ae:	ea4f 0232 	mov.w	r2, r2, rrx
    48b2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    48b6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    48ba:	ebb6 0e02 	subs.w	lr, r6, r2
    48be:	eb75 0e03 	sbcs.w	lr, r5, r3
    48c2:	bf22      	ittt	cs
    48c4:	1ab6      	subcs	r6, r6, r2
    48c6:	4675      	movcs	r5, lr
    48c8:	ea40 000c 	orrcs.w	r0, r0, ip
    48cc:	085b      	lsrs	r3, r3, #1
    48ce:	ea4f 0232 	mov.w	r2, r2, rrx
    48d2:	ebb6 0e02 	subs.w	lr, r6, r2
    48d6:	eb75 0e03 	sbcs.w	lr, r5, r3
    48da:	bf22      	ittt	cs
    48dc:	1ab6      	subcs	r6, r6, r2
    48de:	4675      	movcs	r5, lr
    48e0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    48e4:	085b      	lsrs	r3, r3, #1
    48e6:	ea4f 0232 	mov.w	r2, r2, rrx
    48ea:	ebb6 0e02 	subs.w	lr, r6, r2
    48ee:	eb75 0e03 	sbcs.w	lr, r5, r3
    48f2:	bf22      	ittt	cs
    48f4:	1ab6      	subcs	r6, r6, r2
    48f6:	4675      	movcs	r5, lr
    48f8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    48fc:	085b      	lsrs	r3, r3, #1
    48fe:	ea4f 0232 	mov.w	r2, r2, rrx
    4902:	ebb6 0e02 	subs.w	lr, r6, r2
    4906:	eb75 0e03 	sbcs.w	lr, r5, r3
    490a:	bf22      	ittt	cs
    490c:	1ab6      	subcs	r6, r6, r2
    490e:	4675      	movcs	r5, lr
    4910:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    4914:	ea55 0e06 	orrs.w	lr, r5, r6
    4918:	d018      	beq.n	494c <__aeabi_ddiv+0x114>
    491a:	ea4f 1505 	mov.w	r5, r5, lsl #4
    491e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    4922:	ea4f 1606 	mov.w	r6, r6, lsl #4
    4926:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    492a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    492e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    4932:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    4936:	d1c0      	bne.n	48ba <__aeabi_ddiv+0x82>
    4938:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    493c:	d10b      	bne.n	4956 <__aeabi_ddiv+0x11e>
    493e:	ea41 0100 	orr.w	r1, r1, r0
    4942:	f04f 0000 	mov.w	r0, #0
    4946:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    494a:	e7b6      	b.n	48ba <__aeabi_ddiv+0x82>
    494c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    4950:	bf04      	itt	eq
    4952:	4301      	orreq	r1, r0
    4954:	2000      	moveq	r0, #0
    4956:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    495a:	bf88      	it	hi
    495c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    4960:	f63f aeaf 	bhi.w	46c2 <__aeabi_dmul+0xde>
    4964:	ebb5 0c03 	subs.w	ip, r5, r3
    4968:	bf04      	itt	eq
    496a:	ebb6 0c02 	subseq.w	ip, r6, r2
    496e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    4972:	f150 0000 	adcs.w	r0, r0, #0
    4976:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    497a:	bd70      	pop	{r4, r5, r6, pc}
    497c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    4980:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    4984:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    4988:	bfc2      	ittt	gt
    498a:	ebd4 050c 	rsbsgt	r5, r4, ip
    498e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    4992:	bd70      	popgt	{r4, r5, r6, pc}
    4994:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    4998:	f04f 0e00 	mov.w	lr, #0
    499c:	3c01      	subs	r4, #1
    499e:	e690      	b.n	46c2 <__aeabi_dmul+0xde>
    49a0:	ea45 0e06 	orr.w	lr, r5, r6
    49a4:	e68d      	b.n	46c2 <__aeabi_dmul+0xde>
    49a6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    49aa:	ea94 0f0c 	teq	r4, ip
    49ae:	bf08      	it	eq
    49b0:	ea95 0f0c 	teqeq	r5, ip
    49b4:	f43f af3b 	beq.w	482e <__aeabi_dmul+0x24a>
    49b8:	ea94 0f0c 	teq	r4, ip
    49bc:	d10a      	bne.n	49d4 <__aeabi_ddiv+0x19c>
    49be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    49c2:	f47f af34 	bne.w	482e <__aeabi_dmul+0x24a>
    49c6:	ea95 0f0c 	teq	r5, ip
    49ca:	f47f af25 	bne.w	4818 <__aeabi_dmul+0x234>
    49ce:	4610      	mov	r0, r2
    49d0:	4619      	mov	r1, r3
    49d2:	e72c      	b.n	482e <__aeabi_dmul+0x24a>
    49d4:	ea95 0f0c 	teq	r5, ip
    49d8:	d106      	bne.n	49e8 <__aeabi_ddiv+0x1b0>
    49da:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    49de:	f43f aefd 	beq.w	47dc <__aeabi_dmul+0x1f8>
    49e2:	4610      	mov	r0, r2
    49e4:	4619      	mov	r1, r3
    49e6:	e722      	b.n	482e <__aeabi_dmul+0x24a>
    49e8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    49ec:	bf18      	it	ne
    49ee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    49f2:	f47f aec5 	bne.w	4780 <__aeabi_dmul+0x19c>
    49f6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    49fa:	f47f af0d 	bne.w	4818 <__aeabi_dmul+0x234>
    49fe:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    4a02:	f47f aeeb 	bne.w	47dc <__aeabi_dmul+0x1f8>
    4a06:	e712      	b.n	482e <__aeabi_dmul+0x24a>

00004a08 <__aeabi_d2uiz>:
    4a08:	004a      	lsls	r2, r1, #1
    4a0a:	d211      	bcs.n	4a30 <__aeabi_d2uiz+0x28>
    4a0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    4a10:	d211      	bcs.n	4a36 <__aeabi_d2uiz+0x2e>
    4a12:	d50d      	bpl.n	4a30 <__aeabi_d2uiz+0x28>
    4a14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    4a18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    4a1c:	d40e      	bmi.n	4a3c <__aeabi_d2uiz+0x34>
    4a1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    4a22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    4a26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    4a2a:	fa23 f002 	lsr.w	r0, r3, r2
    4a2e:	4770      	bx	lr
    4a30:	f04f 0000 	mov.w	r0, #0
    4a34:	4770      	bx	lr
    4a36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    4a3a:	d102      	bne.n	4a42 <__aeabi_d2uiz+0x3a>
    4a3c:	f04f 30ff 	mov.w	r0, #4294967295
    4a40:	4770      	bx	lr
    4a42:	f04f 0000 	mov.w	r0, #0
    4a46:	4770      	bx	lr

00004a48 <__aeabi_frsub>:
    4a48:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    4a4c:	e002      	b.n	4a54 <__addsf3>
    4a4e:	bf00      	nop

00004a50 <__aeabi_fsub>:
    4a50:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00004a54 <__addsf3>:
    4a54:	0042      	lsls	r2, r0, #1
    4a56:	bf1f      	itttt	ne
    4a58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    4a5c:	ea92 0f03 	teqne	r2, r3
    4a60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    4a64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    4a68:	d06a      	beq.n	4b40 <__addsf3+0xec>
    4a6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4a6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    4a72:	bfc1      	itttt	gt
    4a74:	18d2      	addgt	r2, r2, r3
    4a76:	4041      	eorgt	r1, r0
    4a78:	4048      	eorgt	r0, r1
    4a7a:	4041      	eorgt	r1, r0
    4a7c:	bfb8      	it	lt
    4a7e:	425b      	neglt	r3, r3
    4a80:	2b19      	cmp	r3, #25
    4a82:	bf88      	it	hi
    4a84:	4770      	bxhi	lr
    4a86:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    4a8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    4a8e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    4a92:	bf18      	it	ne
    4a94:	4240      	negne	r0, r0
    4a96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    4a9a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    4a9e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    4aa2:	bf18      	it	ne
    4aa4:	4249      	negne	r1, r1
    4aa6:	ea92 0f03 	teq	r2, r3
    4aaa:	d03f      	beq.n	4b2c <__addsf3+0xd8>
    4aac:	f1a2 0201 	sub.w	r2, r2, #1
    4ab0:	fa41 fc03 	asr.w	ip, r1, r3
    4ab4:	eb10 000c 	adds.w	r0, r0, ip
    4ab8:	f1c3 0320 	rsb	r3, r3, #32
    4abc:	fa01 f103 	lsl.w	r1, r1, r3
    4ac0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    4ac4:	d502      	bpl.n	4acc <__addsf3+0x78>
    4ac6:	4249      	negs	r1, r1
    4ac8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    4acc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    4ad0:	d313      	bcc.n	4afa <__addsf3+0xa6>
    4ad2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    4ad6:	d306      	bcc.n	4ae6 <__addsf3+0x92>
    4ad8:	0840      	lsrs	r0, r0, #1
    4ada:	ea4f 0131 	mov.w	r1, r1, rrx
    4ade:	f102 0201 	add.w	r2, r2, #1
    4ae2:	2afe      	cmp	r2, #254	; 0xfe
    4ae4:	d251      	bcs.n	4b8a <__addsf3+0x136>
    4ae6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    4aea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    4aee:	bf08      	it	eq
    4af0:	f020 0001 	biceq.w	r0, r0, #1
    4af4:	ea40 0003 	orr.w	r0, r0, r3
    4af8:	4770      	bx	lr
    4afa:	0049      	lsls	r1, r1, #1
    4afc:	eb40 0000 	adc.w	r0, r0, r0
    4b00:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
    4b04:	f1a2 0201 	sub.w	r2, r2, #1
    4b08:	d1ed      	bne.n	4ae6 <__addsf3+0x92>
    4b0a:	fab0 fc80 	clz	ip, r0
    4b0e:	f1ac 0c08 	sub.w	ip, ip, #8
    4b12:	ebb2 020c 	subs.w	r2, r2, ip
    4b16:	fa00 f00c 	lsl.w	r0, r0, ip
    4b1a:	bfaa      	itet	ge
    4b1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    4b20:	4252      	neglt	r2, r2
    4b22:	4318      	orrge	r0, r3
    4b24:	bfbc      	itt	lt
    4b26:	40d0      	lsrlt	r0, r2
    4b28:	4318      	orrlt	r0, r3
    4b2a:	4770      	bx	lr
    4b2c:	f092 0f00 	teq	r2, #0
    4b30:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    4b34:	bf06      	itte	eq
    4b36:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    4b3a:	3201      	addeq	r2, #1
    4b3c:	3b01      	subne	r3, #1
    4b3e:	e7b5      	b.n	4aac <__addsf3+0x58>
    4b40:	ea4f 0341 	mov.w	r3, r1, lsl #1
    4b44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    4b48:	bf18      	it	ne
    4b4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    4b4e:	d021      	beq.n	4b94 <__addsf3+0x140>
    4b50:	ea92 0f03 	teq	r2, r3
    4b54:	d004      	beq.n	4b60 <__addsf3+0x10c>
    4b56:	f092 0f00 	teq	r2, #0
    4b5a:	bf08      	it	eq
    4b5c:	4608      	moveq	r0, r1
    4b5e:	4770      	bx	lr
    4b60:	ea90 0f01 	teq	r0, r1
    4b64:	bf1c      	itt	ne
    4b66:	2000      	movne	r0, #0
    4b68:	4770      	bxne	lr
    4b6a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    4b6e:	d104      	bne.n	4b7a <__addsf3+0x126>
    4b70:	0040      	lsls	r0, r0, #1
    4b72:	bf28      	it	cs
    4b74:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    4b78:	4770      	bx	lr
    4b7a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    4b7e:	bf3c      	itt	cc
    4b80:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    4b84:	4770      	bxcc	lr
    4b86:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    4b8a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    4b8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    4b92:	4770      	bx	lr
    4b94:	ea7f 6222 	mvns.w	r2, r2, asr #24
    4b98:	bf16      	itet	ne
    4b9a:	4608      	movne	r0, r1
    4b9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    4ba0:	4601      	movne	r1, r0
    4ba2:	0242      	lsls	r2, r0, #9
    4ba4:	bf06      	itte	eq
    4ba6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    4baa:	ea90 0f01 	teqeq	r0, r1
    4bae:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    4bb2:	4770      	bx	lr

00004bb4 <__aeabi_ui2f>:
    4bb4:	f04f 0300 	mov.w	r3, #0
    4bb8:	e004      	b.n	4bc4 <__aeabi_i2f+0x8>
    4bba:	bf00      	nop

00004bbc <__aeabi_i2f>:
    4bbc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    4bc0:	bf48      	it	mi
    4bc2:	4240      	negmi	r0, r0
    4bc4:	ea5f 0c00 	movs.w	ip, r0
    4bc8:	bf08      	it	eq
    4bca:	4770      	bxeq	lr
    4bcc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    4bd0:	4601      	mov	r1, r0
    4bd2:	f04f 0000 	mov.w	r0, #0
    4bd6:	e01c      	b.n	4c12 <__aeabi_l2f+0x2a>

00004bd8 <__aeabi_ul2f>:
    4bd8:	ea50 0201 	orrs.w	r2, r0, r1
    4bdc:	bf08      	it	eq
    4bde:	4770      	bxeq	lr
    4be0:	f04f 0300 	mov.w	r3, #0
    4be4:	e00a      	b.n	4bfc <__aeabi_l2f+0x14>
    4be6:	bf00      	nop

00004be8 <__aeabi_l2f>:
    4be8:	ea50 0201 	orrs.w	r2, r0, r1
    4bec:	bf08      	it	eq
    4bee:	4770      	bxeq	lr
    4bf0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    4bf4:	d502      	bpl.n	4bfc <__aeabi_l2f+0x14>
    4bf6:	4240      	negs	r0, r0
    4bf8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    4bfc:	ea5f 0c01 	movs.w	ip, r1
    4c00:	bf02      	ittt	eq
    4c02:	4684      	moveq	ip, r0
    4c04:	4601      	moveq	r1, r0
    4c06:	2000      	moveq	r0, #0
    4c08:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    4c0c:	bf08      	it	eq
    4c0e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    4c12:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    4c16:	fabc f28c 	clz	r2, ip
    4c1a:	3a08      	subs	r2, #8
    4c1c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    4c20:	db10      	blt.n	4c44 <__aeabi_l2f+0x5c>
    4c22:	fa01 fc02 	lsl.w	ip, r1, r2
    4c26:	4463      	add	r3, ip
    4c28:	fa00 fc02 	lsl.w	ip, r0, r2
    4c2c:	f1c2 0220 	rsb	r2, r2, #32
    4c30:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    4c34:	fa20 f202 	lsr.w	r2, r0, r2
    4c38:	eb43 0002 	adc.w	r0, r3, r2
    4c3c:	bf08      	it	eq
    4c3e:	f020 0001 	biceq.w	r0, r0, #1
    4c42:	4770      	bx	lr
    4c44:	f102 0220 	add.w	r2, r2, #32
    4c48:	fa01 fc02 	lsl.w	ip, r1, r2
    4c4c:	f1c2 0220 	rsb	r2, r2, #32
    4c50:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    4c54:	fa21 f202 	lsr.w	r2, r1, r2
    4c58:	eb43 0002 	adc.w	r0, r3, r2
    4c5c:	bf08      	it	eq
    4c5e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    4c62:	4770      	bx	lr

00004c64 <__aeabi_fmul>:
    4c64:	f04f 0cff 	mov.w	ip, #255	; 0xff
    4c68:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    4c6c:	bf1e      	ittt	ne
    4c6e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    4c72:	ea92 0f0c 	teqne	r2, ip
    4c76:	ea93 0f0c 	teqne	r3, ip
    4c7a:	d06f      	beq.n	4d5c <__aeabi_fmul+0xf8>
    4c7c:	441a      	add	r2, r3
    4c7e:	ea80 0c01 	eor.w	ip, r0, r1
    4c82:	0240      	lsls	r0, r0, #9
    4c84:	bf18      	it	ne
    4c86:	ea5f 2141 	movsne.w	r1, r1, lsl #9
    4c8a:	d01e      	beq.n	4cca <__aeabi_fmul+0x66>
    4c8c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    4c90:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
    4c94:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
    4c98:	fba0 3101 	umull	r3, r1, r0, r1
    4c9c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    4ca0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
    4ca4:	bf3e      	ittt	cc
    4ca6:	0049      	lslcc	r1, r1, #1
    4ca8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
    4cac:	005b      	lslcc	r3, r3, #1
    4cae:	ea40 0001 	orr.w	r0, r0, r1
    4cb2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
    4cb6:	2afd      	cmp	r2, #253	; 0xfd
    4cb8:	d81d      	bhi.n	4cf6 <__aeabi_fmul+0x92>
    4cba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    4cbe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    4cc2:	bf08      	it	eq
    4cc4:	f020 0001 	biceq.w	r0, r0, #1
    4cc8:	4770      	bx	lr
    4cca:	f090 0f00 	teq	r0, #0
    4cce:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    4cd2:	bf08      	it	eq
    4cd4:	0249      	lsleq	r1, r1, #9
    4cd6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    4cda:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
    4cde:	3a7f      	subs	r2, #127	; 0x7f
    4ce0:	bfc2      	ittt	gt
    4ce2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    4ce6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    4cea:	4770      	bxgt	lr
    4cec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    4cf0:	f04f 0300 	mov.w	r3, #0
    4cf4:	3a01      	subs	r2, #1
    4cf6:	dc5d      	bgt.n	4db4 <__aeabi_fmul+0x150>
    4cf8:	f112 0f19 	cmn.w	r2, #25
    4cfc:	bfdc      	itt	le
    4cfe:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
    4d02:	4770      	bxle	lr
    4d04:	f1c2 0200 	rsb	r2, r2, #0
    4d08:	0041      	lsls	r1, r0, #1
    4d0a:	fa21 f102 	lsr.w	r1, r1, r2
    4d0e:	f1c2 0220 	rsb	r2, r2, #32
    4d12:	fa00 fc02 	lsl.w	ip, r0, r2
    4d16:	ea5f 0031 	movs.w	r0, r1, rrx
    4d1a:	f140 0000 	adc.w	r0, r0, #0
    4d1e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
    4d22:	bf08      	it	eq
    4d24:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    4d28:	4770      	bx	lr
    4d2a:	f092 0f00 	teq	r2, #0
    4d2e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    4d32:	bf02      	ittt	eq
    4d34:	0040      	lsleq	r0, r0, #1
    4d36:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    4d3a:	3a01      	subeq	r2, #1
    4d3c:	d0f9      	beq.n	4d32 <__aeabi_fmul+0xce>
    4d3e:	ea40 000c 	orr.w	r0, r0, ip
    4d42:	f093 0f00 	teq	r3, #0
    4d46:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    4d4a:	bf02      	ittt	eq
    4d4c:	0049      	lsleq	r1, r1, #1
    4d4e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    4d52:	3b01      	subeq	r3, #1
    4d54:	d0f9      	beq.n	4d4a <__aeabi_fmul+0xe6>
    4d56:	ea41 010c 	orr.w	r1, r1, ip
    4d5a:	e78f      	b.n	4c7c <__aeabi_fmul+0x18>
    4d5c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    4d60:	ea92 0f0c 	teq	r2, ip
    4d64:	bf18      	it	ne
    4d66:	ea93 0f0c 	teqne	r3, ip
    4d6a:	d00a      	beq.n	4d82 <__aeabi_fmul+0x11e>
    4d6c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    4d70:	bf18      	it	ne
    4d72:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    4d76:	d1d8      	bne.n	4d2a <__aeabi_fmul+0xc6>
    4d78:	ea80 0001 	eor.w	r0, r0, r1
    4d7c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    4d80:	4770      	bx	lr
    4d82:	f090 0f00 	teq	r0, #0
    4d86:	bf17      	itett	ne
    4d88:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
    4d8c:	4608      	moveq	r0, r1
    4d8e:	f091 0f00 	teqne	r1, #0
    4d92:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
    4d96:	d014      	beq.n	4dc2 <__aeabi_fmul+0x15e>
    4d98:	ea92 0f0c 	teq	r2, ip
    4d9c:	d101      	bne.n	4da2 <__aeabi_fmul+0x13e>
    4d9e:	0242      	lsls	r2, r0, #9
    4da0:	d10f      	bne.n	4dc2 <__aeabi_fmul+0x15e>
    4da2:	ea93 0f0c 	teq	r3, ip
    4da6:	d103      	bne.n	4db0 <__aeabi_fmul+0x14c>
    4da8:	024b      	lsls	r3, r1, #9
    4daa:	bf18      	it	ne
    4dac:	4608      	movne	r0, r1
    4dae:	d108      	bne.n	4dc2 <__aeabi_fmul+0x15e>
    4db0:	ea80 0001 	eor.w	r0, r0, r1
    4db4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    4db8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    4dbc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    4dc0:	4770      	bx	lr
    4dc2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    4dc6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
    4dca:	4770      	bx	lr

00004dcc <__aeabi_fdiv>:
    4dcc:	f04f 0cff 	mov.w	ip, #255	; 0xff
    4dd0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    4dd4:	bf1e      	ittt	ne
    4dd6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    4dda:	ea92 0f0c 	teqne	r2, ip
    4dde:	ea93 0f0c 	teqne	r3, ip
    4de2:	d069      	beq.n	4eb8 <__aeabi_fdiv+0xec>
    4de4:	eba2 0203 	sub.w	r2, r2, r3
    4de8:	ea80 0c01 	eor.w	ip, r0, r1
    4dec:	0249      	lsls	r1, r1, #9
    4dee:	ea4f 2040 	mov.w	r0, r0, lsl #9
    4df2:	d037      	beq.n	4e64 <__aeabi_fdiv+0x98>
    4df4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    4df8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
    4dfc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
    4e00:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    4e04:	428b      	cmp	r3, r1
    4e06:	bf38      	it	cc
    4e08:	005b      	lslcc	r3, r3, #1
    4e0a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
    4e0e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
    4e12:	428b      	cmp	r3, r1
    4e14:	bf24      	itt	cs
    4e16:	1a5b      	subcs	r3, r3, r1
    4e18:	ea40 000c 	orrcs.w	r0, r0, ip
    4e1c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
    4e20:	bf24      	itt	cs
    4e22:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
    4e26:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    4e2a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
    4e2e:	bf24      	itt	cs
    4e30:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
    4e34:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    4e38:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    4e3c:	bf24      	itt	cs
    4e3e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
    4e42:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    4e46:	011b      	lsls	r3, r3, #4
    4e48:	bf18      	it	ne
    4e4a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
    4e4e:	d1e0      	bne.n	4e12 <__aeabi_fdiv+0x46>
    4e50:	2afd      	cmp	r2, #253	; 0xfd
    4e52:	f63f af50 	bhi.w	4cf6 <__aeabi_fmul+0x92>
    4e56:	428b      	cmp	r3, r1
    4e58:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    4e5c:	bf08      	it	eq
    4e5e:	f020 0001 	biceq.w	r0, r0, #1
    4e62:	4770      	bx	lr
    4e64:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    4e68:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    4e6c:	327f      	adds	r2, #127	; 0x7f
    4e6e:	bfc2      	ittt	gt
    4e70:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    4e74:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    4e78:	4770      	bxgt	lr
    4e7a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    4e7e:	f04f 0300 	mov.w	r3, #0
    4e82:	3a01      	subs	r2, #1
    4e84:	e737      	b.n	4cf6 <__aeabi_fmul+0x92>
    4e86:	f092 0f00 	teq	r2, #0
    4e8a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    4e8e:	bf02      	ittt	eq
    4e90:	0040      	lsleq	r0, r0, #1
    4e92:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    4e96:	3a01      	subeq	r2, #1
    4e98:	d0f9      	beq.n	4e8e <__aeabi_fdiv+0xc2>
    4e9a:	ea40 000c 	orr.w	r0, r0, ip
    4e9e:	f093 0f00 	teq	r3, #0
    4ea2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    4ea6:	bf02      	ittt	eq
    4ea8:	0049      	lsleq	r1, r1, #1
    4eaa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    4eae:	3b01      	subeq	r3, #1
    4eb0:	d0f9      	beq.n	4ea6 <__aeabi_fdiv+0xda>
    4eb2:	ea41 010c 	orr.w	r1, r1, ip
    4eb6:	e795      	b.n	4de4 <__aeabi_fdiv+0x18>
    4eb8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    4ebc:	ea92 0f0c 	teq	r2, ip
    4ec0:	d108      	bne.n	4ed4 <__aeabi_fdiv+0x108>
    4ec2:	0242      	lsls	r2, r0, #9
    4ec4:	f47f af7d 	bne.w	4dc2 <__aeabi_fmul+0x15e>
    4ec8:	ea93 0f0c 	teq	r3, ip
    4ecc:	f47f af70 	bne.w	4db0 <__aeabi_fmul+0x14c>
    4ed0:	4608      	mov	r0, r1
    4ed2:	e776      	b.n	4dc2 <__aeabi_fmul+0x15e>
    4ed4:	ea93 0f0c 	teq	r3, ip
    4ed8:	d104      	bne.n	4ee4 <__aeabi_fdiv+0x118>
    4eda:	024b      	lsls	r3, r1, #9
    4edc:	f43f af4c 	beq.w	4d78 <__aeabi_fmul+0x114>
    4ee0:	4608      	mov	r0, r1
    4ee2:	e76e      	b.n	4dc2 <__aeabi_fmul+0x15e>
    4ee4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    4ee8:	bf18      	it	ne
    4eea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    4eee:	d1ca      	bne.n	4e86 <__aeabi_fdiv+0xba>
    4ef0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
    4ef4:	f47f af5c 	bne.w	4db0 <__aeabi_fmul+0x14c>
    4ef8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
    4efc:	f47f af3c 	bne.w	4d78 <__aeabi_fmul+0x114>
    4f00:	e75f      	b.n	4dc2 <__aeabi_fmul+0x15e>
    4f02:	bf00      	nop

00004f04 <__aeabi_f2uiz>:
    4f04:	0042      	lsls	r2, r0, #1
    4f06:	d20e      	bcs.n	4f26 <__aeabi_f2uiz+0x22>
    4f08:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    4f0c:	d30b      	bcc.n	4f26 <__aeabi_f2uiz+0x22>
    4f0e:	f04f 039e 	mov.w	r3, #158	; 0x9e
    4f12:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    4f16:	d409      	bmi.n	4f2c <__aeabi_f2uiz+0x28>
    4f18:	ea4f 2300 	mov.w	r3, r0, lsl #8
    4f1c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    4f20:	fa23 f002 	lsr.w	r0, r3, r2
    4f24:	4770      	bx	lr
    4f26:	f04f 0000 	mov.w	r0, #0
    4f2a:	4770      	bx	lr
    4f2c:	f112 0f61 	cmn.w	r2, #97	; 0x61
    4f30:	d101      	bne.n	4f36 <__aeabi_f2uiz+0x32>
    4f32:	0242      	lsls	r2, r0, #9
    4f34:	d102      	bne.n	4f3c <__aeabi_f2uiz+0x38>
    4f36:	f04f 30ff 	mov.w	r0, #4294967295
    4f3a:	4770      	bx	lr
    4f3c:	f04f 0000 	mov.w	r0, #0
    4f40:	4770      	bx	lr
    4f42:	bf00      	nop

00004f44 <__libc_init_array>:
    4f44:	b570      	push	{r4, r5, r6, lr}
    4f46:	f64c 3608 	movw	r6, #51976	; 0xcb08
    4f4a:	f64c 3508 	movw	r5, #51976	; 0xcb08
    4f4e:	f2c0 0600 	movt	r6, #0
    4f52:	f2c0 0500 	movt	r5, #0
    4f56:	1b76      	subs	r6, r6, r5
    4f58:	10b6      	asrs	r6, r6, #2
    4f5a:	d006      	beq.n	4f6a <__libc_init_array+0x26>
    4f5c:	2400      	movs	r4, #0
    4f5e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    4f62:	3401      	adds	r4, #1
    4f64:	4798      	blx	r3
    4f66:	42a6      	cmp	r6, r4
    4f68:	d8f9      	bhi.n	4f5e <__libc_init_array+0x1a>
    4f6a:	f64c 3508 	movw	r5, #51976	; 0xcb08
    4f6e:	f64c 360c 	movw	r6, #51980	; 0xcb0c
    4f72:	f2c0 0500 	movt	r5, #0
    4f76:	f2c0 0600 	movt	r6, #0
    4f7a:	1b76      	subs	r6, r6, r5
    4f7c:	f007 fdb8 	bl	caf0 <_init>
    4f80:	10b6      	asrs	r6, r6, #2
    4f82:	d006      	beq.n	4f92 <__libc_init_array+0x4e>
    4f84:	2400      	movs	r4, #0
    4f86:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    4f8a:	3401      	adds	r4, #1
    4f8c:	4798      	blx	r3
    4f8e:	42a6      	cmp	r6, r4
    4f90:	d8f9      	bhi.n	4f86 <__libc_init_array+0x42>
    4f92:	bd70      	pop	{r4, r5, r6, pc}

00004f94 <free>:
    4f94:	f64d 5368 	movw	r3, #56680	; 0xdd68
    4f98:	4601      	mov	r1, r0
    4f9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f9e:	6818      	ldr	r0, [r3, #0]
    4fa0:	f004 beda 	b.w	9d58 <_free_r>

00004fa4 <malloc>:
    4fa4:	f64d 5368 	movw	r3, #56680	; 0xdd68
    4fa8:	4601      	mov	r1, r0
    4faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fae:	6818      	ldr	r0, [r3, #0]
    4fb0:	f000 b800 	b.w	4fb4 <_malloc_r>

00004fb4 <_malloc_r>:
    4fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4fb8:	f101 040b 	add.w	r4, r1, #11
    4fbc:	2c16      	cmp	r4, #22
    4fbe:	b083      	sub	sp, #12
    4fc0:	4606      	mov	r6, r0
    4fc2:	d82f      	bhi.n	5024 <_malloc_r+0x70>
    4fc4:	2300      	movs	r3, #0
    4fc6:	2410      	movs	r4, #16
    4fc8:	428c      	cmp	r4, r1
    4fca:	bf2c      	ite	cs
    4fcc:	4619      	movcs	r1, r3
    4fce:	f043 0101 	orrcc.w	r1, r3, #1
    4fd2:	2900      	cmp	r1, #0
    4fd4:	d130      	bne.n	5038 <_malloc_r+0x84>
    4fd6:	4630      	mov	r0, r6
    4fd8:	f000 fbf0 	bl	57bc <__malloc_lock>
    4fdc:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    4fe0:	d22e      	bcs.n	5040 <_malloc_r+0x8c>
    4fe2:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    4fe6:	f64d 655c 	movw	r5, #56924	; 0xde5c
    4fea:	f2c2 0500 	movt	r5, #8192	; 0x2000
    4fee:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    4ff2:	68d3      	ldr	r3, [r2, #12]
    4ff4:	4293      	cmp	r3, r2
    4ff6:	f000 8206 	beq.w	5406 <_malloc_r+0x452>
    4ffa:	685a      	ldr	r2, [r3, #4]
    4ffc:	f103 0508 	add.w	r5, r3, #8
    5000:	68d9      	ldr	r1, [r3, #12]
    5002:	4630      	mov	r0, r6
    5004:	f022 0c03 	bic.w	ip, r2, #3
    5008:	689a      	ldr	r2, [r3, #8]
    500a:	4463      	add	r3, ip
    500c:	685c      	ldr	r4, [r3, #4]
    500e:	608a      	str	r2, [r1, #8]
    5010:	f044 0401 	orr.w	r4, r4, #1
    5014:	60d1      	str	r1, [r2, #12]
    5016:	605c      	str	r4, [r3, #4]
    5018:	f000 fbd2 	bl	57c0 <__malloc_unlock>
    501c:	4628      	mov	r0, r5
    501e:	b003      	add	sp, #12
    5020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5024:	f024 0407 	bic.w	r4, r4, #7
    5028:	0fe3      	lsrs	r3, r4, #31
    502a:	428c      	cmp	r4, r1
    502c:	bf2c      	ite	cs
    502e:	4619      	movcs	r1, r3
    5030:	f043 0101 	orrcc.w	r1, r3, #1
    5034:	2900      	cmp	r1, #0
    5036:	d0ce      	beq.n	4fd6 <_malloc_r+0x22>
    5038:	230c      	movs	r3, #12
    503a:	2500      	movs	r5, #0
    503c:	6033      	str	r3, [r6, #0]
    503e:	e7ed      	b.n	501c <_malloc_r+0x68>
    5040:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    5044:	bf04      	itt	eq
    5046:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    504a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    504e:	f040 8090 	bne.w	5172 <_malloc_r+0x1be>
    5052:	f64d 655c 	movw	r5, #56924	; 0xde5c
    5056:	f2c2 0500 	movt	r5, #8192	; 0x2000
    505a:	1828      	adds	r0, r5, r0
    505c:	68c3      	ldr	r3, [r0, #12]
    505e:	4298      	cmp	r0, r3
    5060:	d106      	bne.n	5070 <_malloc_r+0xbc>
    5062:	e00d      	b.n	5080 <_malloc_r+0xcc>
    5064:	2a00      	cmp	r2, #0
    5066:	f280 816f 	bge.w	5348 <_malloc_r+0x394>
    506a:	68db      	ldr	r3, [r3, #12]
    506c:	4298      	cmp	r0, r3
    506e:	d007      	beq.n	5080 <_malloc_r+0xcc>
    5070:	6859      	ldr	r1, [r3, #4]
    5072:	f021 0103 	bic.w	r1, r1, #3
    5076:	1b0a      	subs	r2, r1, r4
    5078:	2a0f      	cmp	r2, #15
    507a:	ddf3      	ble.n	5064 <_malloc_r+0xb0>
    507c:	f10e 3eff 	add.w	lr, lr, #4294967295
    5080:	f10e 0e01 	add.w	lr, lr, #1
    5084:	f64d 675c 	movw	r7, #56924	; 0xde5c
    5088:	f2c2 0700 	movt	r7, #8192	; 0x2000
    508c:	f107 0108 	add.w	r1, r7, #8
    5090:	688b      	ldr	r3, [r1, #8]
    5092:	4299      	cmp	r1, r3
    5094:	bf08      	it	eq
    5096:	687a      	ldreq	r2, [r7, #4]
    5098:	d026      	beq.n	50e8 <_malloc_r+0x134>
    509a:	685a      	ldr	r2, [r3, #4]
    509c:	f022 0c03 	bic.w	ip, r2, #3
    50a0:	ebc4 020c 	rsb	r2, r4, ip
    50a4:	2a0f      	cmp	r2, #15
    50a6:	f300 8194 	bgt.w	53d2 <_malloc_r+0x41e>
    50aa:	2a00      	cmp	r2, #0
    50ac:	60c9      	str	r1, [r1, #12]
    50ae:	6089      	str	r1, [r1, #8]
    50b0:	f280 8099 	bge.w	51e6 <_malloc_r+0x232>
    50b4:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    50b8:	f080 8165 	bcs.w	5386 <_malloc_r+0x3d2>
    50bc:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    50c0:	f04f 0a01 	mov.w	sl, #1
    50c4:	687a      	ldr	r2, [r7, #4]
    50c6:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    50ca:	ea4f 0cac 	mov.w	ip, ip, asr #2
    50ce:	fa0a fc0c 	lsl.w	ip, sl, ip
    50d2:	60d8      	str	r0, [r3, #12]
    50d4:	f8d0 8008 	ldr.w	r8, [r0, #8]
    50d8:	ea4c 0202 	orr.w	r2, ip, r2
    50dc:	607a      	str	r2, [r7, #4]
    50de:	f8c3 8008 	str.w	r8, [r3, #8]
    50e2:	f8c8 300c 	str.w	r3, [r8, #12]
    50e6:	6083      	str	r3, [r0, #8]
    50e8:	f04f 0c01 	mov.w	ip, #1
    50ec:	ea4f 03ae 	mov.w	r3, lr, asr #2
    50f0:	fa0c fc03 	lsl.w	ip, ip, r3
    50f4:	4594      	cmp	ip, r2
    50f6:	f200 8082 	bhi.w	51fe <_malloc_r+0x24a>
    50fa:	ea12 0f0c 	tst.w	r2, ip
    50fe:	d108      	bne.n	5112 <_malloc_r+0x15e>
    5100:	f02e 0e03 	bic.w	lr, lr, #3
    5104:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    5108:	f10e 0e04 	add.w	lr, lr, #4
    510c:	ea12 0f0c 	tst.w	r2, ip
    5110:	d0f8      	beq.n	5104 <_malloc_r+0x150>
    5112:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    5116:	46f2      	mov	sl, lr
    5118:	46c8      	mov	r8, r9
    511a:	f8d8 300c 	ldr.w	r3, [r8, #12]
    511e:	4598      	cmp	r8, r3
    5120:	d107      	bne.n	5132 <_malloc_r+0x17e>
    5122:	e168      	b.n	53f6 <_malloc_r+0x442>
    5124:	2a00      	cmp	r2, #0
    5126:	f280 8178 	bge.w	541a <_malloc_r+0x466>
    512a:	68db      	ldr	r3, [r3, #12]
    512c:	4598      	cmp	r8, r3
    512e:	f000 8162 	beq.w	53f6 <_malloc_r+0x442>
    5132:	6858      	ldr	r0, [r3, #4]
    5134:	f020 0003 	bic.w	r0, r0, #3
    5138:	1b02      	subs	r2, r0, r4
    513a:	2a0f      	cmp	r2, #15
    513c:	ddf2      	ble.n	5124 <_malloc_r+0x170>
    513e:	461d      	mov	r5, r3
    5140:	191f      	adds	r7, r3, r4
    5142:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    5146:	f044 0e01 	orr.w	lr, r4, #1
    514a:	f855 4f08 	ldr.w	r4, [r5, #8]!
    514e:	4630      	mov	r0, r6
    5150:	50ba      	str	r2, [r7, r2]
    5152:	f042 0201 	orr.w	r2, r2, #1
    5156:	f8c3 e004 	str.w	lr, [r3, #4]
    515a:	f8cc 4008 	str.w	r4, [ip, #8]
    515e:	f8c4 c00c 	str.w	ip, [r4, #12]
    5162:	608f      	str	r7, [r1, #8]
    5164:	60cf      	str	r7, [r1, #12]
    5166:	607a      	str	r2, [r7, #4]
    5168:	60b9      	str	r1, [r7, #8]
    516a:	60f9      	str	r1, [r7, #12]
    516c:	f000 fb28 	bl	57c0 <__malloc_unlock>
    5170:	e754      	b.n	501c <_malloc_r+0x68>
    5172:	f1be 0f04 	cmp.w	lr, #4
    5176:	bf9e      	ittt	ls
    5178:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    517c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    5180:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    5184:	f67f af65 	bls.w	5052 <_malloc_r+0x9e>
    5188:	f1be 0f14 	cmp.w	lr, #20
    518c:	bf9c      	itt	ls
    518e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    5192:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    5196:	f67f af5c 	bls.w	5052 <_malloc_r+0x9e>
    519a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    519e:	bf9e      	ittt	ls
    51a0:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    51a4:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    51a8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    51ac:	f67f af51 	bls.w	5052 <_malloc_r+0x9e>
    51b0:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    51b4:	bf9e      	ittt	ls
    51b6:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    51ba:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    51be:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    51c2:	f67f af46 	bls.w	5052 <_malloc_r+0x9e>
    51c6:	f240 5354 	movw	r3, #1364	; 0x554
    51ca:	459e      	cmp	lr, r3
    51cc:	bf95      	itete	ls
    51ce:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    51d2:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    51d6:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    51da:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    51de:	bf98      	it	ls
    51e0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    51e4:	e735      	b.n	5052 <_malloc_r+0x9e>
    51e6:	eb03 020c 	add.w	r2, r3, ip
    51ea:	f103 0508 	add.w	r5, r3, #8
    51ee:	4630      	mov	r0, r6
    51f0:	6853      	ldr	r3, [r2, #4]
    51f2:	f043 0301 	orr.w	r3, r3, #1
    51f6:	6053      	str	r3, [r2, #4]
    51f8:	f000 fae2 	bl	57c0 <__malloc_unlock>
    51fc:	e70e      	b.n	501c <_malloc_r+0x68>
    51fe:	f8d7 8008 	ldr.w	r8, [r7, #8]
    5202:	f8d8 3004 	ldr.w	r3, [r8, #4]
    5206:	f023 0903 	bic.w	r9, r3, #3
    520a:	ebc4 0209 	rsb	r2, r4, r9
    520e:	454c      	cmp	r4, r9
    5210:	bf94      	ite	ls
    5212:	2300      	movls	r3, #0
    5214:	2301      	movhi	r3, #1
    5216:	2a0f      	cmp	r2, #15
    5218:	bfd8      	it	le
    521a:	f043 0301 	orrle.w	r3, r3, #1
    521e:	2b00      	cmp	r3, #0
    5220:	f000 80a1 	beq.w	5366 <_malloc_r+0x3b2>
    5224:	f24e 3b28 	movw	fp, #58152	; 0xe328
    5228:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    522c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    5230:	f8db 3000 	ldr.w	r3, [fp]
    5234:	3310      	adds	r3, #16
    5236:	191b      	adds	r3, r3, r4
    5238:	f1b2 3fff 	cmp.w	r2, #4294967295
    523c:	d006      	beq.n	524c <_malloc_r+0x298>
    523e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    5242:	331f      	adds	r3, #31
    5244:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    5248:	f023 031f 	bic.w	r3, r3, #31
    524c:	4619      	mov	r1, r3
    524e:	4630      	mov	r0, r6
    5250:	9301      	str	r3, [sp, #4]
    5252:	f000 fb2d 	bl	58b0 <_sbrk_r>
    5256:	9b01      	ldr	r3, [sp, #4]
    5258:	f1b0 3fff 	cmp.w	r0, #4294967295
    525c:	4682      	mov	sl, r0
    525e:	f000 80f4 	beq.w	544a <_malloc_r+0x496>
    5262:	eb08 0109 	add.w	r1, r8, r9
    5266:	4281      	cmp	r1, r0
    5268:	f200 80ec 	bhi.w	5444 <_malloc_r+0x490>
    526c:	f8db 2004 	ldr.w	r2, [fp, #4]
    5270:	189a      	adds	r2, r3, r2
    5272:	4551      	cmp	r1, sl
    5274:	f8cb 2004 	str.w	r2, [fp, #4]
    5278:	f000 8145 	beq.w	5506 <_malloc_r+0x552>
    527c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    5280:	f64d 605c 	movw	r0, #56924	; 0xde5c
    5284:	f2c2 0000 	movt	r0, #8192	; 0x2000
    5288:	f1b5 3fff 	cmp.w	r5, #4294967295
    528c:	bf08      	it	eq
    528e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    5292:	d003      	beq.n	529c <_malloc_r+0x2e8>
    5294:	4452      	add	r2, sl
    5296:	1a51      	subs	r1, r2, r1
    5298:	f8cb 1004 	str.w	r1, [fp, #4]
    529c:	f01a 0507 	ands.w	r5, sl, #7
    52a0:	4630      	mov	r0, r6
    52a2:	bf17      	itett	ne
    52a4:	f1c5 0508 	rsbne	r5, r5, #8
    52a8:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    52ac:	44aa      	addne	sl, r5
    52ae:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    52b2:	4453      	add	r3, sl
    52b4:	051b      	lsls	r3, r3, #20
    52b6:	0d1b      	lsrs	r3, r3, #20
    52b8:	1aed      	subs	r5, r5, r3
    52ba:	4629      	mov	r1, r5
    52bc:	f000 faf8 	bl	58b0 <_sbrk_r>
    52c0:	f1b0 3fff 	cmp.w	r0, #4294967295
    52c4:	f000 812c 	beq.w	5520 <_malloc_r+0x56c>
    52c8:	ebca 0100 	rsb	r1, sl, r0
    52cc:	1949      	adds	r1, r1, r5
    52ce:	f041 0101 	orr.w	r1, r1, #1
    52d2:	f8db 2004 	ldr.w	r2, [fp, #4]
    52d6:	f24e 3328 	movw	r3, #58152	; 0xe328
    52da:	f8c7 a008 	str.w	sl, [r7, #8]
    52de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52e2:	18aa      	adds	r2, r5, r2
    52e4:	45b8      	cmp	r8, r7
    52e6:	f8cb 2004 	str.w	r2, [fp, #4]
    52ea:	f8ca 1004 	str.w	r1, [sl, #4]
    52ee:	d017      	beq.n	5320 <_malloc_r+0x36c>
    52f0:	f1b9 0f0f 	cmp.w	r9, #15
    52f4:	f240 80df 	bls.w	54b6 <_malloc_r+0x502>
    52f8:	f1a9 010c 	sub.w	r1, r9, #12
    52fc:	2505      	movs	r5, #5
    52fe:	f021 0107 	bic.w	r1, r1, #7
    5302:	eb08 0001 	add.w	r0, r8, r1
    5306:	290f      	cmp	r1, #15
    5308:	6085      	str	r5, [r0, #8]
    530a:	6045      	str	r5, [r0, #4]
    530c:	f8d8 0004 	ldr.w	r0, [r8, #4]
    5310:	f000 0001 	and.w	r0, r0, #1
    5314:	ea41 0000 	orr.w	r0, r1, r0
    5318:	f8c8 0004 	str.w	r0, [r8, #4]
    531c:	f200 80ac 	bhi.w	5478 <_malloc_r+0x4c4>
    5320:	46d0      	mov	r8, sl
    5322:	f24e 3328 	movw	r3, #58152	; 0xe328
    5326:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    532a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    532e:	428a      	cmp	r2, r1
    5330:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    5334:	bf88      	it	hi
    5336:	62da      	strhi	r2, [r3, #44]	; 0x2c
    5338:	f24e 3328 	movw	r3, #58152	; 0xe328
    533c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5340:	428a      	cmp	r2, r1
    5342:	bf88      	it	hi
    5344:	631a      	strhi	r2, [r3, #48]	; 0x30
    5346:	e082      	b.n	544e <_malloc_r+0x49a>
    5348:	185c      	adds	r4, r3, r1
    534a:	689a      	ldr	r2, [r3, #8]
    534c:	68d9      	ldr	r1, [r3, #12]
    534e:	4630      	mov	r0, r6
    5350:	6866      	ldr	r6, [r4, #4]
    5352:	f103 0508 	add.w	r5, r3, #8
    5356:	608a      	str	r2, [r1, #8]
    5358:	f046 0301 	orr.w	r3, r6, #1
    535c:	60d1      	str	r1, [r2, #12]
    535e:	6063      	str	r3, [r4, #4]
    5360:	f000 fa2e 	bl	57c0 <__malloc_unlock>
    5364:	e65a      	b.n	501c <_malloc_r+0x68>
    5366:	eb08 0304 	add.w	r3, r8, r4
    536a:	f042 0201 	orr.w	r2, r2, #1
    536e:	f044 0401 	orr.w	r4, r4, #1
    5372:	4630      	mov	r0, r6
    5374:	f8c8 4004 	str.w	r4, [r8, #4]
    5378:	f108 0508 	add.w	r5, r8, #8
    537c:	605a      	str	r2, [r3, #4]
    537e:	60bb      	str	r3, [r7, #8]
    5380:	f000 fa1e 	bl	57c0 <__malloc_unlock>
    5384:	e64a      	b.n	501c <_malloc_r+0x68>
    5386:	ea4f 225c 	mov.w	r2, ip, lsr #9
    538a:	2a04      	cmp	r2, #4
    538c:	d954      	bls.n	5438 <_malloc_r+0x484>
    538e:	2a14      	cmp	r2, #20
    5390:	f200 8089 	bhi.w	54a6 <_malloc_r+0x4f2>
    5394:	325b      	adds	r2, #91	; 0x5b
    5396:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    539a:	44a8      	add	r8, r5
    539c:	f64d 675c 	movw	r7, #56924	; 0xde5c
    53a0:	f2c2 0700 	movt	r7, #8192	; 0x2000
    53a4:	f8d8 0008 	ldr.w	r0, [r8, #8]
    53a8:	4540      	cmp	r0, r8
    53aa:	d103      	bne.n	53b4 <_malloc_r+0x400>
    53ac:	e06f      	b.n	548e <_malloc_r+0x4da>
    53ae:	6880      	ldr	r0, [r0, #8]
    53b0:	4580      	cmp	r8, r0
    53b2:	d004      	beq.n	53be <_malloc_r+0x40a>
    53b4:	6842      	ldr	r2, [r0, #4]
    53b6:	f022 0203 	bic.w	r2, r2, #3
    53ba:	4594      	cmp	ip, r2
    53bc:	d3f7      	bcc.n	53ae <_malloc_r+0x3fa>
    53be:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    53c2:	f8c3 c00c 	str.w	ip, [r3, #12]
    53c6:	6098      	str	r0, [r3, #8]
    53c8:	687a      	ldr	r2, [r7, #4]
    53ca:	60c3      	str	r3, [r0, #12]
    53cc:	f8cc 3008 	str.w	r3, [ip, #8]
    53d0:	e68a      	b.n	50e8 <_malloc_r+0x134>
    53d2:	191f      	adds	r7, r3, r4
    53d4:	4630      	mov	r0, r6
    53d6:	f044 0401 	orr.w	r4, r4, #1
    53da:	60cf      	str	r7, [r1, #12]
    53dc:	605c      	str	r4, [r3, #4]
    53de:	f103 0508 	add.w	r5, r3, #8
    53e2:	50ba      	str	r2, [r7, r2]
    53e4:	f042 0201 	orr.w	r2, r2, #1
    53e8:	608f      	str	r7, [r1, #8]
    53ea:	607a      	str	r2, [r7, #4]
    53ec:	60b9      	str	r1, [r7, #8]
    53ee:	60f9      	str	r1, [r7, #12]
    53f0:	f000 f9e6 	bl	57c0 <__malloc_unlock>
    53f4:	e612      	b.n	501c <_malloc_r+0x68>
    53f6:	f10a 0a01 	add.w	sl, sl, #1
    53fa:	f01a 0f03 	tst.w	sl, #3
    53fe:	d05f      	beq.n	54c0 <_malloc_r+0x50c>
    5400:	f103 0808 	add.w	r8, r3, #8
    5404:	e689      	b.n	511a <_malloc_r+0x166>
    5406:	f103 0208 	add.w	r2, r3, #8
    540a:	68d3      	ldr	r3, [r2, #12]
    540c:	429a      	cmp	r2, r3
    540e:	bf08      	it	eq
    5410:	f10e 0e02 	addeq.w	lr, lr, #2
    5414:	f43f ae36 	beq.w	5084 <_malloc_r+0xd0>
    5418:	e5ef      	b.n	4ffa <_malloc_r+0x46>
    541a:	461d      	mov	r5, r3
    541c:	1819      	adds	r1, r3, r0
    541e:	68da      	ldr	r2, [r3, #12]
    5420:	4630      	mov	r0, r6
    5422:	f855 3f08 	ldr.w	r3, [r5, #8]!
    5426:	684c      	ldr	r4, [r1, #4]
    5428:	6093      	str	r3, [r2, #8]
    542a:	f044 0401 	orr.w	r4, r4, #1
    542e:	60da      	str	r2, [r3, #12]
    5430:	604c      	str	r4, [r1, #4]
    5432:	f000 f9c5 	bl	57c0 <__malloc_unlock>
    5436:	e5f1      	b.n	501c <_malloc_r+0x68>
    5438:	ea4f 129c 	mov.w	r2, ip, lsr #6
    543c:	3238      	adds	r2, #56	; 0x38
    543e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    5442:	e7aa      	b.n	539a <_malloc_r+0x3e6>
    5444:	45b8      	cmp	r8, r7
    5446:	f43f af11 	beq.w	526c <_malloc_r+0x2b8>
    544a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    544e:	f8d8 2004 	ldr.w	r2, [r8, #4]
    5452:	f022 0203 	bic.w	r2, r2, #3
    5456:	4294      	cmp	r4, r2
    5458:	bf94      	ite	ls
    545a:	2300      	movls	r3, #0
    545c:	2301      	movhi	r3, #1
    545e:	1b12      	subs	r2, r2, r4
    5460:	2a0f      	cmp	r2, #15
    5462:	bfd8      	it	le
    5464:	f043 0301 	orrle.w	r3, r3, #1
    5468:	2b00      	cmp	r3, #0
    546a:	f43f af7c 	beq.w	5366 <_malloc_r+0x3b2>
    546e:	4630      	mov	r0, r6
    5470:	2500      	movs	r5, #0
    5472:	f000 f9a5 	bl	57c0 <__malloc_unlock>
    5476:	e5d1      	b.n	501c <_malloc_r+0x68>
    5478:	f108 0108 	add.w	r1, r8, #8
    547c:	4630      	mov	r0, r6
    547e:	9301      	str	r3, [sp, #4]
    5480:	f004 fc6a 	bl	9d58 <_free_r>
    5484:	9b01      	ldr	r3, [sp, #4]
    5486:	f8d7 8008 	ldr.w	r8, [r7, #8]
    548a:	685a      	ldr	r2, [r3, #4]
    548c:	e749      	b.n	5322 <_malloc_r+0x36e>
    548e:	f04f 0a01 	mov.w	sl, #1
    5492:	f8d7 8004 	ldr.w	r8, [r7, #4]
    5496:	1092      	asrs	r2, r2, #2
    5498:	4684      	mov	ip, r0
    549a:	fa0a f202 	lsl.w	r2, sl, r2
    549e:	ea48 0202 	orr.w	r2, r8, r2
    54a2:	607a      	str	r2, [r7, #4]
    54a4:	e78d      	b.n	53c2 <_malloc_r+0x40e>
    54a6:	2a54      	cmp	r2, #84	; 0x54
    54a8:	d824      	bhi.n	54f4 <_malloc_r+0x540>
    54aa:	ea4f 321c 	mov.w	r2, ip, lsr #12
    54ae:	326e      	adds	r2, #110	; 0x6e
    54b0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    54b4:	e771      	b.n	539a <_malloc_r+0x3e6>
    54b6:	2301      	movs	r3, #1
    54b8:	46d0      	mov	r8, sl
    54ba:	f8ca 3004 	str.w	r3, [sl, #4]
    54be:	e7c6      	b.n	544e <_malloc_r+0x49a>
    54c0:	464a      	mov	r2, r9
    54c2:	f01e 0f03 	tst.w	lr, #3
    54c6:	4613      	mov	r3, r2
    54c8:	f10e 3eff 	add.w	lr, lr, #4294967295
    54cc:	d033      	beq.n	5536 <_malloc_r+0x582>
    54ce:	f853 2908 	ldr.w	r2, [r3], #-8
    54d2:	429a      	cmp	r2, r3
    54d4:	d0f5      	beq.n	54c2 <_malloc_r+0x50e>
    54d6:	687b      	ldr	r3, [r7, #4]
    54d8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    54dc:	459c      	cmp	ip, r3
    54de:	f63f ae8e 	bhi.w	51fe <_malloc_r+0x24a>
    54e2:	f1bc 0f00 	cmp.w	ip, #0
    54e6:	f43f ae8a 	beq.w	51fe <_malloc_r+0x24a>
    54ea:	ea1c 0f03 	tst.w	ip, r3
    54ee:	d027      	beq.n	5540 <_malloc_r+0x58c>
    54f0:	46d6      	mov	lr, sl
    54f2:	e60e      	b.n	5112 <_malloc_r+0x15e>
    54f4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    54f8:	d815      	bhi.n	5526 <_malloc_r+0x572>
    54fa:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    54fe:	3277      	adds	r2, #119	; 0x77
    5500:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    5504:	e749      	b.n	539a <_malloc_r+0x3e6>
    5506:	0508      	lsls	r0, r1, #20
    5508:	0d00      	lsrs	r0, r0, #20
    550a:	2800      	cmp	r0, #0
    550c:	f47f aeb6 	bne.w	527c <_malloc_r+0x2c8>
    5510:	f8d7 8008 	ldr.w	r8, [r7, #8]
    5514:	444b      	add	r3, r9
    5516:	f043 0301 	orr.w	r3, r3, #1
    551a:	f8c8 3004 	str.w	r3, [r8, #4]
    551e:	e700      	b.n	5322 <_malloc_r+0x36e>
    5520:	2101      	movs	r1, #1
    5522:	2500      	movs	r5, #0
    5524:	e6d5      	b.n	52d2 <_malloc_r+0x31e>
    5526:	f240 5054 	movw	r0, #1364	; 0x554
    552a:	4282      	cmp	r2, r0
    552c:	d90d      	bls.n	554a <_malloc_r+0x596>
    552e:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    5532:	227e      	movs	r2, #126	; 0x7e
    5534:	e731      	b.n	539a <_malloc_r+0x3e6>
    5536:	687b      	ldr	r3, [r7, #4]
    5538:	ea23 030c 	bic.w	r3, r3, ip
    553c:	607b      	str	r3, [r7, #4]
    553e:	e7cb      	b.n	54d8 <_malloc_r+0x524>
    5540:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    5544:	f10a 0a04 	add.w	sl, sl, #4
    5548:	e7cf      	b.n	54ea <_malloc_r+0x536>
    554a:	ea4f 429c 	mov.w	r2, ip, lsr #18
    554e:	327c      	adds	r2, #124	; 0x7c
    5550:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    5554:	e721      	b.n	539a <_malloc_r+0x3e6>
    5556:	bf00      	nop

00005558 <memcpy>:
    5558:	2a03      	cmp	r2, #3
    555a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    555e:	d80b      	bhi.n	5578 <memcpy+0x20>
    5560:	b13a      	cbz	r2, 5572 <memcpy+0x1a>
    5562:	2300      	movs	r3, #0
    5564:	f811 c003 	ldrb.w	ip, [r1, r3]
    5568:	f800 c003 	strb.w	ip, [r0, r3]
    556c:	3301      	adds	r3, #1
    556e:	4293      	cmp	r3, r2
    5570:	d1f8      	bne.n	5564 <memcpy+0xc>
    5572:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    5576:	4770      	bx	lr
    5578:	1882      	adds	r2, r0, r2
    557a:	460c      	mov	r4, r1
    557c:	4603      	mov	r3, r0
    557e:	e003      	b.n	5588 <memcpy+0x30>
    5580:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    5584:	f803 1c01 	strb.w	r1, [r3, #-1]
    5588:	f003 0603 	and.w	r6, r3, #3
    558c:	4619      	mov	r1, r3
    558e:	46a4      	mov	ip, r4
    5590:	3301      	adds	r3, #1
    5592:	3401      	adds	r4, #1
    5594:	2e00      	cmp	r6, #0
    5596:	d1f3      	bne.n	5580 <memcpy+0x28>
    5598:	f01c 0403 	ands.w	r4, ip, #3
    559c:	4663      	mov	r3, ip
    559e:	bf08      	it	eq
    55a0:	ebc1 0c02 	rsbeq	ip, r1, r2
    55a4:	d068      	beq.n	5678 <memcpy+0x120>
    55a6:	4265      	negs	r5, r4
    55a8:	f1c4 0a04 	rsb	sl, r4, #4
    55ac:	eb0c 0705 	add.w	r7, ip, r5
    55b0:	4633      	mov	r3, r6
    55b2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    55b6:	f85c 6005 	ldr.w	r6, [ip, r5]
    55ba:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    55be:	1a55      	subs	r5, r2, r1
    55c0:	e008      	b.n	55d4 <memcpy+0x7c>
    55c2:	f857 4f04 	ldr.w	r4, [r7, #4]!
    55c6:	4626      	mov	r6, r4
    55c8:	fa04 f40a 	lsl.w	r4, r4, sl
    55cc:	ea49 0404 	orr.w	r4, r9, r4
    55d0:	50cc      	str	r4, [r1, r3]
    55d2:	3304      	adds	r3, #4
    55d4:	185c      	adds	r4, r3, r1
    55d6:	2d03      	cmp	r5, #3
    55d8:	fa26 f908 	lsr.w	r9, r6, r8
    55dc:	f1a5 0504 	sub.w	r5, r5, #4
    55e0:	eb0c 0603 	add.w	r6, ip, r3
    55e4:	dced      	bgt.n	55c2 <memcpy+0x6a>
    55e6:	2300      	movs	r3, #0
    55e8:	e002      	b.n	55f0 <memcpy+0x98>
    55ea:	5cf1      	ldrb	r1, [r6, r3]
    55ec:	54e1      	strb	r1, [r4, r3]
    55ee:	3301      	adds	r3, #1
    55f0:	1919      	adds	r1, r3, r4
    55f2:	4291      	cmp	r1, r2
    55f4:	d3f9      	bcc.n	55ea <memcpy+0x92>
    55f6:	e7bc      	b.n	5572 <memcpy+0x1a>
    55f8:	f853 4c40 	ldr.w	r4, [r3, #-64]
    55fc:	f841 4c40 	str.w	r4, [r1, #-64]
    5600:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    5604:	f841 4c3c 	str.w	r4, [r1, #-60]
    5608:	f853 4c38 	ldr.w	r4, [r3, #-56]
    560c:	f841 4c38 	str.w	r4, [r1, #-56]
    5610:	f853 4c34 	ldr.w	r4, [r3, #-52]
    5614:	f841 4c34 	str.w	r4, [r1, #-52]
    5618:	f853 4c30 	ldr.w	r4, [r3, #-48]
    561c:	f841 4c30 	str.w	r4, [r1, #-48]
    5620:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    5624:	f841 4c2c 	str.w	r4, [r1, #-44]
    5628:	f853 4c28 	ldr.w	r4, [r3, #-40]
    562c:	f841 4c28 	str.w	r4, [r1, #-40]
    5630:	f853 4c24 	ldr.w	r4, [r3, #-36]
    5634:	f841 4c24 	str.w	r4, [r1, #-36]
    5638:	f853 4c20 	ldr.w	r4, [r3, #-32]
    563c:	f841 4c20 	str.w	r4, [r1, #-32]
    5640:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    5644:	f841 4c1c 	str.w	r4, [r1, #-28]
    5648:	f853 4c18 	ldr.w	r4, [r3, #-24]
    564c:	f841 4c18 	str.w	r4, [r1, #-24]
    5650:	f853 4c14 	ldr.w	r4, [r3, #-20]
    5654:	f841 4c14 	str.w	r4, [r1, #-20]
    5658:	f853 4c10 	ldr.w	r4, [r3, #-16]
    565c:	f841 4c10 	str.w	r4, [r1, #-16]
    5660:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    5664:	f841 4c0c 	str.w	r4, [r1, #-12]
    5668:	f853 4c08 	ldr.w	r4, [r3, #-8]
    566c:	f841 4c08 	str.w	r4, [r1, #-8]
    5670:	f853 4c04 	ldr.w	r4, [r3, #-4]
    5674:	f841 4c04 	str.w	r4, [r1, #-4]
    5678:	461c      	mov	r4, r3
    567a:	460d      	mov	r5, r1
    567c:	3340      	adds	r3, #64	; 0x40
    567e:	3140      	adds	r1, #64	; 0x40
    5680:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    5684:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    5688:	dcb6      	bgt.n	55f8 <memcpy+0xa0>
    568a:	4621      	mov	r1, r4
    568c:	462b      	mov	r3, r5
    568e:	1b54      	subs	r4, r2, r5
    5690:	e00f      	b.n	56b2 <memcpy+0x15a>
    5692:	f851 5c10 	ldr.w	r5, [r1, #-16]
    5696:	f843 5c10 	str.w	r5, [r3, #-16]
    569a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    569e:	f843 5c0c 	str.w	r5, [r3, #-12]
    56a2:	f851 5c08 	ldr.w	r5, [r1, #-8]
    56a6:	f843 5c08 	str.w	r5, [r3, #-8]
    56aa:	f851 5c04 	ldr.w	r5, [r1, #-4]
    56ae:	f843 5c04 	str.w	r5, [r3, #-4]
    56b2:	2c0f      	cmp	r4, #15
    56b4:	460d      	mov	r5, r1
    56b6:	469c      	mov	ip, r3
    56b8:	f101 0110 	add.w	r1, r1, #16
    56bc:	f103 0310 	add.w	r3, r3, #16
    56c0:	f1a4 0410 	sub.w	r4, r4, #16
    56c4:	dce5      	bgt.n	5692 <memcpy+0x13a>
    56c6:	ebcc 0102 	rsb	r1, ip, r2
    56ca:	2300      	movs	r3, #0
    56cc:	e003      	b.n	56d6 <memcpy+0x17e>
    56ce:	58ec      	ldr	r4, [r5, r3]
    56d0:	f84c 4003 	str.w	r4, [ip, r3]
    56d4:	3304      	adds	r3, #4
    56d6:	195e      	adds	r6, r3, r5
    56d8:	2903      	cmp	r1, #3
    56da:	eb03 040c 	add.w	r4, r3, ip
    56de:	f1a1 0104 	sub.w	r1, r1, #4
    56e2:	dcf4      	bgt.n	56ce <memcpy+0x176>
    56e4:	e77f      	b.n	55e6 <memcpy+0x8e>
    56e6:	bf00      	nop

000056e8 <memset>:
    56e8:	2a03      	cmp	r2, #3
    56ea:	b2c9      	uxtb	r1, r1
    56ec:	b430      	push	{r4, r5}
    56ee:	d807      	bhi.n	5700 <memset+0x18>
    56f0:	b122      	cbz	r2, 56fc <memset+0x14>
    56f2:	2300      	movs	r3, #0
    56f4:	54c1      	strb	r1, [r0, r3]
    56f6:	3301      	adds	r3, #1
    56f8:	4293      	cmp	r3, r2
    56fa:	d1fb      	bne.n	56f4 <memset+0xc>
    56fc:	bc30      	pop	{r4, r5}
    56fe:	4770      	bx	lr
    5700:	eb00 0c02 	add.w	ip, r0, r2
    5704:	4603      	mov	r3, r0
    5706:	e001      	b.n	570c <memset+0x24>
    5708:	f803 1c01 	strb.w	r1, [r3, #-1]
    570c:	f003 0403 	and.w	r4, r3, #3
    5710:	461a      	mov	r2, r3
    5712:	3301      	adds	r3, #1
    5714:	2c00      	cmp	r4, #0
    5716:	d1f7      	bne.n	5708 <memset+0x20>
    5718:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    571c:	ebc2 040c 	rsb	r4, r2, ip
    5720:	fb03 f301 	mul.w	r3, r3, r1
    5724:	e01f      	b.n	5766 <memset+0x7e>
    5726:	f842 3c40 	str.w	r3, [r2, #-64]
    572a:	f842 3c3c 	str.w	r3, [r2, #-60]
    572e:	f842 3c38 	str.w	r3, [r2, #-56]
    5732:	f842 3c34 	str.w	r3, [r2, #-52]
    5736:	f842 3c30 	str.w	r3, [r2, #-48]
    573a:	f842 3c2c 	str.w	r3, [r2, #-44]
    573e:	f842 3c28 	str.w	r3, [r2, #-40]
    5742:	f842 3c24 	str.w	r3, [r2, #-36]
    5746:	f842 3c20 	str.w	r3, [r2, #-32]
    574a:	f842 3c1c 	str.w	r3, [r2, #-28]
    574e:	f842 3c18 	str.w	r3, [r2, #-24]
    5752:	f842 3c14 	str.w	r3, [r2, #-20]
    5756:	f842 3c10 	str.w	r3, [r2, #-16]
    575a:	f842 3c0c 	str.w	r3, [r2, #-12]
    575e:	f842 3c08 	str.w	r3, [r2, #-8]
    5762:	f842 3c04 	str.w	r3, [r2, #-4]
    5766:	4615      	mov	r5, r2
    5768:	3240      	adds	r2, #64	; 0x40
    576a:	2c3f      	cmp	r4, #63	; 0x3f
    576c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    5770:	dcd9      	bgt.n	5726 <memset+0x3e>
    5772:	462a      	mov	r2, r5
    5774:	ebc5 040c 	rsb	r4, r5, ip
    5778:	e007      	b.n	578a <memset+0xa2>
    577a:	f842 3c10 	str.w	r3, [r2, #-16]
    577e:	f842 3c0c 	str.w	r3, [r2, #-12]
    5782:	f842 3c08 	str.w	r3, [r2, #-8]
    5786:	f842 3c04 	str.w	r3, [r2, #-4]
    578a:	4615      	mov	r5, r2
    578c:	3210      	adds	r2, #16
    578e:	2c0f      	cmp	r4, #15
    5790:	f1a4 0410 	sub.w	r4, r4, #16
    5794:	dcf1      	bgt.n	577a <memset+0x92>
    5796:	462a      	mov	r2, r5
    5798:	ebc5 050c 	rsb	r5, r5, ip
    579c:	e001      	b.n	57a2 <memset+0xba>
    579e:	f842 3c04 	str.w	r3, [r2, #-4]
    57a2:	4614      	mov	r4, r2
    57a4:	3204      	adds	r2, #4
    57a6:	2d03      	cmp	r5, #3
    57a8:	f1a5 0504 	sub.w	r5, r5, #4
    57ac:	dcf7      	bgt.n	579e <memset+0xb6>
    57ae:	e001      	b.n	57b4 <memset+0xcc>
    57b0:	f804 1b01 	strb.w	r1, [r4], #1
    57b4:	4564      	cmp	r4, ip
    57b6:	d3fb      	bcc.n	57b0 <memset+0xc8>
    57b8:	e7a0      	b.n	56fc <memset+0x14>
    57ba:	bf00      	nop

000057bc <__malloc_lock>:
    57bc:	4770      	bx	lr
    57be:	bf00      	nop

000057c0 <__malloc_unlock>:
    57c0:	4770      	bx	lr
    57c2:	bf00      	nop

000057c4 <printf>:
    57c4:	b40f      	push	{r0, r1, r2, r3}
    57c6:	f64d 5368 	movw	r3, #56680	; 0xdd68
    57ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57ce:	b510      	push	{r4, lr}
    57d0:	681c      	ldr	r4, [r3, #0]
    57d2:	b082      	sub	sp, #8
    57d4:	b124      	cbz	r4, 57e0 <printf+0x1c>
    57d6:	69a3      	ldr	r3, [r4, #24]
    57d8:	b913      	cbnz	r3, 57e0 <printf+0x1c>
    57da:	4620      	mov	r0, r4
    57dc:	f004 fa38 	bl	9c50 <__sinit>
    57e0:	4620      	mov	r0, r4
    57e2:	ac05      	add	r4, sp, #20
    57e4:	9a04      	ldr	r2, [sp, #16]
    57e6:	4623      	mov	r3, r4
    57e8:	6881      	ldr	r1, [r0, #8]
    57ea:	9401      	str	r4, [sp, #4]
    57ec:	f001 fbd0 	bl	6f90 <_vfprintf_r>
    57f0:	b002      	add	sp, #8
    57f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    57f6:	b004      	add	sp, #16
    57f8:	4770      	bx	lr
    57fa:	bf00      	nop

000057fc <_printf_r>:
    57fc:	b40e      	push	{r1, r2, r3}
    57fe:	b510      	push	{r4, lr}
    5800:	4604      	mov	r4, r0
    5802:	b083      	sub	sp, #12
    5804:	b118      	cbz	r0, 580e <_printf_r+0x12>
    5806:	6983      	ldr	r3, [r0, #24]
    5808:	b90b      	cbnz	r3, 580e <_printf_r+0x12>
    580a:	f004 fa21 	bl	9c50 <__sinit>
    580e:	4620      	mov	r0, r4
    5810:	ac06      	add	r4, sp, #24
    5812:	9a05      	ldr	r2, [sp, #20]
    5814:	4623      	mov	r3, r4
    5816:	6881      	ldr	r1, [r0, #8]
    5818:	9401      	str	r4, [sp, #4]
    581a:	f001 fbb9 	bl	6f90 <_vfprintf_r>
    581e:	b003      	add	sp, #12
    5820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    5824:	b003      	add	sp, #12
    5826:	4770      	bx	lr

00005828 <_puts_r>:
    5828:	b530      	push	{r4, r5, lr}
    582a:	4604      	mov	r4, r0
    582c:	b089      	sub	sp, #36	; 0x24
    582e:	4608      	mov	r0, r1
    5830:	460d      	mov	r5, r1
    5832:	f000 f89b 	bl	596c <strlen>
    5836:	f24c 3390 	movw	r3, #50064	; 0xc390
    583a:	9501      	str	r5, [sp, #4]
    583c:	f2c0 0300 	movt	r3, #0
    5840:	9303      	str	r3, [sp, #12]
    5842:	9002      	str	r0, [sp, #8]
    5844:	1c43      	adds	r3, r0, #1
    5846:	9307      	str	r3, [sp, #28]
    5848:	2301      	movs	r3, #1
    584a:	9304      	str	r3, [sp, #16]
    584c:	ab01      	add	r3, sp, #4
    584e:	9305      	str	r3, [sp, #20]
    5850:	2302      	movs	r3, #2
    5852:	9306      	str	r3, [sp, #24]
    5854:	b10c      	cbz	r4, 585a <_puts_r+0x32>
    5856:	69a3      	ldr	r3, [r4, #24]
    5858:	b1eb      	cbz	r3, 5896 <_puts_r+0x6e>
    585a:	f64d 5368 	movw	r3, #56680	; 0xdd68
    585e:	4620      	mov	r0, r4
    5860:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5864:	681b      	ldr	r3, [r3, #0]
    5866:	689b      	ldr	r3, [r3, #8]
    5868:	899a      	ldrh	r2, [r3, #12]
    586a:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    586e:	bf01      	itttt	eq
    5870:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
    5874:	819a      	strheq	r2, [r3, #12]
    5876:	6e59      	ldreq	r1, [r3, #100]	; 0x64
    5878:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
    587c:	68a1      	ldr	r1, [r4, #8]
    587e:	bf08      	it	eq
    5880:	665a      	streq	r2, [r3, #100]	; 0x64
    5882:	aa05      	add	r2, sp, #20
    5884:	f004 fb48 	bl	9f18 <__sfvwrite_r>
    5888:	2800      	cmp	r0, #0
    588a:	bf14      	ite	ne
    588c:	f04f 30ff 	movne.w	r0, #4294967295
    5890:	200a      	moveq	r0, #10
    5892:	b009      	add	sp, #36	; 0x24
    5894:	bd30      	pop	{r4, r5, pc}
    5896:	4620      	mov	r0, r4
    5898:	f004 f9da 	bl	9c50 <__sinit>
    589c:	e7dd      	b.n	585a <_puts_r+0x32>
    589e:	bf00      	nop

000058a0 <puts>:
    58a0:	f64d 5368 	movw	r3, #56680	; 0xdd68
    58a4:	4601      	mov	r1, r0
    58a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58aa:	6818      	ldr	r0, [r3, #0]
    58ac:	e7bc      	b.n	5828 <_puts_r>
    58ae:	bf00      	nop

000058b0 <_sbrk_r>:
    58b0:	b538      	push	{r3, r4, r5, lr}
    58b2:	f24e 44c8 	movw	r4, #58568	; 0xe4c8
    58b6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    58ba:	4605      	mov	r5, r0
    58bc:	4608      	mov	r0, r1
    58be:	2300      	movs	r3, #0
    58c0:	6023      	str	r3, [r4, #0]
    58c2:	f7fc fd39 	bl	2338 <_sbrk>
    58c6:	f1b0 3fff 	cmp.w	r0, #4294967295
    58ca:	d000      	beq.n	58ce <_sbrk_r+0x1e>
    58cc:	bd38      	pop	{r3, r4, r5, pc}
    58ce:	6823      	ldr	r3, [r4, #0]
    58d0:	2b00      	cmp	r3, #0
    58d2:	d0fb      	beq.n	58cc <_sbrk_r+0x1c>
    58d4:	602b      	str	r3, [r5, #0]
    58d6:	bd38      	pop	{r3, r4, r5, pc}

000058d8 <sprintf>:
    58d8:	b40e      	push	{r1, r2, r3}
    58da:	f64d 5368 	movw	r3, #56680	; 0xdd68
    58de:	b530      	push	{r4, r5, lr}
    58e0:	b09c      	sub	sp, #112	; 0x70
    58e2:	ac1f      	add	r4, sp, #124	; 0x7c
    58e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58e8:	4605      	mov	r5, r0
    58ea:	a901      	add	r1, sp, #4
    58ec:	f854 2b04 	ldr.w	r2, [r4], #4
    58f0:	f04f 3cff 	mov.w	ip, #4294967295
    58f4:	6818      	ldr	r0, [r3, #0]
    58f6:	f44f 7302 	mov.w	r3, #520	; 0x208
    58fa:	f8ad 3010 	strh.w	r3, [sp, #16]
    58fe:	4623      	mov	r3, r4
    5900:	9505      	str	r5, [sp, #20]
    5902:	9501      	str	r5, [sp, #4]
    5904:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    5908:	f8ad c012 	strh.w	ip, [sp, #18]
    590c:	9506      	str	r5, [sp, #24]
    590e:	9503      	str	r5, [sp, #12]
    5910:	941b      	str	r4, [sp, #108]	; 0x6c
    5912:	f000 f8e9 	bl	5ae8 <_svfprintf_r>
    5916:	9b01      	ldr	r3, [sp, #4]
    5918:	2200      	movs	r2, #0
    591a:	701a      	strb	r2, [r3, #0]
    591c:	b01c      	add	sp, #112	; 0x70
    591e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    5922:	b003      	add	sp, #12
    5924:	4770      	bx	lr
    5926:	bf00      	nop

00005928 <_sprintf_r>:
    5928:	b40c      	push	{r2, r3}
    592a:	460b      	mov	r3, r1
    592c:	b510      	push	{r4, lr}
    592e:	b09c      	sub	sp, #112	; 0x70
    5930:	ac1e      	add	r4, sp, #120	; 0x78
    5932:	a901      	add	r1, sp, #4
    5934:	9305      	str	r3, [sp, #20]
    5936:	f44f 7c02 	mov.w	ip, #520	; 0x208
    593a:	f854 2b04 	ldr.w	r2, [r4], #4
    593e:	9301      	str	r3, [sp, #4]
    5940:	f04f 33ff 	mov.w	r3, #4294967295
    5944:	f8ad 3012 	strh.w	r3, [sp, #18]
    5948:	4623      	mov	r3, r4
    594a:	941b      	str	r4, [sp, #108]	; 0x6c
    594c:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    5950:	f8ad c010 	strh.w	ip, [sp, #16]
    5954:	9406      	str	r4, [sp, #24]
    5956:	9403      	str	r4, [sp, #12]
    5958:	f000 f8c6 	bl	5ae8 <_svfprintf_r>
    595c:	9b01      	ldr	r3, [sp, #4]
    595e:	2200      	movs	r2, #0
    5960:	701a      	strb	r2, [r3, #0]
    5962:	b01c      	add	sp, #112	; 0x70
    5964:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    5968:	b002      	add	sp, #8
    596a:	4770      	bx	lr

0000596c <strlen>:
    596c:	f020 0103 	bic.w	r1, r0, #3
    5970:	f010 0003 	ands.w	r0, r0, #3
    5974:	f1c0 0000 	rsb	r0, r0, #0
    5978:	f851 3b04 	ldr.w	r3, [r1], #4
    597c:	f100 0c04 	add.w	ip, r0, #4
    5980:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    5984:	f06f 0200 	mvn.w	r2, #0
    5988:	bf1c      	itt	ne
    598a:	fa22 f20c 	lsrne.w	r2, r2, ip
    598e:	4313      	orrne	r3, r2
    5990:	f04f 0c01 	mov.w	ip, #1
    5994:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    5998:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    599c:	eba3 020c 	sub.w	r2, r3, ip
    59a0:	ea22 0203 	bic.w	r2, r2, r3
    59a4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    59a8:	bf04      	itt	eq
    59aa:	f851 3b04 	ldreq.w	r3, [r1], #4
    59ae:	3004      	addeq	r0, #4
    59b0:	d0f4      	beq.n	599c <strlen+0x30>
    59b2:	f013 0fff 	tst.w	r3, #255	; 0xff
    59b6:	bf1f      	itttt	ne
    59b8:	3001      	addne	r0, #1
    59ba:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    59be:	3001      	addne	r0, #1
    59c0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    59c4:	bf18      	it	ne
    59c6:	3001      	addne	r0, #1
    59c8:	4770      	bx	lr
    59ca:	bf00      	nop

000059cc <__sprint_r>:
    59cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    59d0:	b085      	sub	sp, #20
    59d2:	4692      	mov	sl, r2
    59d4:	460c      	mov	r4, r1
    59d6:	9003      	str	r0, [sp, #12]
    59d8:	6890      	ldr	r0, [r2, #8]
    59da:	6817      	ldr	r7, [r2, #0]
    59dc:	2800      	cmp	r0, #0
    59de:	f000 8081 	beq.w	5ae4 <__sprint_r+0x118>
    59e2:	f04f 0900 	mov.w	r9, #0
    59e6:	680b      	ldr	r3, [r1, #0]
    59e8:	464d      	mov	r5, r9
    59ea:	2d00      	cmp	r5, #0
    59ec:	d054      	beq.n	5a98 <__sprint_r+0xcc>
    59ee:	68a6      	ldr	r6, [r4, #8]
    59f0:	42b5      	cmp	r5, r6
    59f2:	46b0      	mov	r8, r6
    59f4:	bf3e      	ittt	cc
    59f6:	4618      	movcc	r0, r3
    59f8:	462e      	movcc	r6, r5
    59fa:	46a8      	movcc	r8, r5
    59fc:	d33c      	bcc.n	5a78 <__sprint_r+0xac>
    59fe:	89a0      	ldrh	r0, [r4, #12]
    5a00:	f410 6f90 	tst.w	r0, #1152	; 0x480
    5a04:	bf08      	it	eq
    5a06:	4618      	moveq	r0, r3
    5a08:	d036      	beq.n	5a78 <__sprint_r+0xac>
    5a0a:	6962      	ldr	r2, [r4, #20]
    5a0c:	6921      	ldr	r1, [r4, #16]
    5a0e:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    5a12:	1a5b      	subs	r3, r3, r1
    5a14:	f103 0c01 	add.w	ip, r3, #1
    5a18:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    5a1c:	44ac      	add	ip, r5
    5a1e:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    5a22:	45e3      	cmp	fp, ip
    5a24:	465a      	mov	r2, fp
    5a26:	bf3c      	itt	cc
    5a28:	46e3      	movcc	fp, ip
    5a2a:	465a      	movcc	r2, fp
    5a2c:	f410 6f80 	tst.w	r0, #1024	; 0x400
    5a30:	d037      	beq.n	5aa2 <__sprint_r+0xd6>
    5a32:	4611      	mov	r1, r2
    5a34:	9803      	ldr	r0, [sp, #12]
    5a36:	9301      	str	r3, [sp, #4]
    5a38:	f7ff fabc 	bl	4fb4 <_malloc_r>
    5a3c:	9b01      	ldr	r3, [sp, #4]
    5a3e:	2800      	cmp	r0, #0
    5a40:	d03b      	beq.n	5aba <__sprint_r+0xee>
    5a42:	461a      	mov	r2, r3
    5a44:	6921      	ldr	r1, [r4, #16]
    5a46:	9301      	str	r3, [sp, #4]
    5a48:	9002      	str	r0, [sp, #8]
    5a4a:	f7ff fd85 	bl	5558 <memcpy>
    5a4e:	89a2      	ldrh	r2, [r4, #12]
    5a50:	9b01      	ldr	r3, [sp, #4]
    5a52:	f8dd c008 	ldr.w	ip, [sp, #8]
    5a56:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    5a5a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    5a5e:	81a2      	strh	r2, [r4, #12]
    5a60:	462e      	mov	r6, r5
    5a62:	46a8      	mov	r8, r5
    5a64:	ebc3 020b 	rsb	r2, r3, fp
    5a68:	eb0c 0003 	add.w	r0, ip, r3
    5a6c:	60a2      	str	r2, [r4, #8]
    5a6e:	f8c4 c010 	str.w	ip, [r4, #16]
    5a72:	6020      	str	r0, [r4, #0]
    5a74:	f8c4 b014 	str.w	fp, [r4, #20]
    5a78:	4642      	mov	r2, r8
    5a7a:	4649      	mov	r1, r9
    5a7c:	f004 fd18 	bl	a4b0 <memmove>
    5a80:	68a2      	ldr	r2, [r4, #8]
    5a82:	6823      	ldr	r3, [r4, #0]
    5a84:	1b96      	subs	r6, r2, r6
    5a86:	60a6      	str	r6, [r4, #8]
    5a88:	f8da 2008 	ldr.w	r2, [sl, #8]
    5a8c:	4443      	add	r3, r8
    5a8e:	6023      	str	r3, [r4, #0]
    5a90:	1b55      	subs	r5, r2, r5
    5a92:	f8ca 5008 	str.w	r5, [sl, #8]
    5a96:	b1fd      	cbz	r5, 5ad8 <__sprint_r+0x10c>
    5a98:	f8d7 9000 	ldr.w	r9, [r7]
    5a9c:	687d      	ldr	r5, [r7, #4]
    5a9e:	3708      	adds	r7, #8
    5aa0:	e7a3      	b.n	59ea <__sprint_r+0x1e>
    5aa2:	9803      	ldr	r0, [sp, #12]
    5aa4:	9301      	str	r3, [sp, #4]
    5aa6:	f005 fa0b 	bl	aec0 <_realloc_r>
    5aaa:	9b01      	ldr	r3, [sp, #4]
    5aac:	4684      	mov	ip, r0
    5aae:	2800      	cmp	r0, #0
    5ab0:	d1d6      	bne.n	5a60 <__sprint_r+0x94>
    5ab2:	9803      	ldr	r0, [sp, #12]
    5ab4:	6921      	ldr	r1, [r4, #16]
    5ab6:	f004 f94f 	bl	9d58 <_free_r>
    5aba:	9a03      	ldr	r2, [sp, #12]
    5abc:	230c      	movs	r3, #12
    5abe:	f04f 30ff 	mov.w	r0, #4294967295
    5ac2:	6013      	str	r3, [r2, #0]
    5ac4:	2300      	movs	r3, #0
    5ac6:	89a2      	ldrh	r2, [r4, #12]
    5ac8:	f8ca 3004 	str.w	r3, [sl, #4]
    5acc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    5ad0:	f8ca 3008 	str.w	r3, [sl, #8]
    5ad4:	81a2      	strh	r2, [r4, #12]
    5ad6:	e002      	b.n	5ade <__sprint_r+0x112>
    5ad8:	4628      	mov	r0, r5
    5ada:	f8ca 5004 	str.w	r5, [sl, #4]
    5ade:	b005      	add	sp, #20
    5ae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5ae4:	6050      	str	r0, [r2, #4]
    5ae6:	e7fa      	b.n	5ade <__sprint_r+0x112>

00005ae8 <_svfprintf_r>:
    5ae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5aec:	b0c5      	sub	sp, #276	; 0x114
    5aee:	460e      	mov	r6, r1
    5af0:	469a      	mov	sl, r3
    5af2:	4615      	mov	r5, r2
    5af4:	9009      	str	r0, [sp, #36]	; 0x24
    5af6:	f004 fbff 	bl	a2f8 <_localeconv_r>
    5afa:	89b3      	ldrh	r3, [r6, #12]
    5afc:	f013 0f80 	tst.w	r3, #128	; 0x80
    5b00:	6800      	ldr	r0, [r0, #0]
    5b02:	901b      	str	r0, [sp, #108]	; 0x6c
    5b04:	d003      	beq.n	5b0e <_svfprintf_r+0x26>
    5b06:	6933      	ldr	r3, [r6, #16]
    5b08:	2b00      	cmp	r3, #0
    5b0a:	f001 808c 	beq.w	6c26 <_svfprintf_r+0x113e>
    5b0e:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    5b12:	46b3      	mov	fp, r6
    5b14:	464c      	mov	r4, r9
    5b16:	2200      	movs	r2, #0
    5b18:	9210      	str	r2, [sp, #64]	; 0x40
    5b1a:	2300      	movs	r3, #0
    5b1c:	9218      	str	r2, [sp, #96]	; 0x60
    5b1e:	9217      	str	r2, [sp, #92]	; 0x5c
    5b20:	921a      	str	r2, [sp, #104]	; 0x68
    5b22:	920d      	str	r2, [sp, #52]	; 0x34
    5b24:	aa2d      	add	r2, sp, #180	; 0xb4
    5b26:	9319      	str	r3, [sp, #100]	; 0x64
    5b28:	3228      	adds	r2, #40	; 0x28
    5b2a:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    5b2e:	9216      	str	r2, [sp, #88]	; 0x58
    5b30:	9307      	str	r3, [sp, #28]
    5b32:	2300      	movs	r3, #0
    5b34:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    5b38:	9338      	str	r3, [sp, #224]	; 0xe0
    5b3a:	9339      	str	r3, [sp, #228]	; 0xe4
    5b3c:	782b      	ldrb	r3, [r5, #0]
    5b3e:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    5b42:	bf18      	it	ne
    5b44:	2201      	movne	r2, #1
    5b46:	2b00      	cmp	r3, #0
    5b48:	bf0c      	ite	eq
    5b4a:	2200      	moveq	r2, #0
    5b4c:	f002 0201 	andne.w	r2, r2, #1
    5b50:	b302      	cbz	r2, 5b94 <_svfprintf_r+0xac>
    5b52:	462e      	mov	r6, r5
    5b54:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    5b58:	1e1a      	subs	r2, r3, #0
    5b5a:	bf18      	it	ne
    5b5c:	2201      	movne	r2, #1
    5b5e:	2b25      	cmp	r3, #37	; 0x25
    5b60:	bf0c      	ite	eq
    5b62:	2200      	moveq	r2, #0
    5b64:	f002 0201 	andne.w	r2, r2, #1
    5b68:	2a00      	cmp	r2, #0
    5b6a:	d1f3      	bne.n	5b54 <_svfprintf_r+0x6c>
    5b6c:	1b77      	subs	r7, r6, r5
    5b6e:	bf08      	it	eq
    5b70:	4635      	moveq	r5, r6
    5b72:	d00f      	beq.n	5b94 <_svfprintf_r+0xac>
    5b74:	6067      	str	r7, [r4, #4]
    5b76:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5b78:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5b7a:	3301      	adds	r3, #1
    5b7c:	6025      	str	r5, [r4, #0]
    5b7e:	19d2      	adds	r2, r2, r7
    5b80:	2b07      	cmp	r3, #7
    5b82:	9239      	str	r2, [sp, #228]	; 0xe4
    5b84:	9338      	str	r3, [sp, #224]	; 0xe0
    5b86:	dc79      	bgt.n	5c7c <_svfprintf_r+0x194>
    5b88:	3408      	adds	r4, #8
    5b8a:	980d      	ldr	r0, [sp, #52]	; 0x34
    5b8c:	4635      	mov	r5, r6
    5b8e:	19c0      	adds	r0, r0, r7
    5b90:	900d      	str	r0, [sp, #52]	; 0x34
    5b92:	7833      	ldrb	r3, [r6, #0]
    5b94:	2b00      	cmp	r3, #0
    5b96:	f000 8737 	beq.w	6a08 <_svfprintf_r+0xf20>
    5b9a:	2100      	movs	r1, #0
    5b9c:	f04f 0200 	mov.w	r2, #0
    5ba0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    5ba4:	1c6b      	adds	r3, r5, #1
    5ba6:	910c      	str	r1, [sp, #48]	; 0x30
    5ba8:	f04f 38ff 	mov.w	r8, #4294967295
    5bac:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    5bb0:	468a      	mov	sl, r1
    5bb2:	786a      	ldrb	r2, [r5, #1]
    5bb4:	202b      	movs	r0, #43	; 0x2b
    5bb6:	f04f 0c20 	mov.w	ip, #32
    5bba:	1c5d      	adds	r5, r3, #1
    5bbc:	f1a2 0320 	sub.w	r3, r2, #32
    5bc0:	2b58      	cmp	r3, #88	; 0x58
    5bc2:	f200 8219 	bhi.w	5ff8 <_svfprintf_r+0x510>
    5bc6:	e8df f013 	tbh	[pc, r3, lsl #1]
    5bca:	0229      	.short	0x0229
    5bcc:	02170217 	.word	0x02170217
    5bd0:	02170235 	.word	0x02170235
    5bd4:	02170217 	.word	0x02170217
    5bd8:	02170217 	.word	0x02170217
    5bdc:	023c0217 	.word	0x023c0217
    5be0:	02170248 	.word	0x02170248
    5be4:	02cf02c8 	.word	0x02cf02c8
    5be8:	02ef0217 	.word	0x02ef0217
    5bec:	02f602f6 	.word	0x02f602f6
    5bf0:	02f602f6 	.word	0x02f602f6
    5bf4:	02f602f6 	.word	0x02f602f6
    5bf8:	02f602f6 	.word	0x02f602f6
    5bfc:	021702f6 	.word	0x021702f6
    5c00:	02170217 	.word	0x02170217
    5c04:	02170217 	.word	0x02170217
    5c08:	02170217 	.word	0x02170217
    5c0c:	02170217 	.word	0x02170217
    5c10:	024f0217 	.word	0x024f0217
    5c14:	02170288 	.word	0x02170288
    5c18:	02170288 	.word	0x02170288
    5c1c:	02170217 	.word	0x02170217
    5c20:	02c10217 	.word	0x02c10217
    5c24:	02170217 	.word	0x02170217
    5c28:	021703ee 	.word	0x021703ee
    5c2c:	02170217 	.word	0x02170217
    5c30:	02170217 	.word	0x02170217
    5c34:	02170393 	.word	0x02170393
    5c38:	03ad0217 	.word	0x03ad0217
    5c3c:	02170217 	.word	0x02170217
    5c40:	02170217 	.word	0x02170217
    5c44:	02170217 	.word	0x02170217
    5c48:	02170217 	.word	0x02170217
    5c4c:	02170217 	.word	0x02170217
    5c50:	03d803c7 	.word	0x03d803c7
    5c54:	02880288 	.word	0x02880288
    5c58:	030b0288 	.word	0x030b0288
    5c5c:	021703d8 	.word	0x021703d8
    5c60:	030f0217 	.word	0x030f0217
    5c64:	03190217 	.word	0x03190217
    5c68:	033e0329 	.word	0x033e0329
    5c6c:	0217038c 	.word	0x0217038c
    5c70:	02170359 	.word	0x02170359
    5c74:	02170384 	.word	0x02170384
    5c78:	00ea0217 	.word	0x00ea0217
    5c7c:	9809      	ldr	r0, [sp, #36]	; 0x24
    5c7e:	4659      	mov	r1, fp
    5c80:	aa37      	add	r2, sp, #220	; 0xdc
    5c82:	f7ff fea3 	bl	59cc <__sprint_r>
    5c86:	2800      	cmp	r0, #0
    5c88:	d17c      	bne.n	5d84 <_svfprintf_r+0x29c>
    5c8a:	464c      	mov	r4, r9
    5c8c:	e77d      	b.n	5b8a <_svfprintf_r+0xa2>
    5c8e:	9918      	ldr	r1, [sp, #96]	; 0x60
    5c90:	2901      	cmp	r1, #1
    5c92:	f340 8452 	ble.w	653a <_svfprintf_r+0xa52>
    5c96:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5c98:	2301      	movs	r3, #1
    5c9a:	6063      	str	r3, [r4, #4]
    5c9c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5c9e:	6022      	str	r2, [r4, #0]
    5ca0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5ca2:	3301      	adds	r3, #1
    5ca4:	9338      	str	r3, [sp, #224]	; 0xe0
    5ca6:	3201      	adds	r2, #1
    5ca8:	2b07      	cmp	r3, #7
    5caa:	9239      	str	r2, [sp, #228]	; 0xe4
    5cac:	f300 8596 	bgt.w	67dc <_svfprintf_r+0xcf4>
    5cb0:	3408      	adds	r4, #8
    5cb2:	2301      	movs	r3, #1
    5cb4:	6063      	str	r3, [r4, #4]
    5cb6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5cb8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5cba:	3301      	adds	r3, #1
    5cbc:	981b      	ldr	r0, [sp, #108]	; 0x6c
    5cbe:	3201      	adds	r2, #1
    5cc0:	2b07      	cmp	r3, #7
    5cc2:	9239      	str	r2, [sp, #228]	; 0xe4
    5cc4:	6020      	str	r0, [r4, #0]
    5cc6:	9338      	str	r3, [sp, #224]	; 0xe0
    5cc8:	f300 857d 	bgt.w	67c6 <_svfprintf_r+0xcde>
    5ccc:	3408      	adds	r4, #8
    5cce:	9810      	ldr	r0, [sp, #64]	; 0x40
    5cd0:	2200      	movs	r2, #0
    5cd2:	2300      	movs	r3, #0
    5cd4:	9919      	ldr	r1, [sp, #100]	; 0x64
    5cd6:	f005 feb7 	bl	ba48 <__aeabi_dcmpeq>
    5cda:	2800      	cmp	r0, #0
    5cdc:	f040 8503 	bne.w	66e6 <_svfprintf_r+0xbfe>
    5ce0:	9918      	ldr	r1, [sp, #96]	; 0x60
    5ce2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5ce4:	1e4a      	subs	r2, r1, #1
    5ce6:	6062      	str	r2, [r4, #4]
    5ce8:	1c59      	adds	r1, r3, #1
    5cea:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5cec:	6021      	str	r1, [r4, #0]
    5cee:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5cf0:	3301      	adds	r3, #1
    5cf2:	9338      	str	r3, [sp, #224]	; 0xe0
    5cf4:	188a      	adds	r2, r1, r2
    5cf6:	2b07      	cmp	r3, #7
    5cf8:	9239      	str	r2, [sp, #228]	; 0xe4
    5cfa:	f300 842f 	bgt.w	655c <_svfprintf_r+0xa74>
    5cfe:	3408      	adds	r4, #8
    5d00:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    5d02:	981a      	ldr	r0, [sp, #104]	; 0x68
    5d04:	6062      	str	r2, [r4, #4]
    5d06:	aa3e      	add	r2, sp, #248	; 0xf8
    5d08:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5d0a:	6022      	str	r2, [r4, #0]
    5d0c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5d0e:	3301      	adds	r3, #1
    5d10:	9338      	str	r3, [sp, #224]	; 0xe0
    5d12:	1812      	adds	r2, r2, r0
    5d14:	2b07      	cmp	r3, #7
    5d16:	9239      	str	r2, [sp, #228]	; 0xe4
    5d18:	f300 814f 	bgt.w	5fba <_svfprintf_r+0x4d2>
    5d1c:	f104 0308 	add.w	r3, r4, #8
    5d20:	f01a 0f04 	tst.w	sl, #4
    5d24:	f000 8156 	beq.w	5fd4 <_svfprintf_r+0x4ec>
    5d28:	990c      	ldr	r1, [sp, #48]	; 0x30
    5d2a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5d2c:	1a8e      	subs	r6, r1, r2
    5d2e:	2e00      	cmp	r6, #0
    5d30:	f340 8150 	ble.w	5fd4 <_svfprintf_r+0x4ec>
    5d34:	2e10      	cmp	r6, #16
    5d36:	f64c 078c 	movw	r7, #51340	; 0xc88c
    5d3a:	bfd8      	it	le
    5d3c:	f2c0 0700 	movtle	r7, #0
    5d40:	f340 83de 	ble.w	6500 <_svfprintf_r+0xa18>
    5d44:	2410      	movs	r4, #16
    5d46:	f2c0 0700 	movt	r7, #0
    5d4a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    5d4e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    5d52:	e003      	b.n	5d5c <_svfprintf_r+0x274>
    5d54:	3e10      	subs	r6, #16
    5d56:	2e10      	cmp	r6, #16
    5d58:	f340 83d2 	ble.w	6500 <_svfprintf_r+0xa18>
    5d5c:	605c      	str	r4, [r3, #4]
    5d5e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5d60:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5d62:	3201      	adds	r2, #1
    5d64:	601f      	str	r7, [r3, #0]
    5d66:	3110      	adds	r1, #16
    5d68:	2a07      	cmp	r2, #7
    5d6a:	9139      	str	r1, [sp, #228]	; 0xe4
    5d6c:	f103 0308 	add.w	r3, r3, #8
    5d70:	9238      	str	r2, [sp, #224]	; 0xe0
    5d72:	ddef      	ble.n	5d54 <_svfprintf_r+0x26c>
    5d74:	4650      	mov	r0, sl
    5d76:	4659      	mov	r1, fp
    5d78:	4642      	mov	r2, r8
    5d7a:	f7ff fe27 	bl	59cc <__sprint_r>
    5d7e:	464b      	mov	r3, r9
    5d80:	2800      	cmp	r0, #0
    5d82:	d0e7      	beq.n	5d54 <_svfprintf_r+0x26c>
    5d84:	465e      	mov	r6, fp
    5d86:	89b3      	ldrh	r3, [r6, #12]
    5d88:	980d      	ldr	r0, [sp, #52]	; 0x34
    5d8a:	f013 0f40 	tst.w	r3, #64	; 0x40
    5d8e:	bf18      	it	ne
    5d90:	f04f 30ff 	movne.w	r0, #4294967295
    5d94:	900d      	str	r0, [sp, #52]	; 0x34
    5d96:	980d      	ldr	r0, [sp, #52]	; 0x34
    5d98:	b045      	add	sp, #276	; 0x114
    5d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5d9e:	f01a 0f20 	tst.w	sl, #32
    5da2:	f64c 00d0 	movw	r0, #51408	; 0xc8d0
    5da6:	f2c0 0000 	movt	r0, #0
    5daa:	9214      	str	r2, [sp, #80]	; 0x50
    5dac:	9017      	str	r0, [sp, #92]	; 0x5c
    5dae:	f000 82c3 	beq.w	6338 <_svfprintf_r+0x850>
    5db2:	990a      	ldr	r1, [sp, #40]	; 0x28
    5db4:	1dcb      	adds	r3, r1, #7
    5db6:	f023 0307 	bic.w	r3, r3, #7
    5dba:	f103 0208 	add.w	r2, r3, #8
    5dbe:	920a      	str	r2, [sp, #40]	; 0x28
    5dc0:	e9d3 6700 	ldrd	r6, r7, [r3]
    5dc4:	ea56 0107 	orrs.w	r1, r6, r7
    5dc8:	bf0c      	ite	eq
    5dca:	2200      	moveq	r2, #0
    5dcc:	2201      	movne	r2, #1
    5dce:	ea1a 0f02 	tst.w	sl, r2
    5dd2:	f040 84bc 	bne.w	674e <_svfprintf_r+0xc66>
    5dd6:	2302      	movs	r3, #2
    5dd8:	f04f 0100 	mov.w	r1, #0
    5ddc:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    5de0:	f1b8 0f00 	cmp.w	r8, #0
    5de4:	bfa8      	it	ge
    5de6:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    5dea:	f1b8 0f00 	cmp.w	r8, #0
    5dee:	bf18      	it	ne
    5df0:	f042 0201 	orrne.w	r2, r2, #1
    5df4:	2a00      	cmp	r2, #0
    5df6:	f000 8160 	beq.w	60ba <_svfprintf_r+0x5d2>
    5dfa:	2b01      	cmp	r3, #1
    5dfc:	f000 8434 	beq.w	6668 <_svfprintf_r+0xb80>
    5e00:	2b02      	cmp	r3, #2
    5e02:	f000 8417 	beq.w	6634 <_svfprintf_r+0xb4c>
    5e06:	9916      	ldr	r1, [sp, #88]	; 0x58
    5e08:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    5e0c:	9111      	str	r1, [sp, #68]	; 0x44
    5e0e:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    5e12:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    5e16:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    5e1a:	f006 0007 	and.w	r0, r6, #7
    5e1e:	4667      	mov	r7, ip
    5e20:	4646      	mov	r6, r8
    5e22:	3030      	adds	r0, #48	; 0x30
    5e24:	ea56 0207 	orrs.w	r2, r6, r7
    5e28:	f801 0d01 	strb.w	r0, [r1, #-1]!
    5e2c:	d1ef      	bne.n	5e0e <_svfprintf_r+0x326>
    5e2e:	f01a 0f01 	tst.w	sl, #1
    5e32:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    5e36:	9111      	str	r1, [sp, #68]	; 0x44
    5e38:	f040 84db 	bne.w	67f2 <_svfprintf_r+0xd0a>
    5e3c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    5e3e:	1a5b      	subs	r3, r3, r1
    5e40:	930e      	str	r3, [sp, #56]	; 0x38
    5e42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5e44:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    5e48:	4543      	cmp	r3, r8
    5e4a:	bfb8      	it	lt
    5e4c:	4643      	movlt	r3, r8
    5e4e:	930b      	str	r3, [sp, #44]	; 0x2c
    5e50:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5e54:	b113      	cbz	r3, 5e5c <_svfprintf_r+0x374>
    5e56:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5e58:	3101      	adds	r1, #1
    5e5a:	910b      	str	r1, [sp, #44]	; 0x2c
    5e5c:	f01a 0202 	ands.w	r2, sl, #2
    5e60:	9213      	str	r2, [sp, #76]	; 0x4c
    5e62:	d002      	beq.n	5e6a <_svfprintf_r+0x382>
    5e64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5e66:	3302      	adds	r3, #2
    5e68:	930b      	str	r3, [sp, #44]	; 0x2c
    5e6a:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    5e6e:	9012      	str	r0, [sp, #72]	; 0x48
    5e70:	d138      	bne.n	5ee4 <_svfprintf_r+0x3fc>
    5e72:	990c      	ldr	r1, [sp, #48]	; 0x30
    5e74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5e76:	1a8e      	subs	r6, r1, r2
    5e78:	2e00      	cmp	r6, #0
    5e7a:	dd33      	ble.n	5ee4 <_svfprintf_r+0x3fc>
    5e7c:	2e10      	cmp	r6, #16
    5e7e:	f64c 078c 	movw	r7, #51340	; 0xc88c
    5e82:	bfd8      	it	le
    5e84:	f2c0 0700 	movtle	r7, #0
    5e88:	dd20      	ble.n	5ecc <_svfprintf_r+0x3e4>
    5e8a:	f04f 0810 	mov.w	r8, #16
    5e8e:	f2c0 0700 	movt	r7, #0
    5e92:	e002      	b.n	5e9a <_svfprintf_r+0x3b2>
    5e94:	3e10      	subs	r6, #16
    5e96:	2e10      	cmp	r6, #16
    5e98:	dd18      	ble.n	5ecc <_svfprintf_r+0x3e4>
    5e9a:	f8c4 8004 	str.w	r8, [r4, #4]
    5e9e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5ea0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5ea2:	3301      	adds	r3, #1
    5ea4:	6027      	str	r7, [r4, #0]
    5ea6:	3210      	adds	r2, #16
    5ea8:	2b07      	cmp	r3, #7
    5eaa:	9239      	str	r2, [sp, #228]	; 0xe4
    5eac:	f104 0408 	add.w	r4, r4, #8
    5eb0:	9338      	str	r3, [sp, #224]	; 0xe0
    5eb2:	ddef      	ble.n	5e94 <_svfprintf_r+0x3ac>
    5eb4:	9809      	ldr	r0, [sp, #36]	; 0x24
    5eb6:	4659      	mov	r1, fp
    5eb8:	aa37      	add	r2, sp, #220	; 0xdc
    5eba:	464c      	mov	r4, r9
    5ebc:	f7ff fd86 	bl	59cc <__sprint_r>
    5ec0:	2800      	cmp	r0, #0
    5ec2:	f47f af5f 	bne.w	5d84 <_svfprintf_r+0x29c>
    5ec6:	3e10      	subs	r6, #16
    5ec8:	2e10      	cmp	r6, #16
    5eca:	dce6      	bgt.n	5e9a <_svfprintf_r+0x3b2>
    5ecc:	6066      	str	r6, [r4, #4]
    5ece:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5ed0:	6027      	str	r7, [r4, #0]
    5ed2:	1c5a      	adds	r2, r3, #1
    5ed4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5ed6:	9238      	str	r2, [sp, #224]	; 0xe0
    5ed8:	199b      	adds	r3, r3, r6
    5eda:	2a07      	cmp	r2, #7
    5edc:	9339      	str	r3, [sp, #228]	; 0xe4
    5ede:	f300 83f7 	bgt.w	66d0 <_svfprintf_r+0xbe8>
    5ee2:	3408      	adds	r4, #8
    5ee4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5ee8:	b173      	cbz	r3, 5f08 <_svfprintf_r+0x420>
    5eea:	2301      	movs	r3, #1
    5eec:	6063      	str	r3, [r4, #4]
    5eee:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5ef0:	aa43      	add	r2, sp, #268	; 0x10c
    5ef2:	3203      	adds	r2, #3
    5ef4:	6022      	str	r2, [r4, #0]
    5ef6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5ef8:	3301      	adds	r3, #1
    5efa:	9338      	str	r3, [sp, #224]	; 0xe0
    5efc:	3201      	adds	r2, #1
    5efe:	2b07      	cmp	r3, #7
    5f00:	9239      	str	r2, [sp, #228]	; 0xe4
    5f02:	f300 8340 	bgt.w	6586 <_svfprintf_r+0xa9e>
    5f06:	3408      	adds	r4, #8
    5f08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5f0a:	b16b      	cbz	r3, 5f28 <_svfprintf_r+0x440>
    5f0c:	2302      	movs	r3, #2
    5f0e:	6063      	str	r3, [r4, #4]
    5f10:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5f12:	aa43      	add	r2, sp, #268	; 0x10c
    5f14:	6022      	str	r2, [r4, #0]
    5f16:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5f18:	3301      	adds	r3, #1
    5f1a:	9338      	str	r3, [sp, #224]	; 0xe0
    5f1c:	3202      	adds	r2, #2
    5f1e:	2b07      	cmp	r3, #7
    5f20:	9239      	str	r2, [sp, #228]	; 0xe4
    5f22:	f300 833a 	bgt.w	659a <_svfprintf_r+0xab2>
    5f26:	3408      	adds	r4, #8
    5f28:	9812      	ldr	r0, [sp, #72]	; 0x48
    5f2a:	2880      	cmp	r0, #128	; 0x80
    5f2c:	f000 82b2 	beq.w	6494 <_svfprintf_r+0x9ac>
    5f30:	9815      	ldr	r0, [sp, #84]	; 0x54
    5f32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5f34:	1ac6      	subs	r6, r0, r3
    5f36:	2e00      	cmp	r6, #0
    5f38:	dd2e      	ble.n	5f98 <_svfprintf_r+0x4b0>
    5f3a:	2e10      	cmp	r6, #16
    5f3c:	4fa7      	ldr	r7, [pc, #668]	; (61dc <_svfprintf_r+0x6f4>)
    5f3e:	bfc8      	it	gt
    5f40:	f04f 0810 	movgt.w	r8, #16
    5f44:	dc03      	bgt.n	5f4e <_svfprintf_r+0x466>
    5f46:	e01b      	b.n	5f80 <_svfprintf_r+0x498>
    5f48:	3e10      	subs	r6, #16
    5f4a:	2e10      	cmp	r6, #16
    5f4c:	dd18      	ble.n	5f80 <_svfprintf_r+0x498>
    5f4e:	f8c4 8004 	str.w	r8, [r4, #4]
    5f52:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5f54:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5f56:	3301      	adds	r3, #1
    5f58:	6027      	str	r7, [r4, #0]
    5f5a:	3210      	adds	r2, #16
    5f5c:	2b07      	cmp	r3, #7
    5f5e:	9239      	str	r2, [sp, #228]	; 0xe4
    5f60:	f104 0408 	add.w	r4, r4, #8
    5f64:	9338      	str	r3, [sp, #224]	; 0xe0
    5f66:	ddef      	ble.n	5f48 <_svfprintf_r+0x460>
    5f68:	9809      	ldr	r0, [sp, #36]	; 0x24
    5f6a:	4659      	mov	r1, fp
    5f6c:	aa37      	add	r2, sp, #220	; 0xdc
    5f6e:	464c      	mov	r4, r9
    5f70:	f7ff fd2c 	bl	59cc <__sprint_r>
    5f74:	2800      	cmp	r0, #0
    5f76:	f47f af05 	bne.w	5d84 <_svfprintf_r+0x29c>
    5f7a:	3e10      	subs	r6, #16
    5f7c:	2e10      	cmp	r6, #16
    5f7e:	dce6      	bgt.n	5f4e <_svfprintf_r+0x466>
    5f80:	6066      	str	r6, [r4, #4]
    5f82:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5f84:	6027      	str	r7, [r4, #0]
    5f86:	1c5a      	adds	r2, r3, #1
    5f88:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5f8a:	9238      	str	r2, [sp, #224]	; 0xe0
    5f8c:	199b      	adds	r3, r3, r6
    5f8e:	2a07      	cmp	r2, #7
    5f90:	9339      	str	r3, [sp, #228]	; 0xe4
    5f92:	f300 82ee 	bgt.w	6572 <_svfprintf_r+0xa8a>
    5f96:	3408      	adds	r4, #8
    5f98:	f41a 7f80 	tst.w	sl, #256	; 0x100
    5f9c:	f040 8219 	bne.w	63d2 <_svfprintf_r+0x8ea>
    5fa0:	990e      	ldr	r1, [sp, #56]	; 0x38
    5fa2:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5fa4:	6061      	str	r1, [r4, #4]
    5fa6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    5fa8:	6022      	str	r2, [r4, #0]
    5faa:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    5fac:	3301      	adds	r3, #1
    5fae:	9338      	str	r3, [sp, #224]	; 0xe0
    5fb0:	1852      	adds	r2, r2, r1
    5fb2:	2b07      	cmp	r3, #7
    5fb4:	9239      	str	r2, [sp, #228]	; 0xe4
    5fb6:	f77f aeb1 	ble.w	5d1c <_svfprintf_r+0x234>
    5fba:	9809      	ldr	r0, [sp, #36]	; 0x24
    5fbc:	4659      	mov	r1, fp
    5fbe:	aa37      	add	r2, sp, #220	; 0xdc
    5fc0:	f7ff fd04 	bl	59cc <__sprint_r>
    5fc4:	2800      	cmp	r0, #0
    5fc6:	f47f aedd 	bne.w	5d84 <_svfprintf_r+0x29c>
    5fca:	f01a 0f04 	tst.w	sl, #4
    5fce:	464b      	mov	r3, r9
    5fd0:	f47f aeaa 	bne.w	5d28 <_svfprintf_r+0x240>
    5fd4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5fd6:	980d      	ldr	r0, [sp, #52]	; 0x34
    5fd8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5fda:	990c      	ldr	r1, [sp, #48]	; 0x30
    5fdc:	428a      	cmp	r2, r1
    5fde:	bfac      	ite	ge
    5fe0:	1880      	addge	r0, r0, r2
    5fe2:	1840      	addlt	r0, r0, r1
    5fe4:	900d      	str	r0, [sp, #52]	; 0x34
    5fe6:	2b00      	cmp	r3, #0
    5fe8:	f040 829e 	bne.w	6528 <_svfprintf_r+0xa40>
    5fec:	2300      	movs	r3, #0
    5fee:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    5ff2:	9338      	str	r3, [sp, #224]	; 0xe0
    5ff4:	464c      	mov	r4, r9
    5ff6:	e5a1      	b.n	5b3c <_svfprintf_r+0x54>
    5ff8:	9214      	str	r2, [sp, #80]	; 0x50
    5ffa:	2a00      	cmp	r2, #0
    5ffc:	f000 8504 	beq.w	6a08 <_svfprintf_r+0xf20>
    6000:	2001      	movs	r0, #1
    6002:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    6006:	f04f 0100 	mov.w	r1, #0
    600a:	aa2d      	add	r2, sp, #180	; 0xb4
    600c:	900b      	str	r0, [sp, #44]	; 0x2c
    600e:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    6012:	9211      	str	r2, [sp, #68]	; 0x44
    6014:	900e      	str	r0, [sp, #56]	; 0x38
    6016:	2100      	movs	r1, #0
    6018:	9115      	str	r1, [sp, #84]	; 0x54
    601a:	e71f      	b.n	5e5c <_svfprintf_r+0x374>
    601c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    6020:	2b00      	cmp	r3, #0
    6022:	f040 840c 	bne.w	683e <_svfprintf_r+0xd56>
    6026:	990a      	ldr	r1, [sp, #40]	; 0x28
    6028:	462b      	mov	r3, r5
    602a:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    602e:	782a      	ldrb	r2, [r5, #0]
    6030:	910a      	str	r1, [sp, #40]	; 0x28
    6032:	e5c2      	b.n	5bba <_svfprintf_r+0xd2>
    6034:	990a      	ldr	r1, [sp, #40]	; 0x28
    6036:	f04a 0a01 	orr.w	sl, sl, #1
    603a:	782a      	ldrb	r2, [r5, #0]
    603c:	462b      	mov	r3, r5
    603e:	910a      	str	r1, [sp, #40]	; 0x28
    6040:	e5bb      	b.n	5bba <_svfprintf_r+0xd2>
    6042:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6044:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6046:	681b      	ldr	r3, [r3, #0]
    6048:	1d11      	adds	r1, r2, #4
    604a:	2b00      	cmp	r3, #0
    604c:	930c      	str	r3, [sp, #48]	; 0x30
    604e:	f2c0 85b2 	blt.w	6bb6 <_svfprintf_r+0x10ce>
    6052:	782a      	ldrb	r2, [r5, #0]
    6054:	462b      	mov	r3, r5
    6056:	910a      	str	r1, [sp, #40]	; 0x28
    6058:	e5af      	b.n	5bba <_svfprintf_r+0xd2>
    605a:	990a      	ldr	r1, [sp, #40]	; 0x28
    605c:	462b      	mov	r3, r5
    605e:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    6062:	782a      	ldrb	r2, [r5, #0]
    6064:	910a      	str	r1, [sp, #40]	; 0x28
    6066:	e5a8      	b.n	5bba <_svfprintf_r+0xd2>
    6068:	f04a 0a10 	orr.w	sl, sl, #16
    606c:	9214      	str	r2, [sp, #80]	; 0x50
    606e:	f01a 0f20 	tst.w	sl, #32
    6072:	f000 8187 	beq.w	6384 <_svfprintf_r+0x89c>
    6076:	980a      	ldr	r0, [sp, #40]	; 0x28
    6078:	1dc3      	adds	r3, r0, #7
    607a:	f023 0307 	bic.w	r3, r3, #7
    607e:	f103 0108 	add.w	r1, r3, #8
    6082:	910a      	str	r1, [sp, #40]	; 0x28
    6084:	e9d3 6700 	ldrd	r6, r7, [r3]
    6088:	2e00      	cmp	r6, #0
    608a:	f177 0000 	sbcs.w	r0, r7, #0
    608e:	f2c0 8376 	blt.w	677e <_svfprintf_r+0xc96>
    6092:	ea56 0107 	orrs.w	r1, r6, r7
    6096:	f04f 0301 	mov.w	r3, #1
    609a:	bf0c      	ite	eq
    609c:	2200      	moveq	r2, #0
    609e:	2201      	movne	r2, #1
    60a0:	f1b8 0f00 	cmp.w	r8, #0
    60a4:	bfa8      	it	ge
    60a6:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    60aa:	f1b8 0f00 	cmp.w	r8, #0
    60ae:	bf18      	it	ne
    60b0:	f042 0201 	orrne.w	r2, r2, #1
    60b4:	2a00      	cmp	r2, #0
    60b6:	f47f aea0 	bne.w	5dfa <_svfprintf_r+0x312>
    60ba:	2b00      	cmp	r3, #0
    60bc:	f040 81e5 	bne.w	648a <_svfprintf_r+0x9a2>
    60c0:	f01a 0f01 	tst.w	sl, #1
    60c4:	f000 81e1 	beq.w	648a <_svfprintf_r+0x9a2>
    60c8:	2330      	movs	r3, #48	; 0x30
    60ca:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    60ce:	ab2d      	add	r3, sp, #180	; 0xb4
    60d0:	2001      	movs	r0, #1
    60d2:	3327      	adds	r3, #39	; 0x27
    60d4:	900e      	str	r0, [sp, #56]	; 0x38
    60d6:	9311      	str	r3, [sp, #68]	; 0x44
    60d8:	e6b3      	b.n	5e42 <_svfprintf_r+0x35a>
    60da:	f01a 0f08 	tst.w	sl, #8
    60de:	9214      	str	r2, [sp, #80]	; 0x50
    60e0:	f000 83bf 	beq.w	6862 <_svfprintf_r+0xd7a>
    60e4:	980a      	ldr	r0, [sp, #40]	; 0x28
    60e6:	1dc3      	adds	r3, r0, #7
    60e8:	f023 0307 	bic.w	r3, r3, #7
    60ec:	f103 0108 	add.w	r1, r3, #8
    60f0:	910a      	str	r1, [sp, #40]	; 0x28
    60f2:	685e      	ldr	r6, [r3, #4]
    60f4:	681f      	ldr	r7, [r3, #0]
    60f6:	9619      	str	r6, [sp, #100]	; 0x64
    60f8:	9710      	str	r7, [sp, #64]	; 0x40
    60fa:	4638      	mov	r0, r7
    60fc:	4631      	mov	r1, r6
    60fe:	f005 f8b9 	bl	b274 <__isinfd>
    6102:	4603      	mov	r3, r0
    6104:	2800      	cmp	r0, #0
    6106:	f000 8493 	beq.w	6a30 <_svfprintf_r+0xf48>
    610a:	4638      	mov	r0, r7
    610c:	2200      	movs	r2, #0
    610e:	2300      	movs	r3, #0
    6110:	4631      	mov	r1, r6
    6112:	f005 fca3 	bl	ba5c <__aeabi_dcmplt>
    6116:	2800      	cmp	r0, #0
    6118:	f040 8415 	bne.w	6946 <_svfprintf_r+0xe5e>
    611c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    6120:	2003      	movs	r0, #3
    6122:	f64c 02c4 	movw	r2, #51396	; 0xc8c4
    6126:	f64c 01c0 	movw	r1, #51392	; 0xc8c0
    612a:	900b      	str	r0, [sp, #44]	; 0x2c
    612c:	9814      	ldr	r0, [sp, #80]	; 0x50
    612e:	f2c0 0100 	movt	r1, #0
    6132:	f2c0 0200 	movt	r2, #0
    6136:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    613a:	2847      	cmp	r0, #71	; 0x47
    613c:	bfd8      	it	le
    613e:	460a      	movle	r2, r1
    6140:	2103      	movs	r1, #3
    6142:	9211      	str	r2, [sp, #68]	; 0x44
    6144:	2200      	movs	r2, #0
    6146:	910e      	str	r1, [sp, #56]	; 0x38
    6148:	9215      	str	r2, [sp, #84]	; 0x54
    614a:	e683      	b.n	5e54 <_svfprintf_r+0x36c>
    614c:	990a      	ldr	r1, [sp, #40]	; 0x28
    614e:	f04a 0a08 	orr.w	sl, sl, #8
    6152:	782a      	ldrb	r2, [r5, #0]
    6154:	462b      	mov	r3, r5
    6156:	910a      	str	r1, [sp, #40]	; 0x28
    6158:	e52f      	b.n	5bba <_svfprintf_r+0xd2>
    615a:	990a      	ldr	r1, [sp, #40]	; 0x28
    615c:	782a      	ldrb	r2, [r5, #0]
    615e:	f04a 0a04 	orr.w	sl, sl, #4
    6162:	462b      	mov	r3, r5
    6164:	910a      	str	r1, [sp, #40]	; 0x28
    6166:	e528      	b.n	5bba <_svfprintf_r+0xd2>
    6168:	462b      	mov	r3, r5
    616a:	f813 2b01 	ldrb.w	r2, [r3], #1
    616e:	2a2a      	cmp	r2, #42	; 0x2a
    6170:	f000 86cf 	beq.w	6f12 <_svfprintf_r+0x142a>
    6174:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    6178:	2909      	cmp	r1, #9
    617a:	bf88      	it	hi
    617c:	f04f 0800 	movhi.w	r8, #0
    6180:	d810      	bhi.n	61a4 <_svfprintf_r+0x6bc>
    6182:	3502      	adds	r5, #2
    6184:	f04f 0800 	mov.w	r8, #0
    6188:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    618c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    6190:	462b      	mov	r3, r5
    6192:	3501      	adds	r5, #1
    6194:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    6198:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    619c:	2909      	cmp	r1, #9
    619e:	d9f3      	bls.n	6188 <_svfprintf_r+0x6a0>
    61a0:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    61a4:	461d      	mov	r5, r3
    61a6:	e509      	b.n	5bbc <_svfprintf_r+0xd4>
    61a8:	990a      	ldr	r1, [sp, #40]	; 0x28
    61aa:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    61ae:	782a      	ldrb	r2, [r5, #0]
    61b0:	462b      	mov	r3, r5
    61b2:	910a      	str	r1, [sp, #40]	; 0x28
    61b4:	e501      	b.n	5bba <_svfprintf_r+0xd2>
    61b6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    61ba:	2600      	movs	r6, #0
    61bc:	462b      	mov	r3, r5
    61be:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    61c2:	f813 2b01 	ldrb.w	r2, [r3], #1
    61c6:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    61ca:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    61ce:	461d      	mov	r5, r3
    61d0:	2909      	cmp	r1, #9
    61d2:	d9f3      	bls.n	61bc <_svfprintf_r+0x6d4>
    61d4:	960c      	str	r6, [sp, #48]	; 0x30
    61d6:	461d      	mov	r5, r3
    61d8:	e4f0      	b.n	5bbc <_svfprintf_r+0xd4>
    61da:	bf00      	nop
    61dc:	0000c89c 	.word	0x0000c89c
    61e0:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    61e4:	990a      	ldr	r1, [sp, #40]	; 0x28
    61e6:	e734      	b.n	6052 <_svfprintf_r+0x56a>
    61e8:	782a      	ldrb	r2, [r5, #0]
    61ea:	2a6c      	cmp	r2, #108	; 0x6c
    61ec:	f000 8418 	beq.w	6a20 <_svfprintf_r+0xf38>
    61f0:	990a      	ldr	r1, [sp, #40]	; 0x28
    61f2:	f04a 0a10 	orr.w	sl, sl, #16
    61f6:	462b      	mov	r3, r5
    61f8:	910a      	str	r1, [sp, #40]	; 0x28
    61fa:	e4de      	b.n	5bba <_svfprintf_r+0xd2>
    61fc:	f01a 0f20 	tst.w	sl, #32
    6200:	f000 8323 	beq.w	684a <_svfprintf_r+0xd62>
    6204:	990a      	ldr	r1, [sp, #40]	; 0x28
    6206:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6208:	680b      	ldr	r3, [r1, #0]
    620a:	4610      	mov	r0, r2
    620c:	ea4f 71e0 	mov.w	r1, r0, asr #31
    6210:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6212:	e9c3 0100 	strd	r0, r1, [r3]
    6216:	f102 0a04 	add.w	sl, r2, #4
    621a:	e48f      	b.n	5b3c <_svfprintf_r+0x54>
    621c:	f01a 0320 	ands.w	r3, sl, #32
    6220:	9214      	str	r2, [sp, #80]	; 0x50
    6222:	f000 80c7 	beq.w	63b4 <_svfprintf_r+0x8cc>
    6226:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6228:	1dda      	adds	r2, r3, #7
    622a:	2300      	movs	r3, #0
    622c:	f022 0207 	bic.w	r2, r2, #7
    6230:	f102 0008 	add.w	r0, r2, #8
    6234:	900a      	str	r0, [sp, #40]	; 0x28
    6236:	e9d2 6700 	ldrd	r6, r7, [r2]
    623a:	ea56 0107 	orrs.w	r1, r6, r7
    623e:	bf0c      	ite	eq
    6240:	2200      	moveq	r2, #0
    6242:	2201      	movne	r2, #1
    6244:	e5c8      	b.n	5dd8 <_svfprintf_r+0x2f0>
    6246:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6248:	f64c 00d0 	movw	r0, #51408	; 0xc8d0
    624c:	990a      	ldr	r1, [sp, #40]	; 0x28
    624e:	2378      	movs	r3, #120	; 0x78
    6250:	f2c0 0000 	movt	r0, #0
    6254:	9314      	str	r3, [sp, #80]	; 0x50
    6256:	6816      	ldr	r6, [r2, #0]
    6258:	3104      	adds	r1, #4
    625a:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    625e:	f04a 0a02 	orr.w	sl, sl, #2
    6262:	2330      	movs	r3, #48	; 0x30
    6264:	1e32      	subs	r2, r6, #0
    6266:	bf18      	it	ne
    6268:	2201      	movne	r2, #1
    626a:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    626e:	4636      	mov	r6, r6
    6270:	f04f 0700 	mov.w	r7, #0
    6274:	9017      	str	r0, [sp, #92]	; 0x5c
    6276:	2302      	movs	r3, #2
    6278:	910a      	str	r1, [sp, #40]	; 0x28
    627a:	e5ad      	b.n	5dd8 <_svfprintf_r+0x2f0>
    627c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    627e:	9214      	str	r2, [sp, #80]	; 0x50
    6280:	f04f 0200 	mov.w	r2, #0
    6284:	1d18      	adds	r0, r3, #4
    6286:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    628a:	681b      	ldr	r3, [r3, #0]
    628c:	900a      	str	r0, [sp, #40]	; 0x28
    628e:	9311      	str	r3, [sp, #68]	; 0x44
    6290:	2b00      	cmp	r3, #0
    6292:	f000 854d 	beq.w	6d30 <_svfprintf_r+0x1248>
    6296:	f1b8 0f00 	cmp.w	r8, #0
    629a:	9811      	ldr	r0, [sp, #68]	; 0x44
    629c:	f2c0 852a 	blt.w	6cf4 <_svfprintf_r+0x120c>
    62a0:	2100      	movs	r1, #0
    62a2:	4642      	mov	r2, r8
    62a4:	f004 f8ca 	bl	a43c <memchr>
    62a8:	4603      	mov	r3, r0
    62aa:	2800      	cmp	r0, #0
    62ac:	f000 856e 	beq.w	6d8c <_svfprintf_r+0x12a4>
    62b0:	9811      	ldr	r0, [sp, #68]	; 0x44
    62b2:	1a1b      	subs	r3, r3, r0
    62b4:	930e      	str	r3, [sp, #56]	; 0x38
    62b6:	4543      	cmp	r3, r8
    62b8:	f340 8482 	ble.w	6bc0 <_svfprintf_r+0x10d8>
    62bc:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    62c0:	2100      	movs	r1, #0
    62c2:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    62c6:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    62ca:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    62ce:	9115      	str	r1, [sp, #84]	; 0x54
    62d0:	e5c0      	b.n	5e54 <_svfprintf_r+0x36c>
    62d2:	f01a 0f20 	tst.w	sl, #32
    62d6:	9214      	str	r2, [sp, #80]	; 0x50
    62d8:	d010      	beq.n	62fc <_svfprintf_r+0x814>
    62da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    62dc:	1dda      	adds	r2, r3, #7
    62de:	2301      	movs	r3, #1
    62e0:	e7a4      	b.n	622c <_svfprintf_r+0x744>
    62e2:	990a      	ldr	r1, [sp, #40]	; 0x28
    62e4:	f04a 0a20 	orr.w	sl, sl, #32
    62e8:	782a      	ldrb	r2, [r5, #0]
    62ea:	462b      	mov	r3, r5
    62ec:	910a      	str	r1, [sp, #40]	; 0x28
    62ee:	e464      	b.n	5bba <_svfprintf_r+0xd2>
    62f0:	f04a 0a10 	orr.w	sl, sl, #16
    62f4:	9214      	str	r2, [sp, #80]	; 0x50
    62f6:	f01a 0f20 	tst.w	sl, #32
    62fa:	d1ee      	bne.n	62da <_svfprintf_r+0x7f2>
    62fc:	f01a 0f10 	tst.w	sl, #16
    6300:	f040 8254 	bne.w	67ac <_svfprintf_r+0xcc4>
    6304:	f01a 0f40 	tst.w	sl, #64	; 0x40
    6308:	f000 8250 	beq.w	67ac <_svfprintf_r+0xcc4>
    630c:	980a      	ldr	r0, [sp, #40]	; 0x28
    630e:	2301      	movs	r3, #1
    6310:	1d01      	adds	r1, r0, #4
    6312:	910a      	str	r1, [sp, #40]	; 0x28
    6314:	8806      	ldrh	r6, [r0, #0]
    6316:	1e32      	subs	r2, r6, #0
    6318:	bf18      	it	ne
    631a:	2201      	movne	r2, #1
    631c:	4636      	mov	r6, r6
    631e:	f04f 0700 	mov.w	r7, #0
    6322:	e559      	b.n	5dd8 <_svfprintf_r+0x2f0>
    6324:	f01a 0f20 	tst.w	sl, #32
    6328:	9214      	str	r2, [sp, #80]	; 0x50
    632a:	f64c 02ac 	movw	r2, #51372	; 0xc8ac
    632e:	f2c0 0200 	movt	r2, #0
    6332:	9217      	str	r2, [sp, #92]	; 0x5c
    6334:	f47f ad3d 	bne.w	5db2 <_svfprintf_r+0x2ca>
    6338:	f01a 0f10 	tst.w	sl, #16
    633c:	f040 822d 	bne.w	679a <_svfprintf_r+0xcb2>
    6340:	f01a 0f40 	tst.w	sl, #64	; 0x40
    6344:	f000 8229 	beq.w	679a <_svfprintf_r+0xcb2>
    6348:	990a      	ldr	r1, [sp, #40]	; 0x28
    634a:	1d0a      	adds	r2, r1, #4
    634c:	920a      	str	r2, [sp, #40]	; 0x28
    634e:	880e      	ldrh	r6, [r1, #0]
    6350:	4636      	mov	r6, r6
    6352:	f04f 0700 	mov.w	r7, #0
    6356:	e535      	b.n	5dc4 <_svfprintf_r+0x2dc>
    6358:	9214      	str	r2, [sp, #80]	; 0x50
    635a:	2001      	movs	r0, #1
    635c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    635e:	f04f 0100 	mov.w	r1, #0
    6362:	900b      	str	r0, [sp, #44]	; 0x2c
    6364:	900e      	str	r0, [sp, #56]	; 0x38
    6366:	6813      	ldr	r3, [r2, #0]
    6368:	3204      	adds	r2, #4
    636a:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    636e:	920a      	str	r2, [sp, #40]	; 0x28
    6370:	aa2d      	add	r2, sp, #180	; 0xb4
    6372:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    6376:	9211      	str	r2, [sp, #68]	; 0x44
    6378:	e64d      	b.n	6016 <_svfprintf_r+0x52e>
    637a:	f01a 0f20 	tst.w	sl, #32
    637e:	9214      	str	r2, [sp, #80]	; 0x50
    6380:	f47f ae79 	bne.w	6076 <_svfprintf_r+0x58e>
    6384:	f01a 0f10 	tst.w	sl, #16
    6388:	f040 81ed 	bne.w	6766 <_svfprintf_r+0xc7e>
    638c:	f01a 0f40 	tst.w	sl, #64	; 0x40
    6390:	f000 81e9 	beq.w	6766 <_svfprintf_r+0xc7e>
    6394:	980a      	ldr	r0, [sp, #40]	; 0x28
    6396:	1d01      	adds	r1, r0, #4
    6398:	910a      	str	r1, [sp, #40]	; 0x28
    639a:	f9b0 6000 	ldrsh.w	r6, [r0]
    639e:	4636      	mov	r6, r6
    63a0:	ea4f 77e6 	mov.w	r7, r6, asr #31
    63a4:	e670      	b.n	6088 <_svfprintf_r+0x5a0>
    63a6:	f04a 0a10 	orr.w	sl, sl, #16
    63aa:	9214      	str	r2, [sp, #80]	; 0x50
    63ac:	f01a 0320 	ands.w	r3, sl, #32
    63b0:	f47f af39 	bne.w	6226 <_svfprintf_r+0x73e>
    63b4:	f01a 0210 	ands.w	r2, sl, #16
    63b8:	f000 825f 	beq.w	687a <_svfprintf_r+0xd92>
    63bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    63be:	1d10      	adds	r0, r2, #4
    63c0:	900a      	str	r0, [sp, #40]	; 0x28
    63c2:	6816      	ldr	r6, [r2, #0]
    63c4:	1e32      	subs	r2, r6, #0
    63c6:	bf18      	it	ne
    63c8:	2201      	movne	r2, #1
    63ca:	4636      	mov	r6, r6
    63cc:	f04f 0700 	mov.w	r7, #0
    63d0:	e502      	b.n	5dd8 <_svfprintf_r+0x2f0>
    63d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
    63d4:	2b65      	cmp	r3, #101	; 0x65
    63d6:	f77f ac5a 	ble.w	5c8e <_svfprintf_r+0x1a6>
    63da:	9810      	ldr	r0, [sp, #64]	; 0x40
    63dc:	2200      	movs	r2, #0
    63de:	2300      	movs	r3, #0
    63e0:	9919      	ldr	r1, [sp, #100]	; 0x64
    63e2:	f005 fb31 	bl	ba48 <__aeabi_dcmpeq>
    63e6:	2800      	cmp	r0, #0
    63e8:	f000 80e1 	beq.w	65ae <_svfprintf_r+0xac6>
    63ec:	2301      	movs	r3, #1
    63ee:	6063      	str	r3, [r4, #4]
    63f0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    63f2:	f64c 03ec 	movw	r3, #51436	; 0xc8ec
    63f6:	f2c0 0300 	movt	r3, #0
    63fa:	6023      	str	r3, [r4, #0]
    63fc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    63fe:	3201      	adds	r2, #1
    6400:	9238      	str	r2, [sp, #224]	; 0xe0
    6402:	3301      	adds	r3, #1
    6404:	2a07      	cmp	r2, #7
    6406:	9339      	str	r3, [sp, #228]	; 0xe4
    6408:	bfd8      	it	le
    640a:	f104 0308 	addle.w	r3, r4, #8
    640e:	f300 829f 	bgt.w	6950 <_svfprintf_r+0xe68>
    6412:	9a42      	ldr	r2, [sp, #264]	; 0x108
    6414:	9818      	ldr	r0, [sp, #96]	; 0x60
    6416:	4282      	cmp	r2, r0
    6418:	db03      	blt.n	6422 <_svfprintf_r+0x93a>
    641a:	f01a 0f01 	tst.w	sl, #1
    641e:	f43f ac7f 	beq.w	5d20 <_svfprintf_r+0x238>
    6422:	991b      	ldr	r1, [sp, #108]	; 0x6c
    6424:	2201      	movs	r2, #1
    6426:	605a      	str	r2, [r3, #4]
    6428:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    642a:	6019      	str	r1, [r3, #0]
    642c:	9939      	ldr	r1, [sp, #228]	; 0xe4
    642e:	3201      	adds	r2, #1
    6430:	9238      	str	r2, [sp, #224]	; 0xe0
    6432:	3101      	adds	r1, #1
    6434:	2a07      	cmp	r2, #7
    6436:	9139      	str	r1, [sp, #228]	; 0xe4
    6438:	f300 83eb 	bgt.w	6c12 <_svfprintf_r+0x112a>
    643c:	3308      	adds	r3, #8
    643e:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6440:	1e56      	subs	r6, r2, #1
    6442:	2e00      	cmp	r6, #0
    6444:	f77f ac6c 	ble.w	5d20 <_svfprintf_r+0x238>
    6448:	2e10      	cmp	r6, #16
    644a:	4fa0      	ldr	r7, [pc, #640]	; (66cc <_svfprintf_r+0xbe4>)
    644c:	f340 81e9 	ble.w	6822 <_svfprintf_r+0xd3a>
    6450:	2410      	movs	r4, #16
    6452:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    6456:	e003      	b.n	6460 <_svfprintf_r+0x978>
    6458:	3e10      	subs	r6, #16
    645a:	2e10      	cmp	r6, #16
    645c:	f340 81e1 	ble.w	6822 <_svfprintf_r+0xd3a>
    6460:	605c      	str	r4, [r3, #4]
    6462:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    6464:	9939      	ldr	r1, [sp, #228]	; 0xe4
    6466:	3201      	adds	r2, #1
    6468:	601f      	str	r7, [r3, #0]
    646a:	3110      	adds	r1, #16
    646c:	2a07      	cmp	r2, #7
    646e:	9139      	str	r1, [sp, #228]	; 0xe4
    6470:	f103 0308 	add.w	r3, r3, #8
    6474:	9238      	str	r2, [sp, #224]	; 0xe0
    6476:	ddef      	ble.n	6458 <_svfprintf_r+0x970>
    6478:	9809      	ldr	r0, [sp, #36]	; 0x24
    647a:	4659      	mov	r1, fp
    647c:	4642      	mov	r2, r8
    647e:	f7ff faa5 	bl	59cc <__sprint_r>
    6482:	464b      	mov	r3, r9
    6484:	2800      	cmp	r0, #0
    6486:	d0e7      	beq.n	6458 <_svfprintf_r+0x970>
    6488:	e47c      	b.n	5d84 <_svfprintf_r+0x29c>
    648a:	9916      	ldr	r1, [sp, #88]	; 0x58
    648c:	2200      	movs	r2, #0
    648e:	920e      	str	r2, [sp, #56]	; 0x38
    6490:	9111      	str	r1, [sp, #68]	; 0x44
    6492:	e4d6      	b.n	5e42 <_svfprintf_r+0x35a>
    6494:	990c      	ldr	r1, [sp, #48]	; 0x30
    6496:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6498:	1a8e      	subs	r6, r1, r2
    649a:	2e00      	cmp	r6, #0
    649c:	f77f ad48 	ble.w	5f30 <_svfprintf_r+0x448>
    64a0:	2e10      	cmp	r6, #16
    64a2:	4f8a      	ldr	r7, [pc, #552]	; (66cc <_svfprintf_r+0xbe4>)
    64a4:	bfc8      	it	gt
    64a6:	f04f 0810 	movgt.w	r8, #16
    64aa:	dc03      	bgt.n	64b4 <_svfprintf_r+0x9cc>
    64ac:	e01b      	b.n	64e6 <_svfprintf_r+0x9fe>
    64ae:	3e10      	subs	r6, #16
    64b0:	2e10      	cmp	r6, #16
    64b2:	dd18      	ble.n	64e6 <_svfprintf_r+0x9fe>
    64b4:	f8c4 8004 	str.w	r8, [r4, #4]
    64b8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    64ba:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    64bc:	3301      	adds	r3, #1
    64be:	6027      	str	r7, [r4, #0]
    64c0:	3210      	adds	r2, #16
    64c2:	2b07      	cmp	r3, #7
    64c4:	9239      	str	r2, [sp, #228]	; 0xe4
    64c6:	f104 0408 	add.w	r4, r4, #8
    64ca:	9338      	str	r3, [sp, #224]	; 0xe0
    64cc:	ddef      	ble.n	64ae <_svfprintf_r+0x9c6>
    64ce:	9809      	ldr	r0, [sp, #36]	; 0x24
    64d0:	4659      	mov	r1, fp
    64d2:	aa37      	add	r2, sp, #220	; 0xdc
    64d4:	464c      	mov	r4, r9
    64d6:	f7ff fa79 	bl	59cc <__sprint_r>
    64da:	2800      	cmp	r0, #0
    64dc:	f47f ac52 	bne.w	5d84 <_svfprintf_r+0x29c>
    64e0:	3e10      	subs	r6, #16
    64e2:	2e10      	cmp	r6, #16
    64e4:	dce6      	bgt.n	64b4 <_svfprintf_r+0x9cc>
    64e6:	6066      	str	r6, [r4, #4]
    64e8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    64ea:	6027      	str	r7, [r4, #0]
    64ec:	1c5a      	adds	r2, r3, #1
    64ee:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    64f0:	9238      	str	r2, [sp, #224]	; 0xe0
    64f2:	199b      	adds	r3, r3, r6
    64f4:	2a07      	cmp	r2, #7
    64f6:	9339      	str	r3, [sp, #228]	; 0xe4
    64f8:	f300 8188 	bgt.w	680c <_svfprintf_r+0xd24>
    64fc:	3408      	adds	r4, #8
    64fe:	e517      	b.n	5f30 <_svfprintf_r+0x448>
    6500:	605e      	str	r6, [r3, #4]
    6502:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    6504:	601f      	str	r7, [r3, #0]
    6506:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    6508:	3201      	adds	r2, #1
    650a:	9238      	str	r2, [sp, #224]	; 0xe0
    650c:	18f3      	adds	r3, r6, r3
    650e:	2a07      	cmp	r2, #7
    6510:	9339      	str	r3, [sp, #228]	; 0xe4
    6512:	f77f ad60 	ble.w	5fd6 <_svfprintf_r+0x4ee>
    6516:	9809      	ldr	r0, [sp, #36]	; 0x24
    6518:	4659      	mov	r1, fp
    651a:	aa37      	add	r2, sp, #220	; 0xdc
    651c:	f7ff fa56 	bl	59cc <__sprint_r>
    6520:	2800      	cmp	r0, #0
    6522:	f43f ad57 	beq.w	5fd4 <_svfprintf_r+0x4ec>
    6526:	e42d      	b.n	5d84 <_svfprintf_r+0x29c>
    6528:	9809      	ldr	r0, [sp, #36]	; 0x24
    652a:	4659      	mov	r1, fp
    652c:	aa37      	add	r2, sp, #220	; 0xdc
    652e:	f7ff fa4d 	bl	59cc <__sprint_r>
    6532:	2800      	cmp	r0, #0
    6534:	f43f ad5a 	beq.w	5fec <_svfprintf_r+0x504>
    6538:	e424      	b.n	5d84 <_svfprintf_r+0x29c>
    653a:	f01a 0f01 	tst.w	sl, #1
    653e:	f47f abaa 	bne.w	5c96 <_svfprintf_r+0x1ae>
    6542:	2301      	movs	r3, #1
    6544:	6063      	str	r3, [r4, #4]
    6546:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    6548:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    654a:	3301      	adds	r3, #1
    654c:	9911      	ldr	r1, [sp, #68]	; 0x44
    654e:	3201      	adds	r2, #1
    6550:	2b07      	cmp	r3, #7
    6552:	9239      	str	r2, [sp, #228]	; 0xe4
    6554:	6021      	str	r1, [r4, #0]
    6556:	9338      	str	r3, [sp, #224]	; 0xe0
    6558:	f77f abd1 	ble.w	5cfe <_svfprintf_r+0x216>
    655c:	9809      	ldr	r0, [sp, #36]	; 0x24
    655e:	4659      	mov	r1, fp
    6560:	aa37      	add	r2, sp, #220	; 0xdc
    6562:	f7ff fa33 	bl	59cc <__sprint_r>
    6566:	2800      	cmp	r0, #0
    6568:	f47f ac0c 	bne.w	5d84 <_svfprintf_r+0x29c>
    656c:	464c      	mov	r4, r9
    656e:	f7ff bbc7 	b.w	5d00 <_svfprintf_r+0x218>
    6572:	9809      	ldr	r0, [sp, #36]	; 0x24
    6574:	4659      	mov	r1, fp
    6576:	aa37      	add	r2, sp, #220	; 0xdc
    6578:	f7ff fa28 	bl	59cc <__sprint_r>
    657c:	2800      	cmp	r0, #0
    657e:	f47f ac01 	bne.w	5d84 <_svfprintf_r+0x29c>
    6582:	464c      	mov	r4, r9
    6584:	e508      	b.n	5f98 <_svfprintf_r+0x4b0>
    6586:	9809      	ldr	r0, [sp, #36]	; 0x24
    6588:	4659      	mov	r1, fp
    658a:	aa37      	add	r2, sp, #220	; 0xdc
    658c:	f7ff fa1e 	bl	59cc <__sprint_r>
    6590:	2800      	cmp	r0, #0
    6592:	f47f abf7 	bne.w	5d84 <_svfprintf_r+0x29c>
    6596:	464c      	mov	r4, r9
    6598:	e4b6      	b.n	5f08 <_svfprintf_r+0x420>
    659a:	9809      	ldr	r0, [sp, #36]	; 0x24
    659c:	4659      	mov	r1, fp
    659e:	aa37      	add	r2, sp, #220	; 0xdc
    65a0:	f7ff fa14 	bl	59cc <__sprint_r>
    65a4:	2800      	cmp	r0, #0
    65a6:	f47f abed 	bne.w	5d84 <_svfprintf_r+0x29c>
    65aa:	464c      	mov	r4, r9
    65ac:	e4bc      	b.n	5f28 <_svfprintf_r+0x440>
    65ae:	9b42      	ldr	r3, [sp, #264]	; 0x108
    65b0:	2b00      	cmp	r3, #0
    65b2:	f340 81d9 	ble.w	6968 <_svfprintf_r+0xe80>
    65b6:	9918      	ldr	r1, [sp, #96]	; 0x60
    65b8:	428b      	cmp	r3, r1
    65ba:	f2c0 816f 	blt.w	689c <_svfprintf_r+0xdb4>
    65be:	9a11      	ldr	r2, [sp, #68]	; 0x44
    65c0:	6061      	str	r1, [r4, #4]
    65c2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    65c4:	6022      	str	r2, [r4, #0]
    65c6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    65c8:	3301      	adds	r3, #1
    65ca:	9338      	str	r3, [sp, #224]	; 0xe0
    65cc:	1852      	adds	r2, r2, r1
    65ce:	2b07      	cmp	r3, #7
    65d0:	9239      	str	r2, [sp, #228]	; 0xe4
    65d2:	bfd8      	it	le
    65d4:	f104 0308 	addle.w	r3, r4, #8
    65d8:	f300 83ba 	bgt.w	6d50 <_svfprintf_r+0x1268>
    65dc:	9c42      	ldr	r4, [sp, #264]	; 0x108
    65de:	9818      	ldr	r0, [sp, #96]	; 0x60
    65e0:	1a24      	subs	r4, r4, r0
    65e2:	2c00      	cmp	r4, #0
    65e4:	f340 819b 	ble.w	691e <_svfprintf_r+0xe36>
    65e8:	2c10      	cmp	r4, #16
    65ea:	4f38      	ldr	r7, [pc, #224]	; (66cc <_svfprintf_r+0xbe4>)
    65ec:	f340 818b 	ble.w	6906 <_svfprintf_r+0xe1e>
    65f0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    65f4:	2610      	movs	r6, #16
    65f6:	46aa      	mov	sl, r5
    65f8:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    65fc:	9d09      	ldr	r5, [sp, #36]	; 0x24
    65fe:	e003      	b.n	6608 <_svfprintf_r+0xb20>
    6600:	3c10      	subs	r4, #16
    6602:	2c10      	cmp	r4, #16
    6604:	f340 817c 	ble.w	6900 <_svfprintf_r+0xe18>
    6608:	605e      	str	r6, [r3, #4]
    660a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    660c:	9939      	ldr	r1, [sp, #228]	; 0xe4
    660e:	3201      	adds	r2, #1
    6610:	601f      	str	r7, [r3, #0]
    6612:	3110      	adds	r1, #16
    6614:	2a07      	cmp	r2, #7
    6616:	9139      	str	r1, [sp, #228]	; 0xe4
    6618:	f103 0308 	add.w	r3, r3, #8
    661c:	9238      	str	r2, [sp, #224]	; 0xe0
    661e:	ddef      	ble.n	6600 <_svfprintf_r+0xb18>
    6620:	4628      	mov	r0, r5
    6622:	4659      	mov	r1, fp
    6624:	4642      	mov	r2, r8
    6626:	f7ff f9d1 	bl	59cc <__sprint_r>
    662a:	464b      	mov	r3, r9
    662c:	2800      	cmp	r0, #0
    662e:	d0e7      	beq.n	6600 <_svfprintf_r+0xb18>
    6630:	f7ff bba8 	b.w	5d84 <_svfprintf_r+0x29c>
    6634:	9816      	ldr	r0, [sp, #88]	; 0x58
    6636:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    663a:	4603      	mov	r3, r0
    663c:	9011      	str	r0, [sp, #68]	; 0x44
    663e:	0931      	lsrs	r1, r6, #4
    6640:	f006 020f 	and.w	r2, r6, #15
    6644:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    6648:	0938      	lsrs	r0, r7, #4
    664a:	f81c 2002 	ldrb.w	r2, [ip, r2]
    664e:	460e      	mov	r6, r1
    6650:	4607      	mov	r7, r0
    6652:	ea56 0107 	orrs.w	r1, r6, r7
    6656:	f803 2d01 	strb.w	r2, [r3, #-1]!
    665a:	d1f0      	bne.n	663e <_svfprintf_r+0xb56>
    665c:	9a16      	ldr	r2, [sp, #88]	; 0x58
    665e:	9311      	str	r3, [sp, #68]	; 0x44
    6660:	1ad2      	subs	r2, r2, r3
    6662:	920e      	str	r2, [sp, #56]	; 0x38
    6664:	f7ff bbed 	b.w	5e42 <_svfprintf_r+0x35a>
    6668:	2300      	movs	r3, #0
    666a:	2209      	movs	r2, #9
    666c:	42b2      	cmp	r2, r6
    666e:	eb73 0007 	sbcs.w	r0, r3, r7
    6672:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6674:	bf3e      	ittt	cc
    6676:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    667a:	46a0      	movcc	r8, r4
    667c:	461c      	movcc	r4, r3
    667e:	d21a      	bcs.n	66b6 <_svfprintf_r+0xbce>
    6680:	4630      	mov	r0, r6
    6682:	4639      	mov	r1, r7
    6684:	220a      	movs	r2, #10
    6686:	2300      	movs	r3, #0
    6688:	f005 fa38 	bl	bafc <__aeabi_uldivmod>
    668c:	4630      	mov	r0, r6
    668e:	4639      	mov	r1, r7
    6690:	2300      	movs	r3, #0
    6692:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    6696:	220a      	movs	r2, #10
    6698:	f804 cd01 	strb.w	ip, [r4, #-1]!
    669c:	f005 fa2e 	bl	bafc <__aeabi_uldivmod>
    66a0:	4606      	mov	r6, r0
    66a2:	460f      	mov	r7, r1
    66a4:	2009      	movs	r0, #9
    66a6:	2100      	movs	r1, #0
    66a8:	42b0      	cmp	r0, r6
    66aa:	41b9      	sbcs	r1, r7
    66ac:	d3e8      	bcc.n	6680 <_svfprintf_r+0xb98>
    66ae:	4623      	mov	r3, r4
    66b0:	4644      	mov	r4, r8
    66b2:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    66b6:	1e5a      	subs	r2, r3, #1
    66b8:	3630      	adds	r6, #48	; 0x30
    66ba:	9211      	str	r2, [sp, #68]	; 0x44
    66bc:	f803 6c01 	strb.w	r6, [r3, #-1]
    66c0:	9b16      	ldr	r3, [sp, #88]	; 0x58
    66c2:	1a9b      	subs	r3, r3, r2
    66c4:	930e      	str	r3, [sp, #56]	; 0x38
    66c6:	f7ff bbbc 	b.w	5e42 <_svfprintf_r+0x35a>
    66ca:	bf00      	nop
    66cc:	0000c89c 	.word	0x0000c89c
    66d0:	9809      	ldr	r0, [sp, #36]	; 0x24
    66d2:	4659      	mov	r1, fp
    66d4:	aa37      	add	r2, sp, #220	; 0xdc
    66d6:	f7ff f979 	bl	59cc <__sprint_r>
    66da:	2800      	cmp	r0, #0
    66dc:	f47f ab52 	bne.w	5d84 <_svfprintf_r+0x29c>
    66e0:	464c      	mov	r4, r9
    66e2:	f7ff bbff 	b.w	5ee4 <_svfprintf_r+0x3fc>
    66e6:	9818      	ldr	r0, [sp, #96]	; 0x60
    66e8:	1e46      	subs	r6, r0, #1
    66ea:	2e00      	cmp	r6, #0
    66ec:	f77f ab08 	ble.w	5d00 <_svfprintf_r+0x218>
    66f0:	2e10      	cmp	r6, #16
    66f2:	4f9c      	ldr	r7, [pc, #624]	; (6964 <_svfprintf_r+0xe7c>)
    66f4:	bfc8      	it	gt
    66f6:	f04f 0810 	movgt.w	r8, #16
    66fa:	dc03      	bgt.n	6704 <_svfprintf_r+0xc1c>
    66fc:	e01b      	b.n	6736 <_svfprintf_r+0xc4e>
    66fe:	3e10      	subs	r6, #16
    6700:	2e10      	cmp	r6, #16
    6702:	dd18      	ble.n	6736 <_svfprintf_r+0xc4e>
    6704:	f8c4 8004 	str.w	r8, [r4, #4]
    6708:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    670a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    670c:	3301      	adds	r3, #1
    670e:	6027      	str	r7, [r4, #0]
    6710:	3210      	adds	r2, #16
    6712:	2b07      	cmp	r3, #7
    6714:	9239      	str	r2, [sp, #228]	; 0xe4
    6716:	f104 0408 	add.w	r4, r4, #8
    671a:	9338      	str	r3, [sp, #224]	; 0xe0
    671c:	ddef      	ble.n	66fe <_svfprintf_r+0xc16>
    671e:	9809      	ldr	r0, [sp, #36]	; 0x24
    6720:	4659      	mov	r1, fp
    6722:	aa37      	add	r2, sp, #220	; 0xdc
    6724:	464c      	mov	r4, r9
    6726:	f7ff f951 	bl	59cc <__sprint_r>
    672a:	2800      	cmp	r0, #0
    672c:	f47f ab2a 	bne.w	5d84 <_svfprintf_r+0x29c>
    6730:	3e10      	subs	r6, #16
    6732:	2e10      	cmp	r6, #16
    6734:	dce6      	bgt.n	6704 <_svfprintf_r+0xc1c>
    6736:	6066      	str	r6, [r4, #4]
    6738:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    673a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    673c:	3301      	adds	r3, #1
    673e:	6027      	str	r7, [r4, #0]
    6740:	1992      	adds	r2, r2, r6
    6742:	2b07      	cmp	r3, #7
    6744:	9239      	str	r2, [sp, #228]	; 0xe4
    6746:	9338      	str	r3, [sp, #224]	; 0xe0
    6748:	f77f aad9 	ble.w	5cfe <_svfprintf_r+0x216>
    674c:	e706      	b.n	655c <_svfprintf_r+0xa74>
    674e:	9814      	ldr	r0, [sp, #80]	; 0x50
    6750:	2130      	movs	r1, #48	; 0x30
    6752:	f04a 0a02 	orr.w	sl, sl, #2
    6756:	2201      	movs	r2, #1
    6758:	2302      	movs	r3, #2
    675a:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    675e:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    6762:	f7ff bb39 	b.w	5dd8 <_svfprintf_r+0x2f0>
    6766:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6768:	1d13      	adds	r3, r2, #4
    676a:	6816      	ldr	r6, [r2, #0]
    676c:	930a      	str	r3, [sp, #40]	; 0x28
    676e:	4636      	mov	r6, r6
    6770:	ea4f 77e6 	mov.w	r7, r6, asr #31
    6774:	2e00      	cmp	r6, #0
    6776:	f177 0000 	sbcs.w	r0, r7, #0
    677a:	f6bf ac8a 	bge.w	6092 <_svfprintf_r+0x5aa>
    677e:	4276      	negs	r6, r6
    6780:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    6784:	232d      	movs	r3, #45	; 0x2d
    6786:	ea56 0207 	orrs.w	r2, r6, r7
    678a:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    678e:	bf0c      	ite	eq
    6790:	2200      	moveq	r2, #0
    6792:	2201      	movne	r2, #1
    6794:	2301      	movs	r3, #1
    6796:	f7ff bb23 	b.w	5de0 <_svfprintf_r+0x2f8>
    679a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    679c:	1d18      	adds	r0, r3, #4
    679e:	681e      	ldr	r6, [r3, #0]
    67a0:	900a      	str	r0, [sp, #40]	; 0x28
    67a2:	4636      	mov	r6, r6
    67a4:	f04f 0700 	mov.w	r7, #0
    67a8:	f7ff bb0c 	b.w	5dc4 <_svfprintf_r+0x2dc>
    67ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    67ae:	1d13      	adds	r3, r2, #4
    67b0:	6816      	ldr	r6, [r2, #0]
    67b2:	930a      	str	r3, [sp, #40]	; 0x28
    67b4:	2301      	movs	r3, #1
    67b6:	1e32      	subs	r2, r6, #0
    67b8:	bf18      	it	ne
    67ba:	2201      	movne	r2, #1
    67bc:	4636      	mov	r6, r6
    67be:	f04f 0700 	mov.w	r7, #0
    67c2:	f7ff bb09 	b.w	5dd8 <_svfprintf_r+0x2f0>
    67c6:	9809      	ldr	r0, [sp, #36]	; 0x24
    67c8:	4659      	mov	r1, fp
    67ca:	aa37      	add	r2, sp, #220	; 0xdc
    67cc:	f7ff f8fe 	bl	59cc <__sprint_r>
    67d0:	2800      	cmp	r0, #0
    67d2:	f47f aad7 	bne.w	5d84 <_svfprintf_r+0x29c>
    67d6:	464c      	mov	r4, r9
    67d8:	f7ff ba79 	b.w	5cce <_svfprintf_r+0x1e6>
    67dc:	9809      	ldr	r0, [sp, #36]	; 0x24
    67de:	4659      	mov	r1, fp
    67e0:	aa37      	add	r2, sp, #220	; 0xdc
    67e2:	f7ff f8f3 	bl	59cc <__sprint_r>
    67e6:	2800      	cmp	r0, #0
    67e8:	f47f aacc 	bne.w	5d84 <_svfprintf_r+0x29c>
    67ec:	464c      	mov	r4, r9
    67ee:	f7ff ba60 	b.w	5cb2 <_svfprintf_r+0x1ca>
    67f2:	2830      	cmp	r0, #48	; 0x30
    67f4:	f000 8296 	beq.w	6d24 <_svfprintf_r+0x123c>
    67f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
    67fa:	2330      	movs	r3, #48	; 0x30
    67fc:	f802 3d01 	strb.w	r3, [r2, #-1]!
    6800:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6802:	9211      	str	r2, [sp, #68]	; 0x44
    6804:	1a9b      	subs	r3, r3, r2
    6806:	930e      	str	r3, [sp, #56]	; 0x38
    6808:	f7ff bb1b 	b.w	5e42 <_svfprintf_r+0x35a>
    680c:	9809      	ldr	r0, [sp, #36]	; 0x24
    680e:	4659      	mov	r1, fp
    6810:	aa37      	add	r2, sp, #220	; 0xdc
    6812:	f7ff f8db 	bl	59cc <__sprint_r>
    6816:	2800      	cmp	r0, #0
    6818:	f47f aab4 	bne.w	5d84 <_svfprintf_r+0x29c>
    681c:	464c      	mov	r4, r9
    681e:	f7ff bb87 	b.w	5f30 <_svfprintf_r+0x448>
    6822:	605e      	str	r6, [r3, #4]
    6824:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    6826:	9939      	ldr	r1, [sp, #228]	; 0xe4
    6828:	3201      	adds	r2, #1
    682a:	601f      	str	r7, [r3, #0]
    682c:	1989      	adds	r1, r1, r6
    682e:	2a07      	cmp	r2, #7
    6830:	9139      	str	r1, [sp, #228]	; 0xe4
    6832:	9238      	str	r2, [sp, #224]	; 0xe0
    6834:	f73f abc1 	bgt.w	5fba <_svfprintf_r+0x4d2>
    6838:	3308      	adds	r3, #8
    683a:	f7ff ba71 	b.w	5d20 <_svfprintf_r+0x238>
    683e:	990a      	ldr	r1, [sp, #40]	; 0x28
    6840:	462b      	mov	r3, r5
    6842:	782a      	ldrb	r2, [r5, #0]
    6844:	910a      	str	r1, [sp, #40]	; 0x28
    6846:	f7ff b9b8 	b.w	5bba <_svfprintf_r+0xd2>
    684a:	f01a 0f10 	tst.w	sl, #16
    684e:	f000 81cd 	beq.w	6bec <_svfprintf_r+0x1104>
    6852:	980a      	ldr	r0, [sp, #40]	; 0x28
    6854:	990d      	ldr	r1, [sp, #52]	; 0x34
    6856:	f100 0a04 	add.w	sl, r0, #4
    685a:	6803      	ldr	r3, [r0, #0]
    685c:	6019      	str	r1, [r3, #0]
    685e:	f7ff b96d 	b.w	5b3c <_svfprintf_r+0x54>
    6862:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6864:	1dd3      	adds	r3, r2, #7
    6866:	f023 0307 	bic.w	r3, r3, #7
    686a:	f103 0008 	add.w	r0, r3, #8
    686e:	900a      	str	r0, [sp, #40]	; 0x28
    6870:	685e      	ldr	r6, [r3, #4]
    6872:	681f      	ldr	r7, [r3, #0]
    6874:	9619      	str	r6, [sp, #100]	; 0x64
    6876:	9710      	str	r7, [sp, #64]	; 0x40
    6878:	e43f      	b.n	60fa <_svfprintf_r+0x612>
    687a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    687e:	f000 81a9 	beq.w	6bd4 <_svfprintf_r+0x10ec>
    6882:	990a      	ldr	r1, [sp, #40]	; 0x28
    6884:	4613      	mov	r3, r2
    6886:	1d0a      	adds	r2, r1, #4
    6888:	920a      	str	r2, [sp, #40]	; 0x28
    688a:	880e      	ldrh	r6, [r1, #0]
    688c:	1e32      	subs	r2, r6, #0
    688e:	bf18      	it	ne
    6890:	2201      	movne	r2, #1
    6892:	4636      	mov	r6, r6
    6894:	f04f 0700 	mov.w	r7, #0
    6898:	f7ff ba9e 	b.w	5dd8 <_svfprintf_r+0x2f0>
    689c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    689e:	6063      	str	r3, [r4, #4]
    68a0:	9938      	ldr	r1, [sp, #224]	; 0xe0
    68a2:	6022      	str	r2, [r4, #0]
    68a4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    68a6:	3101      	adds	r1, #1
    68a8:	9138      	str	r1, [sp, #224]	; 0xe0
    68aa:	18d3      	adds	r3, r2, r3
    68ac:	2907      	cmp	r1, #7
    68ae:	9339      	str	r3, [sp, #228]	; 0xe4
    68b0:	f300 8262 	bgt.w	6d78 <_svfprintf_r+0x1290>
    68b4:	3408      	adds	r4, #8
    68b6:	2301      	movs	r3, #1
    68b8:	9e42      	ldr	r6, [sp, #264]	; 0x108
    68ba:	6063      	str	r3, [r4, #4]
    68bc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    68be:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    68c0:	3301      	adds	r3, #1
    68c2:	981b      	ldr	r0, [sp, #108]	; 0x6c
    68c4:	3201      	adds	r2, #1
    68c6:	2b07      	cmp	r3, #7
    68c8:	9338      	str	r3, [sp, #224]	; 0xe0
    68ca:	bfd8      	it	le
    68cc:	f104 0308 	addle.w	r3, r4, #8
    68d0:	6020      	str	r0, [r4, #0]
    68d2:	9239      	str	r2, [sp, #228]	; 0xe4
    68d4:	f300 8246 	bgt.w	6d64 <_svfprintf_r+0x127c>
    68d8:	9a42      	ldr	r2, [sp, #264]	; 0x108
    68da:	9911      	ldr	r1, [sp, #68]	; 0x44
    68dc:	9818      	ldr	r0, [sp, #96]	; 0x60
    68de:	198e      	adds	r6, r1, r6
    68e0:	601e      	str	r6, [r3, #0]
    68e2:	1a81      	subs	r1, r0, r2
    68e4:	6059      	str	r1, [r3, #4]
    68e6:	9939      	ldr	r1, [sp, #228]	; 0xe4
    68e8:	1a8a      	subs	r2, r1, r2
    68ea:	9938      	ldr	r1, [sp, #224]	; 0xe0
    68ec:	1812      	adds	r2, r2, r0
    68ee:	9239      	str	r2, [sp, #228]	; 0xe4
    68f0:	3101      	adds	r1, #1
    68f2:	9138      	str	r1, [sp, #224]	; 0xe0
    68f4:	2907      	cmp	r1, #7
    68f6:	f73f ab60 	bgt.w	5fba <_svfprintf_r+0x4d2>
    68fa:	3308      	adds	r3, #8
    68fc:	f7ff ba10 	b.w	5d20 <_svfprintf_r+0x238>
    6900:	4655      	mov	r5, sl
    6902:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    6906:	605c      	str	r4, [r3, #4]
    6908:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    690a:	9939      	ldr	r1, [sp, #228]	; 0xe4
    690c:	3201      	adds	r2, #1
    690e:	601f      	str	r7, [r3, #0]
    6910:	1909      	adds	r1, r1, r4
    6912:	2a07      	cmp	r2, #7
    6914:	9139      	str	r1, [sp, #228]	; 0xe4
    6916:	9238      	str	r2, [sp, #224]	; 0xe0
    6918:	f300 827f 	bgt.w	6e1a <_svfprintf_r+0x1332>
    691c:	3308      	adds	r3, #8
    691e:	f01a 0f01 	tst.w	sl, #1
    6922:	f43f a9fd 	beq.w	5d20 <_svfprintf_r+0x238>
    6926:	991b      	ldr	r1, [sp, #108]	; 0x6c
    6928:	2201      	movs	r2, #1
    692a:	605a      	str	r2, [r3, #4]
    692c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    692e:	6019      	str	r1, [r3, #0]
    6930:	9939      	ldr	r1, [sp, #228]	; 0xe4
    6932:	3201      	adds	r2, #1
    6934:	9238      	str	r2, [sp, #224]	; 0xe0
    6936:	3101      	adds	r1, #1
    6938:	2a07      	cmp	r2, #7
    693a:	9139      	str	r1, [sp, #228]	; 0xe4
    693c:	f73f ab3d 	bgt.w	5fba <_svfprintf_r+0x4d2>
    6940:	3308      	adds	r3, #8
    6942:	f7ff b9ed 	b.w	5d20 <_svfprintf_r+0x238>
    6946:	232d      	movs	r3, #45	; 0x2d
    6948:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    694c:	f7ff bbe8 	b.w	6120 <_svfprintf_r+0x638>
    6950:	9809      	ldr	r0, [sp, #36]	; 0x24
    6952:	4659      	mov	r1, fp
    6954:	aa37      	add	r2, sp, #220	; 0xdc
    6956:	f7ff f839 	bl	59cc <__sprint_r>
    695a:	2800      	cmp	r0, #0
    695c:	f47f aa12 	bne.w	5d84 <_svfprintf_r+0x29c>
    6960:	464b      	mov	r3, r9
    6962:	e556      	b.n	6412 <_svfprintf_r+0x92a>
    6964:	0000c89c 	.word	0x0000c89c
    6968:	2301      	movs	r3, #1
    696a:	6063      	str	r3, [r4, #4]
    696c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    696e:	f64c 03ec 	movw	r3, #51436	; 0xc8ec
    6972:	f2c0 0300 	movt	r3, #0
    6976:	6023      	str	r3, [r4, #0]
    6978:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    697a:	3201      	adds	r2, #1
    697c:	9238      	str	r2, [sp, #224]	; 0xe0
    697e:	3301      	adds	r3, #1
    6980:	2a07      	cmp	r2, #7
    6982:	9339      	str	r3, [sp, #228]	; 0xe4
    6984:	bfd8      	it	le
    6986:	f104 0308 	addle.w	r3, r4, #8
    698a:	f300 8173 	bgt.w	6c74 <_svfprintf_r+0x118c>
    698e:	9a42      	ldr	r2, [sp, #264]	; 0x108
    6990:	b92a      	cbnz	r2, 699e <_svfprintf_r+0xeb6>
    6992:	9818      	ldr	r0, [sp, #96]	; 0x60
    6994:	b918      	cbnz	r0, 699e <_svfprintf_r+0xeb6>
    6996:	f01a 0f01 	tst.w	sl, #1
    699a:	f43f a9c1 	beq.w	5d20 <_svfprintf_r+0x238>
    699e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    69a0:	2201      	movs	r2, #1
    69a2:	605a      	str	r2, [r3, #4]
    69a4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    69a6:	6019      	str	r1, [r3, #0]
    69a8:	9939      	ldr	r1, [sp, #228]	; 0xe4
    69aa:	3201      	adds	r2, #1
    69ac:	9238      	str	r2, [sp, #224]	; 0xe0
    69ae:	3101      	adds	r1, #1
    69b0:	2a07      	cmp	r2, #7
    69b2:	9139      	str	r1, [sp, #228]	; 0xe4
    69b4:	f300 8168 	bgt.w	6c88 <_svfprintf_r+0x11a0>
    69b8:	3308      	adds	r3, #8
    69ba:	9c42      	ldr	r4, [sp, #264]	; 0x108
    69bc:	4264      	negs	r4, r4
    69be:	2c00      	cmp	r4, #0
    69c0:	f340 8187 	ble.w	6cd2 <_svfprintf_r+0x11ea>
    69c4:	2c10      	cmp	r4, #16
    69c6:	4f9e      	ldr	r7, [pc, #632]	; (6c40 <_svfprintf_r+0x1158>)
    69c8:	f340 81a0 	ble.w	6d0c <_svfprintf_r+0x1224>
    69cc:	2610      	movs	r6, #16
    69ce:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    69d2:	e003      	b.n	69dc <_svfprintf_r+0xef4>
    69d4:	3c10      	subs	r4, #16
    69d6:	2c10      	cmp	r4, #16
    69d8:	f340 8198 	ble.w	6d0c <_svfprintf_r+0x1224>
    69dc:	605e      	str	r6, [r3, #4]
    69de:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    69e0:	9939      	ldr	r1, [sp, #228]	; 0xe4
    69e2:	3201      	adds	r2, #1
    69e4:	601f      	str	r7, [r3, #0]
    69e6:	3110      	adds	r1, #16
    69e8:	2a07      	cmp	r2, #7
    69ea:	9139      	str	r1, [sp, #228]	; 0xe4
    69ec:	f103 0308 	add.w	r3, r3, #8
    69f0:	9238      	str	r2, [sp, #224]	; 0xe0
    69f2:	ddef      	ble.n	69d4 <_svfprintf_r+0xeec>
    69f4:	9809      	ldr	r0, [sp, #36]	; 0x24
    69f6:	4659      	mov	r1, fp
    69f8:	4642      	mov	r2, r8
    69fa:	f7fe ffe7 	bl	59cc <__sprint_r>
    69fe:	464b      	mov	r3, r9
    6a00:	2800      	cmp	r0, #0
    6a02:	d0e7      	beq.n	69d4 <_svfprintf_r+0xeec>
    6a04:	f7ff b9be 	b.w	5d84 <_svfprintf_r+0x29c>
    6a08:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    6a0a:	465e      	mov	r6, fp
    6a0c:	2b00      	cmp	r3, #0
    6a0e:	f43f a9ba 	beq.w	5d86 <_svfprintf_r+0x29e>
    6a12:	9809      	ldr	r0, [sp, #36]	; 0x24
    6a14:	4659      	mov	r1, fp
    6a16:	aa37      	add	r2, sp, #220	; 0xdc
    6a18:	f7fe ffd8 	bl	59cc <__sprint_r>
    6a1c:	f7ff b9b3 	b.w	5d86 <_svfprintf_r+0x29e>
    6a20:	990a      	ldr	r1, [sp, #40]	; 0x28
    6a22:	f04a 0a20 	orr.w	sl, sl, #32
    6a26:	786a      	ldrb	r2, [r5, #1]
    6a28:	1c6b      	adds	r3, r5, #1
    6a2a:	910a      	str	r1, [sp, #40]	; 0x28
    6a2c:	f7ff b8c5 	b.w	5bba <_svfprintf_r+0xd2>
    6a30:	4638      	mov	r0, r7
    6a32:	4631      	mov	r1, r6
    6a34:	9308      	str	r3, [sp, #32]
    6a36:	f004 fc2f 	bl	b298 <__isnand>
    6a3a:	9b08      	ldr	r3, [sp, #32]
    6a3c:	2800      	cmp	r0, #0
    6a3e:	f040 8101 	bne.w	6c44 <_svfprintf_r+0x115c>
    6a42:	f1b8 3fff 	cmp.w	r8, #4294967295
    6a46:	bf08      	it	eq
    6a48:	f108 0807 	addeq.w	r8, r8, #7
    6a4c:	d00e      	beq.n	6a6c <_svfprintf_r+0xf84>
    6a4e:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6a50:	2a67      	cmp	r2, #103	; 0x67
    6a52:	bf14      	ite	ne
    6a54:	2300      	movne	r3, #0
    6a56:	2301      	moveq	r3, #1
    6a58:	2a47      	cmp	r2, #71	; 0x47
    6a5a:	bf08      	it	eq
    6a5c:	f043 0301 	orreq.w	r3, r3, #1
    6a60:	b123      	cbz	r3, 6a6c <_svfprintf_r+0xf84>
    6a62:	f1b8 0f00 	cmp.w	r8, #0
    6a66:	bf08      	it	eq
    6a68:	f04f 0801 	moveq.w	r8, #1
    6a6c:	4633      	mov	r3, r6
    6a6e:	463a      	mov	r2, r7
    6a70:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    6a74:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    6a78:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    6a7a:	2b00      	cmp	r3, #0
    6a7c:	f2c0 820a 	blt.w	6e94 <_svfprintf_r+0x13ac>
    6a80:	2300      	movs	r3, #0
    6a82:	9315      	str	r3, [sp, #84]	; 0x54
    6a84:	9914      	ldr	r1, [sp, #80]	; 0x50
    6a86:	2966      	cmp	r1, #102	; 0x66
    6a88:	bf14      	ite	ne
    6a8a:	2300      	movne	r3, #0
    6a8c:	2301      	moveq	r3, #1
    6a8e:	2946      	cmp	r1, #70	; 0x46
    6a90:	bf08      	it	eq
    6a92:	f043 0301 	orreq.w	r3, r3, #1
    6a96:	9312      	str	r3, [sp, #72]	; 0x48
    6a98:	2b00      	cmp	r3, #0
    6a9a:	f000 818a 	beq.w	6db2 <_svfprintf_r+0x12ca>
    6a9e:	2303      	movs	r3, #3
    6aa0:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    6aa4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6aa6:	970e      	str	r7, [sp, #56]	; 0x38
    6aa8:	960f      	str	r6, [sp, #60]	; 0x3c
    6aaa:	9300      	str	r3, [sp, #0]
    6aac:	9809      	ldr	r0, [sp, #36]	; 0x24
    6aae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    6ab2:	9101      	str	r1, [sp, #4]
    6ab4:	a942      	add	r1, sp, #264	; 0x108
    6ab6:	9102      	str	r1, [sp, #8]
    6ab8:	a941      	add	r1, sp, #260	; 0x104
    6aba:	9103      	str	r1, [sp, #12]
    6abc:	a940      	add	r1, sp, #256	; 0x100
    6abe:	9104      	str	r1, [sp, #16]
    6ac0:	f002 f80a 	bl	8ad8 <_dtoa_r>
    6ac4:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6ac6:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    6aca:	bf18      	it	ne
    6acc:	2301      	movne	r3, #1
    6ace:	2a47      	cmp	r2, #71	; 0x47
    6ad0:	bf0c      	ite	eq
    6ad2:	2300      	moveq	r3, #0
    6ad4:	f003 0301 	andne.w	r3, r3, #1
    6ad8:	9011      	str	r0, [sp, #68]	; 0x44
    6ada:	b92b      	cbnz	r3, 6ae8 <_svfprintf_r+0x1000>
    6adc:	f01a 0f01 	tst.w	sl, #1
    6ae0:	bf08      	it	eq
    6ae2:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    6ae6:	d01a      	beq.n	6b1e <_svfprintf_r+0x1036>
    6ae8:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6aea:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6aec:	9912      	ldr	r1, [sp, #72]	; 0x48
    6aee:	eb03 0c00 	add.w	ip, r3, r0
    6af2:	b129      	cbz	r1, 6b00 <_svfprintf_r+0x1018>
    6af4:	781b      	ldrb	r3, [r3, #0]
    6af6:	2b30      	cmp	r3, #48	; 0x30
    6af8:	f000 80d0 	beq.w	6c9c <_svfprintf_r+0x11b4>
    6afc:	9b42      	ldr	r3, [sp, #264]	; 0x108
    6afe:	449c      	add	ip, r3
    6b00:	4638      	mov	r0, r7
    6b02:	2200      	movs	r2, #0
    6b04:	2300      	movs	r3, #0
    6b06:	4631      	mov	r1, r6
    6b08:	f8cd c020 	str.w	ip, [sp, #32]
    6b0c:	f004 ff9c 	bl	ba48 <__aeabi_dcmpeq>
    6b10:	f8dd c020 	ldr.w	ip, [sp, #32]
    6b14:	2800      	cmp	r0, #0
    6b16:	f000 8173 	beq.w	6e00 <_svfprintf_r+0x1318>
    6b1a:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    6b1e:	9814      	ldr	r0, [sp, #80]	; 0x50
    6b20:	9911      	ldr	r1, [sp, #68]	; 0x44
    6b22:	2867      	cmp	r0, #103	; 0x67
    6b24:	bf14      	ite	ne
    6b26:	2300      	movne	r3, #0
    6b28:	2301      	moveq	r3, #1
    6b2a:	2847      	cmp	r0, #71	; 0x47
    6b2c:	bf08      	it	eq
    6b2e:	f043 0301 	orreq.w	r3, r3, #1
    6b32:	ebc1 010c 	rsb	r1, r1, ip
    6b36:	9118      	str	r1, [sp, #96]	; 0x60
    6b38:	2b00      	cmp	r3, #0
    6b3a:	f000 814a 	beq.w	6dd2 <_svfprintf_r+0x12ea>
    6b3e:	9a42      	ldr	r2, [sp, #264]	; 0x108
    6b40:	f112 0f03 	cmn.w	r2, #3
    6b44:	920e      	str	r2, [sp, #56]	; 0x38
    6b46:	db02      	blt.n	6b4e <_svfprintf_r+0x1066>
    6b48:	4590      	cmp	r8, r2
    6b4a:	f280 814b 	bge.w	6de4 <_svfprintf_r+0x12fc>
    6b4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
    6b50:	3b02      	subs	r3, #2
    6b52:	9314      	str	r3, [sp, #80]	; 0x50
    6b54:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6b56:	9814      	ldr	r0, [sp, #80]	; 0x50
    6b58:	1e53      	subs	r3, r2, #1
    6b5a:	9342      	str	r3, [sp, #264]	; 0x108
    6b5c:	2b00      	cmp	r3, #0
    6b5e:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    6b62:	f2c0 81d1 	blt.w	6f08 <_svfprintf_r+0x1420>
    6b66:	222b      	movs	r2, #43	; 0x2b
    6b68:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    6b6c:	2b09      	cmp	r3, #9
    6b6e:	f300 8162 	bgt.w	6e36 <_svfprintf_r+0x134e>
    6b72:	a93f      	add	r1, sp, #252	; 0xfc
    6b74:	3330      	adds	r3, #48	; 0x30
    6b76:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    6b7a:	2330      	movs	r3, #48	; 0x30
    6b7c:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    6b80:	ab3e      	add	r3, sp, #248	; 0xf8
    6b82:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6b84:	1acb      	subs	r3, r1, r3
    6b86:	9918      	ldr	r1, [sp, #96]	; 0x60
    6b88:	931a      	str	r3, [sp, #104]	; 0x68
    6b8a:	1859      	adds	r1, r3, r1
    6b8c:	2a01      	cmp	r2, #1
    6b8e:	910e      	str	r1, [sp, #56]	; 0x38
    6b90:	f340 81cc 	ble.w	6f2c <_svfprintf_r+0x1444>
    6b94:	980e      	ldr	r0, [sp, #56]	; 0x38
    6b96:	3001      	adds	r0, #1
    6b98:	900e      	str	r0, [sp, #56]	; 0x38
    6b9a:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    6b9e:	910b      	str	r1, [sp, #44]	; 0x2c
    6ba0:	9b15      	ldr	r3, [sp, #84]	; 0x54
    6ba2:	2b00      	cmp	r3, #0
    6ba4:	f000 80fd 	beq.w	6da2 <_svfprintf_r+0x12ba>
    6ba8:	232d      	movs	r3, #45	; 0x2d
    6baa:	2000      	movs	r0, #0
    6bac:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    6bb0:	9015      	str	r0, [sp, #84]	; 0x54
    6bb2:	f7ff b950 	b.w	5e56 <_svfprintf_r+0x36e>
    6bb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6bb8:	425b      	negs	r3, r3
    6bba:	930c      	str	r3, [sp, #48]	; 0x30
    6bbc:	f7ff bace 	b.w	615c <_svfprintf_r+0x674>
    6bc0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6bc2:	2000      	movs	r0, #0
    6bc4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    6bc8:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    6bcc:	9015      	str	r0, [sp, #84]	; 0x54
    6bce:	920b      	str	r2, [sp, #44]	; 0x2c
    6bd0:	f7ff b940 	b.w	5e54 <_svfprintf_r+0x36c>
    6bd4:	980a      	ldr	r0, [sp, #40]	; 0x28
    6bd6:	1d01      	adds	r1, r0, #4
    6bd8:	910a      	str	r1, [sp, #40]	; 0x28
    6bda:	6806      	ldr	r6, [r0, #0]
    6bdc:	1e32      	subs	r2, r6, #0
    6bde:	bf18      	it	ne
    6be0:	2201      	movne	r2, #1
    6be2:	4636      	mov	r6, r6
    6be4:	f04f 0700 	mov.w	r7, #0
    6be8:	f7ff b8f6 	b.w	5dd8 <_svfprintf_r+0x2f0>
    6bec:	f01a 0f40 	tst.w	sl, #64	; 0x40
    6bf0:	bf17      	itett	ne
    6bf2:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    6bf4:	990a      	ldreq	r1, [sp, #40]	; 0x28
    6bf6:	980d      	ldrne	r0, [sp, #52]	; 0x34
    6bf8:	f102 0a04 	addne.w	sl, r2, #4
    6bfc:	bf11      	iteee	ne
    6bfe:	6813      	ldrne	r3, [r2, #0]
    6c00:	f101 0a04 	addeq.w	sl, r1, #4
    6c04:	680b      	ldreq	r3, [r1, #0]
    6c06:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    6c08:	bf14      	ite	ne
    6c0a:	8018      	strhne	r0, [r3, #0]
    6c0c:	601a      	streq	r2, [r3, #0]
    6c0e:	f7fe bf95 	b.w	5b3c <_svfprintf_r+0x54>
    6c12:	9809      	ldr	r0, [sp, #36]	; 0x24
    6c14:	4659      	mov	r1, fp
    6c16:	aa37      	add	r2, sp, #220	; 0xdc
    6c18:	f7fe fed8 	bl	59cc <__sprint_r>
    6c1c:	2800      	cmp	r0, #0
    6c1e:	f47f a8b1 	bne.w	5d84 <_svfprintf_r+0x29c>
    6c22:	464b      	mov	r3, r9
    6c24:	e40b      	b.n	643e <_svfprintf_r+0x956>
    6c26:	9809      	ldr	r0, [sp, #36]	; 0x24
    6c28:	2140      	movs	r1, #64	; 0x40
    6c2a:	f7fe f9c3 	bl	4fb4 <_malloc_r>
    6c2e:	6030      	str	r0, [r6, #0]
    6c30:	6130      	str	r0, [r6, #16]
    6c32:	2800      	cmp	r0, #0
    6c34:	f000 818d 	beq.w	6f52 <_svfprintf_r+0x146a>
    6c38:	2340      	movs	r3, #64	; 0x40
    6c3a:	6173      	str	r3, [r6, #20]
    6c3c:	f7fe bf67 	b.w	5b0e <_svfprintf_r+0x26>
    6c40:	0000c89c 	.word	0x0000c89c
    6c44:	2003      	movs	r0, #3
    6c46:	f64c 02cc 	movw	r2, #51404	; 0xc8cc
    6c4a:	f64c 01c8 	movw	r1, #51400	; 0xc8c8
    6c4e:	900b      	str	r0, [sp, #44]	; 0x2c
    6c50:	9814      	ldr	r0, [sp, #80]	; 0x50
    6c52:	f2c0 0100 	movt	r1, #0
    6c56:	f2c0 0200 	movt	r2, #0
    6c5a:	9315      	str	r3, [sp, #84]	; 0x54
    6c5c:	2847      	cmp	r0, #71	; 0x47
    6c5e:	bfd8      	it	le
    6c60:	460a      	movle	r2, r1
    6c62:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    6c66:	2103      	movs	r1, #3
    6c68:	9211      	str	r2, [sp, #68]	; 0x44
    6c6a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    6c6e:	910e      	str	r1, [sp, #56]	; 0x38
    6c70:	f7ff b8f0 	b.w	5e54 <_svfprintf_r+0x36c>
    6c74:	9809      	ldr	r0, [sp, #36]	; 0x24
    6c76:	4659      	mov	r1, fp
    6c78:	aa37      	add	r2, sp, #220	; 0xdc
    6c7a:	f7fe fea7 	bl	59cc <__sprint_r>
    6c7e:	2800      	cmp	r0, #0
    6c80:	f47f a880 	bne.w	5d84 <_svfprintf_r+0x29c>
    6c84:	464b      	mov	r3, r9
    6c86:	e682      	b.n	698e <_svfprintf_r+0xea6>
    6c88:	9809      	ldr	r0, [sp, #36]	; 0x24
    6c8a:	4659      	mov	r1, fp
    6c8c:	aa37      	add	r2, sp, #220	; 0xdc
    6c8e:	f7fe fe9d 	bl	59cc <__sprint_r>
    6c92:	2800      	cmp	r0, #0
    6c94:	f47f a876 	bne.w	5d84 <_svfprintf_r+0x29c>
    6c98:	464b      	mov	r3, r9
    6c9a:	e68e      	b.n	69ba <_svfprintf_r+0xed2>
    6c9c:	4638      	mov	r0, r7
    6c9e:	2200      	movs	r2, #0
    6ca0:	2300      	movs	r3, #0
    6ca2:	4631      	mov	r1, r6
    6ca4:	f8cd c020 	str.w	ip, [sp, #32]
    6ca8:	f004 fece 	bl	ba48 <__aeabi_dcmpeq>
    6cac:	f8dd c020 	ldr.w	ip, [sp, #32]
    6cb0:	2800      	cmp	r0, #0
    6cb2:	f47f af23 	bne.w	6afc <_svfprintf_r+0x1014>
    6cb6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6cb8:	f1c2 0301 	rsb	r3, r2, #1
    6cbc:	9342      	str	r3, [sp, #264]	; 0x108
    6cbe:	e71e      	b.n	6afe <_svfprintf_r+0x1016>
    6cc0:	9809      	ldr	r0, [sp, #36]	; 0x24
    6cc2:	4659      	mov	r1, fp
    6cc4:	aa37      	add	r2, sp, #220	; 0xdc
    6cc6:	f7fe fe81 	bl	59cc <__sprint_r>
    6cca:	2800      	cmp	r0, #0
    6ccc:	f47f a85a 	bne.w	5d84 <_svfprintf_r+0x29c>
    6cd0:	464b      	mov	r3, r9
    6cd2:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6cd4:	9811      	ldr	r0, [sp, #68]	; 0x44
    6cd6:	605a      	str	r2, [r3, #4]
    6cd8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    6cda:	9939      	ldr	r1, [sp, #228]	; 0xe4
    6cdc:	6018      	str	r0, [r3, #0]
    6cde:	3201      	adds	r2, #1
    6ce0:	9818      	ldr	r0, [sp, #96]	; 0x60
    6ce2:	9238      	str	r2, [sp, #224]	; 0xe0
    6ce4:	1809      	adds	r1, r1, r0
    6ce6:	2a07      	cmp	r2, #7
    6ce8:	9139      	str	r1, [sp, #228]	; 0xe4
    6cea:	f73f a966 	bgt.w	5fba <_svfprintf_r+0x4d2>
    6cee:	3308      	adds	r3, #8
    6cf0:	f7ff b816 	b.w	5d20 <_svfprintf_r+0x238>
    6cf4:	2100      	movs	r1, #0
    6cf6:	9115      	str	r1, [sp, #84]	; 0x54
    6cf8:	f7fe fe38 	bl	596c <strlen>
    6cfc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    6d00:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    6d04:	900e      	str	r0, [sp, #56]	; 0x38
    6d06:	920b      	str	r2, [sp, #44]	; 0x2c
    6d08:	f7ff b8a4 	b.w	5e54 <_svfprintf_r+0x36c>
    6d0c:	605c      	str	r4, [r3, #4]
    6d0e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    6d10:	601f      	str	r7, [r3, #0]
    6d12:	1c51      	adds	r1, r2, #1
    6d14:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    6d16:	9138      	str	r1, [sp, #224]	; 0xe0
    6d18:	1912      	adds	r2, r2, r4
    6d1a:	2907      	cmp	r1, #7
    6d1c:	9239      	str	r2, [sp, #228]	; 0xe4
    6d1e:	dccf      	bgt.n	6cc0 <_svfprintf_r+0x11d8>
    6d20:	3308      	adds	r3, #8
    6d22:	e7d6      	b.n	6cd2 <_svfprintf_r+0x11ea>
    6d24:	9916      	ldr	r1, [sp, #88]	; 0x58
    6d26:	9811      	ldr	r0, [sp, #68]	; 0x44
    6d28:	1a08      	subs	r0, r1, r0
    6d2a:	900e      	str	r0, [sp, #56]	; 0x38
    6d2c:	f7ff b889 	b.w	5e42 <_svfprintf_r+0x35a>
    6d30:	f1b8 0f06 	cmp.w	r8, #6
    6d34:	bf34      	ite	cc
    6d36:	4641      	movcc	r1, r8
    6d38:	2106      	movcs	r1, #6
    6d3a:	f64c 02e4 	movw	r2, #51428	; 0xc8e4
    6d3e:	f2c0 0200 	movt	r2, #0
    6d42:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    6d46:	910e      	str	r1, [sp, #56]	; 0x38
    6d48:	9211      	str	r2, [sp, #68]	; 0x44
    6d4a:	930b      	str	r3, [sp, #44]	; 0x2c
    6d4c:	f7ff b963 	b.w	6016 <_svfprintf_r+0x52e>
    6d50:	9809      	ldr	r0, [sp, #36]	; 0x24
    6d52:	4659      	mov	r1, fp
    6d54:	aa37      	add	r2, sp, #220	; 0xdc
    6d56:	f7fe fe39 	bl	59cc <__sprint_r>
    6d5a:	2800      	cmp	r0, #0
    6d5c:	f47f a812 	bne.w	5d84 <_svfprintf_r+0x29c>
    6d60:	464b      	mov	r3, r9
    6d62:	e43b      	b.n	65dc <_svfprintf_r+0xaf4>
    6d64:	9809      	ldr	r0, [sp, #36]	; 0x24
    6d66:	4659      	mov	r1, fp
    6d68:	aa37      	add	r2, sp, #220	; 0xdc
    6d6a:	f7fe fe2f 	bl	59cc <__sprint_r>
    6d6e:	2800      	cmp	r0, #0
    6d70:	f47f a808 	bne.w	5d84 <_svfprintf_r+0x29c>
    6d74:	464b      	mov	r3, r9
    6d76:	e5af      	b.n	68d8 <_svfprintf_r+0xdf0>
    6d78:	9809      	ldr	r0, [sp, #36]	; 0x24
    6d7a:	4659      	mov	r1, fp
    6d7c:	aa37      	add	r2, sp, #220	; 0xdc
    6d7e:	f7fe fe25 	bl	59cc <__sprint_r>
    6d82:	2800      	cmp	r0, #0
    6d84:	f47e affe 	bne.w	5d84 <_svfprintf_r+0x29c>
    6d88:	464c      	mov	r4, r9
    6d8a:	e594      	b.n	68b6 <_svfprintf_r+0xdce>
    6d8c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    6d90:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    6d94:	9015      	str	r0, [sp, #84]	; 0x54
    6d96:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    6d9a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    6d9e:	f7ff b859 	b.w	5e54 <_svfprintf_r+0x36c>
    6da2:	980e      	ldr	r0, [sp, #56]	; 0x38
    6da4:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    6da8:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    6dac:	900b      	str	r0, [sp, #44]	; 0x2c
    6dae:	f7ff b851 	b.w	5e54 <_svfprintf_r+0x36c>
    6db2:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6db4:	2a65      	cmp	r2, #101	; 0x65
    6db6:	bf14      	ite	ne
    6db8:	2300      	movne	r3, #0
    6dba:	2301      	moveq	r3, #1
    6dbc:	2a45      	cmp	r2, #69	; 0x45
    6dbe:	bf08      	it	eq
    6dc0:	f043 0301 	orreq.w	r3, r3, #1
    6dc4:	2b00      	cmp	r3, #0
    6dc6:	d032      	beq.n	6e2e <_svfprintf_r+0x1346>
    6dc8:	f108 0301 	add.w	r3, r8, #1
    6dcc:	930b      	str	r3, [sp, #44]	; 0x2c
    6dce:	2302      	movs	r3, #2
    6dd0:	e668      	b.n	6aa4 <_svfprintf_r+0xfbc>
    6dd2:	9814      	ldr	r0, [sp, #80]	; 0x50
    6dd4:	2865      	cmp	r0, #101	; 0x65
    6dd6:	dd62      	ble.n	6e9e <_svfprintf_r+0x13b6>
    6dd8:	9a14      	ldr	r2, [sp, #80]	; 0x50
    6dda:	2a66      	cmp	r2, #102	; 0x66
    6ddc:	bf1c      	itt	ne
    6dde:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    6de0:	930e      	strne	r3, [sp, #56]	; 0x38
    6de2:	d06f      	beq.n	6ec4 <_svfprintf_r+0x13dc>
    6de4:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6de6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    6de8:	429a      	cmp	r2, r3
    6dea:	dc5b      	bgt.n	6ea4 <_svfprintf_r+0x13bc>
    6dec:	f01a 0f01 	tst.w	sl, #1
    6df0:	f040 8081 	bne.w	6ef6 <_svfprintf_r+0x140e>
    6df4:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    6df8:	2167      	movs	r1, #103	; 0x67
    6dfa:	900b      	str	r0, [sp, #44]	; 0x2c
    6dfc:	9114      	str	r1, [sp, #80]	; 0x50
    6dfe:	e6cf      	b.n	6ba0 <_svfprintf_r+0x10b8>
    6e00:	9b40      	ldr	r3, [sp, #256]	; 0x100
    6e02:	459c      	cmp	ip, r3
    6e04:	bf98      	it	ls
    6e06:	469c      	movls	ip, r3
    6e08:	f67f ae89 	bls.w	6b1e <_svfprintf_r+0x1036>
    6e0c:	2230      	movs	r2, #48	; 0x30
    6e0e:	f803 2b01 	strb.w	r2, [r3], #1
    6e12:	459c      	cmp	ip, r3
    6e14:	9340      	str	r3, [sp, #256]	; 0x100
    6e16:	d8fa      	bhi.n	6e0e <_svfprintf_r+0x1326>
    6e18:	e681      	b.n	6b1e <_svfprintf_r+0x1036>
    6e1a:	9809      	ldr	r0, [sp, #36]	; 0x24
    6e1c:	4659      	mov	r1, fp
    6e1e:	aa37      	add	r2, sp, #220	; 0xdc
    6e20:	f7fe fdd4 	bl	59cc <__sprint_r>
    6e24:	2800      	cmp	r0, #0
    6e26:	f47e afad 	bne.w	5d84 <_svfprintf_r+0x29c>
    6e2a:	464b      	mov	r3, r9
    6e2c:	e577      	b.n	691e <_svfprintf_r+0xe36>
    6e2e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    6e32:	3302      	adds	r3, #2
    6e34:	e636      	b.n	6aa4 <_svfprintf_r+0xfbc>
    6e36:	f246 6c67 	movw	ip, #26215	; 0x6667
    6e3a:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    6e3e:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    6e42:	fb8c 2103 	smull	r2, r1, ip, r3
    6e46:	17da      	asrs	r2, r3, #31
    6e48:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    6e4c:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    6e50:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    6e54:	4613      	mov	r3, r2
    6e56:	3130      	adds	r1, #48	; 0x30
    6e58:	2a09      	cmp	r2, #9
    6e5a:	f800 1d01 	strb.w	r1, [r0, #-1]!
    6e5e:	dcf0      	bgt.n	6e42 <_svfprintf_r+0x135a>
    6e60:	3330      	adds	r3, #48	; 0x30
    6e62:	1e42      	subs	r2, r0, #1
    6e64:	b2d9      	uxtb	r1, r3
    6e66:	f800 1c01 	strb.w	r1, [r0, #-1]
    6e6a:	9b07      	ldr	r3, [sp, #28]
    6e6c:	4293      	cmp	r3, r2
    6e6e:	bf98      	it	ls
    6e70:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    6e74:	f67f ae84 	bls.w	6b80 <_svfprintf_r+0x1098>
    6e78:	4602      	mov	r2, r0
    6e7a:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    6e7e:	e001      	b.n	6e84 <_svfprintf_r+0x139c>
    6e80:	f812 1b01 	ldrb.w	r1, [r2], #1
    6e84:	f803 1c01 	strb.w	r1, [r3, #-1]
    6e88:	4619      	mov	r1, r3
    6e8a:	9807      	ldr	r0, [sp, #28]
    6e8c:	3301      	adds	r3, #1
    6e8e:	4290      	cmp	r0, r2
    6e90:	d8f6      	bhi.n	6e80 <_svfprintf_r+0x1398>
    6e92:	e675      	b.n	6b80 <_svfprintf_r+0x1098>
    6e94:	202d      	movs	r0, #45	; 0x2d
    6e96:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    6e9a:	9015      	str	r0, [sp, #84]	; 0x54
    6e9c:	e5f2      	b.n	6a84 <_svfprintf_r+0xf9c>
    6e9e:	9942      	ldr	r1, [sp, #264]	; 0x108
    6ea0:	910e      	str	r1, [sp, #56]	; 0x38
    6ea2:	e657      	b.n	6b54 <_svfprintf_r+0x106c>
    6ea4:	990e      	ldr	r1, [sp, #56]	; 0x38
    6ea6:	9818      	ldr	r0, [sp, #96]	; 0x60
    6ea8:	2900      	cmp	r1, #0
    6eaa:	bfda      	itte	le
    6eac:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    6eae:	f1c2 0302 	rsble	r3, r2, #2
    6eb2:	2301      	movgt	r3, #1
    6eb4:	181b      	adds	r3, r3, r0
    6eb6:	2167      	movs	r1, #103	; 0x67
    6eb8:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    6ebc:	930e      	str	r3, [sp, #56]	; 0x38
    6ebe:	9114      	str	r1, [sp, #80]	; 0x50
    6ec0:	920b      	str	r2, [sp, #44]	; 0x2c
    6ec2:	e66d      	b.n	6ba0 <_svfprintf_r+0x10b8>
    6ec4:	9842      	ldr	r0, [sp, #264]	; 0x108
    6ec6:	2800      	cmp	r0, #0
    6ec8:	900e      	str	r0, [sp, #56]	; 0x38
    6eca:	dd38      	ble.n	6f3e <_svfprintf_r+0x1456>
    6ecc:	f1b8 0f00 	cmp.w	r8, #0
    6ed0:	d107      	bne.n	6ee2 <_svfprintf_r+0x13fa>
    6ed2:	f01a 0f01 	tst.w	sl, #1
    6ed6:	bf04      	itt	eq
    6ed8:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    6edc:	910b      	streq	r1, [sp, #44]	; 0x2c
    6ede:	f43f ae5f 	beq.w	6ba0 <_svfprintf_r+0x10b8>
    6ee2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6ee4:	2066      	movs	r0, #102	; 0x66
    6ee6:	9014      	str	r0, [sp, #80]	; 0x50
    6ee8:	1c53      	adds	r3, r2, #1
    6eea:	4443      	add	r3, r8
    6eec:	930e      	str	r3, [sp, #56]	; 0x38
    6eee:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    6ef2:	910b      	str	r1, [sp, #44]	; 0x2c
    6ef4:	e654      	b.n	6ba0 <_svfprintf_r+0x10b8>
    6ef6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    6ef8:	2367      	movs	r3, #103	; 0x67
    6efa:	9314      	str	r3, [sp, #80]	; 0x50
    6efc:	3201      	adds	r2, #1
    6efe:	920e      	str	r2, [sp, #56]	; 0x38
    6f00:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    6f04:	900b      	str	r0, [sp, #44]	; 0x2c
    6f06:	e64b      	b.n	6ba0 <_svfprintf_r+0x10b8>
    6f08:	222d      	movs	r2, #45	; 0x2d
    6f0a:	425b      	negs	r3, r3
    6f0c:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    6f10:	e62c      	b.n	6b6c <_svfprintf_r+0x1084>
    6f12:	990a      	ldr	r1, [sp, #40]	; 0x28
    6f14:	781a      	ldrb	r2, [r3, #0]
    6f16:	f8d1 8000 	ldr.w	r8, [r1]
    6f1a:	3104      	adds	r1, #4
    6f1c:	910a      	str	r1, [sp, #40]	; 0x28
    6f1e:	f1b8 0f00 	cmp.w	r8, #0
    6f22:	bfb8      	it	lt
    6f24:	f04f 38ff 	movlt.w	r8, #4294967295
    6f28:	f7fe be47 	b.w	5bba <_svfprintf_r+0xd2>
    6f2c:	f01a 0f01 	tst.w	sl, #1
    6f30:	bf04      	itt	eq
    6f32:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    6f36:	930b      	streq	r3, [sp, #44]	; 0x2c
    6f38:	f43f ae32 	beq.w	6ba0 <_svfprintf_r+0x10b8>
    6f3c:	e62a      	b.n	6b94 <_svfprintf_r+0x10ac>
    6f3e:	f1b8 0f00 	cmp.w	r8, #0
    6f42:	d10e      	bne.n	6f62 <_svfprintf_r+0x147a>
    6f44:	f01a 0f01 	tst.w	sl, #1
    6f48:	d10b      	bne.n	6f62 <_svfprintf_r+0x147a>
    6f4a:	2201      	movs	r2, #1
    6f4c:	920b      	str	r2, [sp, #44]	; 0x2c
    6f4e:	920e      	str	r2, [sp, #56]	; 0x38
    6f50:	e626      	b.n	6ba0 <_svfprintf_r+0x10b8>
    6f52:	9809      	ldr	r0, [sp, #36]	; 0x24
    6f54:	230c      	movs	r3, #12
    6f56:	f04f 31ff 	mov.w	r1, #4294967295
    6f5a:	910d      	str	r1, [sp, #52]	; 0x34
    6f5c:	6003      	str	r3, [r0, #0]
    6f5e:	f7fe bf1a 	b.w	5d96 <_svfprintf_r+0x2ae>
    6f62:	f108 0302 	add.w	r3, r8, #2
    6f66:	2066      	movs	r0, #102	; 0x66
    6f68:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    6f6c:	930e      	str	r3, [sp, #56]	; 0x38
    6f6e:	9014      	str	r0, [sp, #80]	; 0x50
    6f70:	910b      	str	r1, [sp, #44]	; 0x2c
    6f72:	e615      	b.n	6ba0 <_svfprintf_r+0x10b8>

00006f74 <__sprint_r>:
    6f74:	6893      	ldr	r3, [r2, #8]
    6f76:	b510      	push	{r4, lr}
    6f78:	4614      	mov	r4, r2
    6f7a:	b913      	cbnz	r3, 6f82 <__sprint_r+0xe>
    6f7c:	6053      	str	r3, [r2, #4]
    6f7e:	4618      	mov	r0, r3
    6f80:	bd10      	pop	{r4, pc}
    6f82:	f002 ffc9 	bl	9f18 <__sfvwrite_r>
    6f86:	2300      	movs	r3, #0
    6f88:	6063      	str	r3, [r4, #4]
    6f8a:	60a3      	str	r3, [r4, #8]
    6f8c:	bd10      	pop	{r4, pc}
    6f8e:	bf00      	nop

00006f90 <_vfprintf_r>:
    6f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6f94:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    6f98:	b083      	sub	sp, #12
    6f9a:	460e      	mov	r6, r1
    6f9c:	4615      	mov	r5, r2
    6f9e:	469a      	mov	sl, r3
    6fa0:	4681      	mov	r9, r0
    6fa2:	f003 f9a9 	bl	a2f8 <_localeconv_r>
    6fa6:	6800      	ldr	r0, [r0, #0]
    6fa8:	901d      	str	r0, [sp, #116]	; 0x74
    6faa:	f1b9 0f00 	cmp.w	r9, #0
    6fae:	d004      	beq.n	6fba <_vfprintf_r+0x2a>
    6fb0:	f8d9 3018 	ldr.w	r3, [r9, #24]
    6fb4:	2b00      	cmp	r3, #0
    6fb6:	f000 815a 	beq.w	726e <_vfprintf_r+0x2de>
    6fba:	f64c 1320 	movw	r3, #51488	; 0xc920
    6fbe:	f2c0 0300 	movt	r3, #0
    6fc2:	429e      	cmp	r6, r3
    6fc4:	bf08      	it	eq
    6fc6:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    6fca:	d010      	beq.n	6fee <_vfprintf_r+0x5e>
    6fcc:	f64c 1340 	movw	r3, #51520	; 0xc940
    6fd0:	f2c0 0300 	movt	r3, #0
    6fd4:	429e      	cmp	r6, r3
    6fd6:	bf08      	it	eq
    6fd8:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    6fdc:	d007      	beq.n	6fee <_vfprintf_r+0x5e>
    6fde:	f64c 1360 	movw	r3, #51552	; 0xc960
    6fe2:	f2c0 0300 	movt	r3, #0
    6fe6:	429e      	cmp	r6, r3
    6fe8:	bf08      	it	eq
    6fea:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    6fee:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    6ff2:	fa1f f38c 	uxth.w	r3, ip
    6ff6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    6ffa:	d109      	bne.n	7010 <_vfprintf_r+0x80>
    6ffc:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    7000:	6e72      	ldr	r2, [r6, #100]	; 0x64
    7002:	f8a6 c00c 	strh.w	ip, [r6, #12]
    7006:	fa1f f38c 	uxth.w	r3, ip
    700a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    700e:	6672      	str	r2, [r6, #100]	; 0x64
    7010:	f013 0f08 	tst.w	r3, #8
    7014:	f001 8301 	beq.w	861a <_vfprintf_r+0x168a>
    7018:	6932      	ldr	r2, [r6, #16]
    701a:	2a00      	cmp	r2, #0
    701c:	f001 82fd 	beq.w	861a <_vfprintf_r+0x168a>
    7020:	f003 031a 	and.w	r3, r3, #26
    7024:	2b0a      	cmp	r3, #10
    7026:	f000 80e0 	beq.w	71ea <_vfprintf_r+0x25a>
    702a:	2200      	movs	r2, #0
    702c:	9212      	str	r2, [sp, #72]	; 0x48
    702e:	921a      	str	r2, [sp, #104]	; 0x68
    7030:	2300      	movs	r3, #0
    7032:	921c      	str	r2, [sp, #112]	; 0x70
    7034:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7038:	9211      	str	r2, [sp, #68]	; 0x44
    703a:	3404      	adds	r4, #4
    703c:	9219      	str	r2, [sp, #100]	; 0x64
    703e:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    7042:	931b      	str	r3, [sp, #108]	; 0x6c
    7044:	3204      	adds	r2, #4
    7046:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    704a:	3228      	adds	r2, #40	; 0x28
    704c:	3303      	adds	r3, #3
    704e:	9218      	str	r2, [sp, #96]	; 0x60
    7050:	9307      	str	r3, [sp, #28]
    7052:	2300      	movs	r3, #0
    7054:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    7058:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    705c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    7060:	782b      	ldrb	r3, [r5, #0]
    7062:	1e1a      	subs	r2, r3, #0
    7064:	bf18      	it	ne
    7066:	2201      	movne	r2, #1
    7068:	2b25      	cmp	r3, #37	; 0x25
    706a:	bf0c      	ite	eq
    706c:	2200      	moveq	r2, #0
    706e:	f002 0201 	andne.w	r2, r2, #1
    7072:	b332      	cbz	r2, 70c2 <_vfprintf_r+0x132>
    7074:	462f      	mov	r7, r5
    7076:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    707a:	1e1a      	subs	r2, r3, #0
    707c:	bf18      	it	ne
    707e:	2201      	movne	r2, #1
    7080:	2b25      	cmp	r3, #37	; 0x25
    7082:	bf0c      	ite	eq
    7084:	2200      	moveq	r2, #0
    7086:	f002 0201 	andne.w	r2, r2, #1
    708a:	2a00      	cmp	r2, #0
    708c:	d1f3      	bne.n	7076 <_vfprintf_r+0xe6>
    708e:	ebb7 0805 	subs.w	r8, r7, r5
    7092:	bf08      	it	eq
    7094:	463d      	moveq	r5, r7
    7096:	d014      	beq.n	70c2 <_vfprintf_r+0x132>
    7098:	f8c4 8004 	str.w	r8, [r4, #4]
    709c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    70a0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    70a4:	3301      	adds	r3, #1
    70a6:	6025      	str	r5, [r4, #0]
    70a8:	2b07      	cmp	r3, #7
    70aa:	4442      	add	r2, r8
    70ac:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    70b0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    70b4:	dc78      	bgt.n	71a8 <_vfprintf_r+0x218>
    70b6:	3408      	adds	r4, #8
    70b8:	9811      	ldr	r0, [sp, #68]	; 0x44
    70ba:	463d      	mov	r5, r7
    70bc:	4440      	add	r0, r8
    70be:	9011      	str	r0, [sp, #68]	; 0x44
    70c0:	783b      	ldrb	r3, [r7, #0]
    70c2:	2b00      	cmp	r3, #0
    70c4:	d07c      	beq.n	71c0 <_vfprintf_r+0x230>
    70c6:	1c6b      	adds	r3, r5, #1
    70c8:	f04f 37ff 	mov.w	r7, #4294967295
    70cc:	202b      	movs	r0, #43	; 0x2b
    70ce:	f04f 0c20 	mov.w	ip, #32
    70d2:	2100      	movs	r1, #0
    70d4:	f04f 0200 	mov.w	r2, #0
    70d8:	910f      	str	r1, [sp, #60]	; 0x3c
    70da:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    70de:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    70e2:	786a      	ldrb	r2, [r5, #1]
    70e4:	910a      	str	r1, [sp, #40]	; 0x28
    70e6:	1c5d      	adds	r5, r3, #1
    70e8:	f1a2 0320 	sub.w	r3, r2, #32
    70ec:	2b58      	cmp	r3, #88	; 0x58
    70ee:	f200 8286 	bhi.w	75fe <_vfprintf_r+0x66e>
    70f2:	e8df f013 	tbh	[pc, r3, lsl #1]
    70f6:	0298      	.short	0x0298
    70f8:	02840284 	.word	0x02840284
    70fc:	028402a4 	.word	0x028402a4
    7100:	02840284 	.word	0x02840284
    7104:	02840284 	.word	0x02840284
    7108:	02ad0284 	.word	0x02ad0284
    710c:	028402ba 	.word	0x028402ba
    7110:	02ca02c1 	.word	0x02ca02c1
    7114:	02e70284 	.word	0x02e70284
    7118:	02f002f0 	.word	0x02f002f0
    711c:	02f002f0 	.word	0x02f002f0
    7120:	02f002f0 	.word	0x02f002f0
    7124:	02f002f0 	.word	0x02f002f0
    7128:	028402f0 	.word	0x028402f0
    712c:	02840284 	.word	0x02840284
    7130:	02840284 	.word	0x02840284
    7134:	02840284 	.word	0x02840284
    7138:	02840284 	.word	0x02840284
    713c:	03040284 	.word	0x03040284
    7140:	02840326 	.word	0x02840326
    7144:	02840326 	.word	0x02840326
    7148:	02840284 	.word	0x02840284
    714c:	036a0284 	.word	0x036a0284
    7150:	02840284 	.word	0x02840284
    7154:	02840481 	.word	0x02840481
    7158:	02840284 	.word	0x02840284
    715c:	02840284 	.word	0x02840284
    7160:	02840414 	.word	0x02840414
    7164:	042f0284 	.word	0x042f0284
    7168:	02840284 	.word	0x02840284
    716c:	02840284 	.word	0x02840284
    7170:	02840284 	.word	0x02840284
    7174:	02840284 	.word	0x02840284
    7178:	02840284 	.word	0x02840284
    717c:	0465044f 	.word	0x0465044f
    7180:	03260326 	.word	0x03260326
    7184:	03730326 	.word	0x03730326
    7188:	02840465 	.word	0x02840465
    718c:	03790284 	.word	0x03790284
    7190:	03850284 	.word	0x03850284
    7194:	03ad0396 	.word	0x03ad0396
    7198:	0284040a 	.word	0x0284040a
    719c:	028403cc 	.word	0x028403cc
    71a0:	028403f4 	.word	0x028403f4
    71a4:	00c00284 	.word	0x00c00284
    71a8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    71ac:	4648      	mov	r0, r9
    71ae:	4631      	mov	r1, r6
    71b0:	320c      	adds	r2, #12
    71b2:	f7ff fedf 	bl	6f74 <__sprint_r>
    71b6:	b958      	cbnz	r0, 71d0 <_vfprintf_r+0x240>
    71b8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    71bc:	3404      	adds	r4, #4
    71be:	e77b      	b.n	70b8 <_vfprintf_r+0x128>
    71c0:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    71c4:	2b00      	cmp	r3, #0
    71c6:	f041 8192 	bne.w	84ee <_vfprintf_r+0x155e>
    71ca:	2300      	movs	r3, #0
    71cc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    71d0:	89b3      	ldrh	r3, [r6, #12]
    71d2:	f013 0f40 	tst.w	r3, #64	; 0x40
    71d6:	d002      	beq.n	71de <_vfprintf_r+0x24e>
    71d8:	f04f 30ff 	mov.w	r0, #4294967295
    71dc:	9011      	str	r0, [sp, #68]	; 0x44
    71de:	9811      	ldr	r0, [sp, #68]	; 0x44
    71e0:	b05f      	add	sp, #380	; 0x17c
    71e2:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    71e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    71ea:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    71ee:	2b00      	cmp	r3, #0
    71f0:	f6ff af1b 	blt.w	702a <_vfprintf_r+0x9a>
    71f4:	6a37      	ldr	r7, [r6, #32]
    71f6:	f02c 0c02 	bic.w	ip, ip, #2
    71fa:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    71fe:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    7202:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    7206:	340c      	adds	r4, #12
    7208:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    720c:	462a      	mov	r2, r5
    720e:	4653      	mov	r3, sl
    7210:	4648      	mov	r0, r9
    7212:	4621      	mov	r1, r4
    7214:	ad1f      	add	r5, sp, #124	; 0x7c
    7216:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    721a:	2700      	movs	r7, #0
    721c:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    7220:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    7224:	f44f 6580 	mov.w	r5, #1024	; 0x400
    7228:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    722c:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    7230:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    7234:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    7238:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    723c:	f7ff fea8 	bl	6f90 <_vfprintf_r>
    7240:	2800      	cmp	r0, #0
    7242:	9011      	str	r0, [sp, #68]	; 0x44
    7244:	db09      	blt.n	725a <_vfprintf_r+0x2ca>
    7246:	4621      	mov	r1, r4
    7248:	4648      	mov	r0, r9
    724a:	f002 fb91 	bl	9970 <_fflush_r>
    724e:	9911      	ldr	r1, [sp, #68]	; 0x44
    7250:	42b8      	cmp	r0, r7
    7252:	bf18      	it	ne
    7254:	f04f 31ff 	movne.w	r1, #4294967295
    7258:	9111      	str	r1, [sp, #68]	; 0x44
    725a:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    725e:	f013 0f40 	tst.w	r3, #64	; 0x40
    7262:	d0bc      	beq.n	71de <_vfprintf_r+0x24e>
    7264:	89b3      	ldrh	r3, [r6, #12]
    7266:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    726a:	81b3      	strh	r3, [r6, #12]
    726c:	e7b7      	b.n	71de <_vfprintf_r+0x24e>
    726e:	4648      	mov	r0, r9
    7270:	f002 fcee 	bl	9c50 <__sinit>
    7274:	e6a1      	b.n	6fba <_vfprintf_r+0x2a>
    7276:	980a      	ldr	r0, [sp, #40]	; 0x28
    7278:	f64c 0cd0 	movw	ip, #51408	; 0xc8d0
    727c:	f2c0 0c00 	movt	ip, #0
    7280:	9216      	str	r2, [sp, #88]	; 0x58
    7282:	f010 0f20 	tst.w	r0, #32
    7286:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    728a:	f000 836e 	beq.w	796a <_vfprintf_r+0x9da>
    728e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7290:	1dcb      	adds	r3, r1, #7
    7292:	f023 0307 	bic.w	r3, r3, #7
    7296:	f103 0208 	add.w	r2, r3, #8
    729a:	920b      	str	r2, [sp, #44]	; 0x2c
    729c:	e9d3 ab00 	ldrd	sl, fp, [r3]
    72a0:	ea5a 020b 	orrs.w	r2, sl, fp
    72a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    72a6:	bf0c      	ite	eq
    72a8:	2200      	moveq	r2, #0
    72aa:	2201      	movne	r2, #1
    72ac:	4213      	tst	r3, r2
    72ae:	f040 866b 	bne.w	7f88 <_vfprintf_r+0xff8>
    72b2:	2302      	movs	r3, #2
    72b4:	f04f 0100 	mov.w	r1, #0
    72b8:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    72bc:	2f00      	cmp	r7, #0
    72be:	bfa2      	ittt	ge
    72c0:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    72c4:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    72c8:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    72cc:	2f00      	cmp	r7, #0
    72ce:	bf18      	it	ne
    72d0:	f042 0201 	orrne.w	r2, r2, #1
    72d4:	2a00      	cmp	r2, #0
    72d6:	f000 841e 	beq.w	7b16 <_vfprintf_r+0xb86>
    72da:	2b01      	cmp	r3, #1
    72dc:	f000 85de 	beq.w	7e9c <_vfprintf_r+0xf0c>
    72e0:	2b02      	cmp	r3, #2
    72e2:	f000 85c1 	beq.w	7e68 <_vfprintf_r+0xed8>
    72e6:	9918      	ldr	r1, [sp, #96]	; 0x60
    72e8:	9113      	str	r1, [sp, #76]	; 0x4c
    72ea:	ea4f 08da 	mov.w	r8, sl, lsr #3
    72ee:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    72f2:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    72f6:	f00a 0007 	and.w	r0, sl, #7
    72fa:	46e3      	mov	fp, ip
    72fc:	46c2      	mov	sl, r8
    72fe:	3030      	adds	r0, #48	; 0x30
    7300:	ea5a 020b 	orrs.w	r2, sl, fp
    7304:	f801 0d01 	strb.w	r0, [r1, #-1]!
    7308:	d1ef      	bne.n	72ea <_vfprintf_r+0x35a>
    730a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    730e:	9113      	str	r1, [sp, #76]	; 0x4c
    7310:	f01c 0f01 	tst.w	ip, #1
    7314:	f040 868c 	bne.w	8030 <_vfprintf_r+0x10a0>
    7318:	9818      	ldr	r0, [sp, #96]	; 0x60
    731a:	1a40      	subs	r0, r0, r1
    731c:	9010      	str	r0, [sp, #64]	; 0x40
    731e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7322:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7324:	9717      	str	r7, [sp, #92]	; 0x5c
    7326:	42ba      	cmp	r2, r7
    7328:	bfb8      	it	lt
    732a:	463a      	movlt	r2, r7
    732c:	920c      	str	r2, [sp, #48]	; 0x30
    732e:	b113      	cbz	r3, 7336 <_vfprintf_r+0x3a6>
    7330:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    7332:	3201      	adds	r2, #1
    7334:	920c      	str	r2, [sp, #48]	; 0x30
    7336:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7338:	980a      	ldr	r0, [sp, #40]	; 0x28
    733a:	f013 0302 	ands.w	r3, r3, #2
    733e:	9315      	str	r3, [sp, #84]	; 0x54
    7340:	bf1e      	ittt	ne
    7342:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    7346:	f10c 0c02 	addne.w	ip, ip, #2
    734a:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    734e:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    7352:	9014      	str	r0, [sp, #80]	; 0x50
    7354:	d14d      	bne.n	73f2 <_vfprintf_r+0x462>
    7356:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7358:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    735a:	1a8f      	subs	r7, r1, r2
    735c:	2f00      	cmp	r7, #0
    735e:	dd48      	ble.n	73f2 <_vfprintf_r+0x462>
    7360:	2f10      	cmp	r7, #16
    7362:	f64c 08f0 	movw	r8, #51440	; 0xc8f0
    7366:	bfd8      	it	le
    7368:	f2c0 0800 	movtle	r8, #0
    736c:	dd30      	ble.n	73d0 <_vfprintf_r+0x440>
    736e:	f2c0 0800 	movt	r8, #0
    7372:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    7376:	4643      	mov	r3, r8
    7378:	f04f 0a10 	mov.w	sl, #16
    737c:	46a8      	mov	r8, r5
    737e:	f10b 0b0c 	add.w	fp, fp, #12
    7382:	461d      	mov	r5, r3
    7384:	e002      	b.n	738c <_vfprintf_r+0x3fc>
    7386:	3f10      	subs	r7, #16
    7388:	2f10      	cmp	r7, #16
    738a:	dd1e      	ble.n	73ca <_vfprintf_r+0x43a>
    738c:	f8c4 a004 	str.w	sl, [r4, #4]
    7390:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7394:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7398:	3301      	adds	r3, #1
    739a:	6025      	str	r5, [r4, #0]
    739c:	3210      	adds	r2, #16
    739e:	2b07      	cmp	r3, #7
    73a0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    73a4:	f104 0408 	add.w	r4, r4, #8
    73a8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    73ac:	ddeb      	ble.n	7386 <_vfprintf_r+0x3f6>
    73ae:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    73b2:	4648      	mov	r0, r9
    73b4:	4631      	mov	r1, r6
    73b6:	465a      	mov	r2, fp
    73b8:	3404      	adds	r4, #4
    73ba:	f7ff fddb 	bl	6f74 <__sprint_r>
    73be:	2800      	cmp	r0, #0
    73c0:	f47f af06 	bne.w	71d0 <_vfprintf_r+0x240>
    73c4:	3f10      	subs	r7, #16
    73c6:	2f10      	cmp	r7, #16
    73c8:	dce0      	bgt.n	738c <_vfprintf_r+0x3fc>
    73ca:	462b      	mov	r3, r5
    73cc:	4645      	mov	r5, r8
    73ce:	4698      	mov	r8, r3
    73d0:	6067      	str	r7, [r4, #4]
    73d2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    73d6:	f8c4 8000 	str.w	r8, [r4]
    73da:	1c5a      	adds	r2, r3, #1
    73dc:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    73e0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    73e4:	19db      	adds	r3, r3, r7
    73e6:	2a07      	cmp	r2, #7
    73e8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    73ec:	f300 858a 	bgt.w	7f04 <_vfprintf_r+0xf74>
    73f0:	3408      	adds	r4, #8
    73f2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    73f6:	b19b      	cbz	r3, 7420 <_vfprintf_r+0x490>
    73f8:	2301      	movs	r3, #1
    73fa:	6063      	str	r3, [r4, #4]
    73fc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7400:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    7404:	3207      	adds	r2, #7
    7406:	6022      	str	r2, [r4, #0]
    7408:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    740c:	3301      	adds	r3, #1
    740e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7412:	3201      	adds	r2, #1
    7414:	2b07      	cmp	r3, #7
    7416:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    741a:	f300 84b6 	bgt.w	7d8a <_vfprintf_r+0xdfa>
    741e:	3408      	adds	r4, #8
    7420:	9b15      	ldr	r3, [sp, #84]	; 0x54
    7422:	b19b      	cbz	r3, 744c <_vfprintf_r+0x4bc>
    7424:	2302      	movs	r3, #2
    7426:	6063      	str	r3, [r4, #4]
    7428:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    742c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    7430:	3204      	adds	r2, #4
    7432:	6022      	str	r2, [r4, #0]
    7434:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7438:	3301      	adds	r3, #1
    743a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    743e:	3202      	adds	r2, #2
    7440:	2b07      	cmp	r3, #7
    7442:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7446:	f300 84af 	bgt.w	7da8 <_vfprintf_r+0xe18>
    744a:	3408      	adds	r4, #8
    744c:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    7450:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    7454:	f000 8376 	beq.w	7b44 <_vfprintf_r+0xbb4>
    7458:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    745a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    745c:	1a9f      	subs	r7, r3, r2
    745e:	2f00      	cmp	r7, #0
    7460:	dd43      	ble.n	74ea <_vfprintf_r+0x55a>
    7462:	2f10      	cmp	r7, #16
    7464:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 7ff4 <_vfprintf_r+0x1064>
    7468:	dd2e      	ble.n	74c8 <_vfprintf_r+0x538>
    746a:	4643      	mov	r3, r8
    746c:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    7470:	46a8      	mov	r8, r5
    7472:	f04f 0a10 	mov.w	sl, #16
    7476:	f10b 0b0c 	add.w	fp, fp, #12
    747a:	461d      	mov	r5, r3
    747c:	e002      	b.n	7484 <_vfprintf_r+0x4f4>
    747e:	3f10      	subs	r7, #16
    7480:	2f10      	cmp	r7, #16
    7482:	dd1e      	ble.n	74c2 <_vfprintf_r+0x532>
    7484:	f8c4 a004 	str.w	sl, [r4, #4]
    7488:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    748c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7490:	3301      	adds	r3, #1
    7492:	6025      	str	r5, [r4, #0]
    7494:	3210      	adds	r2, #16
    7496:	2b07      	cmp	r3, #7
    7498:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    749c:	f104 0408 	add.w	r4, r4, #8
    74a0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    74a4:	ddeb      	ble.n	747e <_vfprintf_r+0x4ee>
    74a6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    74aa:	4648      	mov	r0, r9
    74ac:	4631      	mov	r1, r6
    74ae:	465a      	mov	r2, fp
    74b0:	3404      	adds	r4, #4
    74b2:	f7ff fd5f 	bl	6f74 <__sprint_r>
    74b6:	2800      	cmp	r0, #0
    74b8:	f47f ae8a 	bne.w	71d0 <_vfprintf_r+0x240>
    74bc:	3f10      	subs	r7, #16
    74be:	2f10      	cmp	r7, #16
    74c0:	dce0      	bgt.n	7484 <_vfprintf_r+0x4f4>
    74c2:	462b      	mov	r3, r5
    74c4:	4645      	mov	r5, r8
    74c6:	4698      	mov	r8, r3
    74c8:	6067      	str	r7, [r4, #4]
    74ca:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    74ce:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    74d2:	3301      	adds	r3, #1
    74d4:	f8c4 8000 	str.w	r8, [r4]
    74d8:	19d2      	adds	r2, r2, r7
    74da:	2b07      	cmp	r3, #7
    74dc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    74e0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    74e4:	f300 8442 	bgt.w	7d6c <_vfprintf_r+0xddc>
    74e8:	3408      	adds	r4, #8
    74ea:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    74ee:	f41c 7f80 	tst.w	ip, #256	; 0x100
    74f2:	f040 829d 	bne.w	7a30 <_vfprintf_r+0xaa0>
    74f6:	9810      	ldr	r0, [sp, #64]	; 0x40
    74f8:	9913      	ldr	r1, [sp, #76]	; 0x4c
    74fa:	6060      	str	r0, [r4, #4]
    74fc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7500:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7504:	3301      	adds	r3, #1
    7506:	6021      	str	r1, [r4, #0]
    7508:	1812      	adds	r2, r2, r0
    750a:	2b07      	cmp	r3, #7
    750c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7510:	bfd8      	it	le
    7512:	f104 0308 	addle.w	r3, r4, #8
    7516:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    751a:	f300 839b 	bgt.w	7c54 <_vfprintf_r+0xcc4>
    751e:	990a      	ldr	r1, [sp, #40]	; 0x28
    7520:	f011 0f04 	tst.w	r1, #4
    7524:	d055      	beq.n	75d2 <_vfprintf_r+0x642>
    7526:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7528:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    752c:	ebcc 0702 	rsb	r7, ip, r2
    7530:	2f00      	cmp	r7, #0
    7532:	dd4e      	ble.n	75d2 <_vfprintf_r+0x642>
    7534:	2f10      	cmp	r7, #16
    7536:	f64c 08f0 	movw	r8, #51440	; 0xc8f0
    753a:	bfd8      	it	le
    753c:	f2c0 0800 	movtle	r8, #0
    7540:	dd2e      	ble.n	75a0 <_vfprintf_r+0x610>
    7542:	f2c0 0800 	movt	r8, #0
    7546:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    754a:	4642      	mov	r2, r8
    754c:	2410      	movs	r4, #16
    754e:	46a8      	mov	r8, r5
    7550:	f10a 0a0c 	add.w	sl, sl, #12
    7554:	4615      	mov	r5, r2
    7556:	e002      	b.n	755e <_vfprintf_r+0x5ce>
    7558:	3f10      	subs	r7, #16
    755a:	2f10      	cmp	r7, #16
    755c:	dd1d      	ble.n	759a <_vfprintf_r+0x60a>
    755e:	605c      	str	r4, [r3, #4]
    7560:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7564:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7568:	3201      	adds	r2, #1
    756a:	601d      	str	r5, [r3, #0]
    756c:	3110      	adds	r1, #16
    756e:	2a07      	cmp	r2, #7
    7570:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7574:	f103 0308 	add.w	r3, r3, #8
    7578:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    757c:	ddec      	ble.n	7558 <_vfprintf_r+0x5c8>
    757e:	4648      	mov	r0, r9
    7580:	4631      	mov	r1, r6
    7582:	4652      	mov	r2, sl
    7584:	f7ff fcf6 	bl	6f74 <__sprint_r>
    7588:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    758c:	3304      	adds	r3, #4
    758e:	2800      	cmp	r0, #0
    7590:	f47f ae1e 	bne.w	71d0 <_vfprintf_r+0x240>
    7594:	3f10      	subs	r7, #16
    7596:	2f10      	cmp	r7, #16
    7598:	dce1      	bgt.n	755e <_vfprintf_r+0x5ce>
    759a:	462a      	mov	r2, r5
    759c:	4645      	mov	r5, r8
    759e:	4690      	mov	r8, r2
    75a0:	605f      	str	r7, [r3, #4]
    75a2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    75a6:	f8c3 8000 	str.w	r8, [r3]
    75aa:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    75ae:	3201      	adds	r2, #1
    75b0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    75b4:	18fb      	adds	r3, r7, r3
    75b6:	2a07      	cmp	r2, #7
    75b8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    75bc:	dd0b      	ble.n	75d6 <_vfprintf_r+0x646>
    75be:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    75c2:	4648      	mov	r0, r9
    75c4:	4631      	mov	r1, r6
    75c6:	320c      	adds	r2, #12
    75c8:	f7ff fcd4 	bl	6f74 <__sprint_r>
    75cc:	2800      	cmp	r0, #0
    75ce:	f47f adff 	bne.w	71d0 <_vfprintf_r+0x240>
    75d2:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    75d6:	9811      	ldr	r0, [sp, #68]	; 0x44
    75d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    75da:	990f      	ldr	r1, [sp, #60]	; 0x3c
    75dc:	428a      	cmp	r2, r1
    75de:	bfac      	ite	ge
    75e0:	1880      	addge	r0, r0, r2
    75e2:	1840      	addlt	r0, r0, r1
    75e4:	9011      	str	r0, [sp, #68]	; 0x44
    75e6:	2b00      	cmp	r3, #0
    75e8:	f040 8342 	bne.w	7c70 <_vfprintf_r+0xce0>
    75ec:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    75f0:	2300      	movs	r3, #0
    75f2:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    75f6:	3404      	adds	r4, #4
    75f8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    75fc:	e530      	b.n	7060 <_vfprintf_r+0xd0>
    75fe:	9216      	str	r2, [sp, #88]	; 0x58
    7600:	2a00      	cmp	r2, #0
    7602:	f43f addd 	beq.w	71c0 <_vfprintf_r+0x230>
    7606:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    760a:	2301      	movs	r3, #1
    760c:	f04f 0c00 	mov.w	ip, #0
    7610:	3004      	adds	r0, #4
    7612:	930c      	str	r3, [sp, #48]	; 0x30
    7614:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    7618:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    761c:	9013      	str	r0, [sp, #76]	; 0x4c
    761e:	9310      	str	r3, [sp, #64]	; 0x40
    7620:	2100      	movs	r1, #0
    7622:	9117      	str	r1, [sp, #92]	; 0x5c
    7624:	e687      	b.n	7336 <_vfprintf_r+0x3a6>
    7626:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    762a:	2b00      	cmp	r3, #0
    762c:	f040 852b 	bne.w	8086 <_vfprintf_r+0x10f6>
    7630:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7632:	462b      	mov	r3, r5
    7634:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    7638:	782a      	ldrb	r2, [r5, #0]
    763a:	910b      	str	r1, [sp, #44]	; 0x2c
    763c:	e553      	b.n	70e6 <_vfprintf_r+0x156>
    763e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7640:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7642:	f043 0301 	orr.w	r3, r3, #1
    7646:	930a      	str	r3, [sp, #40]	; 0x28
    7648:	462b      	mov	r3, r5
    764a:	782a      	ldrb	r2, [r5, #0]
    764c:	910b      	str	r1, [sp, #44]	; 0x2c
    764e:	e54a      	b.n	70e6 <_vfprintf_r+0x156>
    7650:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7652:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7654:	6809      	ldr	r1, [r1, #0]
    7656:	910f      	str	r1, [sp, #60]	; 0x3c
    7658:	1d11      	adds	r1, r2, #4
    765a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    765c:	2b00      	cmp	r3, #0
    765e:	f2c0 8780 	blt.w	8562 <_vfprintf_r+0x15d2>
    7662:	782a      	ldrb	r2, [r5, #0]
    7664:	462b      	mov	r3, r5
    7666:	910b      	str	r1, [sp, #44]	; 0x2c
    7668:	e53d      	b.n	70e6 <_vfprintf_r+0x156>
    766a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    766c:	462b      	mov	r3, r5
    766e:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    7672:	782a      	ldrb	r2, [r5, #0]
    7674:	910b      	str	r1, [sp, #44]	; 0x2c
    7676:	e536      	b.n	70e6 <_vfprintf_r+0x156>
    7678:	990b      	ldr	r1, [sp, #44]	; 0x2c
    767a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    767c:	f043 0304 	orr.w	r3, r3, #4
    7680:	930a      	str	r3, [sp, #40]	; 0x28
    7682:	462b      	mov	r3, r5
    7684:	782a      	ldrb	r2, [r5, #0]
    7686:	910b      	str	r1, [sp, #44]	; 0x2c
    7688:	e52d      	b.n	70e6 <_vfprintf_r+0x156>
    768a:	462b      	mov	r3, r5
    768c:	f813 2b01 	ldrb.w	r2, [r3], #1
    7690:	2a2a      	cmp	r2, #42	; 0x2a
    7692:	f001 80cd 	beq.w	8830 <_vfprintf_r+0x18a0>
    7696:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    769a:	2909      	cmp	r1, #9
    769c:	f201 8037 	bhi.w	870e <_vfprintf_r+0x177e>
    76a0:	3502      	adds	r5, #2
    76a2:	2700      	movs	r7, #0
    76a4:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    76a8:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    76ac:	462b      	mov	r3, r5
    76ae:	3501      	adds	r5, #1
    76b0:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    76b4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    76b8:	2909      	cmp	r1, #9
    76ba:	d9f3      	bls.n	76a4 <_vfprintf_r+0x714>
    76bc:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    76c0:	461d      	mov	r5, r3
    76c2:	e511      	b.n	70e8 <_vfprintf_r+0x158>
    76c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    76c6:	462b      	mov	r3, r5
    76c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    76ca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    76ce:	920a      	str	r2, [sp, #40]	; 0x28
    76d0:	782a      	ldrb	r2, [r5, #0]
    76d2:	910b      	str	r1, [sp, #44]	; 0x2c
    76d4:	e507      	b.n	70e6 <_vfprintf_r+0x156>
    76d6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    76da:	f04f 0800 	mov.w	r8, #0
    76de:	462b      	mov	r3, r5
    76e0:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    76e4:	f813 2b01 	ldrb.w	r2, [r3], #1
    76e8:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    76ec:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    76f0:	461d      	mov	r5, r3
    76f2:	2909      	cmp	r1, #9
    76f4:	d9f3      	bls.n	76de <_vfprintf_r+0x74e>
    76f6:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    76fa:	461d      	mov	r5, r3
    76fc:	e4f4      	b.n	70e8 <_vfprintf_r+0x158>
    76fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7700:	9216      	str	r2, [sp, #88]	; 0x58
    7702:	f043 0310 	orr.w	r3, r3, #16
    7706:	930a      	str	r3, [sp, #40]	; 0x28
    7708:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    770c:	f01c 0f20 	tst.w	ip, #32
    7710:	f000 815d 	beq.w	79ce <_vfprintf_r+0xa3e>
    7714:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7716:	1dc3      	adds	r3, r0, #7
    7718:	f023 0307 	bic.w	r3, r3, #7
    771c:	f103 0108 	add.w	r1, r3, #8
    7720:	910b      	str	r1, [sp, #44]	; 0x2c
    7722:	e9d3 ab00 	ldrd	sl, fp, [r3]
    7726:	f1ba 0f00 	cmp.w	sl, #0
    772a:	f17b 0200 	sbcs.w	r2, fp, #0
    772e:	f2c0 849b 	blt.w	8068 <_vfprintf_r+0x10d8>
    7732:	ea5a 030b 	orrs.w	r3, sl, fp
    7736:	f04f 0301 	mov.w	r3, #1
    773a:	bf0c      	ite	eq
    773c:	2200      	moveq	r2, #0
    773e:	2201      	movne	r2, #1
    7740:	e5bc      	b.n	72bc <_vfprintf_r+0x32c>
    7742:	980a      	ldr	r0, [sp, #40]	; 0x28
    7744:	9216      	str	r2, [sp, #88]	; 0x58
    7746:	f010 0f08 	tst.w	r0, #8
    774a:	f000 84ed 	beq.w	8128 <_vfprintf_r+0x1198>
    774e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7750:	1dcb      	adds	r3, r1, #7
    7752:	f023 0307 	bic.w	r3, r3, #7
    7756:	f103 0208 	add.w	r2, r3, #8
    775a:	920b      	str	r2, [sp, #44]	; 0x2c
    775c:	f8d3 8004 	ldr.w	r8, [r3, #4]
    7760:	f8d3 a000 	ldr.w	sl, [r3]
    7764:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    7768:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    776c:	4650      	mov	r0, sl
    776e:	4641      	mov	r1, r8
    7770:	f003 fd80 	bl	b274 <__isinfd>
    7774:	4683      	mov	fp, r0
    7776:	2800      	cmp	r0, #0
    7778:	f000 8599 	beq.w	82ae <_vfprintf_r+0x131e>
    777c:	4650      	mov	r0, sl
    777e:	2200      	movs	r2, #0
    7780:	2300      	movs	r3, #0
    7782:	4641      	mov	r1, r8
    7784:	f004 f96a 	bl	ba5c <__aeabi_dcmplt>
    7788:	2800      	cmp	r0, #0
    778a:	f040 850b 	bne.w	81a4 <_vfprintf_r+0x1214>
    778e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    7792:	f64c 01c4 	movw	r1, #51396	; 0xc8c4
    7796:	f64c 02c0 	movw	r2, #51392	; 0xc8c0
    779a:	9816      	ldr	r0, [sp, #88]	; 0x58
    779c:	f2c0 0100 	movt	r1, #0
    77a0:	f2c0 0200 	movt	r2, #0
    77a4:	f04f 0c03 	mov.w	ip, #3
    77a8:	2847      	cmp	r0, #71	; 0x47
    77aa:	bfd8      	it	le
    77ac:	4611      	movle	r1, r2
    77ae:	9113      	str	r1, [sp, #76]	; 0x4c
    77b0:	990a      	ldr	r1, [sp, #40]	; 0x28
    77b2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    77b6:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    77ba:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    77be:	910a      	str	r1, [sp, #40]	; 0x28
    77c0:	f04f 0c00 	mov.w	ip, #0
    77c4:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    77c8:	e5b1      	b.n	732e <_vfprintf_r+0x39e>
    77ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
    77cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    77ce:	f043 0308 	orr.w	r3, r3, #8
    77d2:	930a      	str	r3, [sp, #40]	; 0x28
    77d4:	462b      	mov	r3, r5
    77d6:	782a      	ldrb	r2, [r5, #0]
    77d8:	910b      	str	r1, [sp, #44]	; 0x2c
    77da:	e484      	b.n	70e6 <_vfprintf_r+0x156>
    77dc:	990a      	ldr	r1, [sp, #40]	; 0x28
    77de:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    77e2:	910a      	str	r1, [sp, #40]	; 0x28
    77e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    77e6:	e73c      	b.n	7662 <_vfprintf_r+0x6d2>
    77e8:	782a      	ldrb	r2, [r5, #0]
    77ea:	2a6c      	cmp	r2, #108	; 0x6c
    77ec:	f000 8555 	beq.w	829a <_vfprintf_r+0x130a>
    77f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    77f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    77f4:	910b      	str	r1, [sp, #44]	; 0x2c
    77f6:	f043 0310 	orr.w	r3, r3, #16
    77fa:	930a      	str	r3, [sp, #40]	; 0x28
    77fc:	462b      	mov	r3, r5
    77fe:	e472      	b.n	70e6 <_vfprintf_r+0x156>
    7800:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7802:	f012 0f20 	tst.w	r2, #32
    7806:	f000 8482 	beq.w	810e <_vfprintf_r+0x117e>
    780a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    780c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    780e:	6803      	ldr	r3, [r0, #0]
    7810:	4610      	mov	r0, r2
    7812:	ea4f 71e0 	mov.w	r1, r0, asr #31
    7816:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7818:	e9c3 0100 	strd	r0, r1, [r3]
    781c:	f102 0a04 	add.w	sl, r2, #4
    7820:	e41e      	b.n	7060 <_vfprintf_r+0xd0>
    7822:	9216      	str	r2, [sp, #88]	; 0x58
    7824:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7826:	f012 0320 	ands.w	r3, r2, #32
    782a:	f000 80ef 	beq.w	7a0c <_vfprintf_r+0xa7c>
    782e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7830:	1dda      	adds	r2, r3, #7
    7832:	2300      	movs	r3, #0
    7834:	f022 0207 	bic.w	r2, r2, #7
    7838:	f102 0c08 	add.w	ip, r2, #8
    783c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    7840:	e9d2 ab00 	ldrd	sl, fp, [r2]
    7844:	ea5a 000b 	orrs.w	r0, sl, fp
    7848:	bf0c      	ite	eq
    784a:	2200      	moveq	r2, #0
    784c:	2201      	movne	r2, #1
    784e:	e531      	b.n	72b4 <_vfprintf_r+0x324>
    7850:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7852:	2178      	movs	r1, #120	; 0x78
    7854:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7858:	9116      	str	r1, [sp, #88]	; 0x58
    785a:	6803      	ldr	r3, [r0, #0]
    785c:	f64c 00d0 	movw	r0, #51408	; 0xc8d0
    7860:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    7864:	2130      	movs	r1, #48	; 0x30
    7866:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    786a:	f04c 0c02 	orr.w	ip, ip, #2
    786e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7870:	1e1a      	subs	r2, r3, #0
    7872:	bf18      	it	ne
    7874:	2201      	movne	r2, #1
    7876:	f2c0 0000 	movt	r0, #0
    787a:	469a      	mov	sl, r3
    787c:	f04f 0b00 	mov.w	fp, #0
    7880:	3104      	adds	r1, #4
    7882:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    7886:	9019      	str	r0, [sp, #100]	; 0x64
    7888:	2302      	movs	r3, #2
    788a:	910b      	str	r1, [sp, #44]	; 0x2c
    788c:	e512      	b.n	72b4 <_vfprintf_r+0x324>
    788e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7890:	9216      	str	r2, [sp, #88]	; 0x58
    7892:	f04f 0200 	mov.w	r2, #0
    7896:	1d18      	adds	r0, r3, #4
    7898:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    789c:	681b      	ldr	r3, [r3, #0]
    789e:	900b      	str	r0, [sp, #44]	; 0x2c
    78a0:	9313      	str	r3, [sp, #76]	; 0x4c
    78a2:	2b00      	cmp	r3, #0
    78a4:	f000 86c6 	beq.w	8634 <_vfprintf_r+0x16a4>
    78a8:	2f00      	cmp	r7, #0
    78aa:	9813      	ldr	r0, [sp, #76]	; 0x4c
    78ac:	f2c0 868f 	blt.w	85ce <_vfprintf_r+0x163e>
    78b0:	2100      	movs	r1, #0
    78b2:	463a      	mov	r2, r7
    78b4:	f002 fdc2 	bl	a43c <memchr>
    78b8:	4603      	mov	r3, r0
    78ba:	2800      	cmp	r0, #0
    78bc:	f000 86f5 	beq.w	86aa <_vfprintf_r+0x171a>
    78c0:	9813      	ldr	r0, [sp, #76]	; 0x4c
    78c2:	1a1b      	subs	r3, r3, r0
    78c4:	9310      	str	r3, [sp, #64]	; 0x40
    78c6:	42bb      	cmp	r3, r7
    78c8:	f340 85be 	ble.w	8448 <_vfprintf_r+0x14b8>
    78cc:	9710      	str	r7, [sp, #64]	; 0x40
    78ce:	2100      	movs	r1, #0
    78d0:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    78d4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    78d8:	970c      	str	r7, [sp, #48]	; 0x30
    78da:	9117      	str	r1, [sp, #92]	; 0x5c
    78dc:	e527      	b.n	732e <_vfprintf_r+0x39e>
    78de:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    78e2:	9216      	str	r2, [sp, #88]	; 0x58
    78e4:	f01c 0f20 	tst.w	ip, #32
    78e8:	d023      	beq.n	7932 <_vfprintf_r+0x9a2>
    78ea:	980b      	ldr	r0, [sp, #44]	; 0x2c
    78ec:	2301      	movs	r3, #1
    78ee:	1dc2      	adds	r2, r0, #7
    78f0:	f022 0207 	bic.w	r2, r2, #7
    78f4:	f102 0108 	add.w	r1, r2, #8
    78f8:	910b      	str	r1, [sp, #44]	; 0x2c
    78fa:	e9d2 ab00 	ldrd	sl, fp, [r2]
    78fe:	ea5a 020b 	orrs.w	r2, sl, fp
    7902:	bf0c      	ite	eq
    7904:	2200      	moveq	r2, #0
    7906:	2201      	movne	r2, #1
    7908:	e4d4      	b.n	72b4 <_vfprintf_r+0x324>
    790a:	990a      	ldr	r1, [sp, #40]	; 0x28
    790c:	462b      	mov	r3, r5
    790e:	f041 0120 	orr.w	r1, r1, #32
    7912:	910a      	str	r1, [sp, #40]	; 0x28
    7914:	990b      	ldr	r1, [sp, #44]	; 0x2c
    7916:	782a      	ldrb	r2, [r5, #0]
    7918:	910b      	str	r1, [sp, #44]	; 0x2c
    791a:	f7ff bbe4 	b.w	70e6 <_vfprintf_r+0x156>
    791e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7920:	9216      	str	r2, [sp, #88]	; 0x58
    7922:	f043 0310 	orr.w	r3, r3, #16
    7926:	930a      	str	r3, [sp, #40]	; 0x28
    7928:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    792c:	f01c 0f20 	tst.w	ip, #32
    7930:	d1db      	bne.n	78ea <_vfprintf_r+0x95a>
    7932:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7934:	f013 0f10 	tst.w	r3, #16
    7938:	f000 83d5 	beq.w	80e6 <_vfprintf_r+0x1156>
    793c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    793e:	2301      	movs	r3, #1
    7940:	1d02      	adds	r2, r0, #4
    7942:	920b      	str	r2, [sp, #44]	; 0x2c
    7944:	6801      	ldr	r1, [r0, #0]
    7946:	1e0a      	subs	r2, r1, #0
    7948:	bf18      	it	ne
    794a:	2201      	movne	r2, #1
    794c:	468a      	mov	sl, r1
    794e:	f04f 0b00 	mov.w	fp, #0
    7952:	e4af      	b.n	72b4 <_vfprintf_r+0x324>
    7954:	980a      	ldr	r0, [sp, #40]	; 0x28
    7956:	9216      	str	r2, [sp, #88]	; 0x58
    7958:	f64c 02ac 	movw	r2, #51372	; 0xc8ac
    795c:	f010 0f20 	tst.w	r0, #32
    7960:	f2c0 0200 	movt	r2, #0
    7964:	9219      	str	r2, [sp, #100]	; 0x64
    7966:	f47f ac92 	bne.w	728e <_vfprintf_r+0x2fe>
    796a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    796c:	f013 0f10 	tst.w	r3, #16
    7970:	f040 831a 	bne.w	7fa8 <_vfprintf_r+0x1018>
    7974:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7976:	f012 0f40 	tst.w	r2, #64	; 0x40
    797a:	f000 8315 	beq.w	7fa8 <_vfprintf_r+0x1018>
    797e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    7980:	f103 0c04 	add.w	ip, r3, #4
    7984:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    7988:	f8b3 a000 	ldrh.w	sl, [r3]
    798c:	46d2      	mov	sl, sl
    798e:	f04f 0b00 	mov.w	fp, #0
    7992:	e485      	b.n	72a0 <_vfprintf_r+0x310>
    7994:	9216      	str	r2, [sp, #88]	; 0x58
    7996:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    799a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    799c:	f04f 0c01 	mov.w	ip, #1
    79a0:	f04f 0000 	mov.w	r0, #0
    79a4:	3104      	adds	r1, #4
    79a6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    79aa:	6813      	ldr	r3, [r2, #0]
    79ac:	3204      	adds	r2, #4
    79ae:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    79b2:	920b      	str	r2, [sp, #44]	; 0x2c
    79b4:	9113      	str	r1, [sp, #76]	; 0x4c
    79b6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    79ba:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    79be:	e62f      	b.n	7620 <_vfprintf_r+0x690>
    79c0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    79c4:	9216      	str	r2, [sp, #88]	; 0x58
    79c6:	f01c 0f20 	tst.w	ip, #32
    79ca:	f47f aea3 	bne.w	7714 <_vfprintf_r+0x784>
    79ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    79d0:	f012 0f10 	tst.w	r2, #16
    79d4:	f040 82f1 	bne.w	7fba <_vfprintf_r+0x102a>
    79d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    79da:	f012 0f40 	tst.w	r2, #64	; 0x40
    79de:	f000 82ec 	beq.w	7fba <_vfprintf_r+0x102a>
    79e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    79e4:	f103 0c04 	add.w	ip, r3, #4
    79e8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    79ec:	f9b3 a000 	ldrsh.w	sl, [r3]
    79f0:	46d2      	mov	sl, sl
    79f2:	ea4f 7bea 	mov.w	fp, sl, asr #31
    79f6:	e696      	b.n	7726 <_vfprintf_r+0x796>
    79f8:	990a      	ldr	r1, [sp, #40]	; 0x28
    79fa:	9216      	str	r2, [sp, #88]	; 0x58
    79fc:	f041 0110 	orr.w	r1, r1, #16
    7a00:	910a      	str	r1, [sp, #40]	; 0x28
    7a02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7a04:	f012 0320 	ands.w	r3, r2, #32
    7a08:	f47f af11 	bne.w	782e <_vfprintf_r+0x89e>
    7a0c:	990a      	ldr	r1, [sp, #40]	; 0x28
    7a0e:	f011 0210 	ands.w	r2, r1, #16
    7a12:	f000 8354 	beq.w	80be <_vfprintf_r+0x112e>
    7a16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7a18:	f102 0c04 	add.w	ip, r2, #4
    7a1c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    7a20:	6811      	ldr	r1, [r2, #0]
    7a22:	1e0a      	subs	r2, r1, #0
    7a24:	bf18      	it	ne
    7a26:	2201      	movne	r2, #1
    7a28:	468a      	mov	sl, r1
    7a2a:	f04f 0b00 	mov.w	fp, #0
    7a2e:	e441      	b.n	72b4 <_vfprintf_r+0x324>
    7a30:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7a32:	2a65      	cmp	r2, #101	; 0x65
    7a34:	f340 8128 	ble.w	7c88 <_vfprintf_r+0xcf8>
    7a38:	9812      	ldr	r0, [sp, #72]	; 0x48
    7a3a:	2200      	movs	r2, #0
    7a3c:	2300      	movs	r3, #0
    7a3e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    7a40:	f004 f802 	bl	ba48 <__aeabi_dcmpeq>
    7a44:	2800      	cmp	r0, #0
    7a46:	f000 81be 	beq.w	7dc6 <_vfprintf_r+0xe36>
    7a4a:	2301      	movs	r3, #1
    7a4c:	6063      	str	r3, [r4, #4]
    7a4e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7a52:	f64c 03ec 	movw	r3, #51436	; 0xc8ec
    7a56:	f2c0 0300 	movt	r3, #0
    7a5a:	6023      	str	r3, [r4, #0]
    7a5c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    7a60:	3201      	adds	r2, #1
    7a62:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7a66:	3301      	adds	r3, #1
    7a68:	2a07      	cmp	r2, #7
    7a6a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    7a6e:	bfd8      	it	le
    7a70:	f104 0308 	addle.w	r3, r4, #8
    7a74:	f300 839b 	bgt.w	81ae <_vfprintf_r+0x121e>
    7a78:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    7a7c:	981a      	ldr	r0, [sp, #104]	; 0x68
    7a7e:	4282      	cmp	r2, r0
    7a80:	db04      	blt.n	7a8c <_vfprintf_r+0xafc>
    7a82:	990a      	ldr	r1, [sp, #40]	; 0x28
    7a84:	f011 0f01 	tst.w	r1, #1
    7a88:	f43f ad49 	beq.w	751e <_vfprintf_r+0x58e>
    7a8c:	2201      	movs	r2, #1
    7a8e:	605a      	str	r2, [r3, #4]
    7a90:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7a94:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7a98:	3201      	adds	r2, #1
    7a9a:	981d      	ldr	r0, [sp, #116]	; 0x74
    7a9c:	3101      	adds	r1, #1
    7a9e:	2a07      	cmp	r2, #7
    7aa0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7aa4:	6018      	str	r0, [r3, #0]
    7aa6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7aaa:	f300 855f 	bgt.w	856c <_vfprintf_r+0x15dc>
    7aae:	3308      	adds	r3, #8
    7ab0:	991a      	ldr	r1, [sp, #104]	; 0x68
    7ab2:	1e4f      	subs	r7, r1, #1
    7ab4:	2f00      	cmp	r7, #0
    7ab6:	f77f ad32 	ble.w	751e <_vfprintf_r+0x58e>
    7aba:	2f10      	cmp	r7, #16
    7abc:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 7ff4 <_vfprintf_r+0x1064>
    7ac0:	f340 82ea 	ble.w	8098 <_vfprintf_r+0x1108>
    7ac4:	4642      	mov	r2, r8
    7ac6:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    7aca:	46a8      	mov	r8, r5
    7acc:	2410      	movs	r4, #16
    7ace:	f10a 0a0c 	add.w	sl, sl, #12
    7ad2:	4615      	mov	r5, r2
    7ad4:	e003      	b.n	7ade <_vfprintf_r+0xb4e>
    7ad6:	3f10      	subs	r7, #16
    7ad8:	2f10      	cmp	r7, #16
    7ada:	f340 82da 	ble.w	8092 <_vfprintf_r+0x1102>
    7ade:	605c      	str	r4, [r3, #4]
    7ae0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7ae4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7ae8:	3201      	adds	r2, #1
    7aea:	601d      	str	r5, [r3, #0]
    7aec:	3110      	adds	r1, #16
    7aee:	2a07      	cmp	r2, #7
    7af0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7af4:	f103 0308 	add.w	r3, r3, #8
    7af8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7afc:	ddeb      	ble.n	7ad6 <_vfprintf_r+0xb46>
    7afe:	4648      	mov	r0, r9
    7b00:	4631      	mov	r1, r6
    7b02:	4652      	mov	r2, sl
    7b04:	f7ff fa36 	bl	6f74 <__sprint_r>
    7b08:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7b0c:	3304      	adds	r3, #4
    7b0e:	2800      	cmp	r0, #0
    7b10:	d0e1      	beq.n	7ad6 <_vfprintf_r+0xb46>
    7b12:	f7ff bb5d 	b.w	71d0 <_vfprintf_r+0x240>
    7b16:	b97b      	cbnz	r3, 7b38 <_vfprintf_r+0xba8>
    7b18:	990a      	ldr	r1, [sp, #40]	; 0x28
    7b1a:	f011 0f01 	tst.w	r1, #1
    7b1e:	d00b      	beq.n	7b38 <_vfprintf_r+0xba8>
    7b20:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    7b24:	2330      	movs	r3, #48	; 0x30
    7b26:	3204      	adds	r2, #4
    7b28:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    7b2c:	3227      	adds	r2, #39	; 0x27
    7b2e:	2301      	movs	r3, #1
    7b30:	9213      	str	r2, [sp, #76]	; 0x4c
    7b32:	9310      	str	r3, [sp, #64]	; 0x40
    7b34:	f7ff bbf3 	b.w	731e <_vfprintf_r+0x38e>
    7b38:	9818      	ldr	r0, [sp, #96]	; 0x60
    7b3a:	2100      	movs	r1, #0
    7b3c:	9110      	str	r1, [sp, #64]	; 0x40
    7b3e:	9013      	str	r0, [sp, #76]	; 0x4c
    7b40:	f7ff bbed 	b.w	731e <_vfprintf_r+0x38e>
    7b44:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7b46:	990c      	ldr	r1, [sp, #48]	; 0x30
    7b48:	1a47      	subs	r7, r0, r1
    7b4a:	2f00      	cmp	r7, #0
    7b4c:	f77f ac84 	ble.w	7458 <_vfprintf_r+0x4c8>
    7b50:	2f10      	cmp	r7, #16
    7b52:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 7ff4 <_vfprintf_r+0x1064>
    7b56:	dd2e      	ble.n	7bb6 <_vfprintf_r+0xc26>
    7b58:	4643      	mov	r3, r8
    7b5a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    7b5e:	46a8      	mov	r8, r5
    7b60:	f04f 0a10 	mov.w	sl, #16
    7b64:	f10b 0b0c 	add.w	fp, fp, #12
    7b68:	461d      	mov	r5, r3
    7b6a:	e002      	b.n	7b72 <_vfprintf_r+0xbe2>
    7b6c:	3f10      	subs	r7, #16
    7b6e:	2f10      	cmp	r7, #16
    7b70:	dd1e      	ble.n	7bb0 <_vfprintf_r+0xc20>
    7b72:	f8c4 a004 	str.w	sl, [r4, #4]
    7b76:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7b7a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7b7e:	3301      	adds	r3, #1
    7b80:	6025      	str	r5, [r4, #0]
    7b82:	3210      	adds	r2, #16
    7b84:	2b07      	cmp	r3, #7
    7b86:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7b8a:	f104 0408 	add.w	r4, r4, #8
    7b8e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7b92:	ddeb      	ble.n	7b6c <_vfprintf_r+0xbdc>
    7b94:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7b98:	4648      	mov	r0, r9
    7b9a:	4631      	mov	r1, r6
    7b9c:	465a      	mov	r2, fp
    7b9e:	3404      	adds	r4, #4
    7ba0:	f7ff f9e8 	bl	6f74 <__sprint_r>
    7ba4:	2800      	cmp	r0, #0
    7ba6:	f47f ab13 	bne.w	71d0 <_vfprintf_r+0x240>
    7baa:	3f10      	subs	r7, #16
    7bac:	2f10      	cmp	r7, #16
    7bae:	dce0      	bgt.n	7b72 <_vfprintf_r+0xbe2>
    7bb0:	462b      	mov	r3, r5
    7bb2:	4645      	mov	r5, r8
    7bb4:	4698      	mov	r8, r3
    7bb6:	6067      	str	r7, [r4, #4]
    7bb8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7bbc:	f8c4 8000 	str.w	r8, [r4]
    7bc0:	1c5a      	adds	r2, r3, #1
    7bc2:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    7bc6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7bca:	19db      	adds	r3, r3, r7
    7bcc:	2a07      	cmp	r2, #7
    7bce:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    7bd2:	f300 823a 	bgt.w	804a <_vfprintf_r+0x10ba>
    7bd6:	3408      	adds	r4, #8
    7bd8:	e43e      	b.n	7458 <_vfprintf_r+0x4c8>
    7bda:	9913      	ldr	r1, [sp, #76]	; 0x4c
    7bdc:	6063      	str	r3, [r4, #4]
    7bde:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7be2:	6021      	str	r1, [r4, #0]
    7be4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7be8:	3201      	adds	r2, #1
    7bea:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7bee:	18cb      	adds	r3, r1, r3
    7bf0:	2a07      	cmp	r2, #7
    7bf2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    7bf6:	f300 8549 	bgt.w	868c <_vfprintf_r+0x16fc>
    7bfa:	3408      	adds	r4, #8
    7bfc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    7bfe:	2301      	movs	r3, #1
    7c00:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    7c04:	6063      	str	r3, [r4, #4]
    7c06:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7c0a:	6022      	str	r2, [r4, #0]
    7c0c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7c10:	3301      	adds	r3, #1
    7c12:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7c16:	3201      	adds	r2, #1
    7c18:	2b07      	cmp	r3, #7
    7c1a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7c1e:	bfd8      	it	le
    7c20:	f104 0308 	addle.w	r3, r4, #8
    7c24:	f300 8523 	bgt.w	866e <_vfprintf_r+0x16de>
    7c28:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7c2a:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    7c2e:	19c7      	adds	r7, r0, r7
    7c30:	981a      	ldr	r0, [sp, #104]	; 0x68
    7c32:	601f      	str	r7, [r3, #0]
    7c34:	1a81      	subs	r1, r0, r2
    7c36:	6059      	str	r1, [r3, #4]
    7c38:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7c3c:	1a8a      	subs	r2, r1, r2
    7c3e:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    7c42:	1812      	adds	r2, r2, r0
    7c44:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7c48:	3101      	adds	r1, #1
    7c4a:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    7c4e:	2907      	cmp	r1, #7
    7c50:	f340 8232 	ble.w	80b8 <_vfprintf_r+0x1128>
    7c54:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7c58:	4648      	mov	r0, r9
    7c5a:	4631      	mov	r1, r6
    7c5c:	320c      	adds	r2, #12
    7c5e:	f7ff f989 	bl	6f74 <__sprint_r>
    7c62:	2800      	cmp	r0, #0
    7c64:	f47f aab4 	bne.w	71d0 <_vfprintf_r+0x240>
    7c68:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7c6c:	3304      	adds	r3, #4
    7c6e:	e456      	b.n	751e <_vfprintf_r+0x58e>
    7c70:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7c74:	4648      	mov	r0, r9
    7c76:	4631      	mov	r1, r6
    7c78:	320c      	adds	r2, #12
    7c7a:	f7ff f97b 	bl	6f74 <__sprint_r>
    7c7e:	2800      	cmp	r0, #0
    7c80:	f43f acb4 	beq.w	75ec <_vfprintf_r+0x65c>
    7c84:	f7ff baa4 	b.w	71d0 <_vfprintf_r+0x240>
    7c88:	991a      	ldr	r1, [sp, #104]	; 0x68
    7c8a:	2901      	cmp	r1, #1
    7c8c:	dd4c      	ble.n	7d28 <_vfprintf_r+0xd98>
    7c8e:	2301      	movs	r3, #1
    7c90:	6063      	str	r3, [r4, #4]
    7c92:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7c96:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7c9a:	3301      	adds	r3, #1
    7c9c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7c9e:	3201      	adds	r2, #1
    7ca0:	2b07      	cmp	r3, #7
    7ca2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7ca6:	6020      	str	r0, [r4, #0]
    7ca8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7cac:	f300 81b2 	bgt.w	8014 <_vfprintf_r+0x1084>
    7cb0:	3408      	adds	r4, #8
    7cb2:	2301      	movs	r3, #1
    7cb4:	6063      	str	r3, [r4, #4]
    7cb6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7cba:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7cbe:	3301      	adds	r3, #1
    7cc0:	991d      	ldr	r1, [sp, #116]	; 0x74
    7cc2:	3201      	adds	r2, #1
    7cc4:	2b07      	cmp	r3, #7
    7cc6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7cca:	6021      	str	r1, [r4, #0]
    7ccc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7cd0:	f300 8192 	bgt.w	7ff8 <_vfprintf_r+0x1068>
    7cd4:	3408      	adds	r4, #8
    7cd6:	9812      	ldr	r0, [sp, #72]	; 0x48
    7cd8:	2200      	movs	r2, #0
    7cda:	2300      	movs	r3, #0
    7cdc:	991b      	ldr	r1, [sp, #108]	; 0x6c
    7cde:	f003 feb3 	bl	ba48 <__aeabi_dcmpeq>
    7ce2:	2800      	cmp	r0, #0
    7ce4:	f040 811d 	bne.w	7f22 <_vfprintf_r+0xf92>
    7ce8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    7cea:	9813      	ldr	r0, [sp, #76]	; 0x4c
    7cec:	1e5a      	subs	r2, r3, #1
    7cee:	6062      	str	r2, [r4, #4]
    7cf0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7cf4:	1c41      	adds	r1, r0, #1
    7cf6:	6021      	str	r1, [r4, #0]
    7cf8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7cfc:	3301      	adds	r3, #1
    7cfe:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7d02:	188a      	adds	r2, r1, r2
    7d04:	2b07      	cmp	r3, #7
    7d06:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7d0a:	dc21      	bgt.n	7d50 <_vfprintf_r+0xdc0>
    7d0c:	3408      	adds	r4, #8
    7d0e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    7d10:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    7d14:	981c      	ldr	r0, [sp, #112]	; 0x70
    7d16:	6022      	str	r2, [r4, #0]
    7d18:	6063      	str	r3, [r4, #4]
    7d1a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7d1e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7d22:	3301      	adds	r3, #1
    7d24:	f7ff bbf0 	b.w	7508 <_vfprintf_r+0x578>
    7d28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7d2a:	f012 0f01 	tst.w	r2, #1
    7d2e:	d1ae      	bne.n	7c8e <_vfprintf_r+0xcfe>
    7d30:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    7d32:	2301      	movs	r3, #1
    7d34:	6063      	str	r3, [r4, #4]
    7d36:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7d3a:	6022      	str	r2, [r4, #0]
    7d3c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7d40:	3301      	adds	r3, #1
    7d42:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7d46:	3201      	adds	r2, #1
    7d48:	2b07      	cmp	r3, #7
    7d4a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7d4e:	dddd      	ble.n	7d0c <_vfprintf_r+0xd7c>
    7d50:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7d54:	4648      	mov	r0, r9
    7d56:	4631      	mov	r1, r6
    7d58:	320c      	adds	r2, #12
    7d5a:	f7ff f90b 	bl	6f74 <__sprint_r>
    7d5e:	2800      	cmp	r0, #0
    7d60:	f47f aa36 	bne.w	71d0 <_vfprintf_r+0x240>
    7d64:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7d68:	3404      	adds	r4, #4
    7d6a:	e7d0      	b.n	7d0e <_vfprintf_r+0xd7e>
    7d6c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7d70:	4648      	mov	r0, r9
    7d72:	4631      	mov	r1, r6
    7d74:	320c      	adds	r2, #12
    7d76:	f7ff f8fd 	bl	6f74 <__sprint_r>
    7d7a:	2800      	cmp	r0, #0
    7d7c:	f47f aa28 	bne.w	71d0 <_vfprintf_r+0x240>
    7d80:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7d84:	3404      	adds	r4, #4
    7d86:	f7ff bbb0 	b.w	74ea <_vfprintf_r+0x55a>
    7d8a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7d8e:	4648      	mov	r0, r9
    7d90:	4631      	mov	r1, r6
    7d92:	320c      	adds	r2, #12
    7d94:	f7ff f8ee 	bl	6f74 <__sprint_r>
    7d98:	2800      	cmp	r0, #0
    7d9a:	f47f aa19 	bne.w	71d0 <_vfprintf_r+0x240>
    7d9e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7da2:	3404      	adds	r4, #4
    7da4:	f7ff bb3c 	b.w	7420 <_vfprintf_r+0x490>
    7da8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7dac:	4648      	mov	r0, r9
    7dae:	4631      	mov	r1, r6
    7db0:	320c      	adds	r2, #12
    7db2:	f7ff f8df 	bl	6f74 <__sprint_r>
    7db6:	2800      	cmp	r0, #0
    7db8:	f47f aa0a 	bne.w	71d0 <_vfprintf_r+0x240>
    7dbc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7dc0:	3404      	adds	r4, #4
    7dc2:	f7ff bb43 	b.w	744c <_vfprintf_r+0x4bc>
    7dc6:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    7dca:	2b00      	cmp	r3, #0
    7dcc:	f340 81fd 	ble.w	81ca <_vfprintf_r+0x123a>
    7dd0:	991a      	ldr	r1, [sp, #104]	; 0x68
    7dd2:	428b      	cmp	r3, r1
    7dd4:	f6ff af01 	blt.w	7bda <_vfprintf_r+0xc4a>
    7dd8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    7dda:	6061      	str	r1, [r4, #4]
    7ddc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7de0:	6022      	str	r2, [r4, #0]
    7de2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7de6:	3301      	adds	r3, #1
    7de8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7dec:	1852      	adds	r2, r2, r1
    7dee:	2b07      	cmp	r3, #7
    7df0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7df4:	bfd8      	it	le
    7df6:	f104 0308 	addle.w	r3, r4, #8
    7dfa:	f300 8429 	bgt.w	8650 <_vfprintf_r+0x16c0>
    7dfe:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    7e02:	981a      	ldr	r0, [sp, #104]	; 0x68
    7e04:	1a24      	subs	r4, r4, r0
    7e06:	2c00      	cmp	r4, #0
    7e08:	f340 81b3 	ble.w	8172 <_vfprintf_r+0x11e2>
    7e0c:	2c10      	cmp	r4, #16
    7e0e:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 7ff4 <_vfprintf_r+0x1064>
    7e12:	f340 819d 	ble.w	8150 <_vfprintf_r+0x11c0>
    7e16:	4642      	mov	r2, r8
    7e18:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    7e1c:	46a8      	mov	r8, r5
    7e1e:	2710      	movs	r7, #16
    7e20:	f10a 0a0c 	add.w	sl, sl, #12
    7e24:	4615      	mov	r5, r2
    7e26:	e003      	b.n	7e30 <_vfprintf_r+0xea0>
    7e28:	3c10      	subs	r4, #16
    7e2a:	2c10      	cmp	r4, #16
    7e2c:	f340 818d 	ble.w	814a <_vfprintf_r+0x11ba>
    7e30:	605f      	str	r7, [r3, #4]
    7e32:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    7e36:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    7e3a:	3201      	adds	r2, #1
    7e3c:	601d      	str	r5, [r3, #0]
    7e3e:	3110      	adds	r1, #16
    7e40:	2a07      	cmp	r2, #7
    7e42:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    7e46:	f103 0308 	add.w	r3, r3, #8
    7e4a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    7e4e:	ddeb      	ble.n	7e28 <_vfprintf_r+0xe98>
    7e50:	4648      	mov	r0, r9
    7e52:	4631      	mov	r1, r6
    7e54:	4652      	mov	r2, sl
    7e56:	f7ff f88d 	bl	6f74 <__sprint_r>
    7e5a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    7e5e:	3304      	adds	r3, #4
    7e60:	2800      	cmp	r0, #0
    7e62:	d0e1      	beq.n	7e28 <_vfprintf_r+0xe98>
    7e64:	f7ff b9b4 	b.w	71d0 <_vfprintf_r+0x240>
    7e68:	9a18      	ldr	r2, [sp, #96]	; 0x60
    7e6a:	9819      	ldr	r0, [sp, #100]	; 0x64
    7e6c:	4613      	mov	r3, r2
    7e6e:	9213      	str	r2, [sp, #76]	; 0x4c
    7e70:	f00a 020f 	and.w	r2, sl, #15
    7e74:	ea4f 111a 	mov.w	r1, sl, lsr #4
    7e78:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    7e7c:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    7e80:	5c82      	ldrb	r2, [r0, r2]
    7e82:	468a      	mov	sl, r1
    7e84:	46e3      	mov	fp, ip
    7e86:	ea5a 0c0b 	orrs.w	ip, sl, fp
    7e8a:	f803 2d01 	strb.w	r2, [r3, #-1]!
    7e8e:	d1ef      	bne.n	7e70 <_vfprintf_r+0xee0>
    7e90:	9818      	ldr	r0, [sp, #96]	; 0x60
    7e92:	9313      	str	r3, [sp, #76]	; 0x4c
    7e94:	1ac0      	subs	r0, r0, r3
    7e96:	9010      	str	r0, [sp, #64]	; 0x40
    7e98:	f7ff ba41 	b.w	731e <_vfprintf_r+0x38e>
    7e9c:	2209      	movs	r2, #9
    7e9e:	2300      	movs	r3, #0
    7ea0:	4552      	cmp	r2, sl
    7ea2:	eb73 000b 	sbcs.w	r0, r3, fp
    7ea6:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    7eaa:	d21f      	bcs.n	7eec <_vfprintf_r+0xf5c>
    7eac:	4623      	mov	r3, r4
    7eae:	4644      	mov	r4, r8
    7eb0:	46b8      	mov	r8, r7
    7eb2:	461f      	mov	r7, r3
    7eb4:	4650      	mov	r0, sl
    7eb6:	4659      	mov	r1, fp
    7eb8:	220a      	movs	r2, #10
    7eba:	2300      	movs	r3, #0
    7ebc:	f003 fe1e 	bl	bafc <__aeabi_uldivmod>
    7ec0:	2300      	movs	r3, #0
    7ec2:	4650      	mov	r0, sl
    7ec4:	4659      	mov	r1, fp
    7ec6:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    7eca:	220a      	movs	r2, #10
    7ecc:	f804 cd01 	strb.w	ip, [r4, #-1]!
    7ed0:	f003 fe14 	bl	bafc <__aeabi_uldivmod>
    7ed4:	2209      	movs	r2, #9
    7ed6:	2300      	movs	r3, #0
    7ed8:	4682      	mov	sl, r0
    7eda:	468b      	mov	fp, r1
    7edc:	4552      	cmp	r2, sl
    7ede:	eb73 030b 	sbcs.w	r3, r3, fp
    7ee2:	d3e7      	bcc.n	7eb4 <_vfprintf_r+0xf24>
    7ee4:	463b      	mov	r3, r7
    7ee6:	4647      	mov	r7, r8
    7ee8:	46a0      	mov	r8, r4
    7eea:	461c      	mov	r4, r3
    7eec:	f108 30ff 	add.w	r0, r8, #4294967295
    7ef0:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    7ef4:	9013      	str	r0, [sp, #76]	; 0x4c
    7ef6:	f808 ac01 	strb.w	sl, [r8, #-1]
    7efa:	9918      	ldr	r1, [sp, #96]	; 0x60
    7efc:	1a09      	subs	r1, r1, r0
    7efe:	9110      	str	r1, [sp, #64]	; 0x40
    7f00:	f7ff ba0d 	b.w	731e <_vfprintf_r+0x38e>
    7f04:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7f08:	4648      	mov	r0, r9
    7f0a:	4631      	mov	r1, r6
    7f0c:	320c      	adds	r2, #12
    7f0e:	f7ff f831 	bl	6f74 <__sprint_r>
    7f12:	2800      	cmp	r0, #0
    7f14:	f47f a95c 	bne.w	71d0 <_vfprintf_r+0x240>
    7f18:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7f1c:	3404      	adds	r4, #4
    7f1e:	f7ff ba68 	b.w	73f2 <_vfprintf_r+0x462>
    7f22:	991a      	ldr	r1, [sp, #104]	; 0x68
    7f24:	1e4f      	subs	r7, r1, #1
    7f26:	2f00      	cmp	r7, #0
    7f28:	f77f aef1 	ble.w	7d0e <_vfprintf_r+0xd7e>
    7f2c:	2f10      	cmp	r7, #16
    7f2e:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 7ff4 <_vfprintf_r+0x1064>
    7f32:	dd4e      	ble.n	7fd2 <_vfprintf_r+0x1042>
    7f34:	4643      	mov	r3, r8
    7f36:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    7f3a:	46a8      	mov	r8, r5
    7f3c:	f04f 0a10 	mov.w	sl, #16
    7f40:	f10b 0b0c 	add.w	fp, fp, #12
    7f44:	461d      	mov	r5, r3
    7f46:	e002      	b.n	7f4e <_vfprintf_r+0xfbe>
    7f48:	3f10      	subs	r7, #16
    7f4a:	2f10      	cmp	r7, #16
    7f4c:	dd3e      	ble.n	7fcc <_vfprintf_r+0x103c>
    7f4e:	f8c4 a004 	str.w	sl, [r4, #4]
    7f52:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7f56:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7f5a:	3301      	adds	r3, #1
    7f5c:	6025      	str	r5, [r4, #0]
    7f5e:	3210      	adds	r2, #16
    7f60:	2b07      	cmp	r3, #7
    7f62:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7f66:	f104 0408 	add.w	r4, r4, #8
    7f6a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7f6e:	ddeb      	ble.n	7f48 <_vfprintf_r+0xfb8>
    7f70:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    7f74:	4648      	mov	r0, r9
    7f76:	4631      	mov	r1, r6
    7f78:	465a      	mov	r2, fp
    7f7a:	3404      	adds	r4, #4
    7f7c:	f7fe fffa 	bl	6f74 <__sprint_r>
    7f80:	2800      	cmp	r0, #0
    7f82:	d0e1      	beq.n	7f48 <_vfprintf_r+0xfb8>
    7f84:	f7ff b924 	b.w	71d0 <_vfprintf_r+0x240>
    7f88:	9816      	ldr	r0, [sp, #88]	; 0x58
    7f8a:	2130      	movs	r1, #48	; 0x30
    7f8c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    7f90:	2201      	movs	r2, #1
    7f92:	2302      	movs	r3, #2
    7f94:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    7f98:	f04c 0c02 	orr.w	ip, ip, #2
    7f9c:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    7fa0:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    7fa4:	f7ff b986 	b.w	72b4 <_vfprintf_r+0x324>
    7fa8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7faa:	1d01      	adds	r1, r0, #4
    7fac:	6803      	ldr	r3, [r0, #0]
    7fae:	910b      	str	r1, [sp, #44]	; 0x2c
    7fb0:	469a      	mov	sl, r3
    7fb2:	f04f 0b00 	mov.w	fp, #0
    7fb6:	f7ff b973 	b.w	72a0 <_vfprintf_r+0x310>
    7fba:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7fbc:	1d01      	adds	r1, r0, #4
    7fbe:	6803      	ldr	r3, [r0, #0]
    7fc0:	910b      	str	r1, [sp, #44]	; 0x2c
    7fc2:	469a      	mov	sl, r3
    7fc4:	ea4f 7bea 	mov.w	fp, sl, asr #31
    7fc8:	f7ff bbad 	b.w	7726 <_vfprintf_r+0x796>
    7fcc:	462b      	mov	r3, r5
    7fce:	4645      	mov	r5, r8
    7fd0:	4698      	mov	r8, r3
    7fd2:	6067      	str	r7, [r4, #4]
    7fd4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    7fd8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    7fdc:	3301      	adds	r3, #1
    7fde:	f8c4 8000 	str.w	r8, [r4]
    7fe2:	19d2      	adds	r2, r2, r7
    7fe4:	2b07      	cmp	r3, #7
    7fe6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    7fea:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    7fee:	f77f ae8d 	ble.w	7d0c <_vfprintf_r+0xd7c>
    7ff2:	e6ad      	b.n	7d50 <_vfprintf_r+0xdc0>
    7ff4:	0000c900 	.word	0x0000c900
    7ff8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    7ffc:	4648      	mov	r0, r9
    7ffe:	4631      	mov	r1, r6
    8000:	320c      	adds	r2, #12
    8002:	f7fe ffb7 	bl	6f74 <__sprint_r>
    8006:	2800      	cmp	r0, #0
    8008:	f47f a8e2 	bne.w	71d0 <_vfprintf_r+0x240>
    800c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    8010:	3404      	adds	r4, #4
    8012:	e660      	b.n	7cd6 <_vfprintf_r+0xd46>
    8014:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8018:	4648      	mov	r0, r9
    801a:	4631      	mov	r1, r6
    801c:	320c      	adds	r2, #12
    801e:	f7fe ffa9 	bl	6f74 <__sprint_r>
    8022:	2800      	cmp	r0, #0
    8024:	f47f a8d4 	bne.w	71d0 <_vfprintf_r+0x240>
    8028:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    802c:	3404      	adds	r4, #4
    802e:	e640      	b.n	7cb2 <_vfprintf_r+0xd22>
    8030:	2830      	cmp	r0, #48	; 0x30
    8032:	f000 82ec 	beq.w	860e <_vfprintf_r+0x167e>
    8036:	9813      	ldr	r0, [sp, #76]	; 0x4c
    8038:	2330      	movs	r3, #48	; 0x30
    803a:	f800 3d01 	strb.w	r3, [r0, #-1]!
    803e:	9918      	ldr	r1, [sp, #96]	; 0x60
    8040:	9013      	str	r0, [sp, #76]	; 0x4c
    8042:	1a09      	subs	r1, r1, r0
    8044:	9110      	str	r1, [sp, #64]	; 0x40
    8046:	f7ff b96a 	b.w	731e <_vfprintf_r+0x38e>
    804a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    804e:	4648      	mov	r0, r9
    8050:	4631      	mov	r1, r6
    8052:	320c      	adds	r2, #12
    8054:	f7fe ff8e 	bl	6f74 <__sprint_r>
    8058:	2800      	cmp	r0, #0
    805a:	f47f a8b9 	bne.w	71d0 <_vfprintf_r+0x240>
    805e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    8062:	3404      	adds	r4, #4
    8064:	f7ff b9f8 	b.w	7458 <_vfprintf_r+0x4c8>
    8068:	f1da 0a00 	rsbs	sl, sl, #0
    806c:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    8070:	232d      	movs	r3, #45	; 0x2d
    8072:	ea5a 0c0b 	orrs.w	ip, sl, fp
    8076:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    807a:	bf0c      	ite	eq
    807c:	2200      	moveq	r2, #0
    807e:	2201      	movne	r2, #1
    8080:	2301      	movs	r3, #1
    8082:	f7ff b91b 	b.w	72bc <_vfprintf_r+0x32c>
    8086:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8088:	462b      	mov	r3, r5
    808a:	782a      	ldrb	r2, [r5, #0]
    808c:	910b      	str	r1, [sp, #44]	; 0x2c
    808e:	f7ff b82a 	b.w	70e6 <_vfprintf_r+0x156>
    8092:	462a      	mov	r2, r5
    8094:	4645      	mov	r5, r8
    8096:	4690      	mov	r8, r2
    8098:	605f      	str	r7, [r3, #4]
    809a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    809e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    80a2:	3201      	adds	r2, #1
    80a4:	f8c3 8000 	str.w	r8, [r3]
    80a8:	19c9      	adds	r1, r1, r7
    80aa:	2a07      	cmp	r2, #7
    80ac:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    80b0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    80b4:	f73f adce 	bgt.w	7c54 <_vfprintf_r+0xcc4>
    80b8:	3308      	adds	r3, #8
    80ba:	f7ff ba30 	b.w	751e <_vfprintf_r+0x58e>
    80be:	980a      	ldr	r0, [sp, #40]	; 0x28
    80c0:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    80c4:	f000 81ed 	beq.w	84a2 <_vfprintf_r+0x1512>
    80c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    80ca:	4613      	mov	r3, r2
    80cc:	1d0a      	adds	r2, r1, #4
    80ce:	920b      	str	r2, [sp, #44]	; 0x2c
    80d0:	f8b1 a000 	ldrh.w	sl, [r1]
    80d4:	f1ba 0200 	subs.w	r2, sl, #0
    80d8:	bf18      	it	ne
    80da:	2201      	movne	r2, #1
    80dc:	46d2      	mov	sl, sl
    80de:	f04f 0b00 	mov.w	fp, #0
    80e2:	f7ff b8e7 	b.w	72b4 <_vfprintf_r+0x324>
    80e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    80e8:	f013 0f40 	tst.w	r3, #64	; 0x40
    80ec:	f000 81cc 	beq.w	8488 <_vfprintf_r+0x14f8>
    80f0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    80f2:	2301      	movs	r3, #1
    80f4:	1d01      	adds	r1, r0, #4
    80f6:	910b      	str	r1, [sp, #44]	; 0x2c
    80f8:	f8b0 a000 	ldrh.w	sl, [r0]
    80fc:	f1ba 0200 	subs.w	r2, sl, #0
    8100:	bf18      	it	ne
    8102:	2201      	movne	r2, #1
    8104:	46d2      	mov	sl, sl
    8106:	f04f 0b00 	mov.w	fp, #0
    810a:	f7ff b8d3 	b.w	72b4 <_vfprintf_r+0x324>
    810e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8110:	f013 0f10 	tst.w	r3, #16
    8114:	f000 81a4 	beq.w	8460 <_vfprintf_r+0x14d0>
    8118:	980b      	ldr	r0, [sp, #44]	; 0x2c
    811a:	9911      	ldr	r1, [sp, #68]	; 0x44
    811c:	f100 0a04 	add.w	sl, r0, #4
    8120:	6803      	ldr	r3, [r0, #0]
    8122:	6019      	str	r1, [r3, #0]
    8124:	f7fe bf9c 	b.w	7060 <_vfprintf_r+0xd0>
    8128:	980b      	ldr	r0, [sp, #44]	; 0x2c
    812a:	1dc3      	adds	r3, r0, #7
    812c:	f023 0307 	bic.w	r3, r3, #7
    8130:	f103 0108 	add.w	r1, r3, #8
    8134:	910b      	str	r1, [sp, #44]	; 0x2c
    8136:	f8d3 8004 	ldr.w	r8, [r3, #4]
    813a:	f8d3 a000 	ldr.w	sl, [r3]
    813e:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    8142:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    8146:	f7ff bb11 	b.w	776c <_vfprintf_r+0x7dc>
    814a:	462a      	mov	r2, r5
    814c:	4645      	mov	r5, r8
    814e:	4690      	mov	r8, r2
    8150:	605c      	str	r4, [r3, #4]
    8152:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    8156:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    815a:	3201      	adds	r2, #1
    815c:	f8c3 8000 	str.w	r8, [r3]
    8160:	1909      	adds	r1, r1, r4
    8162:	2a07      	cmp	r2, #7
    8164:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    8168:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    816c:	f300 82ea 	bgt.w	8744 <_vfprintf_r+0x17b4>
    8170:	3308      	adds	r3, #8
    8172:	990a      	ldr	r1, [sp, #40]	; 0x28
    8174:	f011 0f01 	tst.w	r1, #1
    8178:	f43f a9d1 	beq.w	751e <_vfprintf_r+0x58e>
    817c:	2201      	movs	r2, #1
    817e:	605a      	str	r2, [r3, #4]
    8180:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    8184:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    8188:	3201      	adds	r2, #1
    818a:	981d      	ldr	r0, [sp, #116]	; 0x74
    818c:	3101      	adds	r1, #1
    818e:	2a07      	cmp	r2, #7
    8190:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    8194:	6018      	str	r0, [r3, #0]
    8196:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    819a:	f73f ad5b 	bgt.w	7c54 <_vfprintf_r+0xcc4>
    819e:	3308      	adds	r3, #8
    81a0:	f7ff b9bd 	b.w	751e <_vfprintf_r+0x58e>
    81a4:	232d      	movs	r3, #45	; 0x2d
    81a6:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    81aa:	f7ff baf2 	b.w	7792 <_vfprintf_r+0x802>
    81ae:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    81b2:	4648      	mov	r0, r9
    81b4:	4631      	mov	r1, r6
    81b6:	320c      	adds	r2, #12
    81b8:	f7fe fedc 	bl	6f74 <__sprint_r>
    81bc:	2800      	cmp	r0, #0
    81be:	f47f a807 	bne.w	71d0 <_vfprintf_r+0x240>
    81c2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    81c6:	3304      	adds	r3, #4
    81c8:	e456      	b.n	7a78 <_vfprintf_r+0xae8>
    81ca:	2301      	movs	r3, #1
    81cc:	6063      	str	r3, [r4, #4]
    81ce:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    81d2:	f64c 03ec 	movw	r3, #51436	; 0xc8ec
    81d6:	f2c0 0300 	movt	r3, #0
    81da:	6023      	str	r3, [r4, #0]
    81dc:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    81e0:	3201      	adds	r2, #1
    81e2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    81e6:	3301      	adds	r3, #1
    81e8:	2a07      	cmp	r2, #7
    81ea:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    81ee:	bfd8      	it	le
    81f0:	f104 0308 	addle.w	r3, r4, #8
    81f4:	f300 8187 	bgt.w	8506 <_vfprintf_r+0x1576>
    81f8:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    81fc:	b93a      	cbnz	r2, 820e <_vfprintf_r+0x127e>
    81fe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    8200:	b92a      	cbnz	r2, 820e <_vfprintf_r+0x127e>
    8202:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    8206:	f01c 0f01 	tst.w	ip, #1
    820a:	f43f a988 	beq.w	751e <_vfprintf_r+0x58e>
    820e:	2201      	movs	r2, #1
    8210:	605a      	str	r2, [r3, #4]
    8212:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    8216:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    821a:	3201      	adds	r2, #1
    821c:	981d      	ldr	r0, [sp, #116]	; 0x74
    821e:	3101      	adds	r1, #1
    8220:	2a07      	cmp	r2, #7
    8222:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    8226:	6018      	str	r0, [r3, #0]
    8228:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    822c:	f300 8179 	bgt.w	8522 <_vfprintf_r+0x1592>
    8230:	3308      	adds	r3, #8
    8232:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    8236:	427f      	negs	r7, r7
    8238:	2f00      	cmp	r7, #0
    823a:	f340 81b3 	ble.w	85a4 <_vfprintf_r+0x1614>
    823e:	2f10      	cmp	r7, #16
    8240:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 8894 <_vfprintf_r+0x1904>
    8244:	f340 81d2 	ble.w	85ec <_vfprintf_r+0x165c>
    8248:	4642      	mov	r2, r8
    824a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    824e:	46a8      	mov	r8, r5
    8250:	2410      	movs	r4, #16
    8252:	f10a 0a0c 	add.w	sl, sl, #12
    8256:	4615      	mov	r5, r2
    8258:	e003      	b.n	8262 <_vfprintf_r+0x12d2>
    825a:	3f10      	subs	r7, #16
    825c:	2f10      	cmp	r7, #16
    825e:	f340 81c2 	ble.w	85e6 <_vfprintf_r+0x1656>
    8262:	605c      	str	r4, [r3, #4]
    8264:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    8268:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    826c:	3201      	adds	r2, #1
    826e:	601d      	str	r5, [r3, #0]
    8270:	3110      	adds	r1, #16
    8272:	2a07      	cmp	r2, #7
    8274:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    8278:	f103 0308 	add.w	r3, r3, #8
    827c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    8280:	ddeb      	ble.n	825a <_vfprintf_r+0x12ca>
    8282:	4648      	mov	r0, r9
    8284:	4631      	mov	r1, r6
    8286:	4652      	mov	r2, sl
    8288:	f7fe fe74 	bl	6f74 <__sprint_r>
    828c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    8290:	3304      	adds	r3, #4
    8292:	2800      	cmp	r0, #0
    8294:	d0e1      	beq.n	825a <_vfprintf_r+0x12ca>
    8296:	f7fe bf9b 	b.w	71d0 <_vfprintf_r+0x240>
    829a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    829c:	1c6b      	adds	r3, r5, #1
    829e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    82a0:	f042 0220 	orr.w	r2, r2, #32
    82a4:	920a      	str	r2, [sp, #40]	; 0x28
    82a6:	786a      	ldrb	r2, [r5, #1]
    82a8:	910b      	str	r1, [sp, #44]	; 0x2c
    82aa:	f7fe bf1c 	b.w	70e6 <_vfprintf_r+0x156>
    82ae:	4650      	mov	r0, sl
    82b0:	4641      	mov	r1, r8
    82b2:	f002 fff1 	bl	b298 <__isnand>
    82b6:	2800      	cmp	r0, #0
    82b8:	f040 80ff 	bne.w	84ba <_vfprintf_r+0x152a>
    82bc:	f1b7 3fff 	cmp.w	r7, #4294967295
    82c0:	f000 8251 	beq.w	8766 <_vfprintf_r+0x17d6>
    82c4:	9816      	ldr	r0, [sp, #88]	; 0x58
    82c6:	2867      	cmp	r0, #103	; 0x67
    82c8:	bf14      	ite	ne
    82ca:	2300      	movne	r3, #0
    82cc:	2301      	moveq	r3, #1
    82ce:	2847      	cmp	r0, #71	; 0x47
    82d0:	bf08      	it	eq
    82d2:	f043 0301 	orreq.w	r3, r3, #1
    82d6:	b113      	cbz	r3, 82de <_vfprintf_r+0x134e>
    82d8:	2f00      	cmp	r7, #0
    82da:	bf08      	it	eq
    82dc:	2701      	moveq	r7, #1
    82de:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    82e2:	4643      	mov	r3, r8
    82e4:	4652      	mov	r2, sl
    82e6:	990a      	ldr	r1, [sp, #40]	; 0x28
    82e8:	e9c0 2300 	strd	r2, r3, [r0]
    82ec:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    82f0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    82f4:	910a      	str	r1, [sp, #40]	; 0x28
    82f6:	2b00      	cmp	r3, #0
    82f8:	f2c0 8264 	blt.w	87c4 <_vfprintf_r+0x1834>
    82fc:	2100      	movs	r1, #0
    82fe:	9117      	str	r1, [sp, #92]	; 0x5c
    8300:	9816      	ldr	r0, [sp, #88]	; 0x58
    8302:	2866      	cmp	r0, #102	; 0x66
    8304:	bf14      	ite	ne
    8306:	2300      	movne	r3, #0
    8308:	2301      	moveq	r3, #1
    830a:	2846      	cmp	r0, #70	; 0x46
    830c:	bf08      	it	eq
    830e:	f043 0301 	orreq.w	r3, r3, #1
    8312:	9310      	str	r3, [sp, #64]	; 0x40
    8314:	2b00      	cmp	r3, #0
    8316:	f000 81d1 	beq.w	86bc <_vfprintf_r+0x172c>
    831a:	46bc      	mov	ip, r7
    831c:	2303      	movs	r3, #3
    831e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    8322:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    8326:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    832a:	4648      	mov	r0, r9
    832c:	9300      	str	r3, [sp, #0]
    832e:	9102      	str	r1, [sp, #8]
    8330:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    8334:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8338:	310c      	adds	r1, #12
    833a:	f8cd c004 	str.w	ip, [sp, #4]
    833e:	9103      	str	r1, [sp, #12]
    8340:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    8344:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    8348:	9104      	str	r1, [sp, #16]
    834a:	f000 fbc5 	bl	8ad8 <_dtoa_r>
    834e:	9a16      	ldr	r2, [sp, #88]	; 0x58
    8350:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    8354:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    8358:	bf18      	it	ne
    835a:	2301      	movne	r3, #1
    835c:	2a47      	cmp	r2, #71	; 0x47
    835e:	bf0c      	ite	eq
    8360:	2300      	moveq	r3, #0
    8362:	f003 0301 	andne.w	r3, r3, #1
    8366:	9013      	str	r0, [sp, #76]	; 0x4c
    8368:	b933      	cbnz	r3, 8378 <_vfprintf_r+0x13e8>
    836a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    836c:	f013 0f01 	tst.w	r3, #1
    8370:	bf08      	it	eq
    8372:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    8376:	d016      	beq.n	83a6 <_vfprintf_r+0x1416>
    8378:	9813      	ldr	r0, [sp, #76]	; 0x4c
    837a:	9910      	ldr	r1, [sp, #64]	; 0x40
    837c:	eb00 0b0c 	add.w	fp, r0, ip
    8380:	b131      	cbz	r1, 8390 <_vfprintf_r+0x1400>
    8382:	7803      	ldrb	r3, [r0, #0]
    8384:	2b30      	cmp	r3, #48	; 0x30
    8386:	f000 80da 	beq.w	853e <_vfprintf_r+0x15ae>
    838a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    838e:	449b      	add	fp, r3
    8390:	4650      	mov	r0, sl
    8392:	2200      	movs	r2, #0
    8394:	2300      	movs	r3, #0
    8396:	4641      	mov	r1, r8
    8398:	f003 fb56 	bl	ba48 <__aeabi_dcmpeq>
    839c:	2800      	cmp	r0, #0
    839e:	f000 81c2 	beq.w	8726 <_vfprintf_r+0x1796>
    83a2:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    83a6:	9a16      	ldr	r2, [sp, #88]	; 0x58
    83a8:	9813      	ldr	r0, [sp, #76]	; 0x4c
    83aa:	2a67      	cmp	r2, #103	; 0x67
    83ac:	bf14      	ite	ne
    83ae:	2300      	movne	r3, #0
    83b0:	2301      	moveq	r3, #1
    83b2:	2a47      	cmp	r2, #71	; 0x47
    83b4:	bf08      	it	eq
    83b6:	f043 0301 	orreq.w	r3, r3, #1
    83ba:	ebc0 000b 	rsb	r0, r0, fp
    83be:	901a      	str	r0, [sp, #104]	; 0x68
    83c0:	2b00      	cmp	r3, #0
    83c2:	f000 818a 	beq.w	86da <_vfprintf_r+0x174a>
    83c6:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    83ca:	f111 0f03 	cmn.w	r1, #3
    83ce:	9110      	str	r1, [sp, #64]	; 0x40
    83d0:	db02      	blt.n	83d8 <_vfprintf_r+0x1448>
    83d2:	428f      	cmp	r7, r1
    83d4:	f280 818c 	bge.w	86f0 <_vfprintf_r+0x1760>
    83d8:	9a16      	ldr	r2, [sp, #88]	; 0x58
    83da:	3a02      	subs	r2, #2
    83dc:	9216      	str	r2, [sp, #88]	; 0x58
    83de:	9910      	ldr	r1, [sp, #64]	; 0x40
    83e0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    83e2:	1e4b      	subs	r3, r1, #1
    83e4:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    83e8:	2b00      	cmp	r3, #0
    83ea:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    83ee:	f2c0 8234 	blt.w	885a <_vfprintf_r+0x18ca>
    83f2:	222b      	movs	r2, #43	; 0x2b
    83f4:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    83f8:	2b09      	cmp	r3, #9
    83fa:	f300 81b6 	bgt.w	876a <_vfprintf_r+0x17da>
    83fe:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    8402:	3330      	adds	r3, #48	; 0x30
    8404:	3204      	adds	r2, #4
    8406:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    840a:	2330      	movs	r3, #48	; 0x30
    840c:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    8410:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    8414:	981a      	ldr	r0, [sp, #104]	; 0x68
    8416:	991a      	ldr	r1, [sp, #104]	; 0x68
    8418:	1ad3      	subs	r3, r2, r3
    841a:	1818      	adds	r0, r3, r0
    841c:	931c      	str	r3, [sp, #112]	; 0x70
    841e:	2901      	cmp	r1, #1
    8420:	9010      	str	r0, [sp, #64]	; 0x40
    8422:	f340 8210 	ble.w	8846 <_vfprintf_r+0x18b6>
    8426:	9810      	ldr	r0, [sp, #64]	; 0x40
    8428:	3001      	adds	r0, #1
    842a:	9010      	str	r0, [sp, #64]	; 0x40
    842c:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    8430:	910c      	str	r1, [sp, #48]	; 0x30
    8432:	9817      	ldr	r0, [sp, #92]	; 0x5c
    8434:	2800      	cmp	r0, #0
    8436:	f000 816e 	beq.w	8716 <_vfprintf_r+0x1786>
    843a:	232d      	movs	r3, #45	; 0x2d
    843c:	2100      	movs	r1, #0
    843e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    8442:	9117      	str	r1, [sp, #92]	; 0x5c
    8444:	f7fe bf74 	b.w	7330 <_vfprintf_r+0x3a0>
    8448:	9a10      	ldr	r2, [sp, #64]	; 0x40
    844a:	f04f 0c00 	mov.w	ip, #0
    844e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    8452:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    8456:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    845a:	920c      	str	r2, [sp, #48]	; 0x30
    845c:	f7fe bf67 	b.w	732e <_vfprintf_r+0x39e>
    8460:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8462:	f012 0f40 	tst.w	r2, #64	; 0x40
    8466:	bf17      	itett	ne
    8468:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    846a:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    846c:	9911      	ldrne	r1, [sp, #68]	; 0x44
    846e:	f100 0a04 	addne.w	sl, r0, #4
    8472:	bf11      	iteee	ne
    8474:	6803      	ldrne	r3, [r0, #0]
    8476:	f102 0a04 	addeq.w	sl, r2, #4
    847a:	6813      	ldreq	r3, [r2, #0]
    847c:	9811      	ldreq	r0, [sp, #68]	; 0x44
    847e:	bf14      	ite	ne
    8480:	8019      	strhne	r1, [r3, #0]
    8482:	6018      	streq	r0, [r3, #0]
    8484:	f7fe bdec 	b.w	7060 <_vfprintf_r+0xd0>
    8488:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    848a:	1d13      	adds	r3, r2, #4
    848c:	930b      	str	r3, [sp, #44]	; 0x2c
    848e:	6811      	ldr	r1, [r2, #0]
    8490:	2301      	movs	r3, #1
    8492:	1e0a      	subs	r2, r1, #0
    8494:	bf18      	it	ne
    8496:	2201      	movne	r2, #1
    8498:	468a      	mov	sl, r1
    849a:	f04f 0b00 	mov.w	fp, #0
    849e:	f7fe bf09 	b.w	72b4 <_vfprintf_r+0x324>
    84a2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    84a4:	1d02      	adds	r2, r0, #4
    84a6:	920b      	str	r2, [sp, #44]	; 0x2c
    84a8:	6801      	ldr	r1, [r0, #0]
    84aa:	1e0a      	subs	r2, r1, #0
    84ac:	bf18      	it	ne
    84ae:	2201      	movne	r2, #1
    84b0:	468a      	mov	sl, r1
    84b2:	f04f 0b00 	mov.w	fp, #0
    84b6:	f7fe befd 	b.w	72b4 <_vfprintf_r+0x324>
    84ba:	f64c 02cc 	movw	r2, #51404	; 0xc8cc
    84be:	f64c 03c8 	movw	r3, #51400	; 0xc8c8
    84c2:	9916      	ldr	r1, [sp, #88]	; 0x58
    84c4:	f2c0 0300 	movt	r3, #0
    84c8:	f2c0 0200 	movt	r2, #0
    84cc:	2003      	movs	r0, #3
    84ce:	2947      	cmp	r1, #71	; 0x47
    84d0:	bfd8      	it	le
    84d2:	461a      	movle	r2, r3
    84d4:	9213      	str	r2, [sp, #76]	; 0x4c
    84d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    84d8:	900c      	str	r0, [sp, #48]	; 0x30
    84da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    84de:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    84e2:	920a      	str	r2, [sp, #40]	; 0x28
    84e4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    84e8:	9010      	str	r0, [sp, #64]	; 0x40
    84ea:	f7fe bf20 	b.w	732e <_vfprintf_r+0x39e>
    84ee:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    84f2:	4648      	mov	r0, r9
    84f4:	4631      	mov	r1, r6
    84f6:	320c      	adds	r2, #12
    84f8:	f7fe fd3c 	bl	6f74 <__sprint_r>
    84fc:	2800      	cmp	r0, #0
    84fe:	f47e ae67 	bne.w	71d0 <_vfprintf_r+0x240>
    8502:	f7fe be62 	b.w	71ca <_vfprintf_r+0x23a>
    8506:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    850a:	4648      	mov	r0, r9
    850c:	4631      	mov	r1, r6
    850e:	320c      	adds	r2, #12
    8510:	f7fe fd30 	bl	6f74 <__sprint_r>
    8514:	2800      	cmp	r0, #0
    8516:	f47e ae5b 	bne.w	71d0 <_vfprintf_r+0x240>
    851a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    851e:	3304      	adds	r3, #4
    8520:	e66a      	b.n	81f8 <_vfprintf_r+0x1268>
    8522:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8526:	4648      	mov	r0, r9
    8528:	4631      	mov	r1, r6
    852a:	320c      	adds	r2, #12
    852c:	f7fe fd22 	bl	6f74 <__sprint_r>
    8530:	2800      	cmp	r0, #0
    8532:	f47e ae4d 	bne.w	71d0 <_vfprintf_r+0x240>
    8536:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    853a:	3304      	adds	r3, #4
    853c:	e679      	b.n	8232 <_vfprintf_r+0x12a2>
    853e:	4650      	mov	r0, sl
    8540:	2200      	movs	r2, #0
    8542:	2300      	movs	r3, #0
    8544:	4641      	mov	r1, r8
    8546:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    854a:	f003 fa7d 	bl	ba48 <__aeabi_dcmpeq>
    854e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    8552:	2800      	cmp	r0, #0
    8554:	f47f af19 	bne.w	838a <_vfprintf_r+0x13fa>
    8558:	f1cc 0301 	rsb	r3, ip, #1
    855c:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    8560:	e715      	b.n	838e <_vfprintf_r+0x13fe>
    8562:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    8564:	4252      	negs	r2, r2
    8566:	920f      	str	r2, [sp, #60]	; 0x3c
    8568:	f7ff b887 	b.w	767a <_vfprintf_r+0x6ea>
    856c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8570:	4648      	mov	r0, r9
    8572:	4631      	mov	r1, r6
    8574:	320c      	adds	r2, #12
    8576:	f7fe fcfd 	bl	6f74 <__sprint_r>
    857a:	2800      	cmp	r0, #0
    857c:	f47e ae28 	bne.w	71d0 <_vfprintf_r+0x240>
    8580:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    8584:	3304      	adds	r3, #4
    8586:	f7ff ba93 	b.w	7ab0 <_vfprintf_r+0xb20>
    858a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    858e:	4648      	mov	r0, r9
    8590:	4631      	mov	r1, r6
    8592:	320c      	adds	r2, #12
    8594:	f7fe fcee 	bl	6f74 <__sprint_r>
    8598:	2800      	cmp	r0, #0
    859a:	f47e ae19 	bne.w	71d0 <_vfprintf_r+0x240>
    859e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    85a2:	3304      	adds	r3, #4
    85a4:	991a      	ldr	r1, [sp, #104]	; 0x68
    85a6:	9813      	ldr	r0, [sp, #76]	; 0x4c
    85a8:	6059      	str	r1, [r3, #4]
    85aa:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    85ae:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    85b2:	6018      	str	r0, [r3, #0]
    85b4:	3201      	adds	r2, #1
    85b6:	981a      	ldr	r0, [sp, #104]	; 0x68
    85b8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    85bc:	1809      	adds	r1, r1, r0
    85be:	2a07      	cmp	r2, #7
    85c0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    85c4:	f73f ab46 	bgt.w	7c54 <_vfprintf_r+0xcc4>
    85c8:	3308      	adds	r3, #8
    85ca:	f7fe bfa8 	b.w	751e <_vfprintf_r+0x58e>
    85ce:	2100      	movs	r1, #0
    85d0:	9117      	str	r1, [sp, #92]	; 0x5c
    85d2:	f7fd f9cb 	bl	596c <strlen>
    85d6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    85da:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    85de:	9010      	str	r0, [sp, #64]	; 0x40
    85e0:	920c      	str	r2, [sp, #48]	; 0x30
    85e2:	f7fe bea4 	b.w	732e <_vfprintf_r+0x39e>
    85e6:	462a      	mov	r2, r5
    85e8:	4645      	mov	r5, r8
    85ea:	4690      	mov	r8, r2
    85ec:	605f      	str	r7, [r3, #4]
    85ee:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    85f2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    85f6:	3201      	adds	r2, #1
    85f8:	f8c3 8000 	str.w	r8, [r3]
    85fc:	19c9      	adds	r1, r1, r7
    85fe:	2a07      	cmp	r2, #7
    8600:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    8604:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    8608:	dcbf      	bgt.n	858a <_vfprintf_r+0x15fa>
    860a:	3308      	adds	r3, #8
    860c:	e7ca      	b.n	85a4 <_vfprintf_r+0x1614>
    860e:	9a18      	ldr	r2, [sp, #96]	; 0x60
    8610:	9913      	ldr	r1, [sp, #76]	; 0x4c
    8612:	1a51      	subs	r1, r2, r1
    8614:	9110      	str	r1, [sp, #64]	; 0x40
    8616:	f7fe be82 	b.w	731e <_vfprintf_r+0x38e>
    861a:	4648      	mov	r0, r9
    861c:	4631      	mov	r1, r6
    861e:	f000 f949 	bl	88b4 <__swsetup_r>
    8622:	2800      	cmp	r0, #0
    8624:	f47e add8 	bne.w	71d8 <_vfprintf_r+0x248>
    8628:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    862c:	fa1f f38c 	uxth.w	r3, ip
    8630:	f7fe bcf6 	b.w	7020 <_vfprintf_r+0x90>
    8634:	2f06      	cmp	r7, #6
    8636:	bf28      	it	cs
    8638:	2706      	movcs	r7, #6
    863a:	f64c 01e4 	movw	r1, #51428	; 0xc8e4
    863e:	f2c0 0100 	movt	r1, #0
    8642:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    8646:	9710      	str	r7, [sp, #64]	; 0x40
    8648:	9113      	str	r1, [sp, #76]	; 0x4c
    864a:	920c      	str	r2, [sp, #48]	; 0x30
    864c:	f7fe bfe8 	b.w	7620 <_vfprintf_r+0x690>
    8650:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8654:	4648      	mov	r0, r9
    8656:	4631      	mov	r1, r6
    8658:	320c      	adds	r2, #12
    865a:	f7fe fc8b 	bl	6f74 <__sprint_r>
    865e:	2800      	cmp	r0, #0
    8660:	f47e adb6 	bne.w	71d0 <_vfprintf_r+0x240>
    8664:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    8668:	3304      	adds	r3, #4
    866a:	f7ff bbc8 	b.w	7dfe <_vfprintf_r+0xe6e>
    866e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8672:	4648      	mov	r0, r9
    8674:	4631      	mov	r1, r6
    8676:	320c      	adds	r2, #12
    8678:	f7fe fc7c 	bl	6f74 <__sprint_r>
    867c:	2800      	cmp	r0, #0
    867e:	f47e ada7 	bne.w	71d0 <_vfprintf_r+0x240>
    8682:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    8686:	3304      	adds	r3, #4
    8688:	f7ff bace 	b.w	7c28 <_vfprintf_r+0xc98>
    868c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8690:	4648      	mov	r0, r9
    8692:	4631      	mov	r1, r6
    8694:	320c      	adds	r2, #12
    8696:	f7fe fc6d 	bl	6f74 <__sprint_r>
    869a:	2800      	cmp	r0, #0
    869c:	f47e ad98 	bne.w	71d0 <_vfprintf_r+0x240>
    86a0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    86a4:	3404      	adds	r4, #4
    86a6:	f7ff baa9 	b.w	7bfc <_vfprintf_r+0xc6c>
    86aa:	9710      	str	r7, [sp, #64]	; 0x40
    86ac:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    86b0:	9017      	str	r0, [sp, #92]	; 0x5c
    86b2:	970c      	str	r7, [sp, #48]	; 0x30
    86b4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    86b8:	f7fe be39 	b.w	732e <_vfprintf_r+0x39e>
    86bc:	9916      	ldr	r1, [sp, #88]	; 0x58
    86be:	2965      	cmp	r1, #101	; 0x65
    86c0:	bf14      	ite	ne
    86c2:	2300      	movne	r3, #0
    86c4:	2301      	moveq	r3, #1
    86c6:	2945      	cmp	r1, #69	; 0x45
    86c8:	bf08      	it	eq
    86ca:	f043 0301 	orreq.w	r3, r3, #1
    86ce:	2b00      	cmp	r3, #0
    86d0:	d046      	beq.n	8760 <_vfprintf_r+0x17d0>
    86d2:	f107 0c01 	add.w	ip, r7, #1
    86d6:	2302      	movs	r3, #2
    86d8:	e621      	b.n	831e <_vfprintf_r+0x138e>
    86da:	9b16      	ldr	r3, [sp, #88]	; 0x58
    86dc:	2b65      	cmp	r3, #101	; 0x65
    86de:	dd76      	ble.n	87ce <_vfprintf_r+0x183e>
    86e0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    86e2:	2a66      	cmp	r2, #102	; 0x66
    86e4:	bf1c      	itt	ne
    86e6:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    86ea:	9310      	strne	r3, [sp, #64]	; 0x40
    86ec:	f000 8083 	beq.w	87f6 <_vfprintf_r+0x1866>
    86f0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    86f2:	9810      	ldr	r0, [sp, #64]	; 0x40
    86f4:	4283      	cmp	r3, r0
    86f6:	dc6e      	bgt.n	87d6 <_vfprintf_r+0x1846>
    86f8:	990a      	ldr	r1, [sp, #40]	; 0x28
    86fa:	f011 0f01 	tst.w	r1, #1
    86fe:	f040 808e 	bne.w	881e <_vfprintf_r+0x188e>
    8702:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    8706:	2367      	movs	r3, #103	; 0x67
    8708:	920c      	str	r2, [sp, #48]	; 0x30
    870a:	9316      	str	r3, [sp, #88]	; 0x58
    870c:	e691      	b.n	8432 <_vfprintf_r+0x14a2>
    870e:	2700      	movs	r7, #0
    8710:	461d      	mov	r5, r3
    8712:	f7fe bce9 	b.w	70e8 <_vfprintf_r+0x158>
    8716:	9910      	ldr	r1, [sp, #64]	; 0x40
    8718:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    871c:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    8720:	910c      	str	r1, [sp, #48]	; 0x30
    8722:	f7fe be04 	b.w	732e <_vfprintf_r+0x39e>
    8726:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    872a:	459b      	cmp	fp, r3
    872c:	bf98      	it	ls
    872e:	469b      	movls	fp, r3
    8730:	f67f ae39 	bls.w	83a6 <_vfprintf_r+0x1416>
    8734:	2230      	movs	r2, #48	; 0x30
    8736:	f803 2b01 	strb.w	r2, [r3], #1
    873a:	459b      	cmp	fp, r3
    873c:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    8740:	d8f9      	bhi.n	8736 <_vfprintf_r+0x17a6>
    8742:	e630      	b.n	83a6 <_vfprintf_r+0x1416>
    8744:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    8748:	4648      	mov	r0, r9
    874a:	4631      	mov	r1, r6
    874c:	320c      	adds	r2, #12
    874e:	f7fe fc11 	bl	6f74 <__sprint_r>
    8752:	2800      	cmp	r0, #0
    8754:	f47e ad3c 	bne.w	71d0 <_vfprintf_r+0x240>
    8758:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    875c:	3304      	adds	r3, #4
    875e:	e508      	b.n	8172 <_vfprintf_r+0x11e2>
    8760:	46bc      	mov	ip, r7
    8762:	3302      	adds	r3, #2
    8764:	e5db      	b.n	831e <_vfprintf_r+0x138e>
    8766:	3707      	adds	r7, #7
    8768:	e5b9      	b.n	82de <_vfprintf_r+0x134e>
    876a:	f246 6c67 	movw	ip, #26215	; 0x6667
    876e:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    8772:	3103      	adds	r1, #3
    8774:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    8778:	fb8c 2003 	smull	r2, r0, ip, r3
    877c:	17da      	asrs	r2, r3, #31
    877e:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    8782:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    8786:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    878a:	4613      	mov	r3, r2
    878c:	3030      	adds	r0, #48	; 0x30
    878e:	2a09      	cmp	r2, #9
    8790:	f801 0d01 	strb.w	r0, [r1, #-1]!
    8794:	dcf0      	bgt.n	8778 <_vfprintf_r+0x17e8>
    8796:	3330      	adds	r3, #48	; 0x30
    8798:	1e48      	subs	r0, r1, #1
    879a:	b2da      	uxtb	r2, r3
    879c:	f801 2c01 	strb.w	r2, [r1, #-1]
    87a0:	9b07      	ldr	r3, [sp, #28]
    87a2:	4283      	cmp	r3, r0
    87a4:	d96a      	bls.n	887c <_vfprintf_r+0x18ec>
    87a6:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    87aa:	3303      	adds	r3, #3
    87ac:	e001      	b.n	87b2 <_vfprintf_r+0x1822>
    87ae:	f811 2b01 	ldrb.w	r2, [r1], #1
    87b2:	f803 2c01 	strb.w	r2, [r3, #-1]
    87b6:	461a      	mov	r2, r3
    87b8:	f8dd c01c 	ldr.w	ip, [sp, #28]
    87bc:	3301      	adds	r3, #1
    87be:	458c      	cmp	ip, r1
    87c0:	d8f5      	bhi.n	87ae <_vfprintf_r+0x181e>
    87c2:	e625      	b.n	8410 <_vfprintf_r+0x1480>
    87c4:	222d      	movs	r2, #45	; 0x2d
    87c6:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    87ca:	9217      	str	r2, [sp, #92]	; 0x5c
    87cc:	e598      	b.n	8300 <_vfprintf_r+0x1370>
    87ce:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    87d2:	9010      	str	r0, [sp, #64]	; 0x40
    87d4:	e603      	b.n	83de <_vfprintf_r+0x144e>
    87d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    87d8:	991a      	ldr	r1, [sp, #104]	; 0x68
    87da:	2b00      	cmp	r3, #0
    87dc:	bfda      	itte	le
    87de:	9810      	ldrle	r0, [sp, #64]	; 0x40
    87e0:	f1c0 0302 	rsble	r3, r0, #2
    87e4:	2301      	movgt	r3, #1
    87e6:	185b      	adds	r3, r3, r1
    87e8:	2267      	movs	r2, #103	; 0x67
    87ea:	9310      	str	r3, [sp, #64]	; 0x40
    87ec:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    87f0:	9216      	str	r2, [sp, #88]	; 0x58
    87f2:	930c      	str	r3, [sp, #48]	; 0x30
    87f4:	e61d      	b.n	8432 <_vfprintf_r+0x14a2>
    87f6:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    87fa:	2800      	cmp	r0, #0
    87fc:	9010      	str	r0, [sp, #64]	; 0x40
    87fe:	dd31      	ble.n	8864 <_vfprintf_r+0x18d4>
    8800:	b91f      	cbnz	r7, 880a <_vfprintf_r+0x187a>
    8802:	990a      	ldr	r1, [sp, #40]	; 0x28
    8804:	f011 0f01 	tst.w	r1, #1
    8808:	d00e      	beq.n	8828 <_vfprintf_r+0x1898>
    880a:	9810      	ldr	r0, [sp, #64]	; 0x40
    880c:	2166      	movs	r1, #102	; 0x66
    880e:	9116      	str	r1, [sp, #88]	; 0x58
    8810:	1c43      	adds	r3, r0, #1
    8812:	19db      	adds	r3, r3, r7
    8814:	9310      	str	r3, [sp, #64]	; 0x40
    8816:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    881a:	920c      	str	r2, [sp, #48]	; 0x30
    881c:	e609      	b.n	8432 <_vfprintf_r+0x14a2>
    881e:	9810      	ldr	r0, [sp, #64]	; 0x40
    8820:	2167      	movs	r1, #103	; 0x67
    8822:	9116      	str	r1, [sp, #88]	; 0x58
    8824:	3001      	adds	r0, #1
    8826:	9010      	str	r0, [sp, #64]	; 0x40
    8828:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    882c:	920c      	str	r2, [sp, #48]	; 0x30
    882e:	e600      	b.n	8432 <_vfprintf_r+0x14a2>
    8830:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8832:	781a      	ldrb	r2, [r3, #0]
    8834:	680f      	ldr	r7, [r1, #0]
    8836:	3104      	adds	r1, #4
    8838:	910b      	str	r1, [sp, #44]	; 0x2c
    883a:	2f00      	cmp	r7, #0
    883c:	bfb8      	it	lt
    883e:	f04f 37ff 	movlt.w	r7, #4294967295
    8842:	f7fe bc50 	b.w	70e6 <_vfprintf_r+0x156>
    8846:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8848:	f012 0f01 	tst.w	r2, #1
    884c:	bf04      	itt	eq
    884e:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    8852:	930c      	streq	r3, [sp, #48]	; 0x30
    8854:	f43f aded 	beq.w	8432 <_vfprintf_r+0x14a2>
    8858:	e5e5      	b.n	8426 <_vfprintf_r+0x1496>
    885a:	222d      	movs	r2, #45	; 0x2d
    885c:	425b      	negs	r3, r3
    885e:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    8862:	e5c9      	b.n	83f8 <_vfprintf_r+0x1468>
    8864:	b977      	cbnz	r7, 8884 <_vfprintf_r+0x18f4>
    8866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    8868:	f013 0f01 	tst.w	r3, #1
    886c:	d10a      	bne.n	8884 <_vfprintf_r+0x18f4>
    886e:	f04f 0c01 	mov.w	ip, #1
    8872:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    8876:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    887a:	e5da      	b.n	8432 <_vfprintf_r+0x14a2>
    887c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    8880:	3202      	adds	r2, #2
    8882:	e5c5      	b.n	8410 <_vfprintf_r+0x1480>
    8884:	3702      	adds	r7, #2
    8886:	2166      	movs	r1, #102	; 0x66
    8888:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    888c:	9710      	str	r7, [sp, #64]	; 0x40
    888e:	9116      	str	r1, [sp, #88]	; 0x58
    8890:	920c      	str	r2, [sp, #48]	; 0x30
    8892:	e5ce      	b.n	8432 <_vfprintf_r+0x14a2>
    8894:	0000c900 	.word	0x0000c900

00008898 <vfprintf>:
    8898:	b410      	push	{r4}
    889a:	f64d 5468 	movw	r4, #56680	; 0xdd68
    889e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    88a2:	468c      	mov	ip, r1
    88a4:	4613      	mov	r3, r2
    88a6:	4601      	mov	r1, r0
    88a8:	4662      	mov	r2, ip
    88aa:	6820      	ldr	r0, [r4, #0]
    88ac:	bc10      	pop	{r4}
    88ae:	f7fe bb6f 	b.w	6f90 <_vfprintf_r>
    88b2:	bf00      	nop

000088b4 <__swsetup_r>:
    88b4:	b570      	push	{r4, r5, r6, lr}
    88b6:	f64d 5568 	movw	r5, #56680	; 0xdd68
    88ba:	f2c2 0500 	movt	r5, #8192	; 0x2000
    88be:	4606      	mov	r6, r0
    88c0:	460c      	mov	r4, r1
    88c2:	6828      	ldr	r0, [r5, #0]
    88c4:	b110      	cbz	r0, 88cc <__swsetup_r+0x18>
    88c6:	6983      	ldr	r3, [r0, #24]
    88c8:	2b00      	cmp	r3, #0
    88ca:	d036      	beq.n	893a <__swsetup_r+0x86>
    88cc:	f64c 1320 	movw	r3, #51488	; 0xc920
    88d0:	f2c0 0300 	movt	r3, #0
    88d4:	429c      	cmp	r4, r3
    88d6:	d038      	beq.n	894a <__swsetup_r+0x96>
    88d8:	f64c 1340 	movw	r3, #51520	; 0xc940
    88dc:	f2c0 0300 	movt	r3, #0
    88e0:	429c      	cmp	r4, r3
    88e2:	d041      	beq.n	8968 <__swsetup_r+0xb4>
    88e4:	f64c 1360 	movw	r3, #51552	; 0xc960
    88e8:	f2c0 0300 	movt	r3, #0
    88ec:	429c      	cmp	r4, r3
    88ee:	bf04      	itt	eq
    88f0:	682b      	ldreq	r3, [r5, #0]
    88f2:	68dc      	ldreq	r4, [r3, #12]
    88f4:	89a2      	ldrh	r2, [r4, #12]
    88f6:	4611      	mov	r1, r2
    88f8:	b293      	uxth	r3, r2
    88fa:	f013 0f08 	tst.w	r3, #8
    88fe:	4618      	mov	r0, r3
    8900:	bf18      	it	ne
    8902:	6922      	ldrne	r2, [r4, #16]
    8904:	d033      	beq.n	896e <__swsetup_r+0xba>
    8906:	b31a      	cbz	r2, 8950 <__swsetup_r+0x9c>
    8908:	f013 0101 	ands.w	r1, r3, #1
    890c:	d007      	beq.n	891e <__swsetup_r+0x6a>
    890e:	6963      	ldr	r3, [r4, #20]
    8910:	2100      	movs	r1, #0
    8912:	60a1      	str	r1, [r4, #8]
    8914:	425b      	negs	r3, r3
    8916:	61a3      	str	r3, [r4, #24]
    8918:	b142      	cbz	r2, 892c <__swsetup_r+0x78>
    891a:	2000      	movs	r0, #0
    891c:	bd70      	pop	{r4, r5, r6, pc}
    891e:	f013 0f02 	tst.w	r3, #2
    8922:	bf08      	it	eq
    8924:	6961      	ldreq	r1, [r4, #20]
    8926:	60a1      	str	r1, [r4, #8]
    8928:	2a00      	cmp	r2, #0
    892a:	d1f6      	bne.n	891a <__swsetup_r+0x66>
    892c:	89a3      	ldrh	r3, [r4, #12]
    892e:	f013 0f80 	tst.w	r3, #128	; 0x80
    8932:	d0f2      	beq.n	891a <__swsetup_r+0x66>
    8934:	f04f 30ff 	mov.w	r0, #4294967295
    8938:	bd70      	pop	{r4, r5, r6, pc}
    893a:	f001 f989 	bl	9c50 <__sinit>
    893e:	f64c 1320 	movw	r3, #51488	; 0xc920
    8942:	f2c0 0300 	movt	r3, #0
    8946:	429c      	cmp	r4, r3
    8948:	d1c6      	bne.n	88d8 <__swsetup_r+0x24>
    894a:	682b      	ldr	r3, [r5, #0]
    894c:	685c      	ldr	r4, [r3, #4]
    894e:	e7d1      	b.n	88f4 <__swsetup_r+0x40>
    8950:	f403 7120 	and.w	r1, r3, #640	; 0x280
    8954:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    8958:	d0d6      	beq.n	8908 <__swsetup_r+0x54>
    895a:	4630      	mov	r0, r6
    895c:	4621      	mov	r1, r4
    895e:	f001 fcff 	bl	a360 <__smakebuf_r>
    8962:	89a3      	ldrh	r3, [r4, #12]
    8964:	6922      	ldr	r2, [r4, #16]
    8966:	e7cf      	b.n	8908 <__swsetup_r+0x54>
    8968:	682b      	ldr	r3, [r5, #0]
    896a:	689c      	ldr	r4, [r3, #8]
    896c:	e7c2      	b.n	88f4 <__swsetup_r+0x40>
    896e:	f013 0f10 	tst.w	r3, #16
    8972:	d0df      	beq.n	8934 <__swsetup_r+0x80>
    8974:	f013 0f04 	tst.w	r3, #4
    8978:	bf08      	it	eq
    897a:	6922      	ldreq	r2, [r4, #16]
    897c:	d017      	beq.n	89ae <__swsetup_r+0xfa>
    897e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    8980:	b151      	cbz	r1, 8998 <__swsetup_r+0xe4>
    8982:	f104 0344 	add.w	r3, r4, #68	; 0x44
    8986:	4299      	cmp	r1, r3
    8988:	d003      	beq.n	8992 <__swsetup_r+0xde>
    898a:	4630      	mov	r0, r6
    898c:	f001 f9e4 	bl	9d58 <_free_r>
    8990:	89a2      	ldrh	r2, [r4, #12]
    8992:	b290      	uxth	r0, r2
    8994:	2300      	movs	r3, #0
    8996:	6363      	str	r3, [r4, #52]	; 0x34
    8998:	6922      	ldr	r2, [r4, #16]
    899a:	f64f 71db 	movw	r1, #65499	; 0xffdb
    899e:	f2c0 0100 	movt	r1, #0
    89a2:	2300      	movs	r3, #0
    89a4:	ea00 0101 	and.w	r1, r0, r1
    89a8:	6063      	str	r3, [r4, #4]
    89aa:	81a1      	strh	r1, [r4, #12]
    89ac:	6022      	str	r2, [r4, #0]
    89ae:	f041 0308 	orr.w	r3, r1, #8
    89b2:	81a3      	strh	r3, [r4, #12]
    89b4:	b29b      	uxth	r3, r3
    89b6:	e7a6      	b.n	8906 <__swsetup_r+0x52>

000089b8 <quorem>:
    89b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    89bc:	6903      	ldr	r3, [r0, #16]
    89be:	690e      	ldr	r6, [r1, #16]
    89c0:	4682      	mov	sl, r0
    89c2:	4689      	mov	r9, r1
    89c4:	429e      	cmp	r6, r3
    89c6:	f300 8083 	bgt.w	8ad0 <quorem+0x118>
    89ca:	1cf2      	adds	r2, r6, #3
    89cc:	f101 0514 	add.w	r5, r1, #20
    89d0:	f100 0414 	add.w	r4, r0, #20
    89d4:	3e01      	subs	r6, #1
    89d6:	0092      	lsls	r2, r2, #2
    89d8:	188b      	adds	r3, r1, r2
    89da:	1812      	adds	r2, r2, r0
    89dc:	f103 0804 	add.w	r8, r3, #4
    89e0:	6859      	ldr	r1, [r3, #4]
    89e2:	6850      	ldr	r0, [r2, #4]
    89e4:	3101      	adds	r1, #1
    89e6:	f002 fe9b 	bl	b720 <__aeabi_uidiv>
    89ea:	4607      	mov	r7, r0
    89ec:	2800      	cmp	r0, #0
    89ee:	d039      	beq.n	8a64 <quorem+0xac>
    89f0:	2300      	movs	r3, #0
    89f2:	469c      	mov	ip, r3
    89f4:	461a      	mov	r2, r3
    89f6:	58e9      	ldr	r1, [r5, r3]
    89f8:	58e0      	ldr	r0, [r4, r3]
    89fa:	fa1f fe81 	uxth.w	lr, r1
    89fe:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    8a02:	b281      	uxth	r1, r0
    8a04:	fb0e ce07 	mla	lr, lr, r7, ip
    8a08:	1851      	adds	r1, r2, r1
    8a0a:	fb0b fc07 	mul.w	ip, fp, r7
    8a0e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    8a12:	fa1f fe8e 	uxth.w	lr, lr
    8a16:	ebce 0101 	rsb	r1, lr, r1
    8a1a:	fa1f f28c 	uxth.w	r2, ip
    8a1e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    8a22:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    8a26:	fa1f fe81 	uxth.w	lr, r1
    8a2a:	eb02 4221 	add.w	r2, r2, r1, asr #16
    8a2e:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    8a32:	50e1      	str	r1, [r4, r3]
    8a34:	3304      	adds	r3, #4
    8a36:	1412      	asrs	r2, r2, #16
    8a38:	1959      	adds	r1, r3, r5
    8a3a:	4588      	cmp	r8, r1
    8a3c:	d2db      	bcs.n	89f6 <quorem+0x3e>
    8a3e:	1d32      	adds	r2, r6, #4
    8a40:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    8a44:	6859      	ldr	r1, [r3, #4]
    8a46:	b969      	cbnz	r1, 8a64 <quorem+0xac>
    8a48:	429c      	cmp	r4, r3
    8a4a:	d209      	bcs.n	8a60 <quorem+0xa8>
    8a4c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    8a50:	b112      	cbz	r2, 8a58 <quorem+0xa0>
    8a52:	e005      	b.n	8a60 <quorem+0xa8>
    8a54:	681a      	ldr	r2, [r3, #0]
    8a56:	b91a      	cbnz	r2, 8a60 <quorem+0xa8>
    8a58:	3b04      	subs	r3, #4
    8a5a:	3e01      	subs	r6, #1
    8a5c:	429c      	cmp	r4, r3
    8a5e:	d3f9      	bcc.n	8a54 <quorem+0x9c>
    8a60:	f8ca 6010 	str.w	r6, [sl, #16]
    8a64:	4649      	mov	r1, r9
    8a66:	4650      	mov	r0, sl
    8a68:	f001 fdd0 	bl	a60c <__mcmp>
    8a6c:	2800      	cmp	r0, #0
    8a6e:	db2c      	blt.n	8aca <quorem+0x112>
    8a70:	2300      	movs	r3, #0
    8a72:	3701      	adds	r7, #1
    8a74:	469c      	mov	ip, r3
    8a76:	58ea      	ldr	r2, [r5, r3]
    8a78:	58e0      	ldr	r0, [r4, r3]
    8a7a:	b291      	uxth	r1, r2
    8a7c:	0c12      	lsrs	r2, r2, #16
    8a7e:	fa1f f980 	uxth.w	r9, r0
    8a82:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    8a86:	ebc1 0109 	rsb	r1, r1, r9
    8a8a:	4461      	add	r1, ip
    8a8c:	eb02 4221 	add.w	r2, r2, r1, asr #16
    8a90:	b289      	uxth	r1, r1
    8a92:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    8a96:	50e1      	str	r1, [r4, r3]
    8a98:	3304      	adds	r3, #4
    8a9a:	ea4f 4c22 	mov.w	ip, r2, asr #16
    8a9e:	195a      	adds	r2, r3, r5
    8aa0:	4590      	cmp	r8, r2
    8aa2:	d2e8      	bcs.n	8a76 <quorem+0xbe>
    8aa4:	1d32      	adds	r2, r6, #4
    8aa6:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    8aaa:	6859      	ldr	r1, [r3, #4]
    8aac:	b969      	cbnz	r1, 8aca <quorem+0x112>
    8aae:	429c      	cmp	r4, r3
    8ab0:	d209      	bcs.n	8ac6 <quorem+0x10e>
    8ab2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    8ab6:	b112      	cbz	r2, 8abe <quorem+0x106>
    8ab8:	e005      	b.n	8ac6 <quorem+0x10e>
    8aba:	681a      	ldr	r2, [r3, #0]
    8abc:	b91a      	cbnz	r2, 8ac6 <quorem+0x10e>
    8abe:	3b04      	subs	r3, #4
    8ac0:	3e01      	subs	r6, #1
    8ac2:	429c      	cmp	r4, r3
    8ac4:	d3f9      	bcc.n	8aba <quorem+0x102>
    8ac6:	f8ca 6010 	str.w	r6, [sl, #16]
    8aca:	4638      	mov	r0, r7
    8acc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8ad0:	2000      	movs	r0, #0
    8ad2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8ad6:	bf00      	nop

00008ad8 <_dtoa_r>:
    8ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8adc:	6a46      	ldr	r6, [r0, #36]	; 0x24
    8ade:	b0a1      	sub	sp, #132	; 0x84
    8ae0:	4604      	mov	r4, r0
    8ae2:	4690      	mov	r8, r2
    8ae4:	4699      	mov	r9, r3
    8ae6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    8ae8:	2e00      	cmp	r6, #0
    8aea:	f000 8423 	beq.w	9334 <_dtoa_r+0x85c>
    8aee:	6832      	ldr	r2, [r6, #0]
    8af0:	b182      	cbz	r2, 8b14 <_dtoa_r+0x3c>
    8af2:	6a61      	ldr	r1, [r4, #36]	; 0x24
    8af4:	f04f 0c01 	mov.w	ip, #1
    8af8:	6876      	ldr	r6, [r6, #4]
    8afa:	4620      	mov	r0, r4
    8afc:	680b      	ldr	r3, [r1, #0]
    8afe:	6056      	str	r6, [r2, #4]
    8b00:	684a      	ldr	r2, [r1, #4]
    8b02:	4619      	mov	r1, r3
    8b04:	fa0c f202 	lsl.w	r2, ip, r2
    8b08:	609a      	str	r2, [r3, #8]
    8b0a:	f001 feb9 	bl	a880 <_Bfree>
    8b0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8b10:	2200      	movs	r2, #0
    8b12:	601a      	str	r2, [r3, #0]
    8b14:	f1b9 0600 	subs.w	r6, r9, #0
    8b18:	db38      	blt.n	8b8c <_dtoa_r+0xb4>
    8b1a:	2300      	movs	r3, #0
    8b1c:	602b      	str	r3, [r5, #0]
    8b1e:	f240 0300 	movw	r3, #0
    8b22:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    8b26:	461a      	mov	r2, r3
    8b28:	ea06 0303 	and.w	r3, r6, r3
    8b2c:	4293      	cmp	r3, r2
    8b2e:	d017      	beq.n	8b60 <_dtoa_r+0x88>
    8b30:	2200      	movs	r2, #0
    8b32:	2300      	movs	r3, #0
    8b34:	4640      	mov	r0, r8
    8b36:	4649      	mov	r1, r9
    8b38:	e9cd 8906 	strd	r8, r9, [sp, #24]
    8b3c:	f002 ff84 	bl	ba48 <__aeabi_dcmpeq>
    8b40:	2800      	cmp	r0, #0
    8b42:	d029      	beq.n	8b98 <_dtoa_r+0xc0>
    8b44:	982c      	ldr	r0, [sp, #176]	; 0xb0
    8b46:	2301      	movs	r3, #1
    8b48:	992e      	ldr	r1, [sp, #184]	; 0xb8
    8b4a:	6003      	str	r3, [r0, #0]
    8b4c:	2900      	cmp	r1, #0
    8b4e:	f000 80d0 	beq.w	8cf2 <_dtoa_r+0x21a>
    8b52:	4b79      	ldr	r3, [pc, #484]	; (8d38 <_dtoa_r+0x260>)
    8b54:	1e58      	subs	r0, r3, #1
    8b56:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    8b58:	6013      	str	r3, [r2, #0]
    8b5a:	b021      	add	sp, #132	; 0x84
    8b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8b60:	982c      	ldr	r0, [sp, #176]	; 0xb0
    8b62:	f242 730f 	movw	r3, #9999	; 0x270f
    8b66:	6003      	str	r3, [r0, #0]
    8b68:	f1b8 0f00 	cmp.w	r8, #0
    8b6c:	f000 8095 	beq.w	8c9a <_dtoa_r+0x1c2>
    8b70:	f64c 101c 	movw	r0, #51484	; 0xc91c
    8b74:	f2c0 0000 	movt	r0, #0
    8b78:	992e      	ldr	r1, [sp, #184]	; 0xb8
    8b7a:	2900      	cmp	r1, #0
    8b7c:	d0ed      	beq.n	8b5a <_dtoa_r+0x82>
    8b7e:	78c2      	ldrb	r2, [r0, #3]
    8b80:	1cc3      	adds	r3, r0, #3
    8b82:	2a00      	cmp	r2, #0
    8b84:	d0e7      	beq.n	8b56 <_dtoa_r+0x7e>
    8b86:	f100 0308 	add.w	r3, r0, #8
    8b8a:	e7e4      	b.n	8b56 <_dtoa_r+0x7e>
    8b8c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    8b90:	2301      	movs	r3, #1
    8b92:	46b1      	mov	r9, r6
    8b94:	602b      	str	r3, [r5, #0]
    8b96:	e7c2      	b.n	8b1e <_dtoa_r+0x46>
    8b98:	4620      	mov	r0, r4
    8b9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    8b9e:	a91e      	add	r1, sp, #120	; 0x78
    8ba0:	9100      	str	r1, [sp, #0]
    8ba2:	a91f      	add	r1, sp, #124	; 0x7c
    8ba4:	9101      	str	r1, [sp, #4]
    8ba6:	f001 febd 	bl	a924 <__d2b>
    8baa:	f3c6 550a 	ubfx	r5, r6, #20, #11
    8bae:	4683      	mov	fp, r0
    8bb0:	2d00      	cmp	r5, #0
    8bb2:	d07e      	beq.n	8cb2 <_dtoa_r+0x1da>
    8bb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8bb8:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    8bbc:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    8bbe:	3d07      	subs	r5, #7
    8bc0:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    8bc4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    8bc8:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    8bcc:	2300      	movs	r3, #0
    8bce:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    8bd2:	9319      	str	r3, [sp, #100]	; 0x64
    8bd4:	f240 0300 	movw	r3, #0
    8bd8:	2200      	movs	r2, #0
    8bda:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    8bde:	f7fb fb4d 	bl	427c <__aeabi_dsub>
    8be2:	a34f      	add	r3, pc, #316	; (adr r3, 8d20 <_dtoa_r+0x248>)
    8be4:	e9d3 2300 	ldrd	r2, r3, [r3]
    8be8:	f7fb fcfc 	bl	45e4 <__aeabi_dmul>
    8bec:	a34e      	add	r3, pc, #312	; (adr r3, 8d28 <_dtoa_r+0x250>)
    8bee:	e9d3 2300 	ldrd	r2, r3, [r3]
    8bf2:	f7fb fb45 	bl	4280 <__adddf3>
    8bf6:	e9cd 0108 	strd	r0, r1, [sp, #32]
    8bfa:	4628      	mov	r0, r5
    8bfc:	f7fb fc8c 	bl	4518 <__aeabi_i2d>
    8c00:	a34b      	add	r3, pc, #300	; (adr r3, 8d30 <_dtoa_r+0x258>)
    8c02:	e9d3 2300 	ldrd	r2, r3, [r3]
    8c06:	f7fb fced 	bl	45e4 <__aeabi_dmul>
    8c0a:	4602      	mov	r2, r0
    8c0c:	460b      	mov	r3, r1
    8c0e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    8c12:	f7fb fb35 	bl	4280 <__adddf3>
    8c16:	e9cd 0108 	strd	r0, r1, [sp, #32]
    8c1a:	f002 ff47 	bl	baac <__aeabi_d2iz>
    8c1e:	2200      	movs	r2, #0
    8c20:	2300      	movs	r3, #0
    8c22:	4606      	mov	r6, r0
    8c24:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    8c28:	f002 ff18 	bl	ba5c <__aeabi_dcmplt>
    8c2c:	b140      	cbz	r0, 8c40 <_dtoa_r+0x168>
    8c2e:	4630      	mov	r0, r6
    8c30:	f7fb fc72 	bl	4518 <__aeabi_i2d>
    8c34:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    8c38:	f002 ff06 	bl	ba48 <__aeabi_dcmpeq>
    8c3c:	b900      	cbnz	r0, 8c40 <_dtoa_r+0x168>
    8c3e:	3e01      	subs	r6, #1
    8c40:	2e16      	cmp	r6, #22
    8c42:	d95b      	bls.n	8cfc <_dtoa_r+0x224>
    8c44:	2301      	movs	r3, #1
    8c46:	9318      	str	r3, [sp, #96]	; 0x60
    8c48:	3f01      	subs	r7, #1
    8c4a:	ebb7 0a05 	subs.w	sl, r7, r5
    8c4e:	bf42      	ittt	mi
    8c50:	f1ca 0a00 	rsbmi	sl, sl, #0
    8c54:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    8c58:	f04f 0a00 	movmi.w	sl, #0
    8c5c:	d401      	bmi.n	8c62 <_dtoa_r+0x18a>
    8c5e:	2200      	movs	r2, #0
    8c60:	920f      	str	r2, [sp, #60]	; 0x3c
    8c62:	2e00      	cmp	r6, #0
    8c64:	f2c0 8371 	blt.w	934a <_dtoa_r+0x872>
    8c68:	44b2      	add	sl, r6
    8c6a:	2300      	movs	r3, #0
    8c6c:	9617      	str	r6, [sp, #92]	; 0x5c
    8c6e:	9315      	str	r3, [sp, #84]	; 0x54
    8c70:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    8c72:	2b09      	cmp	r3, #9
    8c74:	d862      	bhi.n	8d3c <_dtoa_r+0x264>
    8c76:	2b05      	cmp	r3, #5
    8c78:	f340 8677 	ble.w	996a <_dtoa_r+0xe92>
    8c7c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    8c7e:	2700      	movs	r7, #0
    8c80:	3804      	subs	r0, #4
    8c82:	902a      	str	r0, [sp, #168]	; 0xa8
    8c84:	992a      	ldr	r1, [sp, #168]	; 0xa8
    8c86:	1e8b      	subs	r3, r1, #2
    8c88:	2b03      	cmp	r3, #3
    8c8a:	f200 83dd 	bhi.w	9448 <_dtoa_r+0x970>
    8c8e:	e8df f013 	tbh	[pc, r3, lsl #1]
    8c92:	03a5      	.short	0x03a5
    8c94:	03d503d8 	.word	0x03d503d8
    8c98:	03c4      	.short	0x03c4
    8c9a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    8c9e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    8ca2:	2e00      	cmp	r6, #0
    8ca4:	f47f af64 	bne.w	8b70 <_dtoa_r+0x98>
    8ca8:	f64c 1010 	movw	r0, #51472	; 0xc910
    8cac:	f2c0 0000 	movt	r0, #0
    8cb0:	e762      	b.n	8b78 <_dtoa_r+0xa0>
    8cb2:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    8cb4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    8cb6:	18fb      	adds	r3, r7, r3
    8cb8:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    8cbc:	1c9d      	adds	r5, r3, #2
    8cbe:	2d20      	cmp	r5, #32
    8cc0:	bfdc      	itt	le
    8cc2:	f1c5 0020 	rsble	r0, r5, #32
    8cc6:	fa08 f000 	lslle.w	r0, r8, r0
    8cca:	dd08      	ble.n	8cde <_dtoa_r+0x206>
    8ccc:	3b1e      	subs	r3, #30
    8cce:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    8cd2:	fa16 f202 	lsls.w	r2, r6, r2
    8cd6:	fa28 f303 	lsr.w	r3, r8, r3
    8cda:	ea42 0003 	orr.w	r0, r2, r3
    8cde:	f7fb fc0b 	bl	44f8 <__aeabi_ui2d>
    8ce2:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    8ce6:	2201      	movs	r2, #1
    8ce8:	3d03      	subs	r5, #3
    8cea:	9219      	str	r2, [sp, #100]	; 0x64
    8cec:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    8cf0:	e770      	b.n	8bd4 <_dtoa_r+0xfc>
    8cf2:	f64c 00ec 	movw	r0, #51436	; 0xc8ec
    8cf6:	f2c0 0000 	movt	r0, #0
    8cfa:	e72e      	b.n	8b5a <_dtoa_r+0x82>
    8cfc:	f64c 13c8 	movw	r3, #51656	; 0xc9c8
    8d00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8d04:	f2c0 0300 	movt	r3, #0
    8d08:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    8d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
    8d10:	f002 fea4 	bl	ba5c <__aeabi_dcmplt>
    8d14:	2800      	cmp	r0, #0
    8d16:	f040 8320 	bne.w	935a <_dtoa_r+0x882>
    8d1a:	9018      	str	r0, [sp, #96]	; 0x60
    8d1c:	e794      	b.n	8c48 <_dtoa_r+0x170>
    8d1e:	bf00      	nop
    8d20:	636f4361 	.word	0x636f4361
    8d24:	3fd287a7 	.word	0x3fd287a7
    8d28:	8b60c8b3 	.word	0x8b60c8b3
    8d2c:	3fc68a28 	.word	0x3fc68a28
    8d30:	509f79fb 	.word	0x509f79fb
    8d34:	3fd34413 	.word	0x3fd34413
    8d38:	0000c8ed 	.word	0x0000c8ed
    8d3c:	2300      	movs	r3, #0
    8d3e:	f04f 30ff 	mov.w	r0, #4294967295
    8d42:	461f      	mov	r7, r3
    8d44:	2101      	movs	r1, #1
    8d46:	932a      	str	r3, [sp, #168]	; 0xa8
    8d48:	9011      	str	r0, [sp, #68]	; 0x44
    8d4a:	9116      	str	r1, [sp, #88]	; 0x58
    8d4c:	9008      	str	r0, [sp, #32]
    8d4e:	932b      	str	r3, [sp, #172]	; 0xac
    8d50:	6a65      	ldr	r5, [r4, #36]	; 0x24
    8d52:	2300      	movs	r3, #0
    8d54:	606b      	str	r3, [r5, #4]
    8d56:	4620      	mov	r0, r4
    8d58:	6869      	ldr	r1, [r5, #4]
    8d5a:	f001 fdad 	bl	a8b8 <_Balloc>
    8d5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    8d60:	6028      	str	r0, [r5, #0]
    8d62:	681b      	ldr	r3, [r3, #0]
    8d64:	9310      	str	r3, [sp, #64]	; 0x40
    8d66:	2f00      	cmp	r7, #0
    8d68:	f000 815b 	beq.w	9022 <_dtoa_r+0x54a>
    8d6c:	2e00      	cmp	r6, #0
    8d6e:	f340 842a 	ble.w	95c6 <_dtoa_r+0xaee>
    8d72:	f64c 13c8 	movw	r3, #51656	; 0xc9c8
    8d76:	f006 020f 	and.w	r2, r6, #15
    8d7a:	f2c0 0300 	movt	r3, #0
    8d7e:	1135      	asrs	r5, r6, #4
    8d80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    8d84:	f015 0f10 	tst.w	r5, #16
    8d88:	e9d3 0100 	ldrd	r0, r1, [r3]
    8d8c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8d90:	f000 82e7 	beq.w	9362 <_dtoa_r+0x88a>
    8d94:	f64c 23a0 	movw	r3, #51872	; 0xcaa0
    8d98:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8d9c:	f2c0 0300 	movt	r3, #0
    8da0:	f005 050f 	and.w	r5, r5, #15
    8da4:	f04f 0803 	mov.w	r8, #3
    8da8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    8dac:	f7fb fd44 	bl	4838 <__aeabi_ddiv>
    8db0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    8db4:	b1bd      	cbz	r5, 8de6 <_dtoa_r+0x30e>
    8db6:	f64c 27a0 	movw	r7, #51872	; 0xcaa0
    8dba:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8dbe:	f2c0 0700 	movt	r7, #0
    8dc2:	f015 0f01 	tst.w	r5, #1
    8dc6:	4610      	mov	r0, r2
    8dc8:	4619      	mov	r1, r3
    8dca:	d007      	beq.n	8ddc <_dtoa_r+0x304>
    8dcc:	e9d7 2300 	ldrd	r2, r3, [r7]
    8dd0:	f108 0801 	add.w	r8, r8, #1
    8dd4:	f7fb fc06 	bl	45e4 <__aeabi_dmul>
    8dd8:	4602      	mov	r2, r0
    8dda:	460b      	mov	r3, r1
    8ddc:	3708      	adds	r7, #8
    8dde:	106d      	asrs	r5, r5, #1
    8de0:	d1ef      	bne.n	8dc2 <_dtoa_r+0x2ea>
    8de2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    8de6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8dea:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    8dee:	f7fb fd23 	bl	4838 <__aeabi_ddiv>
    8df2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8df6:	9918      	ldr	r1, [sp, #96]	; 0x60
    8df8:	2900      	cmp	r1, #0
    8dfa:	f000 80de 	beq.w	8fba <_dtoa_r+0x4e2>
    8dfe:	f240 0300 	movw	r3, #0
    8e02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8e06:	2200      	movs	r2, #0
    8e08:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    8e0c:	f04f 0500 	mov.w	r5, #0
    8e10:	f002 fe24 	bl	ba5c <__aeabi_dcmplt>
    8e14:	b108      	cbz	r0, 8e1a <_dtoa_r+0x342>
    8e16:	f04f 0501 	mov.w	r5, #1
    8e1a:	9a08      	ldr	r2, [sp, #32]
    8e1c:	2a00      	cmp	r2, #0
    8e1e:	bfd4      	ite	le
    8e20:	2500      	movle	r5, #0
    8e22:	f005 0501 	andgt.w	r5, r5, #1
    8e26:	2d00      	cmp	r5, #0
    8e28:	f000 80c7 	beq.w	8fba <_dtoa_r+0x4e2>
    8e2c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8e2e:	2b00      	cmp	r3, #0
    8e30:	f340 80f5 	ble.w	901e <_dtoa_r+0x546>
    8e34:	f240 0300 	movw	r3, #0
    8e38:	2200      	movs	r2, #0
    8e3a:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8e3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8e42:	f7fb fbcf 	bl	45e4 <__aeabi_dmul>
    8e46:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8e4a:	f108 0001 	add.w	r0, r8, #1
    8e4e:	1e71      	subs	r1, r6, #1
    8e50:	9112      	str	r1, [sp, #72]	; 0x48
    8e52:	f7fb fb61 	bl	4518 <__aeabi_i2d>
    8e56:	4602      	mov	r2, r0
    8e58:	460b      	mov	r3, r1
    8e5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8e5e:	f7fb fbc1 	bl	45e4 <__aeabi_dmul>
    8e62:	f240 0300 	movw	r3, #0
    8e66:	2200      	movs	r2, #0
    8e68:	f2c4 031c 	movt	r3, #16412	; 0x401c
    8e6c:	f7fb fa08 	bl	4280 <__adddf3>
    8e70:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    8e74:	4680      	mov	r8, r0
    8e76:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    8e7a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    8e7c:	2b00      	cmp	r3, #0
    8e7e:	f000 83ad 	beq.w	95dc <_dtoa_r+0xb04>
    8e82:	f64c 13c8 	movw	r3, #51656	; 0xc9c8
    8e86:	f240 0100 	movw	r1, #0
    8e8a:	f2c0 0300 	movt	r3, #0
    8e8e:	2000      	movs	r0, #0
    8e90:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    8e94:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    8e98:	f8cd c00c 	str.w	ip, [sp, #12]
    8e9c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    8ea0:	f7fb fcca 	bl	4838 <__aeabi_ddiv>
    8ea4:	4642      	mov	r2, r8
    8ea6:	464b      	mov	r3, r9
    8ea8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    8eaa:	f7fb f9e7 	bl	427c <__aeabi_dsub>
    8eae:	4680      	mov	r8, r0
    8eb0:	4689      	mov	r9, r1
    8eb2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8eb6:	f002 fdf9 	bl	baac <__aeabi_d2iz>
    8eba:	4607      	mov	r7, r0
    8ebc:	f7fb fb2c 	bl	4518 <__aeabi_i2d>
    8ec0:	4602      	mov	r2, r0
    8ec2:	460b      	mov	r3, r1
    8ec4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8ec8:	f7fb f9d8 	bl	427c <__aeabi_dsub>
    8ecc:	f107 0330 	add.w	r3, r7, #48	; 0x30
    8ed0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8ed4:	4640      	mov	r0, r8
    8ed6:	f805 3b01 	strb.w	r3, [r5], #1
    8eda:	4649      	mov	r1, r9
    8edc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8ee0:	f002 fdda 	bl	ba98 <__aeabi_dcmpgt>
    8ee4:	2800      	cmp	r0, #0
    8ee6:	f040 8213 	bne.w	9310 <_dtoa_r+0x838>
    8eea:	f240 0100 	movw	r1, #0
    8eee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8ef2:	2000      	movs	r0, #0
    8ef4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    8ef8:	f7fb f9c0 	bl	427c <__aeabi_dsub>
    8efc:	4602      	mov	r2, r0
    8efe:	460b      	mov	r3, r1
    8f00:	4640      	mov	r0, r8
    8f02:	4649      	mov	r1, r9
    8f04:	f002 fdc8 	bl	ba98 <__aeabi_dcmpgt>
    8f08:	f8dd c00c 	ldr.w	ip, [sp, #12]
    8f0c:	2800      	cmp	r0, #0
    8f0e:	f040 83e7 	bne.w	96e0 <_dtoa_r+0xc08>
    8f12:	f1bc 0f01 	cmp.w	ip, #1
    8f16:	f340 8082 	ble.w	901e <_dtoa_r+0x546>
    8f1a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    8f1e:	2701      	movs	r7, #1
    8f20:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    8f24:	961d      	str	r6, [sp, #116]	; 0x74
    8f26:	4666      	mov	r6, ip
    8f28:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    8f2c:	940c      	str	r4, [sp, #48]	; 0x30
    8f2e:	e010      	b.n	8f52 <_dtoa_r+0x47a>
    8f30:	f240 0100 	movw	r1, #0
    8f34:	2000      	movs	r0, #0
    8f36:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    8f3a:	f7fb f99f 	bl	427c <__aeabi_dsub>
    8f3e:	4642      	mov	r2, r8
    8f40:	464b      	mov	r3, r9
    8f42:	f002 fd8b 	bl	ba5c <__aeabi_dcmplt>
    8f46:	2800      	cmp	r0, #0
    8f48:	f040 83c7 	bne.w	96da <_dtoa_r+0xc02>
    8f4c:	42b7      	cmp	r7, r6
    8f4e:	f280 848b 	bge.w	9868 <_dtoa_r+0xd90>
    8f52:	f240 0300 	movw	r3, #0
    8f56:	4640      	mov	r0, r8
    8f58:	4649      	mov	r1, r9
    8f5a:	2200      	movs	r2, #0
    8f5c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8f60:	3501      	adds	r5, #1
    8f62:	f7fb fb3f 	bl	45e4 <__aeabi_dmul>
    8f66:	f240 0300 	movw	r3, #0
    8f6a:	2200      	movs	r2, #0
    8f6c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    8f70:	4680      	mov	r8, r0
    8f72:	4689      	mov	r9, r1
    8f74:	4650      	mov	r0, sl
    8f76:	4659      	mov	r1, fp
    8f78:	f7fb fb34 	bl	45e4 <__aeabi_dmul>
    8f7c:	468b      	mov	fp, r1
    8f7e:	4682      	mov	sl, r0
    8f80:	f002 fd94 	bl	baac <__aeabi_d2iz>
    8f84:	4604      	mov	r4, r0
    8f86:	f7fb fac7 	bl	4518 <__aeabi_i2d>
    8f8a:	3430      	adds	r4, #48	; 0x30
    8f8c:	4602      	mov	r2, r0
    8f8e:	460b      	mov	r3, r1
    8f90:	4650      	mov	r0, sl
    8f92:	4659      	mov	r1, fp
    8f94:	f7fb f972 	bl	427c <__aeabi_dsub>
    8f98:	9a10      	ldr	r2, [sp, #64]	; 0x40
    8f9a:	464b      	mov	r3, r9
    8f9c:	55d4      	strb	r4, [r2, r7]
    8f9e:	4642      	mov	r2, r8
    8fa0:	3701      	adds	r7, #1
    8fa2:	4682      	mov	sl, r0
    8fa4:	468b      	mov	fp, r1
    8fa6:	f002 fd59 	bl	ba5c <__aeabi_dcmplt>
    8faa:	4652      	mov	r2, sl
    8fac:	465b      	mov	r3, fp
    8fae:	2800      	cmp	r0, #0
    8fb0:	d0be      	beq.n	8f30 <_dtoa_r+0x458>
    8fb2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    8fb6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    8fb8:	e1aa      	b.n	9310 <_dtoa_r+0x838>
    8fba:	4640      	mov	r0, r8
    8fbc:	f7fb faac 	bl	4518 <__aeabi_i2d>
    8fc0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    8fc4:	f7fb fb0e 	bl	45e4 <__aeabi_dmul>
    8fc8:	f240 0300 	movw	r3, #0
    8fcc:	2200      	movs	r2, #0
    8fce:	f2c4 031c 	movt	r3, #16412	; 0x401c
    8fd2:	f7fb f955 	bl	4280 <__adddf3>
    8fd6:	9a08      	ldr	r2, [sp, #32]
    8fd8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    8fdc:	4680      	mov	r8, r0
    8fde:	46a9      	mov	r9, r5
    8fe0:	2a00      	cmp	r2, #0
    8fe2:	f040 82ec 	bne.w	95be <_dtoa_r+0xae6>
    8fe6:	f240 0300 	movw	r3, #0
    8fea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    8fee:	2200      	movs	r2, #0
    8ff0:	f2c4 0314 	movt	r3, #16404	; 0x4014
    8ff4:	f7fb f942 	bl	427c <__aeabi_dsub>
    8ff8:	4642      	mov	r2, r8
    8ffa:	462b      	mov	r3, r5
    8ffc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    9000:	f002 fd4a 	bl	ba98 <__aeabi_dcmpgt>
    9004:	2800      	cmp	r0, #0
    9006:	f040 824a 	bne.w	949e <_dtoa_r+0x9c6>
    900a:	4642      	mov	r2, r8
    900c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9010:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    9014:	f002 fd22 	bl	ba5c <__aeabi_dcmplt>
    9018:	2800      	cmp	r0, #0
    901a:	f040 81d5 	bne.w	93c8 <_dtoa_r+0x8f0>
    901e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    9022:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    9024:	ea6f 0703 	mvn.w	r7, r3
    9028:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    902c:	2e0e      	cmp	r6, #14
    902e:	bfcc      	ite	gt
    9030:	2700      	movgt	r7, #0
    9032:	f007 0701 	andle.w	r7, r7, #1
    9036:	2f00      	cmp	r7, #0
    9038:	f000 80b7 	beq.w	91aa <_dtoa_r+0x6d2>
    903c:	982b      	ldr	r0, [sp, #172]	; 0xac
    903e:	f64c 13c8 	movw	r3, #51656	; 0xc9c8
    9042:	f2c0 0300 	movt	r3, #0
    9046:	9908      	ldr	r1, [sp, #32]
    9048:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    904c:	0fc2      	lsrs	r2, r0, #31
    904e:	2900      	cmp	r1, #0
    9050:	bfcc      	ite	gt
    9052:	2200      	movgt	r2, #0
    9054:	f002 0201 	andle.w	r2, r2, #1
    9058:	e9d3 0100 	ldrd	r0, r1, [r3]
    905c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    9060:	2a00      	cmp	r2, #0
    9062:	f040 81a0 	bne.w	93a6 <_dtoa_r+0x8ce>
    9066:	4602      	mov	r2, r0
    9068:	460b      	mov	r3, r1
    906a:	4640      	mov	r0, r8
    906c:	4649      	mov	r1, r9
    906e:	f7fb fbe3 	bl	4838 <__aeabi_ddiv>
    9072:	9d10      	ldr	r5, [sp, #64]	; 0x40
    9074:	f002 fd1a 	bl	baac <__aeabi_d2iz>
    9078:	4682      	mov	sl, r0
    907a:	f7fb fa4d 	bl	4518 <__aeabi_i2d>
    907e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    9082:	f7fb faaf 	bl	45e4 <__aeabi_dmul>
    9086:	4602      	mov	r2, r0
    9088:	460b      	mov	r3, r1
    908a:	4640      	mov	r0, r8
    908c:	4649      	mov	r1, r9
    908e:	f7fb f8f5 	bl	427c <__aeabi_dsub>
    9092:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    9096:	f805 3b01 	strb.w	r3, [r5], #1
    909a:	9a08      	ldr	r2, [sp, #32]
    909c:	2a01      	cmp	r2, #1
    909e:	4680      	mov	r8, r0
    90a0:	4689      	mov	r9, r1
    90a2:	d052      	beq.n	914a <_dtoa_r+0x672>
    90a4:	f240 0300 	movw	r3, #0
    90a8:	2200      	movs	r2, #0
    90aa:	f2c4 0324 	movt	r3, #16420	; 0x4024
    90ae:	f7fb fa99 	bl	45e4 <__aeabi_dmul>
    90b2:	2200      	movs	r2, #0
    90b4:	2300      	movs	r3, #0
    90b6:	e9cd 0106 	strd	r0, r1, [sp, #24]
    90ba:	f002 fcc5 	bl	ba48 <__aeabi_dcmpeq>
    90be:	2800      	cmp	r0, #0
    90c0:	f040 81eb 	bne.w	949a <_dtoa_r+0x9c2>
    90c4:	9810      	ldr	r0, [sp, #64]	; 0x40
    90c6:	f04f 0801 	mov.w	r8, #1
    90ca:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    90ce:	46a3      	mov	fp, r4
    90d0:	1c87      	adds	r7, r0, #2
    90d2:	960f      	str	r6, [sp, #60]	; 0x3c
    90d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
    90d8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    90dc:	e00a      	b.n	90f4 <_dtoa_r+0x61c>
    90de:	f7fb fa81 	bl	45e4 <__aeabi_dmul>
    90e2:	2200      	movs	r2, #0
    90e4:	2300      	movs	r3, #0
    90e6:	4604      	mov	r4, r0
    90e8:	460d      	mov	r5, r1
    90ea:	f002 fcad 	bl	ba48 <__aeabi_dcmpeq>
    90ee:	2800      	cmp	r0, #0
    90f0:	f040 81ce 	bne.w	9490 <_dtoa_r+0x9b8>
    90f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    90f8:	4620      	mov	r0, r4
    90fa:	4629      	mov	r1, r5
    90fc:	f108 0801 	add.w	r8, r8, #1
    9100:	f7fb fb9a 	bl	4838 <__aeabi_ddiv>
    9104:	463e      	mov	r6, r7
    9106:	f002 fcd1 	bl	baac <__aeabi_d2iz>
    910a:	4682      	mov	sl, r0
    910c:	f7fb fa04 	bl	4518 <__aeabi_i2d>
    9110:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    9114:	f7fb fa66 	bl	45e4 <__aeabi_dmul>
    9118:	4602      	mov	r2, r0
    911a:	460b      	mov	r3, r1
    911c:	4620      	mov	r0, r4
    911e:	4629      	mov	r1, r5
    9120:	f7fb f8ac 	bl	427c <__aeabi_dsub>
    9124:	2200      	movs	r2, #0
    9126:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    912a:	f807 cc01 	strb.w	ip, [r7, #-1]
    912e:	3701      	adds	r7, #1
    9130:	45c1      	cmp	r9, r8
    9132:	f240 0300 	movw	r3, #0
    9136:	f2c4 0324 	movt	r3, #16420	; 0x4024
    913a:	d1d0      	bne.n	90de <_dtoa_r+0x606>
    913c:	4635      	mov	r5, r6
    913e:	465c      	mov	r4, fp
    9140:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    9142:	4680      	mov	r8, r0
    9144:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    9148:	4689      	mov	r9, r1
    914a:	4642      	mov	r2, r8
    914c:	464b      	mov	r3, r9
    914e:	4640      	mov	r0, r8
    9150:	4649      	mov	r1, r9
    9152:	f7fb f895 	bl	4280 <__adddf3>
    9156:	4680      	mov	r8, r0
    9158:	4689      	mov	r9, r1
    915a:	4642      	mov	r2, r8
    915c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    9160:	464b      	mov	r3, r9
    9162:	f002 fc7b 	bl	ba5c <__aeabi_dcmplt>
    9166:	b960      	cbnz	r0, 9182 <_dtoa_r+0x6aa>
    9168:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    916c:	4642      	mov	r2, r8
    916e:	464b      	mov	r3, r9
    9170:	f002 fc6a 	bl	ba48 <__aeabi_dcmpeq>
    9174:	2800      	cmp	r0, #0
    9176:	f000 8190 	beq.w	949a <_dtoa_r+0x9c2>
    917a:	f01a 0f01 	tst.w	sl, #1
    917e:	f000 818c 	beq.w	949a <_dtoa_r+0x9c2>
    9182:	9910      	ldr	r1, [sp, #64]	; 0x40
    9184:	e000      	b.n	9188 <_dtoa_r+0x6b0>
    9186:	461d      	mov	r5, r3
    9188:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    918c:	1e6b      	subs	r3, r5, #1
    918e:	2a39      	cmp	r2, #57	; 0x39
    9190:	f040 8367 	bne.w	9862 <_dtoa_r+0xd8a>
    9194:	428b      	cmp	r3, r1
    9196:	d1f6      	bne.n	9186 <_dtoa_r+0x6ae>
    9198:	9910      	ldr	r1, [sp, #64]	; 0x40
    919a:	2330      	movs	r3, #48	; 0x30
    919c:	3601      	adds	r6, #1
    919e:	2231      	movs	r2, #49	; 0x31
    91a0:	700b      	strb	r3, [r1, #0]
    91a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
    91a4:	701a      	strb	r2, [r3, #0]
    91a6:	9612      	str	r6, [sp, #72]	; 0x48
    91a8:	e0b2      	b.n	9310 <_dtoa_r+0x838>
    91aa:	9a16      	ldr	r2, [sp, #88]	; 0x58
    91ac:	2a00      	cmp	r2, #0
    91ae:	f040 80df 	bne.w	9370 <_dtoa_r+0x898>
    91b2:	9f15      	ldr	r7, [sp, #84]	; 0x54
    91b4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    91b6:	920c      	str	r2, [sp, #48]	; 0x30
    91b8:	2d00      	cmp	r5, #0
    91ba:	bfd4      	ite	le
    91bc:	2300      	movle	r3, #0
    91be:	2301      	movgt	r3, #1
    91c0:	f1ba 0f00 	cmp.w	sl, #0
    91c4:	bfd4      	ite	le
    91c6:	2300      	movle	r3, #0
    91c8:	f003 0301 	andgt.w	r3, r3, #1
    91cc:	b14b      	cbz	r3, 91e2 <_dtoa_r+0x70a>
    91ce:	45aa      	cmp	sl, r5
    91d0:	bfb4      	ite	lt
    91d2:	4653      	movlt	r3, sl
    91d4:	462b      	movge	r3, r5
    91d6:	980f      	ldr	r0, [sp, #60]	; 0x3c
    91d8:	ebc3 0a0a 	rsb	sl, r3, sl
    91dc:	1aed      	subs	r5, r5, r3
    91de:	1ac0      	subs	r0, r0, r3
    91e0:	900f      	str	r0, [sp, #60]	; 0x3c
    91e2:	9915      	ldr	r1, [sp, #84]	; 0x54
    91e4:	2900      	cmp	r1, #0
    91e6:	dd1c      	ble.n	9222 <_dtoa_r+0x74a>
    91e8:	9a16      	ldr	r2, [sp, #88]	; 0x58
    91ea:	2a00      	cmp	r2, #0
    91ec:	f000 82e9 	beq.w	97c2 <_dtoa_r+0xcea>
    91f0:	2f00      	cmp	r7, #0
    91f2:	dd12      	ble.n	921a <_dtoa_r+0x742>
    91f4:	990c      	ldr	r1, [sp, #48]	; 0x30
    91f6:	463a      	mov	r2, r7
    91f8:	4620      	mov	r0, r4
    91fa:	f001 fdbd 	bl	ad78 <__pow5mult>
    91fe:	465a      	mov	r2, fp
    9200:	900c      	str	r0, [sp, #48]	; 0x30
    9202:	4620      	mov	r0, r4
    9204:	990c      	ldr	r1, [sp, #48]	; 0x30
    9206:	f001 fccf 	bl	aba8 <__multiply>
    920a:	4659      	mov	r1, fp
    920c:	4603      	mov	r3, r0
    920e:	4620      	mov	r0, r4
    9210:	9303      	str	r3, [sp, #12]
    9212:	f001 fb35 	bl	a880 <_Bfree>
    9216:	9b03      	ldr	r3, [sp, #12]
    9218:	469b      	mov	fp, r3
    921a:	9b15      	ldr	r3, [sp, #84]	; 0x54
    921c:	1bda      	subs	r2, r3, r7
    921e:	f040 8311 	bne.w	9844 <_dtoa_r+0xd6c>
    9222:	2101      	movs	r1, #1
    9224:	4620      	mov	r0, r4
    9226:	f001 fd59 	bl	acdc <__i2b>
    922a:	9006      	str	r0, [sp, #24]
    922c:	9817      	ldr	r0, [sp, #92]	; 0x5c
    922e:	2800      	cmp	r0, #0
    9230:	dd05      	ble.n	923e <_dtoa_r+0x766>
    9232:	9906      	ldr	r1, [sp, #24]
    9234:	4620      	mov	r0, r4
    9236:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    9238:	f001 fd9e 	bl	ad78 <__pow5mult>
    923c:	9006      	str	r0, [sp, #24]
    923e:	992a      	ldr	r1, [sp, #168]	; 0xa8
    9240:	2901      	cmp	r1, #1
    9242:	f340 810a 	ble.w	945a <_dtoa_r+0x982>
    9246:	2700      	movs	r7, #0
    9248:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    924a:	2b00      	cmp	r3, #0
    924c:	f040 8261 	bne.w	9712 <_dtoa_r+0xc3a>
    9250:	2301      	movs	r3, #1
    9252:	4453      	add	r3, sl
    9254:	f013 031f 	ands.w	r3, r3, #31
    9258:	f040 812a 	bne.w	94b0 <_dtoa_r+0x9d8>
    925c:	231c      	movs	r3, #28
    925e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    9260:	449a      	add	sl, r3
    9262:	18ed      	adds	r5, r5, r3
    9264:	18d2      	adds	r2, r2, r3
    9266:	920f      	str	r2, [sp, #60]	; 0x3c
    9268:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    926a:	2b00      	cmp	r3, #0
    926c:	dd05      	ble.n	927a <_dtoa_r+0x7a2>
    926e:	4659      	mov	r1, fp
    9270:	461a      	mov	r2, r3
    9272:	4620      	mov	r0, r4
    9274:	f001 fc3a 	bl	aaec <__lshift>
    9278:	4683      	mov	fp, r0
    927a:	f1ba 0f00 	cmp.w	sl, #0
    927e:	dd05      	ble.n	928c <_dtoa_r+0x7b4>
    9280:	9906      	ldr	r1, [sp, #24]
    9282:	4652      	mov	r2, sl
    9284:	4620      	mov	r0, r4
    9286:	f001 fc31 	bl	aaec <__lshift>
    928a:	9006      	str	r0, [sp, #24]
    928c:	9818      	ldr	r0, [sp, #96]	; 0x60
    928e:	2800      	cmp	r0, #0
    9290:	f040 8229 	bne.w	96e6 <_dtoa_r+0xc0e>
    9294:	982a      	ldr	r0, [sp, #168]	; 0xa8
    9296:	9908      	ldr	r1, [sp, #32]
    9298:	2802      	cmp	r0, #2
    929a:	bfd4      	ite	le
    929c:	2300      	movle	r3, #0
    929e:	2301      	movgt	r3, #1
    92a0:	2900      	cmp	r1, #0
    92a2:	bfcc      	ite	gt
    92a4:	2300      	movgt	r3, #0
    92a6:	f003 0301 	andle.w	r3, r3, #1
    92aa:	2b00      	cmp	r3, #0
    92ac:	f000 810c 	beq.w	94c8 <_dtoa_r+0x9f0>
    92b0:	2900      	cmp	r1, #0
    92b2:	f040 808c 	bne.w	93ce <_dtoa_r+0x8f6>
    92b6:	2205      	movs	r2, #5
    92b8:	9906      	ldr	r1, [sp, #24]
    92ba:	9b08      	ldr	r3, [sp, #32]
    92bc:	4620      	mov	r0, r4
    92be:	f001 fd17 	bl	acf0 <__multadd>
    92c2:	9006      	str	r0, [sp, #24]
    92c4:	4658      	mov	r0, fp
    92c6:	9906      	ldr	r1, [sp, #24]
    92c8:	f001 f9a0 	bl	a60c <__mcmp>
    92cc:	2800      	cmp	r0, #0
    92ce:	dd7e      	ble.n	93ce <_dtoa_r+0x8f6>
    92d0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    92d2:	3601      	adds	r6, #1
    92d4:	2700      	movs	r7, #0
    92d6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    92da:	2331      	movs	r3, #49	; 0x31
    92dc:	f805 3b01 	strb.w	r3, [r5], #1
    92e0:	9906      	ldr	r1, [sp, #24]
    92e2:	4620      	mov	r0, r4
    92e4:	f001 facc 	bl	a880 <_Bfree>
    92e8:	f1ba 0f00 	cmp.w	sl, #0
    92ec:	f000 80d5 	beq.w	949a <_dtoa_r+0x9c2>
    92f0:	1e3b      	subs	r3, r7, #0
    92f2:	bf18      	it	ne
    92f4:	2301      	movne	r3, #1
    92f6:	4557      	cmp	r7, sl
    92f8:	bf0c      	ite	eq
    92fa:	2300      	moveq	r3, #0
    92fc:	f003 0301 	andne.w	r3, r3, #1
    9300:	2b00      	cmp	r3, #0
    9302:	f040 80d0 	bne.w	94a6 <_dtoa_r+0x9ce>
    9306:	4651      	mov	r1, sl
    9308:	4620      	mov	r0, r4
    930a:	f001 fab9 	bl	a880 <_Bfree>
    930e:	9612      	str	r6, [sp, #72]	; 0x48
    9310:	4620      	mov	r0, r4
    9312:	4659      	mov	r1, fp
    9314:	f001 fab4 	bl	a880 <_Bfree>
    9318:	9a12      	ldr	r2, [sp, #72]	; 0x48
    931a:	1c53      	adds	r3, r2, #1
    931c:	2200      	movs	r2, #0
    931e:	702a      	strb	r2, [r5, #0]
    9320:	982c      	ldr	r0, [sp, #176]	; 0xb0
    9322:	992e      	ldr	r1, [sp, #184]	; 0xb8
    9324:	6003      	str	r3, [r0, #0]
    9326:	2900      	cmp	r1, #0
    9328:	f000 81d4 	beq.w	96d4 <_dtoa_r+0xbfc>
    932c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    932e:	9810      	ldr	r0, [sp, #64]	; 0x40
    9330:	6015      	str	r5, [r2, #0]
    9332:	e412      	b.n	8b5a <_dtoa_r+0x82>
    9334:	2010      	movs	r0, #16
    9336:	f7fb fe35 	bl	4fa4 <malloc>
    933a:	60c6      	str	r6, [r0, #12]
    933c:	6046      	str	r6, [r0, #4]
    933e:	6086      	str	r6, [r0, #8]
    9340:	6006      	str	r6, [r0, #0]
    9342:	4606      	mov	r6, r0
    9344:	6260      	str	r0, [r4, #36]	; 0x24
    9346:	f7ff bbd2 	b.w	8aee <_dtoa_r+0x16>
    934a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    934c:	4271      	negs	r1, r6
    934e:	2200      	movs	r2, #0
    9350:	9115      	str	r1, [sp, #84]	; 0x54
    9352:	1b80      	subs	r0, r0, r6
    9354:	9217      	str	r2, [sp, #92]	; 0x5c
    9356:	900f      	str	r0, [sp, #60]	; 0x3c
    9358:	e48a      	b.n	8c70 <_dtoa_r+0x198>
    935a:	2100      	movs	r1, #0
    935c:	3e01      	subs	r6, #1
    935e:	9118      	str	r1, [sp, #96]	; 0x60
    9360:	e472      	b.n	8c48 <_dtoa_r+0x170>
    9362:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    9366:	f04f 0802 	mov.w	r8, #2
    936a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    936e:	e521      	b.n	8db4 <_dtoa_r+0x2dc>
    9370:	982a      	ldr	r0, [sp, #168]	; 0xa8
    9372:	2801      	cmp	r0, #1
    9374:	f340 826c 	ble.w	9850 <_dtoa_r+0xd78>
    9378:	9a08      	ldr	r2, [sp, #32]
    937a:	9815      	ldr	r0, [sp, #84]	; 0x54
    937c:	1e53      	subs	r3, r2, #1
    937e:	4298      	cmp	r0, r3
    9380:	f2c0 8258 	blt.w	9834 <_dtoa_r+0xd5c>
    9384:	1ac7      	subs	r7, r0, r3
    9386:	9b08      	ldr	r3, [sp, #32]
    9388:	2b00      	cmp	r3, #0
    938a:	bfa8      	it	ge
    938c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    938e:	f2c0 8273 	blt.w	9878 <_dtoa_r+0xda0>
    9392:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    9394:	4620      	mov	r0, r4
    9396:	2101      	movs	r1, #1
    9398:	449a      	add	sl, r3
    939a:	18d2      	adds	r2, r2, r3
    939c:	920f      	str	r2, [sp, #60]	; 0x3c
    939e:	f001 fc9d 	bl	acdc <__i2b>
    93a2:	900c      	str	r0, [sp, #48]	; 0x30
    93a4:	e708      	b.n	91b8 <_dtoa_r+0x6e0>
    93a6:	9b08      	ldr	r3, [sp, #32]
    93a8:	b973      	cbnz	r3, 93c8 <_dtoa_r+0x8f0>
    93aa:	f240 0300 	movw	r3, #0
    93ae:	2200      	movs	r2, #0
    93b0:	f2c4 0314 	movt	r3, #16404	; 0x4014
    93b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    93b8:	f7fb f914 	bl	45e4 <__aeabi_dmul>
    93bc:	4642      	mov	r2, r8
    93be:	464b      	mov	r3, r9
    93c0:	f002 fb60 	bl	ba84 <__aeabi_dcmpge>
    93c4:	2800      	cmp	r0, #0
    93c6:	d06a      	beq.n	949e <_dtoa_r+0x9c6>
    93c8:	2200      	movs	r2, #0
    93ca:	9206      	str	r2, [sp, #24]
    93cc:	920c      	str	r2, [sp, #48]	; 0x30
    93ce:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    93d0:	2700      	movs	r7, #0
    93d2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    93d6:	43de      	mvns	r6, r3
    93d8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    93da:	e781      	b.n	92e0 <_dtoa_r+0x808>
    93dc:	2100      	movs	r1, #0
    93de:	9116      	str	r1, [sp, #88]	; 0x58
    93e0:	982b      	ldr	r0, [sp, #172]	; 0xac
    93e2:	2800      	cmp	r0, #0
    93e4:	f340 819f 	ble.w	9726 <_dtoa_r+0xc4e>
    93e8:	982b      	ldr	r0, [sp, #172]	; 0xac
    93ea:	4601      	mov	r1, r0
    93ec:	9011      	str	r0, [sp, #68]	; 0x44
    93ee:	9008      	str	r0, [sp, #32]
    93f0:	6a65      	ldr	r5, [r4, #36]	; 0x24
    93f2:	2200      	movs	r2, #0
    93f4:	2917      	cmp	r1, #23
    93f6:	606a      	str	r2, [r5, #4]
    93f8:	f240 82ab 	bls.w	9952 <_dtoa_r+0xe7a>
    93fc:	2304      	movs	r3, #4
    93fe:	005b      	lsls	r3, r3, #1
    9400:	3201      	adds	r2, #1
    9402:	f103 0014 	add.w	r0, r3, #20
    9406:	4288      	cmp	r0, r1
    9408:	d9f9      	bls.n	93fe <_dtoa_r+0x926>
    940a:	9b08      	ldr	r3, [sp, #32]
    940c:	606a      	str	r2, [r5, #4]
    940e:	2b0e      	cmp	r3, #14
    9410:	bf8c      	ite	hi
    9412:	2700      	movhi	r7, #0
    9414:	f007 0701 	andls.w	r7, r7, #1
    9418:	e49d      	b.n	8d56 <_dtoa_r+0x27e>
    941a:	2201      	movs	r2, #1
    941c:	9216      	str	r2, [sp, #88]	; 0x58
    941e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    9420:	18f3      	adds	r3, r6, r3
    9422:	9311      	str	r3, [sp, #68]	; 0x44
    9424:	1c59      	adds	r1, r3, #1
    9426:	2900      	cmp	r1, #0
    9428:	bfc8      	it	gt
    942a:	9108      	strgt	r1, [sp, #32]
    942c:	dce0      	bgt.n	93f0 <_dtoa_r+0x918>
    942e:	290e      	cmp	r1, #14
    9430:	bf8c      	ite	hi
    9432:	2700      	movhi	r7, #0
    9434:	f007 0701 	andls.w	r7, r7, #1
    9438:	9108      	str	r1, [sp, #32]
    943a:	e489      	b.n	8d50 <_dtoa_r+0x278>
    943c:	2301      	movs	r3, #1
    943e:	9316      	str	r3, [sp, #88]	; 0x58
    9440:	e7ce      	b.n	93e0 <_dtoa_r+0x908>
    9442:	2200      	movs	r2, #0
    9444:	9216      	str	r2, [sp, #88]	; 0x58
    9446:	e7ea      	b.n	941e <_dtoa_r+0x946>
    9448:	f04f 33ff 	mov.w	r3, #4294967295
    944c:	2700      	movs	r7, #0
    944e:	2001      	movs	r0, #1
    9450:	9311      	str	r3, [sp, #68]	; 0x44
    9452:	9016      	str	r0, [sp, #88]	; 0x58
    9454:	9308      	str	r3, [sp, #32]
    9456:	972b      	str	r7, [sp, #172]	; 0xac
    9458:	e47a      	b.n	8d50 <_dtoa_r+0x278>
    945a:	f1b8 0f00 	cmp.w	r8, #0
    945e:	f47f aef2 	bne.w	9246 <_dtoa_r+0x76e>
    9462:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    9466:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    946a:	2b00      	cmp	r3, #0
    946c:	f47f aeeb 	bne.w	9246 <_dtoa_r+0x76e>
    9470:	f240 0300 	movw	r3, #0
    9474:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    9478:	ea09 0303 	and.w	r3, r9, r3
    947c:	2b00      	cmp	r3, #0
    947e:	f43f aee2 	beq.w	9246 <_dtoa_r+0x76e>
    9482:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    9484:	f10a 0a01 	add.w	sl, sl, #1
    9488:	2701      	movs	r7, #1
    948a:	3201      	adds	r2, #1
    948c:	920f      	str	r2, [sp, #60]	; 0x3c
    948e:	e6db      	b.n	9248 <_dtoa_r+0x770>
    9490:	4635      	mov	r5, r6
    9492:	465c      	mov	r4, fp
    9494:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    9496:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    949a:	9612      	str	r6, [sp, #72]	; 0x48
    949c:	e738      	b.n	9310 <_dtoa_r+0x838>
    949e:	2000      	movs	r0, #0
    94a0:	9006      	str	r0, [sp, #24]
    94a2:	900c      	str	r0, [sp, #48]	; 0x30
    94a4:	e714      	b.n	92d0 <_dtoa_r+0x7f8>
    94a6:	4639      	mov	r1, r7
    94a8:	4620      	mov	r0, r4
    94aa:	f001 f9e9 	bl	a880 <_Bfree>
    94ae:	e72a      	b.n	9306 <_dtoa_r+0x82e>
    94b0:	f1c3 0320 	rsb	r3, r3, #32
    94b4:	2b04      	cmp	r3, #4
    94b6:	f340 8254 	ble.w	9962 <_dtoa_r+0xe8a>
    94ba:	990f      	ldr	r1, [sp, #60]	; 0x3c
    94bc:	3b04      	subs	r3, #4
    94be:	449a      	add	sl, r3
    94c0:	18ed      	adds	r5, r5, r3
    94c2:	18c9      	adds	r1, r1, r3
    94c4:	910f      	str	r1, [sp, #60]	; 0x3c
    94c6:	e6cf      	b.n	9268 <_dtoa_r+0x790>
    94c8:	9916      	ldr	r1, [sp, #88]	; 0x58
    94ca:	2900      	cmp	r1, #0
    94cc:	f000 8131 	beq.w	9732 <_dtoa_r+0xc5a>
    94d0:	2d00      	cmp	r5, #0
    94d2:	dd05      	ble.n	94e0 <_dtoa_r+0xa08>
    94d4:	990c      	ldr	r1, [sp, #48]	; 0x30
    94d6:	462a      	mov	r2, r5
    94d8:	4620      	mov	r0, r4
    94da:	f001 fb07 	bl	aaec <__lshift>
    94de:	900c      	str	r0, [sp, #48]	; 0x30
    94e0:	2f00      	cmp	r7, #0
    94e2:	f040 81ea 	bne.w	98ba <_dtoa_r+0xde2>
    94e6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    94ea:	9d10      	ldr	r5, [sp, #64]	; 0x40
    94ec:	2301      	movs	r3, #1
    94ee:	f008 0001 	and.w	r0, r8, #1
    94f2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    94f4:	9011      	str	r0, [sp, #68]	; 0x44
    94f6:	950f      	str	r5, [sp, #60]	; 0x3c
    94f8:	461d      	mov	r5, r3
    94fa:	960c      	str	r6, [sp, #48]	; 0x30
    94fc:	9906      	ldr	r1, [sp, #24]
    94fe:	4658      	mov	r0, fp
    9500:	f7ff fa5a 	bl	89b8 <quorem>
    9504:	4639      	mov	r1, r7
    9506:	3030      	adds	r0, #48	; 0x30
    9508:	900b      	str	r0, [sp, #44]	; 0x2c
    950a:	4658      	mov	r0, fp
    950c:	f001 f87e 	bl	a60c <__mcmp>
    9510:	9906      	ldr	r1, [sp, #24]
    9512:	4652      	mov	r2, sl
    9514:	4606      	mov	r6, r0
    9516:	4620      	mov	r0, r4
    9518:	f001 fa6c 	bl	a9f4 <__mdiff>
    951c:	68c3      	ldr	r3, [r0, #12]
    951e:	4680      	mov	r8, r0
    9520:	2b00      	cmp	r3, #0
    9522:	d03d      	beq.n	95a0 <_dtoa_r+0xac8>
    9524:	f04f 0901 	mov.w	r9, #1
    9528:	4641      	mov	r1, r8
    952a:	4620      	mov	r0, r4
    952c:	f001 f9a8 	bl	a880 <_Bfree>
    9530:	992a      	ldr	r1, [sp, #168]	; 0xa8
    9532:	ea59 0101 	orrs.w	r1, r9, r1
    9536:	d103      	bne.n	9540 <_dtoa_r+0xa68>
    9538:	9a11      	ldr	r2, [sp, #68]	; 0x44
    953a:	2a00      	cmp	r2, #0
    953c:	f000 81eb 	beq.w	9916 <_dtoa_r+0xe3e>
    9540:	2e00      	cmp	r6, #0
    9542:	f2c0 819e 	blt.w	9882 <_dtoa_r+0xdaa>
    9546:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    9548:	4332      	orrs	r2, r6
    954a:	d103      	bne.n	9554 <_dtoa_r+0xa7c>
    954c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    954e:	2b00      	cmp	r3, #0
    9550:	f000 8197 	beq.w	9882 <_dtoa_r+0xdaa>
    9554:	f1b9 0f00 	cmp.w	r9, #0
    9558:	f300 81ce 	bgt.w	98f8 <_dtoa_r+0xe20>
    955c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    955e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    9560:	f801 2b01 	strb.w	r2, [r1], #1
    9564:	9b08      	ldr	r3, [sp, #32]
    9566:	910f      	str	r1, [sp, #60]	; 0x3c
    9568:	429d      	cmp	r5, r3
    956a:	f000 81c2 	beq.w	98f2 <_dtoa_r+0xe1a>
    956e:	4659      	mov	r1, fp
    9570:	220a      	movs	r2, #10
    9572:	2300      	movs	r3, #0
    9574:	4620      	mov	r0, r4
    9576:	f001 fbbb 	bl	acf0 <__multadd>
    957a:	4557      	cmp	r7, sl
    957c:	4639      	mov	r1, r7
    957e:	4683      	mov	fp, r0
    9580:	d014      	beq.n	95ac <_dtoa_r+0xad4>
    9582:	220a      	movs	r2, #10
    9584:	2300      	movs	r3, #0
    9586:	4620      	mov	r0, r4
    9588:	3501      	adds	r5, #1
    958a:	f001 fbb1 	bl	acf0 <__multadd>
    958e:	4651      	mov	r1, sl
    9590:	220a      	movs	r2, #10
    9592:	2300      	movs	r3, #0
    9594:	4607      	mov	r7, r0
    9596:	4620      	mov	r0, r4
    9598:	f001 fbaa 	bl	acf0 <__multadd>
    959c:	4682      	mov	sl, r0
    959e:	e7ad      	b.n	94fc <_dtoa_r+0xa24>
    95a0:	4658      	mov	r0, fp
    95a2:	4641      	mov	r1, r8
    95a4:	f001 f832 	bl	a60c <__mcmp>
    95a8:	4681      	mov	r9, r0
    95aa:	e7bd      	b.n	9528 <_dtoa_r+0xa50>
    95ac:	4620      	mov	r0, r4
    95ae:	220a      	movs	r2, #10
    95b0:	2300      	movs	r3, #0
    95b2:	3501      	adds	r5, #1
    95b4:	f001 fb9c 	bl	acf0 <__multadd>
    95b8:	4607      	mov	r7, r0
    95ba:	4682      	mov	sl, r0
    95bc:	e79e      	b.n	94fc <_dtoa_r+0xa24>
    95be:	9612      	str	r6, [sp, #72]	; 0x48
    95c0:	f8dd c020 	ldr.w	ip, [sp, #32]
    95c4:	e459      	b.n	8e7a <_dtoa_r+0x3a2>
    95c6:	4275      	negs	r5, r6
    95c8:	2d00      	cmp	r5, #0
    95ca:	f040 8101 	bne.w	97d0 <_dtoa_r+0xcf8>
    95ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    95d2:	f04f 0802 	mov.w	r8, #2
    95d6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    95da:	e40c      	b.n	8df6 <_dtoa_r+0x31e>
    95dc:	f64c 11c8 	movw	r1, #51656	; 0xc9c8
    95e0:	4642      	mov	r2, r8
    95e2:	f2c0 0100 	movt	r1, #0
    95e6:	464b      	mov	r3, r9
    95e8:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    95ec:	f8cd c00c 	str.w	ip, [sp, #12]
    95f0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    95f2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    95f6:	f7fa fff5 	bl	45e4 <__aeabi_dmul>
    95fa:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    95fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9602:	f002 fa53 	bl	baac <__aeabi_d2iz>
    9606:	4607      	mov	r7, r0
    9608:	f7fa ff86 	bl	4518 <__aeabi_i2d>
    960c:	460b      	mov	r3, r1
    960e:	4602      	mov	r2, r0
    9610:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9614:	f7fa fe32 	bl	427c <__aeabi_dsub>
    9618:	f107 0330 	add.w	r3, r7, #48	; 0x30
    961c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    9620:	f805 3b01 	strb.w	r3, [r5], #1
    9624:	f8dd c00c 	ldr.w	ip, [sp, #12]
    9628:	f1bc 0f01 	cmp.w	ip, #1
    962c:	d029      	beq.n	9682 <_dtoa_r+0xbaa>
    962e:	46d1      	mov	r9, sl
    9630:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9634:	46b2      	mov	sl, r6
    9636:	9e10      	ldr	r6, [sp, #64]	; 0x40
    9638:	951c      	str	r5, [sp, #112]	; 0x70
    963a:	2701      	movs	r7, #1
    963c:	4665      	mov	r5, ip
    963e:	46a0      	mov	r8, r4
    9640:	f240 0300 	movw	r3, #0
    9644:	2200      	movs	r2, #0
    9646:	f2c4 0324 	movt	r3, #16420	; 0x4024
    964a:	f7fa ffcb 	bl	45e4 <__aeabi_dmul>
    964e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    9652:	f002 fa2b 	bl	baac <__aeabi_d2iz>
    9656:	4604      	mov	r4, r0
    9658:	f7fa ff5e 	bl	4518 <__aeabi_i2d>
    965c:	3430      	adds	r4, #48	; 0x30
    965e:	4602      	mov	r2, r0
    9660:	460b      	mov	r3, r1
    9662:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    9666:	f7fa fe09 	bl	427c <__aeabi_dsub>
    966a:	55f4      	strb	r4, [r6, r7]
    966c:	3701      	adds	r7, #1
    966e:	42af      	cmp	r7, r5
    9670:	d1e6      	bne.n	9640 <_dtoa_r+0xb68>
    9672:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    9674:	3f01      	subs	r7, #1
    9676:	4656      	mov	r6, sl
    9678:	4644      	mov	r4, r8
    967a:	46ca      	mov	sl, r9
    967c:	19ed      	adds	r5, r5, r7
    967e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    9682:	f240 0300 	movw	r3, #0
    9686:	2200      	movs	r2, #0
    9688:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    968c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    9690:	f7fa fdf6 	bl	4280 <__adddf3>
    9694:	4602      	mov	r2, r0
    9696:	460b      	mov	r3, r1
    9698:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    969c:	f002 f9fc 	bl	ba98 <__aeabi_dcmpgt>
    96a0:	b9f0      	cbnz	r0, 96e0 <_dtoa_r+0xc08>
    96a2:	f240 0100 	movw	r1, #0
    96a6:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    96aa:	2000      	movs	r0, #0
    96ac:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    96b0:	f7fa fde4 	bl	427c <__aeabi_dsub>
    96b4:	4602      	mov	r2, r0
    96b6:	460b      	mov	r3, r1
    96b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    96bc:	f002 f9ce 	bl	ba5c <__aeabi_dcmplt>
    96c0:	2800      	cmp	r0, #0
    96c2:	f43f acac 	beq.w	901e <_dtoa_r+0x546>
    96c6:	462b      	mov	r3, r5
    96c8:	461d      	mov	r5, r3
    96ca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    96ce:	2a30      	cmp	r2, #48	; 0x30
    96d0:	d0fa      	beq.n	96c8 <_dtoa_r+0xbf0>
    96d2:	e61d      	b.n	9310 <_dtoa_r+0x838>
    96d4:	9810      	ldr	r0, [sp, #64]	; 0x40
    96d6:	f7ff ba40 	b.w	8b5a <_dtoa_r+0x82>
    96da:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    96de:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    96e0:	9e12      	ldr	r6, [sp, #72]	; 0x48
    96e2:	9910      	ldr	r1, [sp, #64]	; 0x40
    96e4:	e550      	b.n	9188 <_dtoa_r+0x6b0>
    96e6:	4658      	mov	r0, fp
    96e8:	9906      	ldr	r1, [sp, #24]
    96ea:	f000 ff8f 	bl	a60c <__mcmp>
    96ee:	2800      	cmp	r0, #0
    96f0:	f6bf add0 	bge.w	9294 <_dtoa_r+0x7bc>
    96f4:	4659      	mov	r1, fp
    96f6:	4620      	mov	r0, r4
    96f8:	220a      	movs	r2, #10
    96fa:	2300      	movs	r3, #0
    96fc:	f001 faf8 	bl	acf0 <__multadd>
    9700:	9916      	ldr	r1, [sp, #88]	; 0x58
    9702:	3e01      	subs	r6, #1
    9704:	4683      	mov	fp, r0
    9706:	2900      	cmp	r1, #0
    9708:	f040 8119 	bne.w	993e <_dtoa_r+0xe66>
    970c:	9a11      	ldr	r2, [sp, #68]	; 0x44
    970e:	9208      	str	r2, [sp, #32]
    9710:	e5c0      	b.n	9294 <_dtoa_r+0x7bc>
    9712:	9806      	ldr	r0, [sp, #24]
    9714:	6903      	ldr	r3, [r0, #16]
    9716:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    971a:	6918      	ldr	r0, [r3, #16]
    971c:	f000 ff24 	bl	a568 <__hi0bits>
    9720:	f1c0 0320 	rsb	r3, r0, #32
    9724:	e595      	b.n	9252 <_dtoa_r+0x77a>
    9726:	2101      	movs	r1, #1
    9728:	9111      	str	r1, [sp, #68]	; 0x44
    972a:	9108      	str	r1, [sp, #32]
    972c:	912b      	str	r1, [sp, #172]	; 0xac
    972e:	f7ff bb0f 	b.w	8d50 <_dtoa_r+0x278>
    9732:	9d10      	ldr	r5, [sp, #64]	; 0x40
    9734:	46b1      	mov	r9, r6
    9736:	9f16      	ldr	r7, [sp, #88]	; 0x58
    9738:	46aa      	mov	sl, r5
    973a:	f8dd 8018 	ldr.w	r8, [sp, #24]
    973e:	9e08      	ldr	r6, [sp, #32]
    9740:	e002      	b.n	9748 <_dtoa_r+0xc70>
    9742:	f001 fad5 	bl	acf0 <__multadd>
    9746:	4683      	mov	fp, r0
    9748:	4641      	mov	r1, r8
    974a:	4658      	mov	r0, fp
    974c:	f7ff f934 	bl	89b8 <quorem>
    9750:	3501      	adds	r5, #1
    9752:	220a      	movs	r2, #10
    9754:	2300      	movs	r3, #0
    9756:	4659      	mov	r1, fp
    9758:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    975c:	f80a c007 	strb.w	ip, [sl, r7]
    9760:	3701      	adds	r7, #1
    9762:	4620      	mov	r0, r4
    9764:	42be      	cmp	r6, r7
    9766:	dcec      	bgt.n	9742 <_dtoa_r+0xc6a>
    9768:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    976c:	464e      	mov	r6, r9
    976e:	2700      	movs	r7, #0
    9770:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    9774:	4659      	mov	r1, fp
    9776:	2201      	movs	r2, #1
    9778:	4620      	mov	r0, r4
    977a:	f001 f9b7 	bl	aaec <__lshift>
    977e:	9906      	ldr	r1, [sp, #24]
    9780:	4683      	mov	fp, r0
    9782:	f000 ff43 	bl	a60c <__mcmp>
    9786:	2800      	cmp	r0, #0
    9788:	dd0f      	ble.n	97aa <_dtoa_r+0xcd2>
    978a:	9910      	ldr	r1, [sp, #64]	; 0x40
    978c:	e000      	b.n	9790 <_dtoa_r+0xcb8>
    978e:	461d      	mov	r5, r3
    9790:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    9794:	1e6b      	subs	r3, r5, #1
    9796:	2a39      	cmp	r2, #57	; 0x39
    9798:	f040 808c 	bne.w	98b4 <_dtoa_r+0xddc>
    979c:	428b      	cmp	r3, r1
    979e:	d1f6      	bne.n	978e <_dtoa_r+0xcb6>
    97a0:	9910      	ldr	r1, [sp, #64]	; 0x40
    97a2:	2331      	movs	r3, #49	; 0x31
    97a4:	3601      	adds	r6, #1
    97a6:	700b      	strb	r3, [r1, #0]
    97a8:	e59a      	b.n	92e0 <_dtoa_r+0x808>
    97aa:	d103      	bne.n	97b4 <_dtoa_r+0xcdc>
    97ac:	980b      	ldr	r0, [sp, #44]	; 0x2c
    97ae:	f010 0f01 	tst.w	r0, #1
    97b2:	d1ea      	bne.n	978a <_dtoa_r+0xcb2>
    97b4:	462b      	mov	r3, r5
    97b6:	461d      	mov	r5, r3
    97b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    97bc:	2a30      	cmp	r2, #48	; 0x30
    97be:	d0fa      	beq.n	97b6 <_dtoa_r+0xcde>
    97c0:	e58e      	b.n	92e0 <_dtoa_r+0x808>
    97c2:	4659      	mov	r1, fp
    97c4:	9a15      	ldr	r2, [sp, #84]	; 0x54
    97c6:	4620      	mov	r0, r4
    97c8:	f001 fad6 	bl	ad78 <__pow5mult>
    97cc:	4683      	mov	fp, r0
    97ce:	e528      	b.n	9222 <_dtoa_r+0x74a>
    97d0:	f005 030f 	and.w	r3, r5, #15
    97d4:	f64c 12c8 	movw	r2, #51656	; 0xc9c8
    97d8:	f2c0 0200 	movt	r2, #0
    97dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    97e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    97e4:	e9d3 2300 	ldrd	r2, r3, [r3]
    97e8:	f7fa fefc 	bl	45e4 <__aeabi_dmul>
    97ec:	112d      	asrs	r5, r5, #4
    97ee:	bf08      	it	eq
    97f0:	f04f 0802 	moveq.w	r8, #2
    97f4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    97f8:	f43f aafd 	beq.w	8df6 <_dtoa_r+0x31e>
    97fc:	f64c 27a0 	movw	r7, #51872	; 0xcaa0
    9800:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    9804:	f04f 0802 	mov.w	r8, #2
    9808:	f2c0 0700 	movt	r7, #0
    980c:	f015 0f01 	tst.w	r5, #1
    9810:	4610      	mov	r0, r2
    9812:	4619      	mov	r1, r3
    9814:	d007      	beq.n	9826 <_dtoa_r+0xd4e>
    9816:	e9d7 2300 	ldrd	r2, r3, [r7]
    981a:	f108 0801 	add.w	r8, r8, #1
    981e:	f7fa fee1 	bl	45e4 <__aeabi_dmul>
    9822:	4602      	mov	r2, r0
    9824:	460b      	mov	r3, r1
    9826:	3708      	adds	r7, #8
    9828:	106d      	asrs	r5, r5, #1
    982a:	d1ef      	bne.n	980c <_dtoa_r+0xd34>
    982c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    9830:	f7ff bae1 	b.w	8df6 <_dtoa_r+0x31e>
    9834:	9915      	ldr	r1, [sp, #84]	; 0x54
    9836:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    9838:	1a5b      	subs	r3, r3, r1
    983a:	18c9      	adds	r1, r1, r3
    983c:	18d2      	adds	r2, r2, r3
    983e:	9115      	str	r1, [sp, #84]	; 0x54
    9840:	9217      	str	r2, [sp, #92]	; 0x5c
    9842:	e5a0      	b.n	9386 <_dtoa_r+0x8ae>
    9844:	4659      	mov	r1, fp
    9846:	4620      	mov	r0, r4
    9848:	f001 fa96 	bl	ad78 <__pow5mult>
    984c:	4683      	mov	fp, r0
    984e:	e4e8      	b.n	9222 <_dtoa_r+0x74a>
    9850:	9919      	ldr	r1, [sp, #100]	; 0x64
    9852:	2900      	cmp	r1, #0
    9854:	d047      	beq.n	98e6 <_dtoa_r+0xe0e>
    9856:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    985a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    985c:	3303      	adds	r3, #3
    985e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    9860:	e597      	b.n	9392 <_dtoa_r+0x8ba>
    9862:	3201      	adds	r2, #1
    9864:	b2d2      	uxtb	r2, r2
    9866:	e49d      	b.n	91a4 <_dtoa_r+0x6cc>
    9868:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    986c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    9870:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    9872:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    9874:	f7ff bbd3 	b.w	901e <_dtoa_r+0x546>
    9878:	990f      	ldr	r1, [sp, #60]	; 0x3c
    987a:	2300      	movs	r3, #0
    987c:	9808      	ldr	r0, [sp, #32]
    987e:	1a0d      	subs	r5, r1, r0
    9880:	e587      	b.n	9392 <_dtoa_r+0x8ba>
    9882:	f1b9 0f00 	cmp.w	r9, #0
    9886:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    9888:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    988a:	dd0f      	ble.n	98ac <_dtoa_r+0xdd4>
    988c:	4659      	mov	r1, fp
    988e:	2201      	movs	r2, #1
    9890:	4620      	mov	r0, r4
    9892:	f001 f92b 	bl	aaec <__lshift>
    9896:	9906      	ldr	r1, [sp, #24]
    9898:	4683      	mov	fp, r0
    989a:	f000 feb7 	bl	a60c <__mcmp>
    989e:	2800      	cmp	r0, #0
    98a0:	dd47      	ble.n	9932 <_dtoa_r+0xe5a>
    98a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    98a4:	2939      	cmp	r1, #57	; 0x39
    98a6:	d031      	beq.n	990c <_dtoa_r+0xe34>
    98a8:	3101      	adds	r1, #1
    98aa:	910b      	str	r1, [sp, #44]	; 0x2c
    98ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    98ae:	f805 2b01 	strb.w	r2, [r5], #1
    98b2:	e515      	b.n	92e0 <_dtoa_r+0x808>
    98b4:	3201      	adds	r2, #1
    98b6:	701a      	strb	r2, [r3, #0]
    98b8:	e512      	b.n	92e0 <_dtoa_r+0x808>
    98ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    98bc:	4620      	mov	r0, r4
    98be:	6851      	ldr	r1, [r2, #4]
    98c0:	f000 fffa 	bl	a8b8 <_Balloc>
    98c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    98c6:	f103 010c 	add.w	r1, r3, #12
    98ca:	691a      	ldr	r2, [r3, #16]
    98cc:	3202      	adds	r2, #2
    98ce:	0092      	lsls	r2, r2, #2
    98d0:	4605      	mov	r5, r0
    98d2:	300c      	adds	r0, #12
    98d4:	f7fb fe40 	bl	5558 <memcpy>
    98d8:	4620      	mov	r0, r4
    98da:	4629      	mov	r1, r5
    98dc:	2201      	movs	r2, #1
    98de:	f001 f905 	bl	aaec <__lshift>
    98e2:	4682      	mov	sl, r0
    98e4:	e601      	b.n	94ea <_dtoa_r+0xa12>
    98e6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    98e8:	9f15      	ldr	r7, [sp, #84]	; 0x54
    98ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    98ec:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    98f0:	e54f      	b.n	9392 <_dtoa_r+0x8ba>
    98f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    98f4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    98f6:	e73d      	b.n	9774 <_dtoa_r+0xc9c>
    98f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    98fa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    98fc:	2b39      	cmp	r3, #57	; 0x39
    98fe:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    9900:	d004      	beq.n	990c <_dtoa_r+0xe34>
    9902:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9904:	1c43      	adds	r3, r0, #1
    9906:	f805 3b01 	strb.w	r3, [r5], #1
    990a:	e4e9      	b.n	92e0 <_dtoa_r+0x808>
    990c:	2339      	movs	r3, #57	; 0x39
    990e:	f805 3b01 	strb.w	r3, [r5], #1
    9912:	9910      	ldr	r1, [sp, #64]	; 0x40
    9914:	e73c      	b.n	9790 <_dtoa_r+0xcb8>
    9916:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9918:	4633      	mov	r3, r6
    991a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    991c:	2839      	cmp	r0, #57	; 0x39
    991e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    9920:	d0f4      	beq.n	990c <_dtoa_r+0xe34>
    9922:	2b00      	cmp	r3, #0
    9924:	dd01      	ble.n	992a <_dtoa_r+0xe52>
    9926:	3001      	adds	r0, #1
    9928:	900b      	str	r0, [sp, #44]	; 0x2c
    992a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    992c:	f805 1b01 	strb.w	r1, [r5], #1
    9930:	e4d6      	b.n	92e0 <_dtoa_r+0x808>
    9932:	d1bb      	bne.n	98ac <_dtoa_r+0xdd4>
    9934:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9936:	f010 0f01 	tst.w	r0, #1
    993a:	d0b7      	beq.n	98ac <_dtoa_r+0xdd4>
    993c:	e7b1      	b.n	98a2 <_dtoa_r+0xdca>
    993e:	2300      	movs	r3, #0
    9940:	990c      	ldr	r1, [sp, #48]	; 0x30
    9942:	4620      	mov	r0, r4
    9944:	220a      	movs	r2, #10
    9946:	f001 f9d3 	bl	acf0 <__multadd>
    994a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    994c:	9308      	str	r3, [sp, #32]
    994e:	900c      	str	r0, [sp, #48]	; 0x30
    9950:	e4a0      	b.n	9294 <_dtoa_r+0x7bc>
    9952:	9908      	ldr	r1, [sp, #32]
    9954:	290e      	cmp	r1, #14
    9956:	bf8c      	ite	hi
    9958:	2700      	movhi	r7, #0
    995a:	f007 0701 	andls.w	r7, r7, #1
    995e:	f7ff b9fa 	b.w	8d56 <_dtoa_r+0x27e>
    9962:	f43f ac81 	beq.w	9268 <_dtoa_r+0x790>
    9966:	331c      	adds	r3, #28
    9968:	e479      	b.n	925e <_dtoa_r+0x786>
    996a:	2701      	movs	r7, #1
    996c:	f7ff b98a 	b.w	8c84 <_dtoa_r+0x1ac>

00009970 <_fflush_r>:
    9970:	690b      	ldr	r3, [r1, #16]
    9972:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9976:	460c      	mov	r4, r1
    9978:	4680      	mov	r8, r0
    997a:	2b00      	cmp	r3, #0
    997c:	d071      	beq.n	9a62 <_fflush_r+0xf2>
    997e:	b110      	cbz	r0, 9986 <_fflush_r+0x16>
    9980:	6983      	ldr	r3, [r0, #24]
    9982:	2b00      	cmp	r3, #0
    9984:	d078      	beq.n	9a78 <_fflush_r+0x108>
    9986:	f64c 1320 	movw	r3, #51488	; 0xc920
    998a:	f2c0 0300 	movt	r3, #0
    998e:	429c      	cmp	r4, r3
    9990:	bf08      	it	eq
    9992:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    9996:	d010      	beq.n	99ba <_fflush_r+0x4a>
    9998:	f64c 1340 	movw	r3, #51520	; 0xc940
    999c:	f2c0 0300 	movt	r3, #0
    99a0:	429c      	cmp	r4, r3
    99a2:	bf08      	it	eq
    99a4:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    99a8:	d007      	beq.n	99ba <_fflush_r+0x4a>
    99aa:	f64c 1360 	movw	r3, #51552	; 0xc960
    99ae:	f2c0 0300 	movt	r3, #0
    99b2:	429c      	cmp	r4, r3
    99b4:	bf08      	it	eq
    99b6:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    99ba:	89a3      	ldrh	r3, [r4, #12]
    99bc:	b21a      	sxth	r2, r3
    99be:	f012 0f08 	tst.w	r2, #8
    99c2:	d135      	bne.n	9a30 <_fflush_r+0xc0>
    99c4:	6862      	ldr	r2, [r4, #4]
    99c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    99ca:	81a3      	strh	r3, [r4, #12]
    99cc:	2a00      	cmp	r2, #0
    99ce:	dd5e      	ble.n	9a8e <_fflush_r+0x11e>
    99d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    99d2:	2e00      	cmp	r6, #0
    99d4:	d045      	beq.n	9a62 <_fflush_r+0xf2>
    99d6:	b29b      	uxth	r3, r3
    99d8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    99dc:	bf18      	it	ne
    99de:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    99e0:	d059      	beq.n	9a96 <_fflush_r+0x126>
    99e2:	f013 0f04 	tst.w	r3, #4
    99e6:	d14a      	bne.n	9a7e <_fflush_r+0x10e>
    99e8:	2300      	movs	r3, #0
    99ea:	4640      	mov	r0, r8
    99ec:	6a21      	ldr	r1, [r4, #32]
    99ee:	462a      	mov	r2, r5
    99f0:	47b0      	blx	r6
    99f2:	4285      	cmp	r5, r0
    99f4:	d138      	bne.n	9a68 <_fflush_r+0xf8>
    99f6:	89a1      	ldrh	r1, [r4, #12]
    99f8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    99fc:	6922      	ldr	r2, [r4, #16]
    99fe:	f2c0 0300 	movt	r3, #0
    9a02:	ea01 0303 	and.w	r3, r1, r3
    9a06:	2100      	movs	r1, #0
    9a08:	6061      	str	r1, [r4, #4]
    9a0a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    9a0e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    9a10:	81a3      	strh	r3, [r4, #12]
    9a12:	6022      	str	r2, [r4, #0]
    9a14:	bf18      	it	ne
    9a16:	6565      	strne	r5, [r4, #84]	; 0x54
    9a18:	b319      	cbz	r1, 9a62 <_fflush_r+0xf2>
    9a1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
    9a1e:	4299      	cmp	r1, r3
    9a20:	d002      	beq.n	9a28 <_fflush_r+0xb8>
    9a22:	4640      	mov	r0, r8
    9a24:	f000 f998 	bl	9d58 <_free_r>
    9a28:	2000      	movs	r0, #0
    9a2a:	6360      	str	r0, [r4, #52]	; 0x34
    9a2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9a30:	6926      	ldr	r6, [r4, #16]
    9a32:	b1b6      	cbz	r6, 9a62 <_fflush_r+0xf2>
    9a34:	6825      	ldr	r5, [r4, #0]
    9a36:	6026      	str	r6, [r4, #0]
    9a38:	1bad      	subs	r5, r5, r6
    9a3a:	f012 0f03 	tst.w	r2, #3
    9a3e:	bf0c      	ite	eq
    9a40:	6963      	ldreq	r3, [r4, #20]
    9a42:	2300      	movne	r3, #0
    9a44:	60a3      	str	r3, [r4, #8]
    9a46:	e00a      	b.n	9a5e <_fflush_r+0xee>
    9a48:	4632      	mov	r2, r6
    9a4a:	462b      	mov	r3, r5
    9a4c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    9a4e:	4640      	mov	r0, r8
    9a50:	6a21      	ldr	r1, [r4, #32]
    9a52:	47b8      	blx	r7
    9a54:	2800      	cmp	r0, #0
    9a56:	ebc0 0505 	rsb	r5, r0, r5
    9a5a:	4406      	add	r6, r0
    9a5c:	dd04      	ble.n	9a68 <_fflush_r+0xf8>
    9a5e:	2d00      	cmp	r5, #0
    9a60:	dcf2      	bgt.n	9a48 <_fflush_r+0xd8>
    9a62:	2000      	movs	r0, #0
    9a64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9a68:	89a3      	ldrh	r3, [r4, #12]
    9a6a:	f04f 30ff 	mov.w	r0, #4294967295
    9a6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9a72:	81a3      	strh	r3, [r4, #12]
    9a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9a78:	f000 f8ea 	bl	9c50 <__sinit>
    9a7c:	e783      	b.n	9986 <_fflush_r+0x16>
    9a7e:	6862      	ldr	r2, [r4, #4]
    9a80:	6b63      	ldr	r3, [r4, #52]	; 0x34
    9a82:	1aad      	subs	r5, r5, r2
    9a84:	2b00      	cmp	r3, #0
    9a86:	d0af      	beq.n	99e8 <_fflush_r+0x78>
    9a88:	6c23      	ldr	r3, [r4, #64]	; 0x40
    9a8a:	1aed      	subs	r5, r5, r3
    9a8c:	e7ac      	b.n	99e8 <_fflush_r+0x78>
    9a8e:	6c22      	ldr	r2, [r4, #64]	; 0x40
    9a90:	2a00      	cmp	r2, #0
    9a92:	dc9d      	bgt.n	99d0 <_fflush_r+0x60>
    9a94:	e7e5      	b.n	9a62 <_fflush_r+0xf2>
    9a96:	2301      	movs	r3, #1
    9a98:	4640      	mov	r0, r8
    9a9a:	6a21      	ldr	r1, [r4, #32]
    9a9c:	47b0      	blx	r6
    9a9e:	f1b0 3fff 	cmp.w	r0, #4294967295
    9aa2:	4605      	mov	r5, r0
    9aa4:	d002      	beq.n	9aac <_fflush_r+0x13c>
    9aa6:	89a3      	ldrh	r3, [r4, #12]
    9aa8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    9aaa:	e79a      	b.n	99e2 <_fflush_r+0x72>
    9aac:	f8d8 3000 	ldr.w	r3, [r8]
    9ab0:	2b1d      	cmp	r3, #29
    9ab2:	d0d6      	beq.n	9a62 <_fflush_r+0xf2>
    9ab4:	89a3      	ldrh	r3, [r4, #12]
    9ab6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9aba:	81a3      	strh	r3, [r4, #12]
    9abc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00009ac0 <fflush>:
    9ac0:	4601      	mov	r1, r0
    9ac2:	b128      	cbz	r0, 9ad0 <fflush+0x10>
    9ac4:	f64d 5368 	movw	r3, #56680	; 0xdd68
    9ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9acc:	6818      	ldr	r0, [r3, #0]
    9ace:	e74f      	b.n	9970 <_fflush_r>
    9ad0:	f64c 0384 	movw	r3, #51332	; 0xc884
    9ad4:	f649 1171 	movw	r1, #39281	; 0x9971
    9ad8:	f2c0 0300 	movt	r3, #0
    9adc:	f2c0 0100 	movt	r1, #0
    9ae0:	6818      	ldr	r0, [r3, #0]
    9ae2:	f000 bbb3 	b.w	a24c <_fwalk_reent>
    9ae6:	bf00      	nop

00009ae8 <__sfp_lock_acquire>:
    9ae8:	4770      	bx	lr
    9aea:	bf00      	nop

00009aec <__sfp_lock_release>:
    9aec:	4770      	bx	lr
    9aee:	bf00      	nop

00009af0 <__sinit_lock_acquire>:
    9af0:	4770      	bx	lr
    9af2:	bf00      	nop

00009af4 <__sinit_lock_release>:
    9af4:	4770      	bx	lr
    9af6:	bf00      	nop

00009af8 <__fp_lock>:
    9af8:	2000      	movs	r0, #0
    9afa:	4770      	bx	lr

00009afc <__fp_unlock>:
    9afc:	2000      	movs	r0, #0
    9afe:	4770      	bx	lr

00009b00 <__fp_unlock_all>:
    9b00:	f64d 5368 	movw	r3, #56680	; 0xdd68
    9b04:	f649 21fd 	movw	r1, #39677	; 0x9afd
    9b08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9b0c:	f2c0 0100 	movt	r1, #0
    9b10:	6818      	ldr	r0, [r3, #0]
    9b12:	f000 bbc5 	b.w	a2a0 <_fwalk>
    9b16:	bf00      	nop

00009b18 <__fp_lock_all>:
    9b18:	f64d 5368 	movw	r3, #56680	; 0xdd68
    9b1c:	f649 21f9 	movw	r1, #39673	; 0x9af9
    9b20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9b24:	f2c0 0100 	movt	r1, #0
    9b28:	6818      	ldr	r0, [r3, #0]
    9b2a:	f000 bbb9 	b.w	a2a0 <_fwalk>
    9b2e:	bf00      	nop

00009b30 <_cleanup_r>:
    9b30:	f24b 6161 	movw	r1, #46689	; 0xb661
    9b34:	f2c0 0100 	movt	r1, #0
    9b38:	f000 bbb2 	b.w	a2a0 <_fwalk>

00009b3c <_cleanup>:
    9b3c:	f64c 0384 	movw	r3, #51332	; 0xc884
    9b40:	f2c0 0300 	movt	r3, #0
    9b44:	6818      	ldr	r0, [r3, #0]
    9b46:	e7f3      	b.n	9b30 <_cleanup_r>

00009b48 <std>:
    9b48:	b510      	push	{r4, lr}
    9b4a:	4604      	mov	r4, r0
    9b4c:	2300      	movs	r3, #0
    9b4e:	305c      	adds	r0, #92	; 0x5c
    9b50:	81a1      	strh	r1, [r4, #12]
    9b52:	4619      	mov	r1, r3
    9b54:	81e2      	strh	r2, [r4, #14]
    9b56:	2208      	movs	r2, #8
    9b58:	6023      	str	r3, [r4, #0]
    9b5a:	6063      	str	r3, [r4, #4]
    9b5c:	60a3      	str	r3, [r4, #8]
    9b5e:	6663      	str	r3, [r4, #100]	; 0x64
    9b60:	6123      	str	r3, [r4, #16]
    9b62:	6163      	str	r3, [r4, #20]
    9b64:	61a3      	str	r3, [r4, #24]
    9b66:	f7fb fdbf 	bl	56e8 <memset>
    9b6a:	f24b 3021 	movw	r0, #45857	; 0xb321
    9b6e:	f24b 21e5 	movw	r1, #45797	; 0xb2e5
    9b72:	f24b 22bd 	movw	r2, #45757	; 0xb2bd
    9b76:	f24b 23b5 	movw	r3, #45749	; 0xb2b5
    9b7a:	f2c0 0000 	movt	r0, #0
    9b7e:	f2c0 0100 	movt	r1, #0
    9b82:	f2c0 0200 	movt	r2, #0
    9b86:	f2c0 0300 	movt	r3, #0
    9b8a:	6260      	str	r0, [r4, #36]	; 0x24
    9b8c:	62a1      	str	r1, [r4, #40]	; 0x28
    9b8e:	62e2      	str	r2, [r4, #44]	; 0x2c
    9b90:	6323      	str	r3, [r4, #48]	; 0x30
    9b92:	6224      	str	r4, [r4, #32]
    9b94:	bd10      	pop	{r4, pc}
    9b96:	bf00      	nop

00009b98 <__sfmoreglue>:
    9b98:	b570      	push	{r4, r5, r6, lr}
    9b9a:	2568      	movs	r5, #104	; 0x68
    9b9c:	460e      	mov	r6, r1
    9b9e:	fb05 f501 	mul.w	r5, r5, r1
    9ba2:	f105 010c 	add.w	r1, r5, #12
    9ba6:	f7fb fa05 	bl	4fb4 <_malloc_r>
    9baa:	4604      	mov	r4, r0
    9bac:	b148      	cbz	r0, 9bc2 <__sfmoreglue+0x2a>
    9bae:	f100 030c 	add.w	r3, r0, #12
    9bb2:	2100      	movs	r1, #0
    9bb4:	6046      	str	r6, [r0, #4]
    9bb6:	462a      	mov	r2, r5
    9bb8:	4618      	mov	r0, r3
    9bba:	6021      	str	r1, [r4, #0]
    9bbc:	60a3      	str	r3, [r4, #8]
    9bbe:	f7fb fd93 	bl	56e8 <memset>
    9bc2:	4620      	mov	r0, r4
    9bc4:	bd70      	pop	{r4, r5, r6, pc}
    9bc6:	bf00      	nop

00009bc8 <__sfp>:
    9bc8:	f64c 0384 	movw	r3, #51332	; 0xc884
    9bcc:	f2c0 0300 	movt	r3, #0
    9bd0:	b570      	push	{r4, r5, r6, lr}
    9bd2:	681d      	ldr	r5, [r3, #0]
    9bd4:	4606      	mov	r6, r0
    9bd6:	69ab      	ldr	r3, [r5, #24]
    9bd8:	2b00      	cmp	r3, #0
    9bda:	d02a      	beq.n	9c32 <__sfp+0x6a>
    9bdc:	35d8      	adds	r5, #216	; 0xd8
    9bde:	686b      	ldr	r3, [r5, #4]
    9be0:	68ac      	ldr	r4, [r5, #8]
    9be2:	3b01      	subs	r3, #1
    9be4:	d503      	bpl.n	9bee <__sfp+0x26>
    9be6:	e020      	b.n	9c2a <__sfp+0x62>
    9be8:	3468      	adds	r4, #104	; 0x68
    9bea:	3b01      	subs	r3, #1
    9bec:	d41d      	bmi.n	9c2a <__sfp+0x62>
    9bee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    9bf2:	2a00      	cmp	r2, #0
    9bf4:	d1f8      	bne.n	9be8 <__sfp+0x20>
    9bf6:	2500      	movs	r5, #0
    9bf8:	f04f 33ff 	mov.w	r3, #4294967295
    9bfc:	6665      	str	r5, [r4, #100]	; 0x64
    9bfe:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    9c02:	81e3      	strh	r3, [r4, #14]
    9c04:	4629      	mov	r1, r5
    9c06:	f04f 0301 	mov.w	r3, #1
    9c0a:	6025      	str	r5, [r4, #0]
    9c0c:	81a3      	strh	r3, [r4, #12]
    9c0e:	2208      	movs	r2, #8
    9c10:	60a5      	str	r5, [r4, #8]
    9c12:	6065      	str	r5, [r4, #4]
    9c14:	6125      	str	r5, [r4, #16]
    9c16:	6165      	str	r5, [r4, #20]
    9c18:	61a5      	str	r5, [r4, #24]
    9c1a:	f7fb fd65 	bl	56e8 <memset>
    9c1e:	64e5      	str	r5, [r4, #76]	; 0x4c
    9c20:	6365      	str	r5, [r4, #52]	; 0x34
    9c22:	63a5      	str	r5, [r4, #56]	; 0x38
    9c24:	64a5      	str	r5, [r4, #72]	; 0x48
    9c26:	4620      	mov	r0, r4
    9c28:	bd70      	pop	{r4, r5, r6, pc}
    9c2a:	6828      	ldr	r0, [r5, #0]
    9c2c:	b128      	cbz	r0, 9c3a <__sfp+0x72>
    9c2e:	4605      	mov	r5, r0
    9c30:	e7d5      	b.n	9bde <__sfp+0x16>
    9c32:	4628      	mov	r0, r5
    9c34:	f000 f80c 	bl	9c50 <__sinit>
    9c38:	e7d0      	b.n	9bdc <__sfp+0x14>
    9c3a:	4630      	mov	r0, r6
    9c3c:	2104      	movs	r1, #4
    9c3e:	f7ff ffab 	bl	9b98 <__sfmoreglue>
    9c42:	6028      	str	r0, [r5, #0]
    9c44:	2800      	cmp	r0, #0
    9c46:	d1f2      	bne.n	9c2e <__sfp+0x66>
    9c48:	230c      	movs	r3, #12
    9c4a:	4604      	mov	r4, r0
    9c4c:	6033      	str	r3, [r6, #0]
    9c4e:	e7ea      	b.n	9c26 <__sfp+0x5e>

00009c50 <__sinit>:
    9c50:	b570      	push	{r4, r5, r6, lr}
    9c52:	6986      	ldr	r6, [r0, #24]
    9c54:	4604      	mov	r4, r0
    9c56:	b106      	cbz	r6, 9c5a <__sinit+0xa>
    9c58:	bd70      	pop	{r4, r5, r6, pc}
    9c5a:	f649 3331 	movw	r3, #39729	; 0x9b31
    9c5e:	2501      	movs	r5, #1
    9c60:	f2c0 0300 	movt	r3, #0
    9c64:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    9c68:	6283      	str	r3, [r0, #40]	; 0x28
    9c6a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    9c6e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    9c72:	6185      	str	r5, [r0, #24]
    9c74:	f7ff ffa8 	bl	9bc8 <__sfp>
    9c78:	6060      	str	r0, [r4, #4]
    9c7a:	4620      	mov	r0, r4
    9c7c:	f7ff ffa4 	bl	9bc8 <__sfp>
    9c80:	60a0      	str	r0, [r4, #8]
    9c82:	4620      	mov	r0, r4
    9c84:	f7ff ffa0 	bl	9bc8 <__sfp>
    9c88:	4632      	mov	r2, r6
    9c8a:	2104      	movs	r1, #4
    9c8c:	4623      	mov	r3, r4
    9c8e:	60e0      	str	r0, [r4, #12]
    9c90:	6860      	ldr	r0, [r4, #4]
    9c92:	f7ff ff59 	bl	9b48 <std>
    9c96:	462a      	mov	r2, r5
    9c98:	68a0      	ldr	r0, [r4, #8]
    9c9a:	2109      	movs	r1, #9
    9c9c:	4623      	mov	r3, r4
    9c9e:	f7ff ff53 	bl	9b48 <std>
    9ca2:	4623      	mov	r3, r4
    9ca4:	68e0      	ldr	r0, [r4, #12]
    9ca6:	2112      	movs	r1, #18
    9ca8:	2202      	movs	r2, #2
    9caa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    9cae:	e74b      	b.n	9b48 <std>

00009cb0 <_malloc_trim_r>:
    9cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9cb2:	f64d 645c 	movw	r4, #56924	; 0xde5c
    9cb6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9cba:	460f      	mov	r7, r1
    9cbc:	4605      	mov	r5, r0
    9cbe:	f7fb fd7d 	bl	57bc <__malloc_lock>
    9cc2:	68a3      	ldr	r3, [r4, #8]
    9cc4:	685e      	ldr	r6, [r3, #4]
    9cc6:	f026 0603 	bic.w	r6, r6, #3
    9cca:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    9cce:	330f      	adds	r3, #15
    9cd0:	1bdf      	subs	r7, r3, r7
    9cd2:	0b3f      	lsrs	r7, r7, #12
    9cd4:	3f01      	subs	r7, #1
    9cd6:	033f      	lsls	r7, r7, #12
    9cd8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    9cdc:	db07      	blt.n	9cee <_malloc_trim_r+0x3e>
    9cde:	2100      	movs	r1, #0
    9ce0:	4628      	mov	r0, r5
    9ce2:	f7fb fde5 	bl	58b0 <_sbrk_r>
    9ce6:	68a3      	ldr	r3, [r4, #8]
    9ce8:	18f3      	adds	r3, r6, r3
    9cea:	4283      	cmp	r3, r0
    9cec:	d004      	beq.n	9cf8 <_malloc_trim_r+0x48>
    9cee:	4628      	mov	r0, r5
    9cf0:	f7fb fd66 	bl	57c0 <__malloc_unlock>
    9cf4:	2000      	movs	r0, #0
    9cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9cf8:	4279      	negs	r1, r7
    9cfa:	4628      	mov	r0, r5
    9cfc:	f7fb fdd8 	bl	58b0 <_sbrk_r>
    9d00:	f1b0 3fff 	cmp.w	r0, #4294967295
    9d04:	d010      	beq.n	9d28 <_malloc_trim_r+0x78>
    9d06:	68a2      	ldr	r2, [r4, #8]
    9d08:	f24e 332c 	movw	r3, #58156	; 0xe32c
    9d0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9d10:	1bf6      	subs	r6, r6, r7
    9d12:	f046 0601 	orr.w	r6, r6, #1
    9d16:	4628      	mov	r0, r5
    9d18:	6056      	str	r6, [r2, #4]
    9d1a:	681a      	ldr	r2, [r3, #0]
    9d1c:	1bd7      	subs	r7, r2, r7
    9d1e:	601f      	str	r7, [r3, #0]
    9d20:	f7fb fd4e 	bl	57c0 <__malloc_unlock>
    9d24:	2001      	movs	r0, #1
    9d26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9d28:	2100      	movs	r1, #0
    9d2a:	4628      	mov	r0, r5
    9d2c:	f7fb fdc0 	bl	58b0 <_sbrk_r>
    9d30:	68a3      	ldr	r3, [r4, #8]
    9d32:	1ac2      	subs	r2, r0, r3
    9d34:	2a0f      	cmp	r2, #15
    9d36:	ddda      	ble.n	9cee <_malloc_trim_r+0x3e>
    9d38:	f24e 2464 	movw	r4, #57956	; 0xe264
    9d3c:	f24e 312c 	movw	r1, #58156	; 0xe32c
    9d40:	f2c2 0400 	movt	r4, #8192	; 0x2000
    9d44:	f2c2 0100 	movt	r1, #8192	; 0x2000
    9d48:	f042 0201 	orr.w	r2, r2, #1
    9d4c:	6824      	ldr	r4, [r4, #0]
    9d4e:	1b00      	subs	r0, r0, r4
    9d50:	6008      	str	r0, [r1, #0]
    9d52:	605a      	str	r2, [r3, #4]
    9d54:	e7cb      	b.n	9cee <_malloc_trim_r+0x3e>
    9d56:	bf00      	nop

00009d58 <_free_r>:
    9d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9d5c:	4605      	mov	r5, r0
    9d5e:	460c      	mov	r4, r1
    9d60:	2900      	cmp	r1, #0
    9d62:	f000 8088 	beq.w	9e76 <_free_r+0x11e>
    9d66:	f7fb fd29 	bl	57bc <__malloc_lock>
    9d6a:	f1a4 0208 	sub.w	r2, r4, #8
    9d6e:	f64d 605c 	movw	r0, #56924	; 0xde5c
    9d72:	6856      	ldr	r6, [r2, #4]
    9d74:	f2c2 0000 	movt	r0, #8192	; 0x2000
    9d78:	f026 0301 	bic.w	r3, r6, #1
    9d7c:	f8d0 c008 	ldr.w	ip, [r0, #8]
    9d80:	18d1      	adds	r1, r2, r3
    9d82:	458c      	cmp	ip, r1
    9d84:	684f      	ldr	r7, [r1, #4]
    9d86:	f027 0703 	bic.w	r7, r7, #3
    9d8a:	f000 8095 	beq.w	9eb8 <_free_r+0x160>
    9d8e:	f016 0601 	ands.w	r6, r6, #1
    9d92:	604f      	str	r7, [r1, #4]
    9d94:	d05f      	beq.n	9e56 <_free_r+0xfe>
    9d96:	2600      	movs	r6, #0
    9d98:	19cc      	adds	r4, r1, r7
    9d9a:	6864      	ldr	r4, [r4, #4]
    9d9c:	f014 0f01 	tst.w	r4, #1
    9da0:	d106      	bne.n	9db0 <_free_r+0x58>
    9da2:	19db      	adds	r3, r3, r7
    9da4:	2e00      	cmp	r6, #0
    9da6:	d07a      	beq.n	9e9e <_free_r+0x146>
    9da8:	688c      	ldr	r4, [r1, #8]
    9daa:	68c9      	ldr	r1, [r1, #12]
    9dac:	608c      	str	r4, [r1, #8]
    9dae:	60e1      	str	r1, [r4, #12]
    9db0:	f043 0101 	orr.w	r1, r3, #1
    9db4:	50d3      	str	r3, [r2, r3]
    9db6:	6051      	str	r1, [r2, #4]
    9db8:	2e00      	cmp	r6, #0
    9dba:	d147      	bne.n	9e4c <_free_r+0xf4>
    9dbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    9dc0:	d35b      	bcc.n	9e7a <_free_r+0x122>
    9dc2:	0a59      	lsrs	r1, r3, #9
    9dc4:	2904      	cmp	r1, #4
    9dc6:	bf9e      	ittt	ls
    9dc8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    9dcc:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    9dd0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9dd4:	d928      	bls.n	9e28 <_free_r+0xd0>
    9dd6:	2914      	cmp	r1, #20
    9dd8:	bf9c      	itt	ls
    9dda:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    9dde:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9de2:	d921      	bls.n	9e28 <_free_r+0xd0>
    9de4:	2954      	cmp	r1, #84	; 0x54
    9de6:	bf9e      	ittt	ls
    9de8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    9dec:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    9df0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9df4:	d918      	bls.n	9e28 <_free_r+0xd0>
    9df6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    9dfa:	bf9e      	ittt	ls
    9dfc:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    9e00:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    9e04:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9e08:	d90e      	bls.n	9e28 <_free_r+0xd0>
    9e0a:	f240 5c54 	movw	ip, #1364	; 0x554
    9e0e:	4561      	cmp	r1, ip
    9e10:	bf95      	itete	ls
    9e12:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    9e16:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    9e1a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    9e1e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    9e22:	bf98      	it	ls
    9e24:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    9e28:	1904      	adds	r4, r0, r4
    9e2a:	68a1      	ldr	r1, [r4, #8]
    9e2c:	42a1      	cmp	r1, r4
    9e2e:	d103      	bne.n	9e38 <_free_r+0xe0>
    9e30:	e064      	b.n	9efc <_free_r+0x1a4>
    9e32:	6889      	ldr	r1, [r1, #8]
    9e34:	428c      	cmp	r4, r1
    9e36:	d004      	beq.n	9e42 <_free_r+0xea>
    9e38:	6848      	ldr	r0, [r1, #4]
    9e3a:	f020 0003 	bic.w	r0, r0, #3
    9e3e:	4283      	cmp	r3, r0
    9e40:	d3f7      	bcc.n	9e32 <_free_r+0xda>
    9e42:	68cb      	ldr	r3, [r1, #12]
    9e44:	60d3      	str	r3, [r2, #12]
    9e46:	6091      	str	r1, [r2, #8]
    9e48:	60ca      	str	r2, [r1, #12]
    9e4a:	609a      	str	r2, [r3, #8]
    9e4c:	4628      	mov	r0, r5
    9e4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    9e52:	f7fb bcb5 	b.w	57c0 <__malloc_unlock>
    9e56:	f854 4c08 	ldr.w	r4, [r4, #-8]
    9e5a:	f100 0c08 	add.w	ip, r0, #8
    9e5e:	1b12      	subs	r2, r2, r4
    9e60:	191b      	adds	r3, r3, r4
    9e62:	6894      	ldr	r4, [r2, #8]
    9e64:	4564      	cmp	r4, ip
    9e66:	d047      	beq.n	9ef8 <_free_r+0x1a0>
    9e68:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    9e6c:	f8cc 4008 	str.w	r4, [ip, #8]
    9e70:	f8c4 c00c 	str.w	ip, [r4, #12]
    9e74:	e790      	b.n	9d98 <_free_r+0x40>
    9e76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9e7a:	08db      	lsrs	r3, r3, #3
    9e7c:	f04f 0c01 	mov.w	ip, #1
    9e80:	6846      	ldr	r6, [r0, #4]
    9e82:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    9e86:	109b      	asrs	r3, r3, #2
    9e88:	fa0c f303 	lsl.w	r3, ip, r3
    9e8c:	60d1      	str	r1, [r2, #12]
    9e8e:	688c      	ldr	r4, [r1, #8]
    9e90:	ea46 0303 	orr.w	r3, r6, r3
    9e94:	6043      	str	r3, [r0, #4]
    9e96:	6094      	str	r4, [r2, #8]
    9e98:	60e2      	str	r2, [r4, #12]
    9e9a:	608a      	str	r2, [r1, #8]
    9e9c:	e7d6      	b.n	9e4c <_free_r+0xf4>
    9e9e:	688c      	ldr	r4, [r1, #8]
    9ea0:	4f1c      	ldr	r7, [pc, #112]	; (9f14 <_free_r+0x1bc>)
    9ea2:	42bc      	cmp	r4, r7
    9ea4:	d181      	bne.n	9daa <_free_r+0x52>
    9ea6:	50d3      	str	r3, [r2, r3]
    9ea8:	f043 0301 	orr.w	r3, r3, #1
    9eac:	60e2      	str	r2, [r4, #12]
    9eae:	60a2      	str	r2, [r4, #8]
    9eb0:	6053      	str	r3, [r2, #4]
    9eb2:	6094      	str	r4, [r2, #8]
    9eb4:	60d4      	str	r4, [r2, #12]
    9eb6:	e7c9      	b.n	9e4c <_free_r+0xf4>
    9eb8:	18fb      	adds	r3, r7, r3
    9eba:	f016 0f01 	tst.w	r6, #1
    9ebe:	d107      	bne.n	9ed0 <_free_r+0x178>
    9ec0:	f854 1c08 	ldr.w	r1, [r4, #-8]
    9ec4:	1a52      	subs	r2, r2, r1
    9ec6:	185b      	adds	r3, r3, r1
    9ec8:	68d4      	ldr	r4, [r2, #12]
    9eca:	6891      	ldr	r1, [r2, #8]
    9ecc:	60a1      	str	r1, [r4, #8]
    9ece:	60cc      	str	r4, [r1, #12]
    9ed0:	f24e 2168 	movw	r1, #57960	; 0xe268
    9ed4:	6082      	str	r2, [r0, #8]
    9ed6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    9eda:	f043 0001 	orr.w	r0, r3, #1
    9ede:	6050      	str	r0, [r2, #4]
    9ee0:	680a      	ldr	r2, [r1, #0]
    9ee2:	4293      	cmp	r3, r2
    9ee4:	d3b2      	bcc.n	9e4c <_free_r+0xf4>
    9ee6:	f24e 3328 	movw	r3, #58152	; 0xe328
    9eea:	4628      	mov	r0, r5
    9eec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9ef0:	6819      	ldr	r1, [r3, #0]
    9ef2:	f7ff fedd 	bl	9cb0 <_malloc_trim_r>
    9ef6:	e7a9      	b.n	9e4c <_free_r+0xf4>
    9ef8:	2601      	movs	r6, #1
    9efa:	e74d      	b.n	9d98 <_free_r+0x40>
    9efc:	2601      	movs	r6, #1
    9efe:	6844      	ldr	r4, [r0, #4]
    9f00:	ea4f 0cac 	mov.w	ip, ip, asr #2
    9f04:	460b      	mov	r3, r1
    9f06:	fa06 fc0c 	lsl.w	ip, r6, ip
    9f0a:	ea44 040c 	orr.w	r4, r4, ip
    9f0e:	6044      	str	r4, [r0, #4]
    9f10:	e798      	b.n	9e44 <_free_r+0xec>
    9f12:	bf00      	nop
    9f14:	2000de64 	.word	0x2000de64

00009f18 <__sfvwrite_r>:
    9f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9f1c:	6893      	ldr	r3, [r2, #8]
    9f1e:	b085      	sub	sp, #20
    9f20:	4690      	mov	r8, r2
    9f22:	460c      	mov	r4, r1
    9f24:	9003      	str	r0, [sp, #12]
    9f26:	2b00      	cmp	r3, #0
    9f28:	d064      	beq.n	9ff4 <__sfvwrite_r+0xdc>
    9f2a:	8988      	ldrh	r0, [r1, #12]
    9f2c:	fa1f fa80 	uxth.w	sl, r0
    9f30:	f01a 0f08 	tst.w	sl, #8
    9f34:	f000 80a0 	beq.w	a078 <__sfvwrite_r+0x160>
    9f38:	690b      	ldr	r3, [r1, #16]
    9f3a:	2b00      	cmp	r3, #0
    9f3c:	f000 809c 	beq.w	a078 <__sfvwrite_r+0x160>
    9f40:	f01a 0b02 	ands.w	fp, sl, #2
    9f44:	f8d8 5000 	ldr.w	r5, [r8]
    9f48:	bf1c      	itt	ne
    9f4a:	f04f 0a00 	movne.w	sl, #0
    9f4e:	4657      	movne	r7, sl
    9f50:	d136      	bne.n	9fc0 <__sfvwrite_r+0xa8>
    9f52:	f01a 0a01 	ands.w	sl, sl, #1
    9f56:	bf1d      	ittte	ne
    9f58:	46dc      	movne	ip, fp
    9f5a:	46d9      	movne	r9, fp
    9f5c:	465f      	movne	r7, fp
    9f5e:	4656      	moveq	r6, sl
    9f60:	d152      	bne.n	a008 <__sfvwrite_r+0xf0>
    9f62:	b326      	cbz	r6, 9fae <__sfvwrite_r+0x96>
    9f64:	b280      	uxth	r0, r0
    9f66:	68a7      	ldr	r7, [r4, #8]
    9f68:	f410 7f00 	tst.w	r0, #512	; 0x200
    9f6c:	f000 808f 	beq.w	a08e <__sfvwrite_r+0x176>
    9f70:	42be      	cmp	r6, r7
    9f72:	46bb      	mov	fp, r7
    9f74:	f080 80a7 	bcs.w	a0c6 <__sfvwrite_r+0x1ae>
    9f78:	6820      	ldr	r0, [r4, #0]
    9f7a:	4637      	mov	r7, r6
    9f7c:	46b3      	mov	fp, r6
    9f7e:	465a      	mov	r2, fp
    9f80:	4651      	mov	r1, sl
    9f82:	f000 fa95 	bl	a4b0 <memmove>
    9f86:	68a2      	ldr	r2, [r4, #8]
    9f88:	6823      	ldr	r3, [r4, #0]
    9f8a:	46b1      	mov	r9, r6
    9f8c:	1bd7      	subs	r7, r2, r7
    9f8e:	60a7      	str	r7, [r4, #8]
    9f90:	4637      	mov	r7, r6
    9f92:	445b      	add	r3, fp
    9f94:	6023      	str	r3, [r4, #0]
    9f96:	f8d8 3008 	ldr.w	r3, [r8, #8]
    9f9a:	ebc9 0606 	rsb	r6, r9, r6
    9f9e:	44ca      	add	sl, r9
    9fa0:	1bdf      	subs	r7, r3, r7
    9fa2:	f8c8 7008 	str.w	r7, [r8, #8]
    9fa6:	b32f      	cbz	r7, 9ff4 <__sfvwrite_r+0xdc>
    9fa8:	89a0      	ldrh	r0, [r4, #12]
    9faa:	2e00      	cmp	r6, #0
    9fac:	d1da      	bne.n	9f64 <__sfvwrite_r+0x4c>
    9fae:	f8d5 a000 	ldr.w	sl, [r5]
    9fb2:	686e      	ldr	r6, [r5, #4]
    9fb4:	3508      	adds	r5, #8
    9fb6:	e7d4      	b.n	9f62 <__sfvwrite_r+0x4a>
    9fb8:	f8d5 a000 	ldr.w	sl, [r5]
    9fbc:	686f      	ldr	r7, [r5, #4]
    9fbe:	3508      	adds	r5, #8
    9fc0:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    9fc4:	bf34      	ite	cc
    9fc6:	463b      	movcc	r3, r7
    9fc8:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    9fcc:	4652      	mov	r2, sl
    9fce:	9803      	ldr	r0, [sp, #12]
    9fd0:	2f00      	cmp	r7, #0
    9fd2:	d0f1      	beq.n	9fb8 <__sfvwrite_r+0xa0>
    9fd4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    9fd6:	6a21      	ldr	r1, [r4, #32]
    9fd8:	47b0      	blx	r6
    9fda:	2800      	cmp	r0, #0
    9fdc:	4482      	add	sl, r0
    9fde:	ebc0 0707 	rsb	r7, r0, r7
    9fe2:	f340 80ec 	ble.w	a1be <__sfvwrite_r+0x2a6>
    9fe6:	f8d8 3008 	ldr.w	r3, [r8, #8]
    9fea:	1a18      	subs	r0, r3, r0
    9fec:	f8c8 0008 	str.w	r0, [r8, #8]
    9ff0:	2800      	cmp	r0, #0
    9ff2:	d1e5      	bne.n	9fc0 <__sfvwrite_r+0xa8>
    9ff4:	2000      	movs	r0, #0
    9ff6:	b005      	add	sp, #20
    9ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9ffc:	f8d5 9000 	ldr.w	r9, [r5]
    a000:	f04f 0c00 	mov.w	ip, #0
    a004:	686f      	ldr	r7, [r5, #4]
    a006:	3508      	adds	r5, #8
    a008:	2f00      	cmp	r7, #0
    a00a:	d0f7      	beq.n	9ffc <__sfvwrite_r+0xe4>
    a00c:	f1bc 0f00 	cmp.w	ip, #0
    a010:	f000 80b5 	beq.w	a17e <__sfvwrite_r+0x266>
    a014:	6963      	ldr	r3, [r4, #20]
    a016:	45bb      	cmp	fp, r7
    a018:	bf34      	ite	cc
    a01a:	46da      	movcc	sl, fp
    a01c:	46ba      	movcs	sl, r7
    a01e:	68a6      	ldr	r6, [r4, #8]
    a020:	6820      	ldr	r0, [r4, #0]
    a022:	6922      	ldr	r2, [r4, #16]
    a024:	199e      	adds	r6, r3, r6
    a026:	4290      	cmp	r0, r2
    a028:	bf94      	ite	ls
    a02a:	2200      	movls	r2, #0
    a02c:	2201      	movhi	r2, #1
    a02e:	45b2      	cmp	sl, r6
    a030:	bfd4      	ite	le
    a032:	2200      	movle	r2, #0
    a034:	f002 0201 	andgt.w	r2, r2, #1
    a038:	2a00      	cmp	r2, #0
    a03a:	f040 80ae 	bne.w	a19a <__sfvwrite_r+0x282>
    a03e:	459a      	cmp	sl, r3
    a040:	f2c0 8082 	blt.w	a148 <__sfvwrite_r+0x230>
    a044:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    a046:	464a      	mov	r2, r9
    a048:	f8cd c004 	str.w	ip, [sp, #4]
    a04c:	9803      	ldr	r0, [sp, #12]
    a04e:	6a21      	ldr	r1, [r4, #32]
    a050:	47b0      	blx	r6
    a052:	f8dd c004 	ldr.w	ip, [sp, #4]
    a056:	1e06      	subs	r6, r0, #0
    a058:	f340 80b1 	ble.w	a1be <__sfvwrite_r+0x2a6>
    a05c:	ebbb 0b06 	subs.w	fp, fp, r6
    a060:	f000 8086 	beq.w	a170 <__sfvwrite_r+0x258>
    a064:	f8d8 3008 	ldr.w	r3, [r8, #8]
    a068:	44b1      	add	r9, r6
    a06a:	1bbf      	subs	r7, r7, r6
    a06c:	1b9e      	subs	r6, r3, r6
    a06e:	f8c8 6008 	str.w	r6, [r8, #8]
    a072:	2e00      	cmp	r6, #0
    a074:	d1c8      	bne.n	a008 <__sfvwrite_r+0xf0>
    a076:	e7bd      	b.n	9ff4 <__sfvwrite_r+0xdc>
    a078:	9803      	ldr	r0, [sp, #12]
    a07a:	4621      	mov	r1, r4
    a07c:	f7fe fc1a 	bl	88b4 <__swsetup_r>
    a080:	2800      	cmp	r0, #0
    a082:	f040 80d4 	bne.w	a22e <__sfvwrite_r+0x316>
    a086:	89a0      	ldrh	r0, [r4, #12]
    a088:	fa1f fa80 	uxth.w	sl, r0
    a08c:	e758      	b.n	9f40 <__sfvwrite_r+0x28>
    a08e:	6820      	ldr	r0, [r4, #0]
    a090:	46b9      	mov	r9, r7
    a092:	6923      	ldr	r3, [r4, #16]
    a094:	4298      	cmp	r0, r3
    a096:	bf94      	ite	ls
    a098:	2300      	movls	r3, #0
    a09a:	2301      	movhi	r3, #1
    a09c:	42b7      	cmp	r7, r6
    a09e:	bf2c      	ite	cs
    a0a0:	2300      	movcs	r3, #0
    a0a2:	f003 0301 	andcc.w	r3, r3, #1
    a0a6:	2b00      	cmp	r3, #0
    a0a8:	f040 809d 	bne.w	a1e6 <__sfvwrite_r+0x2ce>
    a0ac:	6963      	ldr	r3, [r4, #20]
    a0ae:	429e      	cmp	r6, r3
    a0b0:	f0c0 808c 	bcc.w	a1cc <__sfvwrite_r+0x2b4>
    a0b4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    a0b6:	4652      	mov	r2, sl
    a0b8:	9803      	ldr	r0, [sp, #12]
    a0ba:	6a21      	ldr	r1, [r4, #32]
    a0bc:	47b8      	blx	r7
    a0be:	1e07      	subs	r7, r0, #0
    a0c0:	dd7d      	ble.n	a1be <__sfvwrite_r+0x2a6>
    a0c2:	46b9      	mov	r9, r7
    a0c4:	e767      	b.n	9f96 <__sfvwrite_r+0x7e>
    a0c6:	f410 6f90 	tst.w	r0, #1152	; 0x480
    a0ca:	bf08      	it	eq
    a0cc:	6820      	ldreq	r0, [r4, #0]
    a0ce:	f43f af56 	beq.w	9f7e <__sfvwrite_r+0x66>
    a0d2:	6962      	ldr	r2, [r4, #20]
    a0d4:	6921      	ldr	r1, [r4, #16]
    a0d6:	6823      	ldr	r3, [r4, #0]
    a0d8:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    a0dc:	1a5b      	subs	r3, r3, r1
    a0de:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    a0e2:	f103 0c01 	add.w	ip, r3, #1
    a0e6:	44b4      	add	ip, r6
    a0e8:	ea4f 0969 	mov.w	r9, r9, asr #1
    a0ec:	45e1      	cmp	r9, ip
    a0ee:	464a      	mov	r2, r9
    a0f0:	bf3c      	itt	cc
    a0f2:	46e1      	movcc	r9, ip
    a0f4:	464a      	movcc	r2, r9
    a0f6:	f410 6f80 	tst.w	r0, #1024	; 0x400
    a0fa:	f000 8083 	beq.w	a204 <__sfvwrite_r+0x2ec>
    a0fe:	4611      	mov	r1, r2
    a100:	9803      	ldr	r0, [sp, #12]
    a102:	9302      	str	r3, [sp, #8]
    a104:	f7fa ff56 	bl	4fb4 <_malloc_r>
    a108:	9b02      	ldr	r3, [sp, #8]
    a10a:	2800      	cmp	r0, #0
    a10c:	f000 8099 	beq.w	a242 <__sfvwrite_r+0x32a>
    a110:	461a      	mov	r2, r3
    a112:	6921      	ldr	r1, [r4, #16]
    a114:	9302      	str	r3, [sp, #8]
    a116:	9001      	str	r0, [sp, #4]
    a118:	f7fb fa1e 	bl	5558 <memcpy>
    a11c:	89a2      	ldrh	r2, [r4, #12]
    a11e:	9b02      	ldr	r3, [sp, #8]
    a120:	f8dd c004 	ldr.w	ip, [sp, #4]
    a124:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    a128:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    a12c:	81a2      	strh	r2, [r4, #12]
    a12e:	ebc3 0209 	rsb	r2, r3, r9
    a132:	eb0c 0003 	add.w	r0, ip, r3
    a136:	4637      	mov	r7, r6
    a138:	46b3      	mov	fp, r6
    a13a:	60a2      	str	r2, [r4, #8]
    a13c:	f8c4 c010 	str.w	ip, [r4, #16]
    a140:	6020      	str	r0, [r4, #0]
    a142:	f8c4 9014 	str.w	r9, [r4, #20]
    a146:	e71a      	b.n	9f7e <__sfvwrite_r+0x66>
    a148:	4652      	mov	r2, sl
    a14a:	4649      	mov	r1, r9
    a14c:	4656      	mov	r6, sl
    a14e:	f8cd c004 	str.w	ip, [sp, #4]
    a152:	f000 f9ad 	bl	a4b0 <memmove>
    a156:	68a2      	ldr	r2, [r4, #8]
    a158:	6823      	ldr	r3, [r4, #0]
    a15a:	ebbb 0b06 	subs.w	fp, fp, r6
    a15e:	ebca 0202 	rsb	r2, sl, r2
    a162:	f8dd c004 	ldr.w	ip, [sp, #4]
    a166:	4453      	add	r3, sl
    a168:	60a2      	str	r2, [r4, #8]
    a16a:	6023      	str	r3, [r4, #0]
    a16c:	f47f af7a 	bne.w	a064 <__sfvwrite_r+0x14c>
    a170:	9803      	ldr	r0, [sp, #12]
    a172:	4621      	mov	r1, r4
    a174:	f7ff fbfc 	bl	9970 <_fflush_r>
    a178:	bb08      	cbnz	r0, a1be <__sfvwrite_r+0x2a6>
    a17a:	46dc      	mov	ip, fp
    a17c:	e772      	b.n	a064 <__sfvwrite_r+0x14c>
    a17e:	4648      	mov	r0, r9
    a180:	210a      	movs	r1, #10
    a182:	463a      	mov	r2, r7
    a184:	f000 f95a 	bl	a43c <memchr>
    a188:	2800      	cmp	r0, #0
    a18a:	d04b      	beq.n	a224 <__sfvwrite_r+0x30c>
    a18c:	f100 0b01 	add.w	fp, r0, #1
    a190:	f04f 0c01 	mov.w	ip, #1
    a194:	ebc9 0b0b 	rsb	fp, r9, fp
    a198:	e73c      	b.n	a014 <__sfvwrite_r+0xfc>
    a19a:	4649      	mov	r1, r9
    a19c:	4632      	mov	r2, r6
    a19e:	f8cd c004 	str.w	ip, [sp, #4]
    a1a2:	f000 f985 	bl	a4b0 <memmove>
    a1a6:	6823      	ldr	r3, [r4, #0]
    a1a8:	4621      	mov	r1, r4
    a1aa:	9803      	ldr	r0, [sp, #12]
    a1ac:	199b      	adds	r3, r3, r6
    a1ae:	6023      	str	r3, [r4, #0]
    a1b0:	f7ff fbde 	bl	9970 <_fflush_r>
    a1b4:	f8dd c004 	ldr.w	ip, [sp, #4]
    a1b8:	2800      	cmp	r0, #0
    a1ba:	f43f af4f 	beq.w	a05c <__sfvwrite_r+0x144>
    a1be:	89a3      	ldrh	r3, [r4, #12]
    a1c0:	f04f 30ff 	mov.w	r0, #4294967295
    a1c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    a1c8:	81a3      	strh	r3, [r4, #12]
    a1ca:	e714      	b.n	9ff6 <__sfvwrite_r+0xde>
    a1cc:	4632      	mov	r2, r6
    a1ce:	4651      	mov	r1, sl
    a1d0:	f000 f96e 	bl	a4b0 <memmove>
    a1d4:	68a2      	ldr	r2, [r4, #8]
    a1d6:	6823      	ldr	r3, [r4, #0]
    a1d8:	4637      	mov	r7, r6
    a1da:	1b92      	subs	r2, r2, r6
    a1dc:	46b1      	mov	r9, r6
    a1de:	199b      	adds	r3, r3, r6
    a1e0:	60a2      	str	r2, [r4, #8]
    a1e2:	6023      	str	r3, [r4, #0]
    a1e4:	e6d7      	b.n	9f96 <__sfvwrite_r+0x7e>
    a1e6:	4651      	mov	r1, sl
    a1e8:	463a      	mov	r2, r7
    a1ea:	f000 f961 	bl	a4b0 <memmove>
    a1ee:	6823      	ldr	r3, [r4, #0]
    a1f0:	9803      	ldr	r0, [sp, #12]
    a1f2:	4621      	mov	r1, r4
    a1f4:	19db      	adds	r3, r3, r7
    a1f6:	6023      	str	r3, [r4, #0]
    a1f8:	f7ff fbba 	bl	9970 <_fflush_r>
    a1fc:	2800      	cmp	r0, #0
    a1fe:	f43f aeca 	beq.w	9f96 <__sfvwrite_r+0x7e>
    a202:	e7dc      	b.n	a1be <__sfvwrite_r+0x2a6>
    a204:	9803      	ldr	r0, [sp, #12]
    a206:	9302      	str	r3, [sp, #8]
    a208:	f000 fe5a 	bl	aec0 <_realloc_r>
    a20c:	9b02      	ldr	r3, [sp, #8]
    a20e:	4684      	mov	ip, r0
    a210:	2800      	cmp	r0, #0
    a212:	d18c      	bne.n	a12e <__sfvwrite_r+0x216>
    a214:	6921      	ldr	r1, [r4, #16]
    a216:	9803      	ldr	r0, [sp, #12]
    a218:	f7ff fd9e 	bl	9d58 <_free_r>
    a21c:	9903      	ldr	r1, [sp, #12]
    a21e:	230c      	movs	r3, #12
    a220:	600b      	str	r3, [r1, #0]
    a222:	e7cc      	b.n	a1be <__sfvwrite_r+0x2a6>
    a224:	f107 0b01 	add.w	fp, r7, #1
    a228:	f04f 0c01 	mov.w	ip, #1
    a22c:	e6f2      	b.n	a014 <__sfvwrite_r+0xfc>
    a22e:	9903      	ldr	r1, [sp, #12]
    a230:	2209      	movs	r2, #9
    a232:	89a3      	ldrh	r3, [r4, #12]
    a234:	f04f 30ff 	mov.w	r0, #4294967295
    a238:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    a23c:	600a      	str	r2, [r1, #0]
    a23e:	81a3      	strh	r3, [r4, #12]
    a240:	e6d9      	b.n	9ff6 <__sfvwrite_r+0xde>
    a242:	9a03      	ldr	r2, [sp, #12]
    a244:	230c      	movs	r3, #12
    a246:	6013      	str	r3, [r2, #0]
    a248:	e7b9      	b.n	a1be <__sfvwrite_r+0x2a6>
    a24a:	bf00      	nop

0000a24c <_fwalk_reent>:
    a24c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    a250:	4607      	mov	r7, r0
    a252:	468a      	mov	sl, r1
    a254:	f7ff fc48 	bl	9ae8 <__sfp_lock_acquire>
    a258:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    a25c:	bf08      	it	eq
    a25e:	46b0      	moveq	r8, r6
    a260:	d018      	beq.n	a294 <_fwalk_reent+0x48>
    a262:	f04f 0800 	mov.w	r8, #0
    a266:	6875      	ldr	r5, [r6, #4]
    a268:	68b4      	ldr	r4, [r6, #8]
    a26a:	3d01      	subs	r5, #1
    a26c:	d40f      	bmi.n	a28e <_fwalk_reent+0x42>
    a26e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    a272:	b14b      	cbz	r3, a288 <_fwalk_reent+0x3c>
    a274:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    a278:	4621      	mov	r1, r4
    a27a:	4638      	mov	r0, r7
    a27c:	f1b3 3fff 	cmp.w	r3, #4294967295
    a280:	d002      	beq.n	a288 <_fwalk_reent+0x3c>
    a282:	47d0      	blx	sl
    a284:	ea48 0800 	orr.w	r8, r8, r0
    a288:	3468      	adds	r4, #104	; 0x68
    a28a:	3d01      	subs	r5, #1
    a28c:	d5ef      	bpl.n	a26e <_fwalk_reent+0x22>
    a28e:	6836      	ldr	r6, [r6, #0]
    a290:	2e00      	cmp	r6, #0
    a292:	d1e8      	bne.n	a266 <_fwalk_reent+0x1a>
    a294:	f7ff fc2a 	bl	9aec <__sfp_lock_release>
    a298:	4640      	mov	r0, r8
    a29a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    a29e:	bf00      	nop

0000a2a0 <_fwalk>:
    a2a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a2a4:	4606      	mov	r6, r0
    a2a6:	4688      	mov	r8, r1
    a2a8:	f7ff fc1e 	bl	9ae8 <__sfp_lock_acquire>
    a2ac:	36d8      	adds	r6, #216	; 0xd8
    a2ae:	bf08      	it	eq
    a2b0:	4637      	moveq	r7, r6
    a2b2:	d015      	beq.n	a2e0 <_fwalk+0x40>
    a2b4:	2700      	movs	r7, #0
    a2b6:	6875      	ldr	r5, [r6, #4]
    a2b8:	68b4      	ldr	r4, [r6, #8]
    a2ba:	3d01      	subs	r5, #1
    a2bc:	d40d      	bmi.n	a2da <_fwalk+0x3a>
    a2be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    a2c2:	b13b      	cbz	r3, a2d4 <_fwalk+0x34>
    a2c4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    a2c8:	4620      	mov	r0, r4
    a2ca:	f1b3 3fff 	cmp.w	r3, #4294967295
    a2ce:	d001      	beq.n	a2d4 <_fwalk+0x34>
    a2d0:	47c0      	blx	r8
    a2d2:	4307      	orrs	r7, r0
    a2d4:	3468      	adds	r4, #104	; 0x68
    a2d6:	3d01      	subs	r5, #1
    a2d8:	d5f1      	bpl.n	a2be <_fwalk+0x1e>
    a2da:	6836      	ldr	r6, [r6, #0]
    a2dc:	2e00      	cmp	r6, #0
    a2de:	d1ea      	bne.n	a2b6 <_fwalk+0x16>
    a2e0:	f7ff fc04 	bl	9aec <__sfp_lock_release>
    a2e4:	4638      	mov	r0, r7
    a2e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a2ea:	bf00      	nop

0000a2ec <__locale_charset>:
    a2ec:	f64c 1380 	movw	r3, #51584	; 0xc980
    a2f0:	f2c0 0300 	movt	r3, #0
    a2f4:	6818      	ldr	r0, [r3, #0]
    a2f6:	4770      	bx	lr

0000a2f8 <_localeconv_r>:
    a2f8:	4800      	ldr	r0, [pc, #0]	; (a2fc <_localeconv_r+0x4>)
    a2fa:	4770      	bx	lr
    a2fc:	0000c984 	.word	0x0000c984

0000a300 <localeconv>:
    a300:	4800      	ldr	r0, [pc, #0]	; (a304 <localeconv+0x4>)
    a302:	4770      	bx	lr
    a304:	0000c984 	.word	0x0000c984

0000a308 <_setlocale_r>:
    a308:	b570      	push	{r4, r5, r6, lr}
    a30a:	4605      	mov	r5, r0
    a30c:	460e      	mov	r6, r1
    a30e:	4614      	mov	r4, r2
    a310:	b172      	cbz	r2, a330 <_setlocale_r+0x28>
    a312:	f64c 0188 	movw	r1, #51336	; 0xc888
    a316:	4610      	mov	r0, r2
    a318:	f2c0 0100 	movt	r1, #0
    a31c:	f001 f812 	bl	b344 <strcmp>
    a320:	b958      	cbnz	r0, a33a <_setlocale_r+0x32>
    a322:	f64c 0088 	movw	r0, #51336	; 0xc888
    a326:	622c      	str	r4, [r5, #32]
    a328:	f2c0 0000 	movt	r0, #0
    a32c:	61ee      	str	r6, [r5, #28]
    a32e:	bd70      	pop	{r4, r5, r6, pc}
    a330:	f64c 0088 	movw	r0, #51336	; 0xc888
    a334:	f2c0 0000 	movt	r0, #0
    a338:	bd70      	pop	{r4, r5, r6, pc}
    a33a:	f24c 2118 	movw	r1, #49688	; 0xc218
    a33e:	4620      	mov	r0, r4
    a340:	f2c0 0100 	movt	r1, #0
    a344:	f000 fffe 	bl	b344 <strcmp>
    a348:	2800      	cmp	r0, #0
    a34a:	d0ea      	beq.n	a322 <_setlocale_r+0x1a>
    a34c:	2000      	movs	r0, #0
    a34e:	bd70      	pop	{r4, r5, r6, pc}

0000a350 <setlocale>:
    a350:	f64d 5368 	movw	r3, #56680	; 0xdd68
    a354:	460a      	mov	r2, r1
    a356:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a35a:	4601      	mov	r1, r0
    a35c:	6818      	ldr	r0, [r3, #0]
    a35e:	e7d3      	b.n	a308 <_setlocale_r>

0000a360 <__smakebuf_r>:
    a360:	898b      	ldrh	r3, [r1, #12]
    a362:	b5f0      	push	{r4, r5, r6, r7, lr}
    a364:	460c      	mov	r4, r1
    a366:	b29a      	uxth	r2, r3
    a368:	b091      	sub	sp, #68	; 0x44
    a36a:	f012 0f02 	tst.w	r2, #2
    a36e:	4605      	mov	r5, r0
    a370:	d141      	bne.n	a3f6 <__smakebuf_r+0x96>
    a372:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    a376:	2900      	cmp	r1, #0
    a378:	db18      	blt.n	a3ac <__smakebuf_r+0x4c>
    a37a:	aa01      	add	r2, sp, #4
    a37c:	f001 f978 	bl	b670 <_fstat_r>
    a380:	2800      	cmp	r0, #0
    a382:	db11      	blt.n	a3a8 <__smakebuf_r+0x48>
    a384:	9b02      	ldr	r3, [sp, #8]
    a386:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    a38a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    a38e:	bf14      	ite	ne
    a390:	2700      	movne	r7, #0
    a392:	2701      	moveq	r7, #1
    a394:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    a398:	d040      	beq.n	a41c <__smakebuf_r+0xbc>
    a39a:	89a3      	ldrh	r3, [r4, #12]
    a39c:	f44f 6680 	mov.w	r6, #1024	; 0x400
    a3a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    a3a4:	81a3      	strh	r3, [r4, #12]
    a3a6:	e00b      	b.n	a3c0 <__smakebuf_r+0x60>
    a3a8:	89a3      	ldrh	r3, [r4, #12]
    a3aa:	b29a      	uxth	r2, r3
    a3ac:	f012 0f80 	tst.w	r2, #128	; 0x80
    a3b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    a3b4:	bf0c      	ite	eq
    a3b6:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    a3ba:	2640      	movne	r6, #64	; 0x40
    a3bc:	2700      	movs	r7, #0
    a3be:	81a3      	strh	r3, [r4, #12]
    a3c0:	4628      	mov	r0, r5
    a3c2:	4631      	mov	r1, r6
    a3c4:	f7fa fdf6 	bl	4fb4 <_malloc_r>
    a3c8:	b170      	cbz	r0, a3e8 <__smakebuf_r+0x88>
    a3ca:	89a1      	ldrh	r1, [r4, #12]
    a3cc:	f649 3231 	movw	r2, #39729	; 0x9b31
    a3d0:	f2c0 0200 	movt	r2, #0
    a3d4:	6120      	str	r0, [r4, #16]
    a3d6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    a3da:	6166      	str	r6, [r4, #20]
    a3dc:	62aa      	str	r2, [r5, #40]	; 0x28
    a3de:	81a1      	strh	r1, [r4, #12]
    a3e0:	6020      	str	r0, [r4, #0]
    a3e2:	b97f      	cbnz	r7, a404 <__smakebuf_r+0xa4>
    a3e4:	b011      	add	sp, #68	; 0x44
    a3e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a3e8:	89a3      	ldrh	r3, [r4, #12]
    a3ea:	f413 7f00 	tst.w	r3, #512	; 0x200
    a3ee:	d1f9      	bne.n	a3e4 <__smakebuf_r+0x84>
    a3f0:	f043 0302 	orr.w	r3, r3, #2
    a3f4:	81a3      	strh	r3, [r4, #12]
    a3f6:	f104 0347 	add.w	r3, r4, #71	; 0x47
    a3fa:	6123      	str	r3, [r4, #16]
    a3fc:	6023      	str	r3, [r4, #0]
    a3fe:	2301      	movs	r3, #1
    a400:	6163      	str	r3, [r4, #20]
    a402:	e7ef      	b.n	a3e4 <__smakebuf_r+0x84>
    a404:	4628      	mov	r0, r5
    a406:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    a40a:	f001 f947 	bl	b69c <_isatty_r>
    a40e:	2800      	cmp	r0, #0
    a410:	d0e8      	beq.n	a3e4 <__smakebuf_r+0x84>
    a412:	89a3      	ldrh	r3, [r4, #12]
    a414:	f043 0301 	orr.w	r3, r3, #1
    a418:	81a3      	strh	r3, [r4, #12]
    a41a:	e7e3      	b.n	a3e4 <__smakebuf_r+0x84>
    a41c:	f24b 23bd 	movw	r3, #45757	; 0xb2bd
    a420:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    a422:	f2c0 0300 	movt	r3, #0
    a426:	429a      	cmp	r2, r3
    a428:	d1b7      	bne.n	a39a <__smakebuf_r+0x3a>
    a42a:	89a2      	ldrh	r2, [r4, #12]
    a42c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    a430:	461e      	mov	r6, r3
    a432:	6523      	str	r3, [r4, #80]	; 0x50
    a434:	ea42 0303 	orr.w	r3, r2, r3
    a438:	81a3      	strh	r3, [r4, #12]
    a43a:	e7c1      	b.n	a3c0 <__smakebuf_r+0x60>

0000a43c <memchr>:
    a43c:	f010 0f03 	tst.w	r0, #3
    a440:	b2c9      	uxtb	r1, r1
    a442:	b410      	push	{r4}
    a444:	d010      	beq.n	a468 <memchr+0x2c>
    a446:	2a00      	cmp	r2, #0
    a448:	d02f      	beq.n	a4aa <memchr+0x6e>
    a44a:	7803      	ldrb	r3, [r0, #0]
    a44c:	428b      	cmp	r3, r1
    a44e:	d02a      	beq.n	a4a6 <memchr+0x6a>
    a450:	3a01      	subs	r2, #1
    a452:	e005      	b.n	a460 <memchr+0x24>
    a454:	2a00      	cmp	r2, #0
    a456:	d028      	beq.n	a4aa <memchr+0x6e>
    a458:	7803      	ldrb	r3, [r0, #0]
    a45a:	3a01      	subs	r2, #1
    a45c:	428b      	cmp	r3, r1
    a45e:	d022      	beq.n	a4a6 <memchr+0x6a>
    a460:	3001      	adds	r0, #1
    a462:	f010 0f03 	tst.w	r0, #3
    a466:	d1f5      	bne.n	a454 <memchr+0x18>
    a468:	2a03      	cmp	r2, #3
    a46a:	d911      	bls.n	a490 <memchr+0x54>
    a46c:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    a470:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    a474:	6803      	ldr	r3, [r0, #0]
    a476:	ea84 0303 	eor.w	r3, r4, r3
    a47a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    a47e:	ea2c 0303 	bic.w	r3, ip, r3
    a482:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    a486:	d103      	bne.n	a490 <memchr+0x54>
    a488:	3a04      	subs	r2, #4
    a48a:	3004      	adds	r0, #4
    a48c:	2a03      	cmp	r2, #3
    a48e:	d8f1      	bhi.n	a474 <memchr+0x38>
    a490:	b15a      	cbz	r2, a4aa <memchr+0x6e>
    a492:	7803      	ldrb	r3, [r0, #0]
    a494:	428b      	cmp	r3, r1
    a496:	d006      	beq.n	a4a6 <memchr+0x6a>
    a498:	3a01      	subs	r2, #1
    a49a:	b132      	cbz	r2, a4aa <memchr+0x6e>
    a49c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    a4a0:	3a01      	subs	r2, #1
    a4a2:	428b      	cmp	r3, r1
    a4a4:	d1f9      	bne.n	a49a <memchr+0x5e>
    a4a6:	bc10      	pop	{r4}
    a4a8:	4770      	bx	lr
    a4aa:	2000      	movs	r0, #0
    a4ac:	e7fb      	b.n	a4a6 <memchr+0x6a>
    a4ae:	bf00      	nop

0000a4b0 <memmove>:
    a4b0:	4288      	cmp	r0, r1
    a4b2:	468c      	mov	ip, r1
    a4b4:	b470      	push	{r4, r5, r6}
    a4b6:	4605      	mov	r5, r0
    a4b8:	4614      	mov	r4, r2
    a4ba:	d90e      	bls.n	a4da <memmove+0x2a>
    a4bc:	188b      	adds	r3, r1, r2
    a4be:	4298      	cmp	r0, r3
    a4c0:	d20b      	bcs.n	a4da <memmove+0x2a>
    a4c2:	b142      	cbz	r2, a4d6 <memmove+0x26>
    a4c4:	ebc2 0c03 	rsb	ip, r2, r3
    a4c8:	4601      	mov	r1, r0
    a4ca:	1e53      	subs	r3, r2, #1
    a4cc:	f81c 2003 	ldrb.w	r2, [ip, r3]
    a4d0:	54ca      	strb	r2, [r1, r3]
    a4d2:	3b01      	subs	r3, #1
    a4d4:	d2fa      	bcs.n	a4cc <memmove+0x1c>
    a4d6:	bc70      	pop	{r4, r5, r6}
    a4d8:	4770      	bx	lr
    a4da:	2a0f      	cmp	r2, #15
    a4dc:	d809      	bhi.n	a4f2 <memmove+0x42>
    a4de:	2c00      	cmp	r4, #0
    a4e0:	d0f9      	beq.n	a4d6 <memmove+0x26>
    a4e2:	2300      	movs	r3, #0
    a4e4:	f81c 2003 	ldrb.w	r2, [ip, r3]
    a4e8:	54ea      	strb	r2, [r5, r3]
    a4ea:	3301      	adds	r3, #1
    a4ec:	42a3      	cmp	r3, r4
    a4ee:	d1f9      	bne.n	a4e4 <memmove+0x34>
    a4f0:	e7f1      	b.n	a4d6 <memmove+0x26>
    a4f2:	ea41 0300 	orr.w	r3, r1, r0
    a4f6:	f013 0f03 	tst.w	r3, #3
    a4fa:	d1f0      	bne.n	a4de <memmove+0x2e>
    a4fc:	4694      	mov	ip, r2
    a4fe:	460c      	mov	r4, r1
    a500:	4603      	mov	r3, r0
    a502:	6825      	ldr	r5, [r4, #0]
    a504:	f1ac 0c10 	sub.w	ip, ip, #16
    a508:	601d      	str	r5, [r3, #0]
    a50a:	6865      	ldr	r5, [r4, #4]
    a50c:	605d      	str	r5, [r3, #4]
    a50e:	68a5      	ldr	r5, [r4, #8]
    a510:	609d      	str	r5, [r3, #8]
    a512:	68e5      	ldr	r5, [r4, #12]
    a514:	3410      	adds	r4, #16
    a516:	60dd      	str	r5, [r3, #12]
    a518:	3310      	adds	r3, #16
    a51a:	f1bc 0f0f 	cmp.w	ip, #15
    a51e:	d8f0      	bhi.n	a502 <memmove+0x52>
    a520:	3a10      	subs	r2, #16
    a522:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    a526:	f10c 0501 	add.w	r5, ip, #1
    a52a:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    a52e:	012d      	lsls	r5, r5, #4
    a530:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    a534:	eb01 0c05 	add.w	ip, r1, r5
    a538:	1945      	adds	r5, r0, r5
    a53a:	2e03      	cmp	r6, #3
    a53c:	4634      	mov	r4, r6
    a53e:	d9ce      	bls.n	a4de <memmove+0x2e>
    a540:	2300      	movs	r3, #0
    a542:	f85c 2003 	ldr.w	r2, [ip, r3]
    a546:	50ea      	str	r2, [r5, r3]
    a548:	3304      	adds	r3, #4
    a54a:	1af2      	subs	r2, r6, r3
    a54c:	2a03      	cmp	r2, #3
    a54e:	d8f8      	bhi.n	a542 <memmove+0x92>
    a550:	3e04      	subs	r6, #4
    a552:	08b3      	lsrs	r3, r6, #2
    a554:	1c5a      	adds	r2, r3, #1
    a556:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    a55a:	0092      	lsls	r2, r2, #2
    a55c:	4494      	add	ip, r2
    a55e:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    a562:	18ad      	adds	r5, r5, r2
    a564:	e7bb      	b.n	a4de <memmove+0x2e>
    a566:	bf00      	nop

0000a568 <__hi0bits>:
    a568:	0c02      	lsrs	r2, r0, #16
    a56a:	4603      	mov	r3, r0
    a56c:	0412      	lsls	r2, r2, #16
    a56e:	b1b2      	cbz	r2, a59e <__hi0bits+0x36>
    a570:	2000      	movs	r0, #0
    a572:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    a576:	d101      	bne.n	a57c <__hi0bits+0x14>
    a578:	3008      	adds	r0, #8
    a57a:	021b      	lsls	r3, r3, #8
    a57c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    a580:	d101      	bne.n	a586 <__hi0bits+0x1e>
    a582:	3004      	adds	r0, #4
    a584:	011b      	lsls	r3, r3, #4
    a586:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    a58a:	d101      	bne.n	a590 <__hi0bits+0x28>
    a58c:	3002      	adds	r0, #2
    a58e:	009b      	lsls	r3, r3, #2
    a590:	2b00      	cmp	r3, #0
    a592:	db03      	blt.n	a59c <__hi0bits+0x34>
    a594:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    a598:	d004      	beq.n	a5a4 <__hi0bits+0x3c>
    a59a:	3001      	adds	r0, #1
    a59c:	4770      	bx	lr
    a59e:	0403      	lsls	r3, r0, #16
    a5a0:	2010      	movs	r0, #16
    a5a2:	e7e6      	b.n	a572 <__hi0bits+0xa>
    a5a4:	2020      	movs	r0, #32
    a5a6:	4770      	bx	lr

0000a5a8 <__lo0bits>:
    a5a8:	6803      	ldr	r3, [r0, #0]
    a5aa:	4602      	mov	r2, r0
    a5ac:	f013 0007 	ands.w	r0, r3, #7
    a5b0:	d009      	beq.n	a5c6 <__lo0bits+0x1e>
    a5b2:	f013 0f01 	tst.w	r3, #1
    a5b6:	d121      	bne.n	a5fc <__lo0bits+0x54>
    a5b8:	f013 0f02 	tst.w	r3, #2
    a5bc:	d122      	bne.n	a604 <__lo0bits+0x5c>
    a5be:	089b      	lsrs	r3, r3, #2
    a5c0:	2002      	movs	r0, #2
    a5c2:	6013      	str	r3, [r2, #0]
    a5c4:	4770      	bx	lr
    a5c6:	b299      	uxth	r1, r3
    a5c8:	b909      	cbnz	r1, a5ce <__lo0bits+0x26>
    a5ca:	0c1b      	lsrs	r3, r3, #16
    a5cc:	2010      	movs	r0, #16
    a5ce:	f013 0fff 	tst.w	r3, #255	; 0xff
    a5d2:	d101      	bne.n	a5d8 <__lo0bits+0x30>
    a5d4:	3008      	adds	r0, #8
    a5d6:	0a1b      	lsrs	r3, r3, #8
    a5d8:	f013 0f0f 	tst.w	r3, #15
    a5dc:	d101      	bne.n	a5e2 <__lo0bits+0x3a>
    a5de:	3004      	adds	r0, #4
    a5e0:	091b      	lsrs	r3, r3, #4
    a5e2:	f013 0f03 	tst.w	r3, #3
    a5e6:	d101      	bne.n	a5ec <__lo0bits+0x44>
    a5e8:	3002      	adds	r0, #2
    a5ea:	089b      	lsrs	r3, r3, #2
    a5ec:	f013 0f01 	tst.w	r3, #1
    a5f0:	d102      	bne.n	a5f8 <__lo0bits+0x50>
    a5f2:	085b      	lsrs	r3, r3, #1
    a5f4:	d004      	beq.n	a600 <__lo0bits+0x58>
    a5f6:	3001      	adds	r0, #1
    a5f8:	6013      	str	r3, [r2, #0]
    a5fa:	4770      	bx	lr
    a5fc:	2000      	movs	r0, #0
    a5fe:	4770      	bx	lr
    a600:	2020      	movs	r0, #32
    a602:	4770      	bx	lr
    a604:	085b      	lsrs	r3, r3, #1
    a606:	2001      	movs	r0, #1
    a608:	6013      	str	r3, [r2, #0]
    a60a:	4770      	bx	lr

0000a60c <__mcmp>:
    a60c:	4603      	mov	r3, r0
    a60e:	690a      	ldr	r2, [r1, #16]
    a610:	6900      	ldr	r0, [r0, #16]
    a612:	b410      	push	{r4}
    a614:	1a80      	subs	r0, r0, r2
    a616:	d111      	bne.n	a63c <__mcmp+0x30>
    a618:	3204      	adds	r2, #4
    a61a:	f103 0c14 	add.w	ip, r3, #20
    a61e:	0092      	lsls	r2, r2, #2
    a620:	189b      	adds	r3, r3, r2
    a622:	1889      	adds	r1, r1, r2
    a624:	3104      	adds	r1, #4
    a626:	3304      	adds	r3, #4
    a628:	f853 4c04 	ldr.w	r4, [r3, #-4]
    a62c:	3b04      	subs	r3, #4
    a62e:	f851 2c04 	ldr.w	r2, [r1, #-4]
    a632:	3904      	subs	r1, #4
    a634:	4294      	cmp	r4, r2
    a636:	d103      	bne.n	a640 <__mcmp+0x34>
    a638:	459c      	cmp	ip, r3
    a63a:	d3f5      	bcc.n	a628 <__mcmp+0x1c>
    a63c:	bc10      	pop	{r4}
    a63e:	4770      	bx	lr
    a640:	bf38      	it	cc
    a642:	f04f 30ff 	movcc.w	r0, #4294967295
    a646:	d3f9      	bcc.n	a63c <__mcmp+0x30>
    a648:	2001      	movs	r0, #1
    a64a:	e7f7      	b.n	a63c <__mcmp+0x30>

0000a64c <__ulp>:
    a64c:	f240 0300 	movw	r3, #0
    a650:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    a654:	ea01 0303 	and.w	r3, r1, r3
    a658:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    a65c:	2b00      	cmp	r3, #0
    a65e:	dd02      	ble.n	a666 <__ulp+0x1a>
    a660:	4619      	mov	r1, r3
    a662:	2000      	movs	r0, #0
    a664:	4770      	bx	lr
    a666:	425b      	negs	r3, r3
    a668:	151b      	asrs	r3, r3, #20
    a66a:	2b13      	cmp	r3, #19
    a66c:	dd0e      	ble.n	a68c <__ulp+0x40>
    a66e:	3b14      	subs	r3, #20
    a670:	2b1e      	cmp	r3, #30
    a672:	dd03      	ble.n	a67c <__ulp+0x30>
    a674:	2301      	movs	r3, #1
    a676:	2100      	movs	r1, #0
    a678:	4618      	mov	r0, r3
    a67a:	4770      	bx	lr
    a67c:	2201      	movs	r2, #1
    a67e:	f1c3 031f 	rsb	r3, r3, #31
    a682:	2100      	movs	r1, #0
    a684:	fa12 f303 	lsls.w	r3, r2, r3
    a688:	4618      	mov	r0, r3
    a68a:	4770      	bx	lr
    a68c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    a690:	2000      	movs	r0, #0
    a692:	fa52 f103 	asrs.w	r1, r2, r3
    a696:	4770      	bx	lr

0000a698 <__b2d>:
    a698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a69c:	6904      	ldr	r4, [r0, #16]
    a69e:	f100 0614 	add.w	r6, r0, #20
    a6a2:	460f      	mov	r7, r1
    a6a4:	3404      	adds	r4, #4
    a6a6:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    a6aa:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    a6ae:	46a0      	mov	r8, r4
    a6b0:	4628      	mov	r0, r5
    a6b2:	f7ff ff59 	bl	a568 <__hi0bits>
    a6b6:	280a      	cmp	r0, #10
    a6b8:	f1c0 0320 	rsb	r3, r0, #32
    a6bc:	603b      	str	r3, [r7, #0]
    a6be:	dc14      	bgt.n	a6ea <__b2d+0x52>
    a6c0:	42a6      	cmp	r6, r4
    a6c2:	f1c0 030b 	rsb	r3, r0, #11
    a6c6:	d237      	bcs.n	a738 <__b2d+0xa0>
    a6c8:	f854 1c04 	ldr.w	r1, [r4, #-4]
    a6cc:	40d9      	lsrs	r1, r3
    a6ce:	fa25 fc03 	lsr.w	ip, r5, r3
    a6d2:	3015      	adds	r0, #21
    a6d4:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    a6d8:	4085      	lsls	r5, r0
    a6da:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    a6de:	ea41 0205 	orr.w	r2, r1, r5
    a6e2:	4610      	mov	r0, r2
    a6e4:	4619      	mov	r1, r3
    a6e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a6ea:	42a6      	cmp	r6, r4
    a6ec:	d320      	bcc.n	a730 <__b2d+0x98>
    a6ee:	2100      	movs	r1, #0
    a6f0:	380b      	subs	r0, #11
    a6f2:	bf02      	ittt	eq
    a6f4:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    a6f8:	460a      	moveq	r2, r1
    a6fa:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    a6fe:	d0f0      	beq.n	a6e2 <__b2d+0x4a>
    a700:	42b4      	cmp	r4, r6
    a702:	f1c0 0320 	rsb	r3, r0, #32
    a706:	d919      	bls.n	a73c <__b2d+0xa4>
    a708:	f854 4c04 	ldr.w	r4, [r4, #-4]
    a70c:	40dc      	lsrs	r4, r3
    a70e:	4085      	lsls	r5, r0
    a710:	fa21 fc03 	lsr.w	ip, r1, r3
    a714:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    a718:	fa11 f000 	lsls.w	r0, r1, r0
    a71c:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    a720:	ea44 0200 	orr.w	r2, r4, r0
    a724:	ea45 030c 	orr.w	r3, r5, ip
    a728:	4610      	mov	r0, r2
    a72a:	4619      	mov	r1, r3
    a72c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    a730:	f854 1c04 	ldr.w	r1, [r4, #-4]
    a734:	3c04      	subs	r4, #4
    a736:	e7db      	b.n	a6f0 <__b2d+0x58>
    a738:	2100      	movs	r1, #0
    a73a:	e7c8      	b.n	a6ce <__b2d+0x36>
    a73c:	2400      	movs	r4, #0
    a73e:	e7e6      	b.n	a70e <__b2d+0x76>

0000a740 <__ratio>:
    a740:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    a744:	b083      	sub	sp, #12
    a746:	460e      	mov	r6, r1
    a748:	a901      	add	r1, sp, #4
    a74a:	4607      	mov	r7, r0
    a74c:	f7ff ffa4 	bl	a698 <__b2d>
    a750:	460d      	mov	r5, r1
    a752:	4604      	mov	r4, r0
    a754:	4669      	mov	r1, sp
    a756:	4630      	mov	r0, r6
    a758:	f7ff ff9e 	bl	a698 <__b2d>
    a75c:	f8dd c004 	ldr.w	ip, [sp, #4]
    a760:	46a9      	mov	r9, r5
    a762:	46a0      	mov	r8, r4
    a764:	460b      	mov	r3, r1
    a766:	4602      	mov	r2, r0
    a768:	6931      	ldr	r1, [r6, #16]
    a76a:	4616      	mov	r6, r2
    a76c:	6938      	ldr	r0, [r7, #16]
    a76e:	461f      	mov	r7, r3
    a770:	1a40      	subs	r0, r0, r1
    a772:	9900      	ldr	r1, [sp, #0]
    a774:	ebc1 010c 	rsb	r1, r1, ip
    a778:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    a77c:	2900      	cmp	r1, #0
    a77e:	bfc9      	itett	gt
    a780:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    a784:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    a788:	4624      	movgt	r4, r4
    a78a:	464d      	movgt	r5, r9
    a78c:	bfdc      	itt	le
    a78e:	4612      	movle	r2, r2
    a790:	463b      	movle	r3, r7
    a792:	4620      	mov	r0, r4
    a794:	4629      	mov	r1, r5
    a796:	f7fa f84f 	bl	4838 <__aeabi_ddiv>
    a79a:	b003      	add	sp, #12
    a79c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000a7a0 <_mprec_log10>:
    a7a0:	2817      	cmp	r0, #23
    a7a2:	b510      	push	{r4, lr}
    a7a4:	4604      	mov	r4, r0
    a7a6:	dd0e      	ble.n	a7c6 <_mprec_log10+0x26>
    a7a8:	f240 0100 	movw	r1, #0
    a7ac:	2000      	movs	r0, #0
    a7ae:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    a7b2:	f240 0300 	movw	r3, #0
    a7b6:	2200      	movs	r2, #0
    a7b8:	f2c4 0324 	movt	r3, #16420	; 0x4024
    a7bc:	f7f9 ff12 	bl	45e4 <__aeabi_dmul>
    a7c0:	3c01      	subs	r4, #1
    a7c2:	d1f6      	bne.n	a7b2 <_mprec_log10+0x12>
    a7c4:	bd10      	pop	{r4, pc}
    a7c6:	f64c 13c8 	movw	r3, #51656	; 0xc9c8
    a7ca:	f2c0 0300 	movt	r3, #0
    a7ce:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    a7d2:	e9d3 0100 	ldrd	r0, r1, [r3]
    a7d6:	bd10      	pop	{r4, pc}

0000a7d8 <__copybits>:
    a7d8:	6913      	ldr	r3, [r2, #16]
    a7da:	3901      	subs	r1, #1
    a7dc:	f102 0c14 	add.w	ip, r2, #20
    a7e0:	b410      	push	{r4}
    a7e2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    a7e6:	114c      	asrs	r4, r1, #5
    a7e8:	3214      	adds	r2, #20
    a7ea:	3401      	adds	r4, #1
    a7ec:	4594      	cmp	ip, r2
    a7ee:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    a7f2:	d20f      	bcs.n	a814 <__copybits+0x3c>
    a7f4:	2300      	movs	r3, #0
    a7f6:	f85c 1003 	ldr.w	r1, [ip, r3]
    a7fa:	50c1      	str	r1, [r0, r3]
    a7fc:	3304      	adds	r3, #4
    a7fe:	eb03 010c 	add.w	r1, r3, ip
    a802:	428a      	cmp	r2, r1
    a804:	d8f7      	bhi.n	a7f6 <__copybits+0x1e>
    a806:	ea6f 0c0c 	mvn.w	ip, ip
    a80a:	4462      	add	r2, ip
    a80c:	f022 0203 	bic.w	r2, r2, #3
    a810:	3204      	adds	r2, #4
    a812:	1880      	adds	r0, r0, r2
    a814:	4284      	cmp	r4, r0
    a816:	d904      	bls.n	a822 <__copybits+0x4a>
    a818:	2300      	movs	r3, #0
    a81a:	f840 3b04 	str.w	r3, [r0], #4
    a81e:	4284      	cmp	r4, r0
    a820:	d8fb      	bhi.n	a81a <__copybits+0x42>
    a822:	bc10      	pop	{r4}
    a824:	4770      	bx	lr
    a826:	bf00      	nop

0000a828 <__any_on>:
    a828:	6902      	ldr	r2, [r0, #16]
    a82a:	114b      	asrs	r3, r1, #5
    a82c:	429a      	cmp	r2, r3
    a82e:	db10      	blt.n	a852 <__any_on+0x2a>
    a830:	dd0e      	ble.n	a850 <__any_on+0x28>
    a832:	f011 011f 	ands.w	r1, r1, #31
    a836:	d00b      	beq.n	a850 <__any_on+0x28>
    a838:	461a      	mov	r2, r3
    a83a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    a83e:	695b      	ldr	r3, [r3, #20]
    a840:	fa23 fc01 	lsr.w	ip, r3, r1
    a844:	fa0c f101 	lsl.w	r1, ip, r1
    a848:	4299      	cmp	r1, r3
    a84a:	d002      	beq.n	a852 <__any_on+0x2a>
    a84c:	2001      	movs	r0, #1
    a84e:	4770      	bx	lr
    a850:	461a      	mov	r2, r3
    a852:	3204      	adds	r2, #4
    a854:	f100 0114 	add.w	r1, r0, #20
    a858:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    a85c:	f103 0c04 	add.w	ip, r3, #4
    a860:	4561      	cmp	r1, ip
    a862:	d20b      	bcs.n	a87c <__any_on+0x54>
    a864:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    a868:	2a00      	cmp	r2, #0
    a86a:	d1ef      	bne.n	a84c <__any_on+0x24>
    a86c:	4299      	cmp	r1, r3
    a86e:	d205      	bcs.n	a87c <__any_on+0x54>
    a870:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    a874:	2a00      	cmp	r2, #0
    a876:	d1e9      	bne.n	a84c <__any_on+0x24>
    a878:	4299      	cmp	r1, r3
    a87a:	d3f9      	bcc.n	a870 <__any_on+0x48>
    a87c:	2000      	movs	r0, #0
    a87e:	4770      	bx	lr

0000a880 <_Bfree>:
    a880:	b530      	push	{r4, r5, lr}
    a882:	6a45      	ldr	r5, [r0, #36]	; 0x24
    a884:	b083      	sub	sp, #12
    a886:	4604      	mov	r4, r0
    a888:	b155      	cbz	r5, a8a0 <_Bfree+0x20>
    a88a:	b139      	cbz	r1, a89c <_Bfree+0x1c>
    a88c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    a88e:	684a      	ldr	r2, [r1, #4]
    a890:	68db      	ldr	r3, [r3, #12]
    a892:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    a896:	6008      	str	r0, [r1, #0]
    a898:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    a89c:	b003      	add	sp, #12
    a89e:	bd30      	pop	{r4, r5, pc}
    a8a0:	2010      	movs	r0, #16
    a8a2:	9101      	str	r1, [sp, #4]
    a8a4:	f7fa fb7e 	bl	4fa4 <malloc>
    a8a8:	9901      	ldr	r1, [sp, #4]
    a8aa:	6260      	str	r0, [r4, #36]	; 0x24
    a8ac:	60c5      	str	r5, [r0, #12]
    a8ae:	6045      	str	r5, [r0, #4]
    a8b0:	6085      	str	r5, [r0, #8]
    a8b2:	6005      	str	r5, [r0, #0]
    a8b4:	e7e9      	b.n	a88a <_Bfree+0xa>
    a8b6:	bf00      	nop

0000a8b8 <_Balloc>:
    a8b8:	b570      	push	{r4, r5, r6, lr}
    a8ba:	6a44      	ldr	r4, [r0, #36]	; 0x24
    a8bc:	4606      	mov	r6, r0
    a8be:	460d      	mov	r5, r1
    a8c0:	b164      	cbz	r4, a8dc <_Balloc+0x24>
    a8c2:	68e2      	ldr	r2, [r4, #12]
    a8c4:	b1a2      	cbz	r2, a8f0 <_Balloc+0x38>
    a8c6:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    a8ca:	b1eb      	cbz	r3, a908 <_Balloc+0x50>
    a8cc:	6819      	ldr	r1, [r3, #0]
    a8ce:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    a8d2:	2200      	movs	r2, #0
    a8d4:	60da      	str	r2, [r3, #12]
    a8d6:	611a      	str	r2, [r3, #16]
    a8d8:	4618      	mov	r0, r3
    a8da:	bd70      	pop	{r4, r5, r6, pc}
    a8dc:	2010      	movs	r0, #16
    a8de:	f7fa fb61 	bl	4fa4 <malloc>
    a8e2:	2300      	movs	r3, #0
    a8e4:	4604      	mov	r4, r0
    a8e6:	6270      	str	r0, [r6, #36]	; 0x24
    a8e8:	60c3      	str	r3, [r0, #12]
    a8ea:	6043      	str	r3, [r0, #4]
    a8ec:	6083      	str	r3, [r0, #8]
    a8ee:	6003      	str	r3, [r0, #0]
    a8f0:	2210      	movs	r2, #16
    a8f2:	4630      	mov	r0, r6
    a8f4:	2104      	movs	r1, #4
    a8f6:	f000 fe13 	bl	b520 <_calloc_r>
    a8fa:	6a73      	ldr	r3, [r6, #36]	; 0x24
    a8fc:	60e0      	str	r0, [r4, #12]
    a8fe:	68da      	ldr	r2, [r3, #12]
    a900:	2a00      	cmp	r2, #0
    a902:	d1e0      	bne.n	a8c6 <_Balloc+0xe>
    a904:	4613      	mov	r3, r2
    a906:	e7e7      	b.n	a8d8 <_Balloc+0x20>
    a908:	2401      	movs	r4, #1
    a90a:	4630      	mov	r0, r6
    a90c:	4621      	mov	r1, r4
    a90e:	40ac      	lsls	r4, r5
    a910:	1d62      	adds	r2, r4, #5
    a912:	0092      	lsls	r2, r2, #2
    a914:	f000 fe04 	bl	b520 <_calloc_r>
    a918:	4603      	mov	r3, r0
    a91a:	2800      	cmp	r0, #0
    a91c:	d0dc      	beq.n	a8d8 <_Balloc+0x20>
    a91e:	6045      	str	r5, [r0, #4]
    a920:	6084      	str	r4, [r0, #8]
    a922:	e7d6      	b.n	a8d2 <_Balloc+0x1a>

0000a924 <__d2b>:
    a924:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    a928:	b083      	sub	sp, #12
    a92a:	2101      	movs	r1, #1
    a92c:	461d      	mov	r5, r3
    a92e:	4614      	mov	r4, r2
    a930:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    a932:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    a934:	f7ff ffc0 	bl	a8b8 <_Balloc>
    a938:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    a93c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    a940:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    a944:	4615      	mov	r5, r2
    a946:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    a94a:	9300      	str	r3, [sp, #0]
    a94c:	bf1c      	itt	ne
    a94e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    a952:	9300      	strne	r3, [sp, #0]
    a954:	4680      	mov	r8, r0
    a956:	2c00      	cmp	r4, #0
    a958:	d023      	beq.n	a9a2 <__d2b+0x7e>
    a95a:	a802      	add	r0, sp, #8
    a95c:	f840 4d04 	str.w	r4, [r0, #-4]!
    a960:	f7ff fe22 	bl	a5a8 <__lo0bits>
    a964:	4603      	mov	r3, r0
    a966:	2800      	cmp	r0, #0
    a968:	d137      	bne.n	a9da <__d2b+0xb6>
    a96a:	9901      	ldr	r1, [sp, #4]
    a96c:	9a00      	ldr	r2, [sp, #0]
    a96e:	f8c8 1014 	str.w	r1, [r8, #20]
    a972:	2a00      	cmp	r2, #0
    a974:	bf14      	ite	ne
    a976:	2402      	movne	r4, #2
    a978:	2401      	moveq	r4, #1
    a97a:	f8c8 2018 	str.w	r2, [r8, #24]
    a97e:	f8c8 4010 	str.w	r4, [r8, #16]
    a982:	f1ba 0f00 	cmp.w	sl, #0
    a986:	d01b      	beq.n	a9c0 <__d2b+0x9c>
    a988:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    a98c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    a990:	f1aa 0a03 	sub.w	sl, sl, #3
    a994:	4453      	add	r3, sl
    a996:	603b      	str	r3, [r7, #0]
    a998:	6032      	str	r2, [r6, #0]
    a99a:	4640      	mov	r0, r8
    a99c:	b003      	add	sp, #12
    a99e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    a9a2:	4668      	mov	r0, sp
    a9a4:	f7ff fe00 	bl	a5a8 <__lo0bits>
    a9a8:	2301      	movs	r3, #1
    a9aa:	461c      	mov	r4, r3
    a9ac:	f8c8 3010 	str.w	r3, [r8, #16]
    a9b0:	9b00      	ldr	r3, [sp, #0]
    a9b2:	f8c8 3014 	str.w	r3, [r8, #20]
    a9b6:	f100 0320 	add.w	r3, r0, #32
    a9ba:	f1ba 0f00 	cmp.w	sl, #0
    a9be:	d1e3      	bne.n	a988 <__d2b+0x64>
    a9c0:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    a9c4:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    a9c8:	3b02      	subs	r3, #2
    a9ca:	603b      	str	r3, [r7, #0]
    a9cc:	6910      	ldr	r0, [r2, #16]
    a9ce:	f7ff fdcb 	bl	a568 <__hi0bits>
    a9d2:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    a9d6:	6030      	str	r0, [r6, #0]
    a9d8:	e7df      	b.n	a99a <__d2b+0x76>
    a9da:	9a00      	ldr	r2, [sp, #0]
    a9dc:	f1c0 0120 	rsb	r1, r0, #32
    a9e0:	fa12 f101 	lsls.w	r1, r2, r1
    a9e4:	40c2      	lsrs	r2, r0
    a9e6:	9801      	ldr	r0, [sp, #4]
    a9e8:	4301      	orrs	r1, r0
    a9ea:	f8c8 1014 	str.w	r1, [r8, #20]
    a9ee:	9200      	str	r2, [sp, #0]
    a9f0:	e7bf      	b.n	a972 <__d2b+0x4e>
    a9f2:	bf00      	nop

0000a9f4 <__mdiff>:
    a9f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a9f8:	6913      	ldr	r3, [r2, #16]
    a9fa:	690f      	ldr	r7, [r1, #16]
    a9fc:	460c      	mov	r4, r1
    a9fe:	4615      	mov	r5, r2
    aa00:	1aff      	subs	r7, r7, r3
    aa02:	2f00      	cmp	r7, #0
    aa04:	d04f      	beq.n	aaa6 <__mdiff+0xb2>
    aa06:	db6a      	blt.n	aade <__mdiff+0xea>
    aa08:	2700      	movs	r7, #0
    aa0a:	f101 0614 	add.w	r6, r1, #20
    aa0e:	6861      	ldr	r1, [r4, #4]
    aa10:	f7ff ff52 	bl	a8b8 <_Balloc>
    aa14:	f8d5 8010 	ldr.w	r8, [r5, #16]
    aa18:	f8d4 c010 	ldr.w	ip, [r4, #16]
    aa1c:	f105 0114 	add.w	r1, r5, #20
    aa20:	2200      	movs	r2, #0
    aa22:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    aa26:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    aa2a:	f105 0814 	add.w	r8, r5, #20
    aa2e:	3414      	adds	r4, #20
    aa30:	f100 0314 	add.w	r3, r0, #20
    aa34:	60c7      	str	r7, [r0, #12]
    aa36:	f851 7b04 	ldr.w	r7, [r1], #4
    aa3a:	f856 5b04 	ldr.w	r5, [r6], #4
    aa3e:	46bb      	mov	fp, r7
    aa40:	fa1f fa87 	uxth.w	sl, r7
    aa44:	0c3f      	lsrs	r7, r7, #16
    aa46:	fa1f f985 	uxth.w	r9, r5
    aa4a:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    aa4e:	ebca 0a09 	rsb	sl, sl, r9
    aa52:	4452      	add	r2, sl
    aa54:	eb07 4722 	add.w	r7, r7, r2, asr #16
    aa58:	b292      	uxth	r2, r2
    aa5a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    aa5e:	f843 2b04 	str.w	r2, [r3], #4
    aa62:	143a      	asrs	r2, r7, #16
    aa64:	4588      	cmp	r8, r1
    aa66:	d8e6      	bhi.n	aa36 <__mdiff+0x42>
    aa68:	42a6      	cmp	r6, r4
    aa6a:	d20e      	bcs.n	aa8a <__mdiff+0x96>
    aa6c:	f856 1b04 	ldr.w	r1, [r6], #4
    aa70:	b28d      	uxth	r5, r1
    aa72:	0c09      	lsrs	r1, r1, #16
    aa74:	1952      	adds	r2, r2, r5
    aa76:	eb01 4122 	add.w	r1, r1, r2, asr #16
    aa7a:	b292      	uxth	r2, r2
    aa7c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    aa80:	f843 2b04 	str.w	r2, [r3], #4
    aa84:	140a      	asrs	r2, r1, #16
    aa86:	42b4      	cmp	r4, r6
    aa88:	d8f0      	bhi.n	aa6c <__mdiff+0x78>
    aa8a:	f853 2c04 	ldr.w	r2, [r3, #-4]
    aa8e:	b932      	cbnz	r2, aa9e <__mdiff+0xaa>
    aa90:	f853 2c08 	ldr.w	r2, [r3, #-8]
    aa94:	f10c 3cff 	add.w	ip, ip, #4294967295
    aa98:	3b04      	subs	r3, #4
    aa9a:	2a00      	cmp	r2, #0
    aa9c:	d0f8      	beq.n	aa90 <__mdiff+0x9c>
    aa9e:	f8c0 c010 	str.w	ip, [r0, #16]
    aaa2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    aaa6:	3304      	adds	r3, #4
    aaa8:	f101 0614 	add.w	r6, r1, #20
    aaac:	009b      	lsls	r3, r3, #2
    aaae:	18d2      	adds	r2, r2, r3
    aab0:	18cb      	adds	r3, r1, r3
    aab2:	3304      	adds	r3, #4
    aab4:	3204      	adds	r2, #4
    aab6:	f853 cc04 	ldr.w	ip, [r3, #-4]
    aaba:	3b04      	subs	r3, #4
    aabc:	f852 1c04 	ldr.w	r1, [r2, #-4]
    aac0:	3a04      	subs	r2, #4
    aac2:	458c      	cmp	ip, r1
    aac4:	d10a      	bne.n	aadc <__mdiff+0xe8>
    aac6:	429e      	cmp	r6, r3
    aac8:	d3f5      	bcc.n	aab6 <__mdiff+0xc2>
    aaca:	2100      	movs	r1, #0
    aacc:	f7ff fef4 	bl	a8b8 <_Balloc>
    aad0:	2301      	movs	r3, #1
    aad2:	6103      	str	r3, [r0, #16]
    aad4:	2300      	movs	r3, #0
    aad6:	6143      	str	r3, [r0, #20]
    aad8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    aadc:	d297      	bcs.n	aa0e <__mdiff+0x1a>
    aade:	4623      	mov	r3, r4
    aae0:	462c      	mov	r4, r5
    aae2:	2701      	movs	r7, #1
    aae4:	461d      	mov	r5, r3
    aae6:	f104 0614 	add.w	r6, r4, #20
    aaea:	e790      	b.n	aa0e <__mdiff+0x1a>

0000aaec <__lshift>:
    aaec:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    aaf0:	690d      	ldr	r5, [r1, #16]
    aaf2:	688b      	ldr	r3, [r1, #8]
    aaf4:	1156      	asrs	r6, r2, #5
    aaf6:	3501      	adds	r5, #1
    aaf8:	460c      	mov	r4, r1
    aafa:	19ad      	adds	r5, r5, r6
    aafc:	4690      	mov	r8, r2
    aafe:	429d      	cmp	r5, r3
    ab00:	4682      	mov	sl, r0
    ab02:	6849      	ldr	r1, [r1, #4]
    ab04:	dd03      	ble.n	ab0e <__lshift+0x22>
    ab06:	005b      	lsls	r3, r3, #1
    ab08:	3101      	adds	r1, #1
    ab0a:	429d      	cmp	r5, r3
    ab0c:	dcfb      	bgt.n	ab06 <__lshift+0x1a>
    ab0e:	4650      	mov	r0, sl
    ab10:	f7ff fed2 	bl	a8b8 <_Balloc>
    ab14:	2e00      	cmp	r6, #0
    ab16:	4607      	mov	r7, r0
    ab18:	f100 0214 	add.w	r2, r0, #20
    ab1c:	dd0a      	ble.n	ab34 <__lshift+0x48>
    ab1e:	2300      	movs	r3, #0
    ab20:	4619      	mov	r1, r3
    ab22:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    ab26:	3301      	adds	r3, #1
    ab28:	42b3      	cmp	r3, r6
    ab2a:	d1fa      	bne.n	ab22 <__lshift+0x36>
    ab2c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    ab30:	f103 0214 	add.w	r2, r3, #20
    ab34:	6920      	ldr	r0, [r4, #16]
    ab36:	f104 0314 	add.w	r3, r4, #20
    ab3a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    ab3e:	3014      	adds	r0, #20
    ab40:	f018 081f 	ands.w	r8, r8, #31
    ab44:	d01b      	beq.n	ab7e <__lshift+0x92>
    ab46:	f1c8 0e20 	rsb	lr, r8, #32
    ab4a:	2100      	movs	r1, #0
    ab4c:	681e      	ldr	r6, [r3, #0]
    ab4e:	fa06 fc08 	lsl.w	ip, r6, r8
    ab52:	ea41 010c 	orr.w	r1, r1, ip
    ab56:	f842 1b04 	str.w	r1, [r2], #4
    ab5a:	f853 1b04 	ldr.w	r1, [r3], #4
    ab5e:	4298      	cmp	r0, r3
    ab60:	fa21 f10e 	lsr.w	r1, r1, lr
    ab64:	d8f2      	bhi.n	ab4c <__lshift+0x60>
    ab66:	6011      	str	r1, [r2, #0]
    ab68:	b101      	cbz	r1, ab6c <__lshift+0x80>
    ab6a:	3501      	adds	r5, #1
    ab6c:	4650      	mov	r0, sl
    ab6e:	3d01      	subs	r5, #1
    ab70:	4621      	mov	r1, r4
    ab72:	613d      	str	r5, [r7, #16]
    ab74:	f7ff fe84 	bl	a880 <_Bfree>
    ab78:	4638      	mov	r0, r7
    ab7a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    ab7e:	f853 1008 	ldr.w	r1, [r3, r8]
    ab82:	f842 1008 	str.w	r1, [r2, r8]
    ab86:	f108 0804 	add.w	r8, r8, #4
    ab8a:	eb08 0103 	add.w	r1, r8, r3
    ab8e:	4288      	cmp	r0, r1
    ab90:	d9ec      	bls.n	ab6c <__lshift+0x80>
    ab92:	f853 1008 	ldr.w	r1, [r3, r8]
    ab96:	f842 1008 	str.w	r1, [r2, r8]
    ab9a:	f108 0804 	add.w	r8, r8, #4
    ab9e:	eb08 0103 	add.w	r1, r8, r3
    aba2:	4288      	cmp	r0, r1
    aba4:	d8eb      	bhi.n	ab7e <__lshift+0x92>
    aba6:	e7e1      	b.n	ab6c <__lshift+0x80>

0000aba8 <__multiply>:
    aba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    abac:	f8d1 8010 	ldr.w	r8, [r1, #16]
    abb0:	6917      	ldr	r7, [r2, #16]
    abb2:	460d      	mov	r5, r1
    abb4:	4616      	mov	r6, r2
    abb6:	b087      	sub	sp, #28
    abb8:	45b8      	cmp	r8, r7
    abba:	bfb5      	itete	lt
    abbc:	4615      	movlt	r5, r2
    abbe:	463b      	movge	r3, r7
    abc0:	460b      	movlt	r3, r1
    abc2:	4647      	movge	r7, r8
    abc4:	bfb4      	ite	lt
    abc6:	461e      	movlt	r6, r3
    abc8:	4698      	movge	r8, r3
    abca:	68ab      	ldr	r3, [r5, #8]
    abcc:	eb08 0407 	add.w	r4, r8, r7
    abd0:	6869      	ldr	r1, [r5, #4]
    abd2:	429c      	cmp	r4, r3
    abd4:	bfc8      	it	gt
    abd6:	3101      	addgt	r1, #1
    abd8:	f7ff fe6e 	bl	a8b8 <_Balloc>
    abdc:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    abe0:	f100 0b14 	add.w	fp, r0, #20
    abe4:	3314      	adds	r3, #20
    abe6:	9003      	str	r0, [sp, #12]
    abe8:	459b      	cmp	fp, r3
    abea:	9304      	str	r3, [sp, #16]
    abec:	d206      	bcs.n	abfc <__multiply+0x54>
    abee:	9904      	ldr	r1, [sp, #16]
    abf0:	465b      	mov	r3, fp
    abf2:	2200      	movs	r2, #0
    abf4:	f843 2b04 	str.w	r2, [r3], #4
    abf8:	4299      	cmp	r1, r3
    abfa:	d8fb      	bhi.n	abf4 <__multiply+0x4c>
    abfc:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    ac00:	f106 0914 	add.w	r9, r6, #20
    ac04:	f108 0814 	add.w	r8, r8, #20
    ac08:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    ac0c:	3514      	adds	r5, #20
    ac0e:	45c1      	cmp	r9, r8
    ac10:	f8cd 8004 	str.w	r8, [sp, #4]
    ac14:	f10c 0c14 	add.w	ip, ip, #20
    ac18:	9502      	str	r5, [sp, #8]
    ac1a:	d24b      	bcs.n	acb4 <__multiply+0x10c>
    ac1c:	f04f 0a00 	mov.w	sl, #0
    ac20:	9405      	str	r4, [sp, #20]
    ac22:	f859 400a 	ldr.w	r4, [r9, sl]
    ac26:	eb0a 080b 	add.w	r8, sl, fp
    ac2a:	b2a0      	uxth	r0, r4
    ac2c:	b1d8      	cbz	r0, ac66 <__multiply+0xbe>
    ac2e:	9a02      	ldr	r2, [sp, #8]
    ac30:	4643      	mov	r3, r8
    ac32:	2400      	movs	r4, #0
    ac34:	f852 5b04 	ldr.w	r5, [r2], #4
    ac38:	6819      	ldr	r1, [r3, #0]
    ac3a:	b2af      	uxth	r7, r5
    ac3c:	0c2d      	lsrs	r5, r5, #16
    ac3e:	b28e      	uxth	r6, r1
    ac40:	0c09      	lsrs	r1, r1, #16
    ac42:	fb00 6607 	mla	r6, r0, r7, r6
    ac46:	fb00 1105 	mla	r1, r0, r5, r1
    ac4a:	1936      	adds	r6, r6, r4
    ac4c:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    ac50:	b2b6      	uxth	r6, r6
    ac52:	0c0c      	lsrs	r4, r1, #16
    ac54:	4594      	cmp	ip, r2
    ac56:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    ac5a:	f843 6b04 	str.w	r6, [r3], #4
    ac5e:	d8e9      	bhi.n	ac34 <__multiply+0x8c>
    ac60:	601c      	str	r4, [r3, #0]
    ac62:	f859 400a 	ldr.w	r4, [r9, sl]
    ac66:	0c24      	lsrs	r4, r4, #16
    ac68:	d01c      	beq.n	aca4 <__multiply+0xfc>
    ac6a:	f85b 200a 	ldr.w	r2, [fp, sl]
    ac6e:	4641      	mov	r1, r8
    ac70:	9b02      	ldr	r3, [sp, #8]
    ac72:	2500      	movs	r5, #0
    ac74:	4610      	mov	r0, r2
    ac76:	881e      	ldrh	r6, [r3, #0]
    ac78:	b297      	uxth	r7, r2
    ac7a:	fb06 5504 	mla	r5, r6, r4, r5
    ac7e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    ac82:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    ac86:	600f      	str	r7, [r1, #0]
    ac88:	f851 0f04 	ldr.w	r0, [r1, #4]!
    ac8c:	f853 2b04 	ldr.w	r2, [r3], #4
    ac90:	b286      	uxth	r6, r0
    ac92:	0c12      	lsrs	r2, r2, #16
    ac94:	fb02 6204 	mla	r2, r2, r4, r6
    ac98:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    ac9c:	0c15      	lsrs	r5, r2, #16
    ac9e:	459c      	cmp	ip, r3
    aca0:	d8e9      	bhi.n	ac76 <__multiply+0xce>
    aca2:	600a      	str	r2, [r1, #0]
    aca4:	f10a 0a04 	add.w	sl, sl, #4
    aca8:	9a01      	ldr	r2, [sp, #4]
    acaa:	eb0a 0309 	add.w	r3, sl, r9
    acae:	429a      	cmp	r2, r3
    acb0:	d8b7      	bhi.n	ac22 <__multiply+0x7a>
    acb2:	9c05      	ldr	r4, [sp, #20]
    acb4:	2c00      	cmp	r4, #0
    acb6:	dd0b      	ble.n	acd0 <__multiply+0x128>
    acb8:	9a04      	ldr	r2, [sp, #16]
    acba:	f852 3c04 	ldr.w	r3, [r2, #-4]
    acbe:	b93b      	cbnz	r3, acd0 <__multiply+0x128>
    acc0:	4613      	mov	r3, r2
    acc2:	e003      	b.n	accc <__multiply+0x124>
    acc4:	f853 2c08 	ldr.w	r2, [r3, #-8]
    acc8:	3b04      	subs	r3, #4
    acca:	b90a      	cbnz	r2, acd0 <__multiply+0x128>
    accc:	3c01      	subs	r4, #1
    acce:	d1f9      	bne.n	acc4 <__multiply+0x11c>
    acd0:	9b03      	ldr	r3, [sp, #12]
    acd2:	4618      	mov	r0, r3
    acd4:	611c      	str	r4, [r3, #16]
    acd6:	b007      	add	sp, #28
    acd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000acdc <__i2b>:
    acdc:	b510      	push	{r4, lr}
    acde:	460c      	mov	r4, r1
    ace0:	2101      	movs	r1, #1
    ace2:	f7ff fde9 	bl	a8b8 <_Balloc>
    ace6:	2201      	movs	r2, #1
    ace8:	6144      	str	r4, [r0, #20]
    acea:	6102      	str	r2, [r0, #16]
    acec:	bd10      	pop	{r4, pc}
    acee:	bf00      	nop

0000acf0 <__multadd>:
    acf0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    acf4:	460d      	mov	r5, r1
    acf6:	2100      	movs	r1, #0
    acf8:	4606      	mov	r6, r0
    acfa:	692c      	ldr	r4, [r5, #16]
    acfc:	b083      	sub	sp, #12
    acfe:	f105 0814 	add.w	r8, r5, #20
    ad02:	4608      	mov	r0, r1
    ad04:	f858 7001 	ldr.w	r7, [r8, r1]
    ad08:	3001      	adds	r0, #1
    ad0a:	fa1f fa87 	uxth.w	sl, r7
    ad0e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    ad12:	fb0a 3302 	mla	r3, sl, r2, r3
    ad16:	fb0c fc02 	mul.w	ip, ip, r2
    ad1a:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    ad1e:	b29b      	uxth	r3, r3
    ad20:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    ad24:	f848 3001 	str.w	r3, [r8, r1]
    ad28:	3104      	adds	r1, #4
    ad2a:	4284      	cmp	r4, r0
    ad2c:	ea4f 431c 	mov.w	r3, ip, lsr #16
    ad30:	dce8      	bgt.n	ad04 <__multadd+0x14>
    ad32:	b13b      	cbz	r3, ad44 <__multadd+0x54>
    ad34:	68aa      	ldr	r2, [r5, #8]
    ad36:	4294      	cmp	r4, r2
    ad38:	da08      	bge.n	ad4c <__multadd+0x5c>
    ad3a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    ad3e:	3401      	adds	r4, #1
    ad40:	612c      	str	r4, [r5, #16]
    ad42:	6153      	str	r3, [r2, #20]
    ad44:	4628      	mov	r0, r5
    ad46:	b003      	add	sp, #12
    ad48:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    ad4c:	6869      	ldr	r1, [r5, #4]
    ad4e:	4630      	mov	r0, r6
    ad50:	9301      	str	r3, [sp, #4]
    ad52:	3101      	adds	r1, #1
    ad54:	f7ff fdb0 	bl	a8b8 <_Balloc>
    ad58:	692a      	ldr	r2, [r5, #16]
    ad5a:	f105 010c 	add.w	r1, r5, #12
    ad5e:	3202      	adds	r2, #2
    ad60:	0092      	lsls	r2, r2, #2
    ad62:	4607      	mov	r7, r0
    ad64:	300c      	adds	r0, #12
    ad66:	f7fa fbf7 	bl	5558 <memcpy>
    ad6a:	4629      	mov	r1, r5
    ad6c:	4630      	mov	r0, r6
    ad6e:	463d      	mov	r5, r7
    ad70:	f7ff fd86 	bl	a880 <_Bfree>
    ad74:	9b01      	ldr	r3, [sp, #4]
    ad76:	e7e0      	b.n	ad3a <__multadd+0x4a>

0000ad78 <__pow5mult>:
    ad78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ad7c:	4615      	mov	r5, r2
    ad7e:	f012 0203 	ands.w	r2, r2, #3
    ad82:	4604      	mov	r4, r0
    ad84:	4688      	mov	r8, r1
    ad86:	d12c      	bne.n	ade2 <__pow5mult+0x6a>
    ad88:	10ad      	asrs	r5, r5, #2
    ad8a:	d01e      	beq.n	adca <__pow5mult+0x52>
    ad8c:	6a66      	ldr	r6, [r4, #36]	; 0x24
    ad8e:	2e00      	cmp	r6, #0
    ad90:	d034      	beq.n	adfc <__pow5mult+0x84>
    ad92:	68b7      	ldr	r7, [r6, #8]
    ad94:	2f00      	cmp	r7, #0
    ad96:	d03b      	beq.n	ae10 <__pow5mult+0x98>
    ad98:	f015 0f01 	tst.w	r5, #1
    ad9c:	d108      	bne.n	adb0 <__pow5mult+0x38>
    ad9e:	106d      	asrs	r5, r5, #1
    ada0:	d013      	beq.n	adca <__pow5mult+0x52>
    ada2:	683e      	ldr	r6, [r7, #0]
    ada4:	b1a6      	cbz	r6, add0 <__pow5mult+0x58>
    ada6:	4630      	mov	r0, r6
    ada8:	4607      	mov	r7, r0
    adaa:	f015 0f01 	tst.w	r5, #1
    adae:	d0f6      	beq.n	ad9e <__pow5mult+0x26>
    adb0:	4641      	mov	r1, r8
    adb2:	463a      	mov	r2, r7
    adb4:	4620      	mov	r0, r4
    adb6:	f7ff fef7 	bl	aba8 <__multiply>
    adba:	4641      	mov	r1, r8
    adbc:	4606      	mov	r6, r0
    adbe:	4620      	mov	r0, r4
    adc0:	f7ff fd5e 	bl	a880 <_Bfree>
    adc4:	106d      	asrs	r5, r5, #1
    adc6:	46b0      	mov	r8, r6
    adc8:	d1eb      	bne.n	ada2 <__pow5mult+0x2a>
    adca:	4640      	mov	r0, r8
    adcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    add0:	4639      	mov	r1, r7
    add2:	463a      	mov	r2, r7
    add4:	4620      	mov	r0, r4
    add6:	f7ff fee7 	bl	aba8 <__multiply>
    adda:	6038      	str	r0, [r7, #0]
    addc:	4607      	mov	r7, r0
    adde:	6006      	str	r6, [r0, #0]
    ade0:	e7e3      	b.n	adaa <__pow5mult+0x32>
    ade2:	f64c 1cc8 	movw	ip, #51656	; 0xc9c8
    ade6:	2300      	movs	r3, #0
    ade8:	f2c0 0c00 	movt	ip, #0
    adec:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    adf0:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    adf4:	f7ff ff7c 	bl	acf0 <__multadd>
    adf8:	4680      	mov	r8, r0
    adfa:	e7c5      	b.n	ad88 <__pow5mult+0x10>
    adfc:	2010      	movs	r0, #16
    adfe:	f7fa f8d1 	bl	4fa4 <malloc>
    ae02:	2300      	movs	r3, #0
    ae04:	4606      	mov	r6, r0
    ae06:	6260      	str	r0, [r4, #36]	; 0x24
    ae08:	60c3      	str	r3, [r0, #12]
    ae0a:	6043      	str	r3, [r0, #4]
    ae0c:	6083      	str	r3, [r0, #8]
    ae0e:	6003      	str	r3, [r0, #0]
    ae10:	4620      	mov	r0, r4
    ae12:	f240 2171 	movw	r1, #625	; 0x271
    ae16:	f7ff ff61 	bl	acdc <__i2b>
    ae1a:	2300      	movs	r3, #0
    ae1c:	60b0      	str	r0, [r6, #8]
    ae1e:	4607      	mov	r7, r0
    ae20:	6003      	str	r3, [r0, #0]
    ae22:	e7b9      	b.n	ad98 <__pow5mult+0x20>

0000ae24 <__s2b>:
    ae24:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    ae28:	461e      	mov	r6, r3
    ae2a:	f648 6339 	movw	r3, #36409	; 0x8e39
    ae2e:	f106 0c08 	add.w	ip, r6, #8
    ae32:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    ae36:	4688      	mov	r8, r1
    ae38:	4605      	mov	r5, r0
    ae3a:	4617      	mov	r7, r2
    ae3c:	fb83 130c 	smull	r1, r3, r3, ip
    ae40:	ea4f 7cec 	mov.w	ip, ip, asr #31
    ae44:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    ae48:	f1bc 0f01 	cmp.w	ip, #1
    ae4c:	dd35      	ble.n	aeba <__s2b+0x96>
    ae4e:	2100      	movs	r1, #0
    ae50:	2201      	movs	r2, #1
    ae52:	0052      	lsls	r2, r2, #1
    ae54:	3101      	adds	r1, #1
    ae56:	4594      	cmp	ip, r2
    ae58:	dcfb      	bgt.n	ae52 <__s2b+0x2e>
    ae5a:	4628      	mov	r0, r5
    ae5c:	f7ff fd2c 	bl	a8b8 <_Balloc>
    ae60:	9b08      	ldr	r3, [sp, #32]
    ae62:	6143      	str	r3, [r0, #20]
    ae64:	2301      	movs	r3, #1
    ae66:	2f09      	cmp	r7, #9
    ae68:	6103      	str	r3, [r0, #16]
    ae6a:	dd22      	ble.n	aeb2 <__s2b+0x8e>
    ae6c:	f108 0a09 	add.w	sl, r8, #9
    ae70:	2409      	movs	r4, #9
    ae72:	f818 3004 	ldrb.w	r3, [r8, r4]
    ae76:	4601      	mov	r1, r0
    ae78:	220a      	movs	r2, #10
    ae7a:	3401      	adds	r4, #1
    ae7c:	3b30      	subs	r3, #48	; 0x30
    ae7e:	4628      	mov	r0, r5
    ae80:	f7ff ff36 	bl	acf0 <__multadd>
    ae84:	42a7      	cmp	r7, r4
    ae86:	dcf4      	bgt.n	ae72 <__s2b+0x4e>
    ae88:	eb0a 0807 	add.w	r8, sl, r7
    ae8c:	f1a8 0808 	sub.w	r8, r8, #8
    ae90:	42be      	cmp	r6, r7
    ae92:	dd0c      	ble.n	aeae <__s2b+0x8a>
    ae94:	2400      	movs	r4, #0
    ae96:	f818 3004 	ldrb.w	r3, [r8, r4]
    ae9a:	4601      	mov	r1, r0
    ae9c:	3401      	adds	r4, #1
    ae9e:	220a      	movs	r2, #10
    aea0:	3b30      	subs	r3, #48	; 0x30
    aea2:	4628      	mov	r0, r5
    aea4:	f7ff ff24 	bl	acf0 <__multadd>
    aea8:	19e3      	adds	r3, r4, r7
    aeaa:	429e      	cmp	r6, r3
    aeac:	dcf3      	bgt.n	ae96 <__s2b+0x72>
    aeae:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    aeb2:	f108 080a 	add.w	r8, r8, #10
    aeb6:	2709      	movs	r7, #9
    aeb8:	e7ea      	b.n	ae90 <__s2b+0x6c>
    aeba:	2100      	movs	r1, #0
    aebc:	e7cd      	b.n	ae5a <__s2b+0x36>
    aebe:	bf00      	nop

0000aec0 <_realloc_r>:
    aec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    aec4:	4691      	mov	r9, r2
    aec6:	b083      	sub	sp, #12
    aec8:	4607      	mov	r7, r0
    aeca:	460e      	mov	r6, r1
    aecc:	2900      	cmp	r1, #0
    aece:	f000 813a 	beq.w	b146 <_realloc_r+0x286>
    aed2:	f1a1 0808 	sub.w	r8, r1, #8
    aed6:	f109 040b 	add.w	r4, r9, #11
    aeda:	f7fa fc6f 	bl	57bc <__malloc_lock>
    aede:	2c16      	cmp	r4, #22
    aee0:	f8d8 1004 	ldr.w	r1, [r8, #4]
    aee4:	460b      	mov	r3, r1
    aee6:	f200 80a0 	bhi.w	b02a <_realloc_r+0x16a>
    aeea:	2210      	movs	r2, #16
    aeec:	2500      	movs	r5, #0
    aeee:	4614      	mov	r4, r2
    aef0:	454c      	cmp	r4, r9
    aef2:	bf38      	it	cc
    aef4:	f045 0501 	orrcc.w	r5, r5, #1
    aef8:	2d00      	cmp	r5, #0
    aefa:	f040 812a 	bne.w	b152 <_realloc_r+0x292>
    aefe:	f021 0a03 	bic.w	sl, r1, #3
    af02:	4592      	cmp	sl, r2
    af04:	bfa2      	ittt	ge
    af06:	4640      	movge	r0, r8
    af08:	4655      	movge	r5, sl
    af0a:	f108 0808 	addge.w	r8, r8, #8
    af0e:	da75      	bge.n	affc <_realloc_r+0x13c>
    af10:	f64d 635c 	movw	r3, #56924	; 0xde5c
    af14:	eb08 000a 	add.w	r0, r8, sl
    af18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af1c:	f8d3 e008 	ldr.w	lr, [r3, #8]
    af20:	4586      	cmp	lr, r0
    af22:	f000 811a 	beq.w	b15a <_realloc_r+0x29a>
    af26:	f8d0 c004 	ldr.w	ip, [r0, #4]
    af2a:	f02c 0b01 	bic.w	fp, ip, #1
    af2e:	4483      	add	fp, r0
    af30:	f8db b004 	ldr.w	fp, [fp, #4]
    af34:	f01b 0f01 	tst.w	fp, #1
    af38:	d07c      	beq.n	b034 <_realloc_r+0x174>
    af3a:	46ac      	mov	ip, r5
    af3c:	4628      	mov	r0, r5
    af3e:	f011 0f01 	tst.w	r1, #1
    af42:	f040 809b 	bne.w	b07c <_realloc_r+0x1bc>
    af46:	f856 1c08 	ldr.w	r1, [r6, #-8]
    af4a:	ebc1 0b08 	rsb	fp, r1, r8
    af4e:	f8db 5004 	ldr.w	r5, [fp, #4]
    af52:	f025 0503 	bic.w	r5, r5, #3
    af56:	2800      	cmp	r0, #0
    af58:	f000 80dd 	beq.w	b116 <_realloc_r+0x256>
    af5c:	4570      	cmp	r0, lr
    af5e:	f000 811f 	beq.w	b1a0 <_realloc_r+0x2e0>
    af62:	eb05 030a 	add.w	r3, r5, sl
    af66:	eb0c 0503 	add.w	r5, ip, r3
    af6a:	4295      	cmp	r5, r2
    af6c:	bfb8      	it	lt
    af6e:	461d      	movlt	r5, r3
    af70:	f2c0 80d2 	blt.w	b118 <_realloc_r+0x258>
    af74:	6881      	ldr	r1, [r0, #8]
    af76:	465b      	mov	r3, fp
    af78:	68c0      	ldr	r0, [r0, #12]
    af7a:	f1aa 0204 	sub.w	r2, sl, #4
    af7e:	2a24      	cmp	r2, #36	; 0x24
    af80:	6081      	str	r1, [r0, #8]
    af82:	60c8      	str	r0, [r1, #12]
    af84:	f853 1f08 	ldr.w	r1, [r3, #8]!
    af88:	f8db 000c 	ldr.w	r0, [fp, #12]
    af8c:	6081      	str	r1, [r0, #8]
    af8e:	60c8      	str	r0, [r1, #12]
    af90:	f200 80d0 	bhi.w	b134 <_realloc_r+0x274>
    af94:	2a13      	cmp	r2, #19
    af96:	469c      	mov	ip, r3
    af98:	d921      	bls.n	afde <_realloc_r+0x11e>
    af9a:	4631      	mov	r1, r6
    af9c:	f10b 0c10 	add.w	ip, fp, #16
    afa0:	f851 0b04 	ldr.w	r0, [r1], #4
    afa4:	f8cb 0008 	str.w	r0, [fp, #8]
    afa8:	6870      	ldr	r0, [r6, #4]
    afaa:	1d0e      	adds	r6, r1, #4
    afac:	2a1b      	cmp	r2, #27
    afae:	f8cb 000c 	str.w	r0, [fp, #12]
    afb2:	d914      	bls.n	afde <_realloc_r+0x11e>
    afb4:	6848      	ldr	r0, [r1, #4]
    afb6:	1d31      	adds	r1, r6, #4
    afb8:	f10b 0c18 	add.w	ip, fp, #24
    afbc:	f8cb 0010 	str.w	r0, [fp, #16]
    afc0:	6870      	ldr	r0, [r6, #4]
    afc2:	1d0e      	adds	r6, r1, #4
    afc4:	2a24      	cmp	r2, #36	; 0x24
    afc6:	f8cb 0014 	str.w	r0, [fp, #20]
    afca:	d108      	bne.n	afde <_realloc_r+0x11e>
    afcc:	684a      	ldr	r2, [r1, #4]
    afce:	f10b 0c20 	add.w	ip, fp, #32
    afd2:	f8cb 2018 	str.w	r2, [fp, #24]
    afd6:	6872      	ldr	r2, [r6, #4]
    afd8:	3608      	adds	r6, #8
    afda:	f8cb 201c 	str.w	r2, [fp, #28]
    afde:	4631      	mov	r1, r6
    afe0:	4698      	mov	r8, r3
    afe2:	4662      	mov	r2, ip
    afe4:	4658      	mov	r0, fp
    afe6:	f851 3b04 	ldr.w	r3, [r1], #4
    afea:	f842 3b04 	str.w	r3, [r2], #4
    afee:	6873      	ldr	r3, [r6, #4]
    aff0:	f8cc 3004 	str.w	r3, [ip, #4]
    aff4:	684b      	ldr	r3, [r1, #4]
    aff6:	6053      	str	r3, [r2, #4]
    aff8:	f8db 3004 	ldr.w	r3, [fp, #4]
    affc:	ebc4 0c05 	rsb	ip, r4, r5
    b000:	f1bc 0f0f 	cmp.w	ip, #15
    b004:	d826      	bhi.n	b054 <_realloc_r+0x194>
    b006:	1942      	adds	r2, r0, r5
    b008:	f003 0301 	and.w	r3, r3, #1
    b00c:	ea43 0505 	orr.w	r5, r3, r5
    b010:	6045      	str	r5, [r0, #4]
    b012:	6853      	ldr	r3, [r2, #4]
    b014:	f043 0301 	orr.w	r3, r3, #1
    b018:	6053      	str	r3, [r2, #4]
    b01a:	4638      	mov	r0, r7
    b01c:	4645      	mov	r5, r8
    b01e:	f7fa fbcf 	bl	57c0 <__malloc_unlock>
    b022:	4628      	mov	r0, r5
    b024:	b003      	add	sp, #12
    b026:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b02a:	f024 0407 	bic.w	r4, r4, #7
    b02e:	4622      	mov	r2, r4
    b030:	0fe5      	lsrs	r5, r4, #31
    b032:	e75d      	b.n	aef0 <_realloc_r+0x30>
    b034:	f02c 0c03 	bic.w	ip, ip, #3
    b038:	eb0c 050a 	add.w	r5, ip, sl
    b03c:	4295      	cmp	r5, r2
    b03e:	f6ff af7e 	blt.w	af3e <_realloc_r+0x7e>
    b042:	6882      	ldr	r2, [r0, #8]
    b044:	460b      	mov	r3, r1
    b046:	68c1      	ldr	r1, [r0, #12]
    b048:	4640      	mov	r0, r8
    b04a:	f108 0808 	add.w	r8, r8, #8
    b04e:	608a      	str	r2, [r1, #8]
    b050:	60d1      	str	r1, [r2, #12]
    b052:	e7d3      	b.n	affc <_realloc_r+0x13c>
    b054:	1901      	adds	r1, r0, r4
    b056:	f003 0301 	and.w	r3, r3, #1
    b05a:	eb01 020c 	add.w	r2, r1, ip
    b05e:	ea43 0404 	orr.w	r4, r3, r4
    b062:	f04c 0301 	orr.w	r3, ip, #1
    b066:	6044      	str	r4, [r0, #4]
    b068:	604b      	str	r3, [r1, #4]
    b06a:	4638      	mov	r0, r7
    b06c:	6853      	ldr	r3, [r2, #4]
    b06e:	3108      	adds	r1, #8
    b070:	f043 0301 	orr.w	r3, r3, #1
    b074:	6053      	str	r3, [r2, #4]
    b076:	f7fe fe6f 	bl	9d58 <_free_r>
    b07a:	e7ce      	b.n	b01a <_realloc_r+0x15a>
    b07c:	4649      	mov	r1, r9
    b07e:	4638      	mov	r0, r7
    b080:	f7f9 ff98 	bl	4fb4 <_malloc_r>
    b084:	4605      	mov	r5, r0
    b086:	2800      	cmp	r0, #0
    b088:	d041      	beq.n	b10e <_realloc_r+0x24e>
    b08a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    b08e:	f1a0 0208 	sub.w	r2, r0, #8
    b092:	f023 0101 	bic.w	r1, r3, #1
    b096:	4441      	add	r1, r8
    b098:	428a      	cmp	r2, r1
    b09a:	f000 80d7 	beq.w	b24c <_realloc_r+0x38c>
    b09e:	f1aa 0204 	sub.w	r2, sl, #4
    b0a2:	4631      	mov	r1, r6
    b0a4:	2a24      	cmp	r2, #36	; 0x24
    b0a6:	d878      	bhi.n	b19a <_realloc_r+0x2da>
    b0a8:	2a13      	cmp	r2, #19
    b0aa:	4603      	mov	r3, r0
    b0ac:	d921      	bls.n	b0f2 <_realloc_r+0x232>
    b0ae:	4634      	mov	r4, r6
    b0b0:	f854 3b04 	ldr.w	r3, [r4], #4
    b0b4:	1d21      	adds	r1, r4, #4
    b0b6:	f840 3b04 	str.w	r3, [r0], #4
    b0ba:	1d03      	adds	r3, r0, #4
    b0bc:	f8d6 c004 	ldr.w	ip, [r6, #4]
    b0c0:	2a1b      	cmp	r2, #27
    b0c2:	f8c5 c004 	str.w	ip, [r5, #4]
    b0c6:	d914      	bls.n	b0f2 <_realloc_r+0x232>
    b0c8:	f8d4 e004 	ldr.w	lr, [r4, #4]
    b0cc:	1d1c      	adds	r4, r3, #4
    b0ce:	f101 0c04 	add.w	ip, r1, #4
    b0d2:	f8c0 e004 	str.w	lr, [r0, #4]
    b0d6:	6848      	ldr	r0, [r1, #4]
    b0d8:	f10c 0104 	add.w	r1, ip, #4
    b0dc:	6058      	str	r0, [r3, #4]
    b0de:	1d23      	adds	r3, r4, #4
    b0e0:	2a24      	cmp	r2, #36	; 0x24
    b0e2:	d106      	bne.n	b0f2 <_realloc_r+0x232>
    b0e4:	f8dc 2004 	ldr.w	r2, [ip, #4]
    b0e8:	6062      	str	r2, [r4, #4]
    b0ea:	684a      	ldr	r2, [r1, #4]
    b0ec:	3108      	adds	r1, #8
    b0ee:	605a      	str	r2, [r3, #4]
    b0f0:	3308      	adds	r3, #8
    b0f2:	4608      	mov	r0, r1
    b0f4:	461a      	mov	r2, r3
    b0f6:	f850 4b04 	ldr.w	r4, [r0], #4
    b0fa:	f842 4b04 	str.w	r4, [r2], #4
    b0fe:	6849      	ldr	r1, [r1, #4]
    b100:	6059      	str	r1, [r3, #4]
    b102:	6843      	ldr	r3, [r0, #4]
    b104:	6053      	str	r3, [r2, #4]
    b106:	4631      	mov	r1, r6
    b108:	4638      	mov	r0, r7
    b10a:	f7fe fe25 	bl	9d58 <_free_r>
    b10e:	4638      	mov	r0, r7
    b110:	f7fa fb56 	bl	57c0 <__malloc_unlock>
    b114:	e785      	b.n	b022 <_realloc_r+0x162>
    b116:	4455      	add	r5, sl
    b118:	4295      	cmp	r5, r2
    b11a:	dbaf      	blt.n	b07c <_realloc_r+0x1bc>
    b11c:	465b      	mov	r3, fp
    b11e:	f8db 000c 	ldr.w	r0, [fp, #12]
    b122:	f1aa 0204 	sub.w	r2, sl, #4
    b126:	f853 1f08 	ldr.w	r1, [r3, #8]!
    b12a:	2a24      	cmp	r2, #36	; 0x24
    b12c:	6081      	str	r1, [r0, #8]
    b12e:	60c8      	str	r0, [r1, #12]
    b130:	f67f af30 	bls.w	af94 <_realloc_r+0xd4>
    b134:	4618      	mov	r0, r3
    b136:	4631      	mov	r1, r6
    b138:	4698      	mov	r8, r3
    b13a:	f7ff f9b9 	bl	a4b0 <memmove>
    b13e:	4658      	mov	r0, fp
    b140:	f8db 3004 	ldr.w	r3, [fp, #4]
    b144:	e75a      	b.n	affc <_realloc_r+0x13c>
    b146:	4611      	mov	r1, r2
    b148:	b003      	add	sp, #12
    b14a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b14e:	f7f9 bf31 	b.w	4fb4 <_malloc_r>
    b152:	230c      	movs	r3, #12
    b154:	2500      	movs	r5, #0
    b156:	603b      	str	r3, [r7, #0]
    b158:	e763      	b.n	b022 <_realloc_r+0x162>
    b15a:	f8de 5004 	ldr.w	r5, [lr, #4]
    b15e:	f104 0b10 	add.w	fp, r4, #16
    b162:	f025 0c03 	bic.w	ip, r5, #3
    b166:	eb0c 000a 	add.w	r0, ip, sl
    b16a:	4558      	cmp	r0, fp
    b16c:	bfb8      	it	lt
    b16e:	4670      	movlt	r0, lr
    b170:	f6ff aee5 	blt.w	af3e <_realloc_r+0x7e>
    b174:	eb08 0204 	add.w	r2, r8, r4
    b178:	1b01      	subs	r1, r0, r4
    b17a:	f041 0101 	orr.w	r1, r1, #1
    b17e:	609a      	str	r2, [r3, #8]
    b180:	6051      	str	r1, [r2, #4]
    b182:	4638      	mov	r0, r7
    b184:	f8d8 1004 	ldr.w	r1, [r8, #4]
    b188:	4635      	mov	r5, r6
    b18a:	f001 0301 	and.w	r3, r1, #1
    b18e:	431c      	orrs	r4, r3
    b190:	f8c8 4004 	str.w	r4, [r8, #4]
    b194:	f7fa fb14 	bl	57c0 <__malloc_unlock>
    b198:	e743      	b.n	b022 <_realloc_r+0x162>
    b19a:	f7ff f989 	bl	a4b0 <memmove>
    b19e:	e7b2      	b.n	b106 <_realloc_r+0x246>
    b1a0:	4455      	add	r5, sl
    b1a2:	f104 0110 	add.w	r1, r4, #16
    b1a6:	44ac      	add	ip, r5
    b1a8:	458c      	cmp	ip, r1
    b1aa:	dbb5      	blt.n	b118 <_realloc_r+0x258>
    b1ac:	465d      	mov	r5, fp
    b1ae:	f8db 000c 	ldr.w	r0, [fp, #12]
    b1b2:	f1aa 0204 	sub.w	r2, sl, #4
    b1b6:	f855 1f08 	ldr.w	r1, [r5, #8]!
    b1ba:	2a24      	cmp	r2, #36	; 0x24
    b1bc:	6081      	str	r1, [r0, #8]
    b1be:	60c8      	str	r0, [r1, #12]
    b1c0:	d84c      	bhi.n	b25c <_realloc_r+0x39c>
    b1c2:	2a13      	cmp	r2, #19
    b1c4:	4628      	mov	r0, r5
    b1c6:	d924      	bls.n	b212 <_realloc_r+0x352>
    b1c8:	4631      	mov	r1, r6
    b1ca:	f10b 0010 	add.w	r0, fp, #16
    b1ce:	f851 eb04 	ldr.w	lr, [r1], #4
    b1d2:	f8cb e008 	str.w	lr, [fp, #8]
    b1d6:	f8d6 e004 	ldr.w	lr, [r6, #4]
    b1da:	1d0e      	adds	r6, r1, #4
    b1dc:	2a1b      	cmp	r2, #27
    b1de:	f8cb e00c 	str.w	lr, [fp, #12]
    b1e2:	d916      	bls.n	b212 <_realloc_r+0x352>
    b1e4:	f8d1 e004 	ldr.w	lr, [r1, #4]
    b1e8:	1d31      	adds	r1, r6, #4
    b1ea:	f10b 0018 	add.w	r0, fp, #24
    b1ee:	f8cb e010 	str.w	lr, [fp, #16]
    b1f2:	f8d6 e004 	ldr.w	lr, [r6, #4]
    b1f6:	1d0e      	adds	r6, r1, #4
    b1f8:	2a24      	cmp	r2, #36	; 0x24
    b1fa:	f8cb e014 	str.w	lr, [fp, #20]
    b1fe:	d108      	bne.n	b212 <_realloc_r+0x352>
    b200:	684a      	ldr	r2, [r1, #4]
    b202:	f10b 0020 	add.w	r0, fp, #32
    b206:	f8cb 2018 	str.w	r2, [fp, #24]
    b20a:	6872      	ldr	r2, [r6, #4]
    b20c:	3608      	adds	r6, #8
    b20e:	f8cb 201c 	str.w	r2, [fp, #28]
    b212:	4631      	mov	r1, r6
    b214:	4602      	mov	r2, r0
    b216:	f851 eb04 	ldr.w	lr, [r1], #4
    b21a:	f842 eb04 	str.w	lr, [r2], #4
    b21e:	6876      	ldr	r6, [r6, #4]
    b220:	6046      	str	r6, [r0, #4]
    b222:	6849      	ldr	r1, [r1, #4]
    b224:	6051      	str	r1, [r2, #4]
    b226:	eb0b 0204 	add.w	r2, fp, r4
    b22a:	ebc4 010c 	rsb	r1, r4, ip
    b22e:	f041 0101 	orr.w	r1, r1, #1
    b232:	609a      	str	r2, [r3, #8]
    b234:	6051      	str	r1, [r2, #4]
    b236:	4638      	mov	r0, r7
    b238:	f8db 1004 	ldr.w	r1, [fp, #4]
    b23c:	f001 0301 	and.w	r3, r1, #1
    b240:	431c      	orrs	r4, r3
    b242:	f8cb 4004 	str.w	r4, [fp, #4]
    b246:	f7fa fabb 	bl	57c0 <__malloc_unlock>
    b24a:	e6ea      	b.n	b022 <_realloc_r+0x162>
    b24c:	6855      	ldr	r5, [r2, #4]
    b24e:	4640      	mov	r0, r8
    b250:	f108 0808 	add.w	r8, r8, #8
    b254:	f025 0503 	bic.w	r5, r5, #3
    b258:	4455      	add	r5, sl
    b25a:	e6cf      	b.n	affc <_realloc_r+0x13c>
    b25c:	4631      	mov	r1, r6
    b25e:	4628      	mov	r0, r5
    b260:	9300      	str	r3, [sp, #0]
    b262:	f8cd c004 	str.w	ip, [sp, #4]
    b266:	f7ff f923 	bl	a4b0 <memmove>
    b26a:	f8dd c004 	ldr.w	ip, [sp, #4]
    b26e:	9b00      	ldr	r3, [sp, #0]
    b270:	e7d9      	b.n	b226 <_realloc_r+0x366>
    b272:	bf00      	nop

0000b274 <__isinfd>:
    b274:	4602      	mov	r2, r0
    b276:	4240      	negs	r0, r0
    b278:	ea40 0302 	orr.w	r3, r0, r2
    b27c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    b280:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    b284:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    b288:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    b28c:	4258      	negs	r0, r3
    b28e:	ea40 0303 	orr.w	r3, r0, r3
    b292:	17d8      	asrs	r0, r3, #31
    b294:	3001      	adds	r0, #1
    b296:	4770      	bx	lr

0000b298 <__isnand>:
    b298:	4602      	mov	r2, r0
    b29a:	4240      	negs	r0, r0
    b29c:	4310      	orrs	r0, r2
    b29e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    b2a2:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    b2a6:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    b2aa:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    b2ae:	0fc0      	lsrs	r0, r0, #31
    b2b0:	4770      	bx	lr
    b2b2:	bf00      	nop

0000b2b4 <__sclose>:
    b2b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    b2b8:	f000 b960 	b.w	b57c <_close_r>

0000b2bc <__sseek>:
    b2bc:	b510      	push	{r4, lr}
    b2be:	460c      	mov	r4, r1
    b2c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    b2c4:	f000 f9fe 	bl	b6c4 <_lseek_r>
    b2c8:	89a3      	ldrh	r3, [r4, #12]
    b2ca:	f1b0 3fff 	cmp.w	r0, #4294967295
    b2ce:	bf15      	itete	ne
    b2d0:	6560      	strne	r0, [r4, #84]	; 0x54
    b2d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    b2d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    b2da:	81a3      	strheq	r3, [r4, #12]
    b2dc:	bf18      	it	ne
    b2de:	81a3      	strhne	r3, [r4, #12]
    b2e0:	bd10      	pop	{r4, pc}
    b2e2:	bf00      	nop

0000b2e4 <__swrite>:
    b2e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b2e8:	461d      	mov	r5, r3
    b2ea:	898b      	ldrh	r3, [r1, #12]
    b2ec:	460c      	mov	r4, r1
    b2ee:	4616      	mov	r6, r2
    b2f0:	4607      	mov	r7, r0
    b2f2:	f413 7f80 	tst.w	r3, #256	; 0x100
    b2f6:	d006      	beq.n	b306 <__swrite+0x22>
    b2f8:	2302      	movs	r3, #2
    b2fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    b2fe:	2200      	movs	r2, #0
    b300:	f000 f9e0 	bl	b6c4 <_lseek_r>
    b304:	89a3      	ldrh	r3, [r4, #12]
    b306:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    b30a:	4638      	mov	r0, r7
    b30c:	81a3      	strh	r3, [r4, #12]
    b30e:	4632      	mov	r2, r6
    b310:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    b314:	462b      	mov	r3, r5
    b316:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    b31a:	f7f6 bfdf 	b.w	22dc <_write_r>
    b31e:	bf00      	nop

0000b320 <__sread>:
    b320:	b510      	push	{r4, lr}
    b322:	460c      	mov	r4, r1
    b324:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    b328:	f000 f9e2 	bl	b6f0 <_read_r>
    b32c:	2800      	cmp	r0, #0
    b32e:	db03      	blt.n	b338 <__sread+0x18>
    b330:	6d63      	ldr	r3, [r4, #84]	; 0x54
    b332:	181b      	adds	r3, r3, r0
    b334:	6563      	str	r3, [r4, #84]	; 0x54
    b336:	bd10      	pop	{r4, pc}
    b338:	89a3      	ldrh	r3, [r4, #12]
    b33a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    b33e:	81a3      	strh	r3, [r4, #12]
    b340:	bd10      	pop	{r4, pc}
    b342:	bf00      	nop

0000b344 <strcmp>:
    b344:	ea80 0201 	eor.w	r2, r0, r1
    b348:	f012 0f03 	tst.w	r2, #3
    b34c:	d13a      	bne.n	b3c4 <strcmp_unaligned>
    b34e:	f010 0203 	ands.w	r2, r0, #3
    b352:	f020 0003 	bic.w	r0, r0, #3
    b356:	f021 0103 	bic.w	r1, r1, #3
    b35a:	f850 cb04 	ldr.w	ip, [r0], #4
    b35e:	bf08      	it	eq
    b360:	f851 3b04 	ldreq.w	r3, [r1], #4
    b364:	d00d      	beq.n	b382 <strcmp+0x3e>
    b366:	f082 0203 	eor.w	r2, r2, #3
    b36a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    b36e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    b372:	fa23 f202 	lsr.w	r2, r3, r2
    b376:	f851 3b04 	ldr.w	r3, [r1], #4
    b37a:	ea4c 0c02 	orr.w	ip, ip, r2
    b37e:	ea43 0302 	orr.w	r3, r3, r2
    b382:	bf00      	nop
    b384:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    b388:	459c      	cmp	ip, r3
    b38a:	bf01      	itttt	eq
    b38c:	ea22 020c 	biceq.w	r2, r2, ip
    b390:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    b394:	f850 cb04 	ldreq.w	ip, [r0], #4
    b398:	f851 3b04 	ldreq.w	r3, [r1], #4
    b39c:	d0f2      	beq.n	b384 <strcmp+0x40>
    b39e:	ea4f 600c 	mov.w	r0, ip, lsl #24
    b3a2:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    b3a6:	2801      	cmp	r0, #1
    b3a8:	bf28      	it	cs
    b3aa:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    b3ae:	bf08      	it	eq
    b3b0:	0a1b      	lsreq	r3, r3, #8
    b3b2:	d0f4      	beq.n	b39e <strcmp+0x5a>
    b3b4:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    b3b8:	ea4f 6010 	mov.w	r0, r0, lsr #24
    b3bc:	eba0 0003 	sub.w	r0, r0, r3
    b3c0:	4770      	bx	lr
    b3c2:	bf00      	nop

0000b3c4 <strcmp_unaligned>:
    b3c4:	f010 0f03 	tst.w	r0, #3
    b3c8:	d00a      	beq.n	b3e0 <strcmp_unaligned+0x1c>
    b3ca:	f810 2b01 	ldrb.w	r2, [r0], #1
    b3ce:	f811 3b01 	ldrb.w	r3, [r1], #1
    b3d2:	2a01      	cmp	r2, #1
    b3d4:	bf28      	it	cs
    b3d6:	429a      	cmpcs	r2, r3
    b3d8:	d0f4      	beq.n	b3c4 <strcmp_unaligned>
    b3da:	eba2 0003 	sub.w	r0, r2, r3
    b3de:	4770      	bx	lr
    b3e0:	f84d 5d04 	str.w	r5, [sp, #-4]!
    b3e4:	f84d 4d04 	str.w	r4, [sp, #-4]!
    b3e8:	f04f 0201 	mov.w	r2, #1
    b3ec:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    b3f0:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    b3f4:	f001 0c03 	and.w	ip, r1, #3
    b3f8:	f021 0103 	bic.w	r1, r1, #3
    b3fc:	f850 4b04 	ldr.w	r4, [r0], #4
    b400:	f851 5b04 	ldr.w	r5, [r1], #4
    b404:	f1bc 0f02 	cmp.w	ip, #2
    b408:	d026      	beq.n	b458 <strcmp_unaligned+0x94>
    b40a:	d84b      	bhi.n	b4a4 <strcmp_unaligned+0xe0>
    b40c:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    b410:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    b414:	eba4 0302 	sub.w	r3, r4, r2
    b418:	ea23 0304 	bic.w	r3, r3, r4
    b41c:	d10d      	bne.n	b43a <strcmp_unaligned+0x76>
    b41e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    b422:	bf08      	it	eq
    b424:	f851 5b04 	ldreq.w	r5, [r1], #4
    b428:	d10a      	bne.n	b440 <strcmp_unaligned+0x7c>
    b42a:	ea8c 0c04 	eor.w	ip, ip, r4
    b42e:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    b432:	d10c      	bne.n	b44e <strcmp_unaligned+0x8a>
    b434:	f850 4b04 	ldr.w	r4, [r0], #4
    b438:	e7e8      	b.n	b40c <strcmp_unaligned+0x48>
    b43a:	ea4f 2515 	mov.w	r5, r5, lsr #8
    b43e:	e05c      	b.n	b4fa <strcmp_unaligned+0x136>
    b440:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    b444:	d152      	bne.n	b4ec <strcmp_unaligned+0x128>
    b446:	780d      	ldrb	r5, [r1, #0]
    b448:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    b44c:	e055      	b.n	b4fa <strcmp_unaligned+0x136>
    b44e:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    b452:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    b456:	e050      	b.n	b4fa <strcmp_unaligned+0x136>
    b458:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    b45c:	eba4 0302 	sub.w	r3, r4, r2
    b460:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    b464:	ea23 0304 	bic.w	r3, r3, r4
    b468:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    b46c:	d117      	bne.n	b49e <strcmp_unaligned+0xda>
    b46e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    b472:	bf08      	it	eq
    b474:	f851 5b04 	ldreq.w	r5, [r1], #4
    b478:	d107      	bne.n	b48a <strcmp_unaligned+0xc6>
    b47a:	ea8c 0c04 	eor.w	ip, ip, r4
    b47e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    b482:	d108      	bne.n	b496 <strcmp_unaligned+0xd2>
    b484:	f850 4b04 	ldr.w	r4, [r0], #4
    b488:	e7e6      	b.n	b458 <strcmp_unaligned+0x94>
    b48a:	041b      	lsls	r3, r3, #16
    b48c:	d12e      	bne.n	b4ec <strcmp_unaligned+0x128>
    b48e:	880d      	ldrh	r5, [r1, #0]
    b490:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    b494:	e031      	b.n	b4fa <strcmp_unaligned+0x136>
    b496:	ea4f 4505 	mov.w	r5, r5, lsl #16
    b49a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    b49e:	ea4f 4515 	mov.w	r5, r5, lsr #16
    b4a2:	e02a      	b.n	b4fa <strcmp_unaligned+0x136>
    b4a4:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    b4a8:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    b4ac:	eba4 0302 	sub.w	r3, r4, r2
    b4b0:	ea23 0304 	bic.w	r3, r3, r4
    b4b4:	d10d      	bne.n	b4d2 <strcmp_unaligned+0x10e>
    b4b6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    b4ba:	bf08      	it	eq
    b4bc:	f851 5b04 	ldreq.w	r5, [r1], #4
    b4c0:	d10a      	bne.n	b4d8 <strcmp_unaligned+0x114>
    b4c2:	ea8c 0c04 	eor.w	ip, ip, r4
    b4c6:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    b4ca:	d10a      	bne.n	b4e2 <strcmp_unaligned+0x11e>
    b4cc:	f850 4b04 	ldr.w	r4, [r0], #4
    b4d0:	e7e8      	b.n	b4a4 <strcmp_unaligned+0xe0>
    b4d2:	ea4f 6515 	mov.w	r5, r5, lsr #24
    b4d6:	e010      	b.n	b4fa <strcmp_unaligned+0x136>
    b4d8:	f014 0fff 	tst.w	r4, #255	; 0xff
    b4dc:	d006      	beq.n	b4ec <strcmp_unaligned+0x128>
    b4de:	f851 5b04 	ldr.w	r5, [r1], #4
    b4e2:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    b4e6:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    b4ea:	e006      	b.n	b4fa <strcmp_unaligned+0x136>
    b4ec:	f04f 0000 	mov.w	r0, #0
    b4f0:	f85d 4b04 	ldr.w	r4, [sp], #4
    b4f4:	f85d 5b04 	ldr.w	r5, [sp], #4
    b4f8:	4770      	bx	lr
    b4fa:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    b4fe:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    b502:	2801      	cmp	r0, #1
    b504:	bf28      	it	cs
    b506:	4290      	cmpcs	r0, r2
    b508:	bf04      	itt	eq
    b50a:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    b50e:	0a2d      	lsreq	r5, r5, #8
    b510:	d0f3      	beq.n	b4fa <strcmp_unaligned+0x136>
    b512:	eba2 0000 	sub.w	r0, r2, r0
    b516:	f85d 4b04 	ldr.w	r4, [sp], #4
    b51a:	f85d 5b04 	ldr.w	r5, [sp], #4
    b51e:	4770      	bx	lr

0000b520 <_calloc_r>:
    b520:	b538      	push	{r3, r4, r5, lr}
    b522:	fb01 f102 	mul.w	r1, r1, r2
    b526:	f7f9 fd45 	bl	4fb4 <_malloc_r>
    b52a:	4604      	mov	r4, r0
    b52c:	b1f8      	cbz	r0, b56e <_calloc_r+0x4e>
    b52e:	f850 2c04 	ldr.w	r2, [r0, #-4]
    b532:	f022 0203 	bic.w	r2, r2, #3
    b536:	3a04      	subs	r2, #4
    b538:	2a24      	cmp	r2, #36	; 0x24
    b53a:	d81a      	bhi.n	b572 <_calloc_r+0x52>
    b53c:	2a13      	cmp	r2, #19
    b53e:	4603      	mov	r3, r0
    b540:	d90f      	bls.n	b562 <_calloc_r+0x42>
    b542:	2100      	movs	r1, #0
    b544:	f840 1b04 	str.w	r1, [r0], #4
    b548:	1d03      	adds	r3, r0, #4
    b54a:	2a1b      	cmp	r2, #27
    b54c:	6061      	str	r1, [r4, #4]
    b54e:	d908      	bls.n	b562 <_calloc_r+0x42>
    b550:	1d1d      	adds	r5, r3, #4
    b552:	6041      	str	r1, [r0, #4]
    b554:	6059      	str	r1, [r3, #4]
    b556:	1d2b      	adds	r3, r5, #4
    b558:	2a24      	cmp	r2, #36	; 0x24
    b55a:	bf02      	ittt	eq
    b55c:	6069      	streq	r1, [r5, #4]
    b55e:	6059      	streq	r1, [r3, #4]
    b560:	3308      	addeq	r3, #8
    b562:	461a      	mov	r2, r3
    b564:	2100      	movs	r1, #0
    b566:	f842 1b04 	str.w	r1, [r2], #4
    b56a:	6059      	str	r1, [r3, #4]
    b56c:	6051      	str	r1, [r2, #4]
    b56e:	4620      	mov	r0, r4
    b570:	bd38      	pop	{r3, r4, r5, pc}
    b572:	2100      	movs	r1, #0
    b574:	f7fa f8b8 	bl	56e8 <memset>
    b578:	4620      	mov	r0, r4
    b57a:	bd38      	pop	{r3, r4, r5, pc}

0000b57c <_close_r>:
    b57c:	b538      	push	{r3, r4, r5, lr}
    b57e:	f24e 44c8 	movw	r4, #58568	; 0xe4c8
    b582:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b586:	4605      	mov	r5, r0
    b588:	4608      	mov	r0, r1
    b58a:	2300      	movs	r3, #0
    b58c:	6023      	str	r3, [r4, #0]
    b58e:	f7f6 fe59 	bl	2244 <_close>
    b592:	f1b0 3fff 	cmp.w	r0, #4294967295
    b596:	d000      	beq.n	b59a <_close_r+0x1e>
    b598:	bd38      	pop	{r3, r4, r5, pc}
    b59a:	6823      	ldr	r3, [r4, #0]
    b59c:	2b00      	cmp	r3, #0
    b59e:	d0fb      	beq.n	b598 <_close_r+0x1c>
    b5a0:	602b      	str	r3, [r5, #0]
    b5a2:	bd38      	pop	{r3, r4, r5, pc}

0000b5a4 <_fclose_r>:
    b5a4:	b570      	push	{r4, r5, r6, lr}
    b5a6:	4605      	mov	r5, r0
    b5a8:	460c      	mov	r4, r1
    b5aa:	2900      	cmp	r1, #0
    b5ac:	d04b      	beq.n	b646 <_fclose_r+0xa2>
    b5ae:	f7fe fa9b 	bl	9ae8 <__sfp_lock_acquire>
    b5b2:	b115      	cbz	r5, b5ba <_fclose_r+0x16>
    b5b4:	69ab      	ldr	r3, [r5, #24]
    b5b6:	2b00      	cmp	r3, #0
    b5b8:	d048      	beq.n	b64c <_fclose_r+0xa8>
    b5ba:	f64c 1320 	movw	r3, #51488	; 0xc920
    b5be:	f2c0 0300 	movt	r3, #0
    b5c2:	429c      	cmp	r4, r3
    b5c4:	bf08      	it	eq
    b5c6:	686c      	ldreq	r4, [r5, #4]
    b5c8:	d00e      	beq.n	b5e8 <_fclose_r+0x44>
    b5ca:	f64c 1340 	movw	r3, #51520	; 0xc940
    b5ce:	f2c0 0300 	movt	r3, #0
    b5d2:	429c      	cmp	r4, r3
    b5d4:	bf08      	it	eq
    b5d6:	68ac      	ldreq	r4, [r5, #8]
    b5d8:	d006      	beq.n	b5e8 <_fclose_r+0x44>
    b5da:	f64c 1360 	movw	r3, #51552	; 0xc960
    b5de:	f2c0 0300 	movt	r3, #0
    b5e2:	429c      	cmp	r4, r3
    b5e4:	bf08      	it	eq
    b5e6:	68ec      	ldreq	r4, [r5, #12]
    b5e8:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    b5ec:	b33e      	cbz	r6, b63e <_fclose_r+0x9a>
    b5ee:	4628      	mov	r0, r5
    b5f0:	4621      	mov	r1, r4
    b5f2:	f7fe f9bd 	bl	9970 <_fflush_r>
    b5f6:	6b23      	ldr	r3, [r4, #48]	; 0x30
    b5f8:	4606      	mov	r6, r0
    b5fa:	b13b      	cbz	r3, b60c <_fclose_r+0x68>
    b5fc:	4628      	mov	r0, r5
    b5fe:	6a21      	ldr	r1, [r4, #32]
    b600:	4798      	blx	r3
    b602:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    b606:	bf28      	it	cs
    b608:	f04f 36ff 	movcs.w	r6, #4294967295
    b60c:	89a3      	ldrh	r3, [r4, #12]
    b60e:	f013 0f80 	tst.w	r3, #128	; 0x80
    b612:	d11f      	bne.n	b654 <_fclose_r+0xb0>
    b614:	6b61      	ldr	r1, [r4, #52]	; 0x34
    b616:	b141      	cbz	r1, b62a <_fclose_r+0x86>
    b618:	f104 0344 	add.w	r3, r4, #68	; 0x44
    b61c:	4299      	cmp	r1, r3
    b61e:	d002      	beq.n	b626 <_fclose_r+0x82>
    b620:	4628      	mov	r0, r5
    b622:	f7fe fb99 	bl	9d58 <_free_r>
    b626:	2300      	movs	r3, #0
    b628:	6363      	str	r3, [r4, #52]	; 0x34
    b62a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    b62c:	b121      	cbz	r1, b638 <_fclose_r+0x94>
    b62e:	4628      	mov	r0, r5
    b630:	f7fe fb92 	bl	9d58 <_free_r>
    b634:	2300      	movs	r3, #0
    b636:	64a3      	str	r3, [r4, #72]	; 0x48
    b638:	f04f 0300 	mov.w	r3, #0
    b63c:	81a3      	strh	r3, [r4, #12]
    b63e:	f7fe fa55 	bl	9aec <__sfp_lock_release>
    b642:	4630      	mov	r0, r6
    b644:	bd70      	pop	{r4, r5, r6, pc}
    b646:	460e      	mov	r6, r1
    b648:	4630      	mov	r0, r6
    b64a:	bd70      	pop	{r4, r5, r6, pc}
    b64c:	4628      	mov	r0, r5
    b64e:	f7fe faff 	bl	9c50 <__sinit>
    b652:	e7b2      	b.n	b5ba <_fclose_r+0x16>
    b654:	4628      	mov	r0, r5
    b656:	6921      	ldr	r1, [r4, #16]
    b658:	f7fe fb7e 	bl	9d58 <_free_r>
    b65c:	e7da      	b.n	b614 <_fclose_r+0x70>
    b65e:	bf00      	nop

0000b660 <fclose>:
    b660:	f64d 5368 	movw	r3, #56680	; 0xdd68
    b664:	4601      	mov	r1, r0
    b666:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b66a:	6818      	ldr	r0, [r3, #0]
    b66c:	e79a      	b.n	b5a4 <_fclose_r>
    b66e:	bf00      	nop

0000b670 <_fstat_r>:
    b670:	b538      	push	{r3, r4, r5, lr}
    b672:	f24e 44c8 	movw	r4, #58568	; 0xe4c8
    b676:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b67a:	4605      	mov	r5, r0
    b67c:	4608      	mov	r0, r1
    b67e:	4611      	mov	r1, r2
    b680:	2300      	movs	r3, #0
    b682:	6023      	str	r3, [r4, #0]
    b684:	f7f6 fdf0 	bl	2268 <_fstat>
    b688:	f1b0 3fff 	cmp.w	r0, #4294967295
    b68c:	d000      	beq.n	b690 <_fstat_r+0x20>
    b68e:	bd38      	pop	{r3, r4, r5, pc}
    b690:	6823      	ldr	r3, [r4, #0]
    b692:	2b00      	cmp	r3, #0
    b694:	d0fb      	beq.n	b68e <_fstat_r+0x1e>
    b696:	602b      	str	r3, [r5, #0]
    b698:	bd38      	pop	{r3, r4, r5, pc}
    b69a:	bf00      	nop

0000b69c <_isatty_r>:
    b69c:	b538      	push	{r3, r4, r5, lr}
    b69e:	f24e 44c8 	movw	r4, #58568	; 0xe4c8
    b6a2:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b6a6:	4605      	mov	r5, r0
    b6a8:	4608      	mov	r0, r1
    b6aa:	2300      	movs	r3, #0
    b6ac:	6023      	str	r3, [r4, #0]
    b6ae:	f7f6 fded 	bl	228c <_isatty>
    b6b2:	f1b0 3fff 	cmp.w	r0, #4294967295
    b6b6:	d000      	beq.n	b6ba <_isatty_r+0x1e>
    b6b8:	bd38      	pop	{r3, r4, r5, pc}
    b6ba:	6823      	ldr	r3, [r4, #0]
    b6bc:	2b00      	cmp	r3, #0
    b6be:	d0fb      	beq.n	b6b8 <_isatty_r+0x1c>
    b6c0:	602b      	str	r3, [r5, #0]
    b6c2:	bd38      	pop	{r3, r4, r5, pc}

0000b6c4 <_lseek_r>:
    b6c4:	b538      	push	{r3, r4, r5, lr}
    b6c6:	f24e 44c8 	movw	r4, #58568	; 0xe4c8
    b6ca:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b6ce:	4605      	mov	r5, r0
    b6d0:	4608      	mov	r0, r1
    b6d2:	4611      	mov	r1, r2
    b6d4:	461a      	mov	r2, r3
    b6d6:	2300      	movs	r3, #0
    b6d8:	6023      	str	r3, [r4, #0]
    b6da:	f7f6 fde3 	bl	22a4 <_lseek>
    b6de:	f1b0 3fff 	cmp.w	r0, #4294967295
    b6e2:	d000      	beq.n	b6e6 <_lseek_r+0x22>
    b6e4:	bd38      	pop	{r3, r4, r5, pc}
    b6e6:	6823      	ldr	r3, [r4, #0]
    b6e8:	2b00      	cmp	r3, #0
    b6ea:	d0fb      	beq.n	b6e4 <_lseek_r+0x20>
    b6ec:	602b      	str	r3, [r5, #0]
    b6ee:	bd38      	pop	{r3, r4, r5, pc}

0000b6f0 <_read_r>:
    b6f0:	b538      	push	{r3, r4, r5, lr}
    b6f2:	f24e 44c8 	movw	r4, #58568	; 0xe4c8
    b6f6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b6fa:	4605      	mov	r5, r0
    b6fc:	4608      	mov	r0, r1
    b6fe:	4611      	mov	r1, r2
    b700:	461a      	mov	r2, r3
    b702:	2300      	movs	r3, #0
    b704:	6023      	str	r3, [r4, #0]
    b706:	f7f6 fddb 	bl	22c0 <_read>
    b70a:	f1b0 3fff 	cmp.w	r0, #4294967295
    b70e:	d000      	beq.n	b712 <_read_r+0x22>
    b710:	bd38      	pop	{r3, r4, r5, pc}
    b712:	6823      	ldr	r3, [r4, #0]
    b714:	2b00      	cmp	r3, #0
    b716:	d0fb      	beq.n	b710 <_read_r+0x20>
    b718:	602b      	str	r3, [r5, #0]
    b71a:	bd38      	pop	{r3, r4, r5, pc}
    b71c:	0000      	lsls	r0, r0, #0
	...

0000b720 <__aeabi_uidiv>:
    b720:	1e4a      	subs	r2, r1, #1
    b722:	bf08      	it	eq
    b724:	4770      	bxeq	lr
    b726:	f0c0 8124 	bcc.w	b972 <__aeabi_uidiv+0x252>
    b72a:	4288      	cmp	r0, r1
    b72c:	f240 8116 	bls.w	b95c <__aeabi_uidiv+0x23c>
    b730:	4211      	tst	r1, r2
    b732:	f000 8117 	beq.w	b964 <__aeabi_uidiv+0x244>
    b736:	fab0 f380 	clz	r3, r0
    b73a:	fab1 f281 	clz	r2, r1
    b73e:	eba2 0303 	sub.w	r3, r2, r3
    b742:	f1c3 031f 	rsb	r3, r3, #31
    b746:	a204      	add	r2, pc, #16	; (adr r2, b758 <__aeabi_uidiv+0x38>)
    b748:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    b74c:	f04f 0200 	mov.w	r2, #0
    b750:	469f      	mov	pc, r3
    b752:	bf00      	nop
    b754:	f3af 8000 	nop.w
    b758:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    b75c:	bf00      	nop
    b75e:	eb42 0202 	adc.w	r2, r2, r2
    b762:	bf28      	it	cs
    b764:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    b768:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    b76c:	bf00      	nop
    b76e:	eb42 0202 	adc.w	r2, r2, r2
    b772:	bf28      	it	cs
    b774:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    b778:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    b77c:	bf00      	nop
    b77e:	eb42 0202 	adc.w	r2, r2, r2
    b782:	bf28      	it	cs
    b784:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    b788:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    b78c:	bf00      	nop
    b78e:	eb42 0202 	adc.w	r2, r2, r2
    b792:	bf28      	it	cs
    b794:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    b798:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    b79c:	bf00      	nop
    b79e:	eb42 0202 	adc.w	r2, r2, r2
    b7a2:	bf28      	it	cs
    b7a4:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    b7a8:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    b7ac:	bf00      	nop
    b7ae:	eb42 0202 	adc.w	r2, r2, r2
    b7b2:	bf28      	it	cs
    b7b4:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    b7b8:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    b7bc:	bf00      	nop
    b7be:	eb42 0202 	adc.w	r2, r2, r2
    b7c2:	bf28      	it	cs
    b7c4:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    b7c8:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    b7cc:	bf00      	nop
    b7ce:	eb42 0202 	adc.w	r2, r2, r2
    b7d2:	bf28      	it	cs
    b7d4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    b7d8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    b7dc:	bf00      	nop
    b7de:	eb42 0202 	adc.w	r2, r2, r2
    b7e2:	bf28      	it	cs
    b7e4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    b7e8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    b7ec:	bf00      	nop
    b7ee:	eb42 0202 	adc.w	r2, r2, r2
    b7f2:	bf28      	it	cs
    b7f4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    b7f8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    b7fc:	bf00      	nop
    b7fe:	eb42 0202 	adc.w	r2, r2, r2
    b802:	bf28      	it	cs
    b804:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    b808:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    b80c:	bf00      	nop
    b80e:	eb42 0202 	adc.w	r2, r2, r2
    b812:	bf28      	it	cs
    b814:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    b818:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    b81c:	bf00      	nop
    b81e:	eb42 0202 	adc.w	r2, r2, r2
    b822:	bf28      	it	cs
    b824:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    b828:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    b82c:	bf00      	nop
    b82e:	eb42 0202 	adc.w	r2, r2, r2
    b832:	bf28      	it	cs
    b834:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    b838:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    b83c:	bf00      	nop
    b83e:	eb42 0202 	adc.w	r2, r2, r2
    b842:	bf28      	it	cs
    b844:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    b848:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    b84c:	bf00      	nop
    b84e:	eb42 0202 	adc.w	r2, r2, r2
    b852:	bf28      	it	cs
    b854:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    b858:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    b85c:	bf00      	nop
    b85e:	eb42 0202 	adc.w	r2, r2, r2
    b862:	bf28      	it	cs
    b864:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    b868:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    b86c:	bf00      	nop
    b86e:	eb42 0202 	adc.w	r2, r2, r2
    b872:	bf28      	it	cs
    b874:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    b878:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    b87c:	bf00      	nop
    b87e:	eb42 0202 	adc.w	r2, r2, r2
    b882:	bf28      	it	cs
    b884:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    b888:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    b88c:	bf00      	nop
    b88e:	eb42 0202 	adc.w	r2, r2, r2
    b892:	bf28      	it	cs
    b894:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    b898:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    b89c:	bf00      	nop
    b89e:	eb42 0202 	adc.w	r2, r2, r2
    b8a2:	bf28      	it	cs
    b8a4:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    b8a8:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    b8ac:	bf00      	nop
    b8ae:	eb42 0202 	adc.w	r2, r2, r2
    b8b2:	bf28      	it	cs
    b8b4:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    b8b8:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    b8bc:	bf00      	nop
    b8be:	eb42 0202 	adc.w	r2, r2, r2
    b8c2:	bf28      	it	cs
    b8c4:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    b8c8:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    b8cc:	bf00      	nop
    b8ce:	eb42 0202 	adc.w	r2, r2, r2
    b8d2:	bf28      	it	cs
    b8d4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    b8d8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    b8dc:	bf00      	nop
    b8de:	eb42 0202 	adc.w	r2, r2, r2
    b8e2:	bf28      	it	cs
    b8e4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    b8e8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    b8ec:	bf00      	nop
    b8ee:	eb42 0202 	adc.w	r2, r2, r2
    b8f2:	bf28      	it	cs
    b8f4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    b8f8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    b8fc:	bf00      	nop
    b8fe:	eb42 0202 	adc.w	r2, r2, r2
    b902:	bf28      	it	cs
    b904:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    b908:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    b90c:	bf00      	nop
    b90e:	eb42 0202 	adc.w	r2, r2, r2
    b912:	bf28      	it	cs
    b914:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    b918:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    b91c:	bf00      	nop
    b91e:	eb42 0202 	adc.w	r2, r2, r2
    b922:	bf28      	it	cs
    b924:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    b928:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    b92c:	bf00      	nop
    b92e:	eb42 0202 	adc.w	r2, r2, r2
    b932:	bf28      	it	cs
    b934:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    b938:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    b93c:	bf00      	nop
    b93e:	eb42 0202 	adc.w	r2, r2, r2
    b942:	bf28      	it	cs
    b944:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    b948:	ebb0 0f01 	cmp.w	r0, r1
    b94c:	bf00      	nop
    b94e:	eb42 0202 	adc.w	r2, r2, r2
    b952:	bf28      	it	cs
    b954:	eba0 0001 	subcs.w	r0, r0, r1
    b958:	4610      	mov	r0, r2
    b95a:	4770      	bx	lr
    b95c:	bf0c      	ite	eq
    b95e:	2001      	moveq	r0, #1
    b960:	2000      	movne	r0, #0
    b962:	4770      	bx	lr
    b964:	fab1 f281 	clz	r2, r1
    b968:	f1c2 021f 	rsb	r2, r2, #31
    b96c:	fa20 f002 	lsr.w	r0, r0, r2
    b970:	4770      	bx	lr
    b972:	b108      	cbz	r0, b978 <__aeabi_uidiv+0x258>
    b974:	f04f 30ff 	mov.w	r0, #4294967295
    b978:	f000 b80e 	b.w	b998 <__aeabi_idiv0>

0000b97c <__aeabi_uidivmod>:
    b97c:	2900      	cmp	r1, #0
    b97e:	d0f8      	beq.n	b972 <__aeabi_uidiv+0x252>
    b980:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    b984:	f7ff fecc 	bl	b720 <__aeabi_uidiv>
    b988:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    b98c:	fb02 f300 	mul.w	r3, r2, r0
    b990:	eba1 0103 	sub.w	r1, r1, r3
    b994:	4770      	bx	lr
    b996:	bf00      	nop

0000b998 <__aeabi_idiv0>:
    b998:	4770      	bx	lr
    b99a:	bf00      	nop

0000b99c <__gedf2>:
    b99c:	f04f 3cff 	mov.w	ip, #4294967295
    b9a0:	e006      	b.n	b9b0 <__cmpdf2+0x4>
    b9a2:	bf00      	nop

0000b9a4 <__ledf2>:
    b9a4:	f04f 0c01 	mov.w	ip, #1
    b9a8:	e002      	b.n	b9b0 <__cmpdf2+0x4>
    b9aa:	bf00      	nop

0000b9ac <__cmpdf2>:
    b9ac:	f04f 0c01 	mov.w	ip, #1
    b9b0:	f84d cd04 	str.w	ip, [sp, #-4]!
    b9b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    b9b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    b9bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    b9c0:	bf18      	it	ne
    b9c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    b9c6:	d01b      	beq.n	ba00 <__cmpdf2+0x54>
    b9c8:	b001      	add	sp, #4
    b9ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    b9ce:	bf0c      	ite	eq
    b9d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    b9d4:	ea91 0f03 	teqne	r1, r3
    b9d8:	bf02      	ittt	eq
    b9da:	ea90 0f02 	teqeq	r0, r2
    b9de:	2000      	moveq	r0, #0
    b9e0:	4770      	bxeq	lr
    b9e2:	f110 0f00 	cmn.w	r0, #0
    b9e6:	ea91 0f03 	teq	r1, r3
    b9ea:	bf58      	it	pl
    b9ec:	4299      	cmppl	r1, r3
    b9ee:	bf08      	it	eq
    b9f0:	4290      	cmpeq	r0, r2
    b9f2:	bf2c      	ite	cs
    b9f4:	17d8      	asrcs	r0, r3, #31
    b9f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    b9fa:	f040 0001 	orr.w	r0, r0, #1
    b9fe:	4770      	bx	lr
    ba00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    ba04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    ba08:	d102      	bne.n	ba10 <__cmpdf2+0x64>
    ba0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    ba0e:	d107      	bne.n	ba20 <__cmpdf2+0x74>
    ba10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    ba14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    ba18:	d1d6      	bne.n	b9c8 <__cmpdf2+0x1c>
    ba1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    ba1e:	d0d3      	beq.n	b9c8 <__cmpdf2+0x1c>
    ba20:	f85d 0b04 	ldr.w	r0, [sp], #4
    ba24:	4770      	bx	lr
    ba26:	bf00      	nop

0000ba28 <__aeabi_cdrcmple>:
    ba28:	4684      	mov	ip, r0
    ba2a:	4610      	mov	r0, r2
    ba2c:	4662      	mov	r2, ip
    ba2e:	468c      	mov	ip, r1
    ba30:	4619      	mov	r1, r3
    ba32:	4663      	mov	r3, ip
    ba34:	e000      	b.n	ba38 <__aeabi_cdcmpeq>
    ba36:	bf00      	nop

0000ba38 <__aeabi_cdcmpeq>:
    ba38:	b501      	push	{r0, lr}
    ba3a:	f7ff ffb7 	bl	b9ac <__cmpdf2>
    ba3e:	2800      	cmp	r0, #0
    ba40:	bf48      	it	mi
    ba42:	f110 0f00 	cmnmi.w	r0, #0
    ba46:	bd01      	pop	{r0, pc}

0000ba48 <__aeabi_dcmpeq>:
    ba48:	f84d ed08 	str.w	lr, [sp, #-8]!
    ba4c:	f7ff fff4 	bl	ba38 <__aeabi_cdcmpeq>
    ba50:	bf0c      	ite	eq
    ba52:	2001      	moveq	r0, #1
    ba54:	2000      	movne	r0, #0
    ba56:	f85d fb08 	ldr.w	pc, [sp], #8
    ba5a:	bf00      	nop

0000ba5c <__aeabi_dcmplt>:
    ba5c:	f84d ed08 	str.w	lr, [sp, #-8]!
    ba60:	f7ff ffea 	bl	ba38 <__aeabi_cdcmpeq>
    ba64:	bf34      	ite	cc
    ba66:	2001      	movcc	r0, #1
    ba68:	2000      	movcs	r0, #0
    ba6a:	f85d fb08 	ldr.w	pc, [sp], #8
    ba6e:	bf00      	nop

0000ba70 <__aeabi_dcmple>:
    ba70:	f84d ed08 	str.w	lr, [sp, #-8]!
    ba74:	f7ff ffe0 	bl	ba38 <__aeabi_cdcmpeq>
    ba78:	bf94      	ite	ls
    ba7a:	2001      	movls	r0, #1
    ba7c:	2000      	movhi	r0, #0
    ba7e:	f85d fb08 	ldr.w	pc, [sp], #8
    ba82:	bf00      	nop

0000ba84 <__aeabi_dcmpge>:
    ba84:	f84d ed08 	str.w	lr, [sp, #-8]!
    ba88:	f7ff ffce 	bl	ba28 <__aeabi_cdrcmple>
    ba8c:	bf94      	ite	ls
    ba8e:	2001      	movls	r0, #1
    ba90:	2000      	movhi	r0, #0
    ba92:	f85d fb08 	ldr.w	pc, [sp], #8
    ba96:	bf00      	nop

0000ba98 <__aeabi_dcmpgt>:
    ba98:	f84d ed08 	str.w	lr, [sp, #-8]!
    ba9c:	f7ff ffc4 	bl	ba28 <__aeabi_cdrcmple>
    baa0:	bf34      	ite	cc
    baa2:	2001      	movcc	r0, #1
    baa4:	2000      	movcs	r0, #0
    baa6:	f85d fb08 	ldr.w	pc, [sp], #8
    baaa:	bf00      	nop

0000baac <__aeabi_d2iz>:
    baac:	ea4f 0241 	mov.w	r2, r1, lsl #1
    bab0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    bab4:	d215      	bcs.n	bae2 <__aeabi_d2iz+0x36>
    bab6:	d511      	bpl.n	badc <__aeabi_d2iz+0x30>
    bab8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    babc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    bac0:	d912      	bls.n	bae8 <__aeabi_d2iz+0x3c>
    bac2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    bac6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    baca:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    bace:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    bad2:	fa23 f002 	lsr.w	r0, r3, r2
    bad6:	bf18      	it	ne
    bad8:	4240      	negne	r0, r0
    bada:	4770      	bx	lr
    badc:	f04f 0000 	mov.w	r0, #0
    bae0:	4770      	bx	lr
    bae2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    bae6:	d105      	bne.n	baf4 <__aeabi_d2iz+0x48>
    bae8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    baec:	bf08      	it	eq
    baee:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    baf2:	4770      	bx	lr
    baf4:	f04f 0000 	mov.w	r0, #0
    baf8:	4770      	bx	lr
    bafa:	bf00      	nop

0000bafc <__aeabi_uldivmod>:
    bafc:	b94b      	cbnz	r3, bb12 <__aeabi_uldivmod+0x16>
    bafe:	b942      	cbnz	r2, bb12 <__aeabi_uldivmod+0x16>
    bb00:	2900      	cmp	r1, #0
    bb02:	bf08      	it	eq
    bb04:	2800      	cmpeq	r0, #0
    bb06:	d002      	beq.n	bb0e <__aeabi_uldivmod+0x12>
    bb08:	f04f 31ff 	mov.w	r1, #4294967295
    bb0c:	4608      	mov	r0, r1
    bb0e:	f7ff bf43 	b.w	b998 <__aeabi_idiv0>
    bb12:	b082      	sub	sp, #8
    bb14:	46ec      	mov	ip, sp
    bb16:	e92d 5000 	stmdb	sp!, {ip, lr}
    bb1a:	f000 f805 	bl	bb28 <__gnu_uldivmod_helper>
    bb1e:	f8dd e004 	ldr.w	lr, [sp, #4]
    bb22:	b002      	add	sp, #8
    bb24:	bc0c      	pop	{r2, r3}
    bb26:	4770      	bx	lr

0000bb28 <__gnu_uldivmod_helper>:
    bb28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bb2a:	4614      	mov	r4, r2
    bb2c:	461d      	mov	r5, r3
    bb2e:	4606      	mov	r6, r0
    bb30:	460f      	mov	r7, r1
    bb32:	f000 f9d7 	bl	bee4 <__udivdi3>
    bb36:	fb00 f505 	mul.w	r5, r0, r5
    bb3a:	fba0 2304 	umull	r2, r3, r0, r4
    bb3e:	fb04 5401 	mla	r4, r4, r1, r5
    bb42:	18e3      	adds	r3, r4, r3
    bb44:	1ab6      	subs	r6, r6, r2
    bb46:	eb67 0703 	sbc.w	r7, r7, r3
    bb4a:	9b06      	ldr	r3, [sp, #24]
    bb4c:	e9c3 6700 	strd	r6, r7, [r3]
    bb50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bb52:	bf00      	nop

0000bb54 <__gnu_ldivmod_helper>:
    bb54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bb56:	4614      	mov	r4, r2
    bb58:	461d      	mov	r5, r3
    bb5a:	4606      	mov	r6, r0
    bb5c:	460f      	mov	r7, r1
    bb5e:	f000 f80f 	bl	bb80 <__divdi3>
    bb62:	fb00 f505 	mul.w	r5, r0, r5
    bb66:	fba0 2304 	umull	r2, r3, r0, r4
    bb6a:	fb04 5401 	mla	r4, r4, r1, r5
    bb6e:	18e3      	adds	r3, r4, r3
    bb70:	1ab6      	subs	r6, r6, r2
    bb72:	eb67 0703 	sbc.w	r7, r7, r3
    bb76:	9b06      	ldr	r3, [sp, #24]
    bb78:	e9c3 6700 	strd	r6, r7, [r3]
    bb7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bb7e:	bf00      	nop

0000bb80 <__divdi3>:
    bb80:	2900      	cmp	r1, #0
    bb82:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bb86:	b085      	sub	sp, #20
    bb88:	f2c0 80c8 	blt.w	bd1c <__divdi3+0x19c>
    bb8c:	2600      	movs	r6, #0
    bb8e:	2b00      	cmp	r3, #0
    bb90:	f2c0 80bf 	blt.w	bd12 <__divdi3+0x192>
    bb94:	4689      	mov	r9, r1
    bb96:	4614      	mov	r4, r2
    bb98:	4605      	mov	r5, r0
    bb9a:	469b      	mov	fp, r3
    bb9c:	2b00      	cmp	r3, #0
    bb9e:	d14a      	bne.n	bc36 <__divdi3+0xb6>
    bba0:	428a      	cmp	r2, r1
    bba2:	d957      	bls.n	bc54 <__divdi3+0xd4>
    bba4:	fab2 f382 	clz	r3, r2
    bba8:	b153      	cbz	r3, bbc0 <__divdi3+0x40>
    bbaa:	f1c3 0020 	rsb	r0, r3, #32
    bbae:	fa01 f903 	lsl.w	r9, r1, r3
    bbb2:	fa25 f800 	lsr.w	r8, r5, r0
    bbb6:	fa12 f403 	lsls.w	r4, r2, r3
    bbba:	409d      	lsls	r5, r3
    bbbc:	ea48 0909 	orr.w	r9, r8, r9
    bbc0:	0c27      	lsrs	r7, r4, #16
    bbc2:	4648      	mov	r0, r9
    bbc4:	4639      	mov	r1, r7
    bbc6:	fa1f fb84 	uxth.w	fp, r4
    bbca:	f7ff fda9 	bl	b720 <__aeabi_uidiv>
    bbce:	4639      	mov	r1, r7
    bbd0:	4682      	mov	sl, r0
    bbd2:	4648      	mov	r0, r9
    bbd4:	f7ff fed2 	bl	b97c <__aeabi_uidivmod>
    bbd8:	0c2a      	lsrs	r2, r5, #16
    bbda:	fb0b f30a 	mul.w	r3, fp, sl
    bbde:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    bbe2:	454b      	cmp	r3, r9
    bbe4:	d909      	bls.n	bbfa <__divdi3+0x7a>
    bbe6:	eb19 0904 	adds.w	r9, r9, r4
    bbea:	f10a 3aff 	add.w	sl, sl, #4294967295
    bbee:	d204      	bcs.n	bbfa <__divdi3+0x7a>
    bbf0:	454b      	cmp	r3, r9
    bbf2:	bf84      	itt	hi
    bbf4:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    bbf8:	44a1      	addhi	r9, r4
    bbfa:	ebc3 0909 	rsb	r9, r3, r9
    bbfe:	4639      	mov	r1, r7
    bc00:	4648      	mov	r0, r9
    bc02:	b2ad      	uxth	r5, r5
    bc04:	f7ff fd8c 	bl	b720 <__aeabi_uidiv>
    bc08:	4639      	mov	r1, r7
    bc0a:	4680      	mov	r8, r0
    bc0c:	4648      	mov	r0, r9
    bc0e:	f7ff feb5 	bl	b97c <__aeabi_uidivmod>
    bc12:	fb0b fb08 	mul.w	fp, fp, r8
    bc16:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    bc1a:	45ab      	cmp	fp, r5
    bc1c:	d907      	bls.n	bc2e <__divdi3+0xae>
    bc1e:	192d      	adds	r5, r5, r4
    bc20:	f108 38ff 	add.w	r8, r8, #4294967295
    bc24:	d203      	bcs.n	bc2e <__divdi3+0xae>
    bc26:	45ab      	cmp	fp, r5
    bc28:	bf88      	it	hi
    bc2a:	f108 38ff 	addhi.w	r8, r8, #4294967295
    bc2e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    bc32:	2700      	movs	r7, #0
    bc34:	e003      	b.n	bc3e <__divdi3+0xbe>
    bc36:	428b      	cmp	r3, r1
    bc38:	d957      	bls.n	bcea <__divdi3+0x16a>
    bc3a:	2700      	movs	r7, #0
    bc3c:	46b8      	mov	r8, r7
    bc3e:	4642      	mov	r2, r8
    bc40:	463b      	mov	r3, r7
    bc42:	b116      	cbz	r6, bc4a <__divdi3+0xca>
    bc44:	4252      	negs	r2, r2
    bc46:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    bc4a:	4619      	mov	r1, r3
    bc4c:	4610      	mov	r0, r2
    bc4e:	b005      	add	sp, #20
    bc50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bc54:	b922      	cbnz	r2, bc60 <__divdi3+0xe0>
    bc56:	4611      	mov	r1, r2
    bc58:	2001      	movs	r0, #1
    bc5a:	f7ff fd61 	bl	b720 <__aeabi_uidiv>
    bc5e:	4604      	mov	r4, r0
    bc60:	fab4 f884 	clz	r8, r4
    bc64:	f1b8 0f00 	cmp.w	r8, #0
    bc68:	d15e      	bne.n	bd28 <__divdi3+0x1a8>
    bc6a:	ebc4 0809 	rsb	r8, r4, r9
    bc6e:	0c27      	lsrs	r7, r4, #16
    bc70:	fa1f f984 	uxth.w	r9, r4
    bc74:	2101      	movs	r1, #1
    bc76:	9102      	str	r1, [sp, #8]
    bc78:	4639      	mov	r1, r7
    bc7a:	4640      	mov	r0, r8
    bc7c:	f7ff fd50 	bl	b720 <__aeabi_uidiv>
    bc80:	4639      	mov	r1, r7
    bc82:	4682      	mov	sl, r0
    bc84:	4640      	mov	r0, r8
    bc86:	f7ff fe79 	bl	b97c <__aeabi_uidivmod>
    bc8a:	ea4f 4815 	mov.w	r8, r5, lsr #16
    bc8e:	fb09 f30a 	mul.w	r3, r9, sl
    bc92:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    bc96:	455b      	cmp	r3, fp
    bc98:	d909      	bls.n	bcae <__divdi3+0x12e>
    bc9a:	eb1b 0b04 	adds.w	fp, fp, r4
    bc9e:	f10a 3aff 	add.w	sl, sl, #4294967295
    bca2:	d204      	bcs.n	bcae <__divdi3+0x12e>
    bca4:	455b      	cmp	r3, fp
    bca6:	bf84      	itt	hi
    bca8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    bcac:	44a3      	addhi	fp, r4
    bcae:	ebc3 0b0b 	rsb	fp, r3, fp
    bcb2:	4639      	mov	r1, r7
    bcb4:	4658      	mov	r0, fp
    bcb6:	b2ad      	uxth	r5, r5
    bcb8:	f7ff fd32 	bl	b720 <__aeabi_uidiv>
    bcbc:	4639      	mov	r1, r7
    bcbe:	4680      	mov	r8, r0
    bcc0:	4658      	mov	r0, fp
    bcc2:	f7ff fe5b 	bl	b97c <__aeabi_uidivmod>
    bcc6:	fb09 f908 	mul.w	r9, r9, r8
    bcca:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    bcce:	45a9      	cmp	r9, r5
    bcd0:	d907      	bls.n	bce2 <__divdi3+0x162>
    bcd2:	192d      	adds	r5, r5, r4
    bcd4:	f108 38ff 	add.w	r8, r8, #4294967295
    bcd8:	d203      	bcs.n	bce2 <__divdi3+0x162>
    bcda:	45a9      	cmp	r9, r5
    bcdc:	bf88      	it	hi
    bcde:	f108 38ff 	addhi.w	r8, r8, #4294967295
    bce2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    bce6:	9f02      	ldr	r7, [sp, #8]
    bce8:	e7a9      	b.n	bc3e <__divdi3+0xbe>
    bcea:	fab3 f783 	clz	r7, r3
    bcee:	2f00      	cmp	r7, #0
    bcf0:	d168      	bne.n	bdc4 <__divdi3+0x244>
    bcf2:	428b      	cmp	r3, r1
    bcf4:	bf2c      	ite	cs
    bcf6:	f04f 0900 	movcs.w	r9, #0
    bcfa:	f04f 0901 	movcc.w	r9, #1
    bcfe:	4282      	cmp	r2, r0
    bd00:	bf8c      	ite	hi
    bd02:	464c      	movhi	r4, r9
    bd04:	f049 0401 	orrls.w	r4, r9, #1
    bd08:	2c00      	cmp	r4, #0
    bd0a:	d096      	beq.n	bc3a <__divdi3+0xba>
    bd0c:	f04f 0801 	mov.w	r8, #1
    bd10:	e795      	b.n	bc3e <__divdi3+0xbe>
    bd12:	4252      	negs	r2, r2
    bd14:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    bd18:	43f6      	mvns	r6, r6
    bd1a:	e73b      	b.n	bb94 <__divdi3+0x14>
    bd1c:	4240      	negs	r0, r0
    bd1e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    bd22:	f04f 36ff 	mov.w	r6, #4294967295
    bd26:	e732      	b.n	bb8e <__divdi3+0xe>
    bd28:	fa04 f408 	lsl.w	r4, r4, r8
    bd2c:	f1c8 0720 	rsb	r7, r8, #32
    bd30:	fa35 f307 	lsrs.w	r3, r5, r7
    bd34:	fa29 fa07 	lsr.w	sl, r9, r7
    bd38:	0c27      	lsrs	r7, r4, #16
    bd3a:	fa09 fb08 	lsl.w	fp, r9, r8
    bd3e:	4639      	mov	r1, r7
    bd40:	4650      	mov	r0, sl
    bd42:	ea43 020b 	orr.w	r2, r3, fp
    bd46:	9202      	str	r2, [sp, #8]
    bd48:	f7ff fcea 	bl	b720 <__aeabi_uidiv>
    bd4c:	4639      	mov	r1, r7
    bd4e:	fa1f f984 	uxth.w	r9, r4
    bd52:	4683      	mov	fp, r0
    bd54:	4650      	mov	r0, sl
    bd56:	f7ff fe11 	bl	b97c <__aeabi_uidivmod>
    bd5a:	9802      	ldr	r0, [sp, #8]
    bd5c:	fb09 f20b 	mul.w	r2, r9, fp
    bd60:	0c03      	lsrs	r3, r0, #16
    bd62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    bd66:	429a      	cmp	r2, r3
    bd68:	d904      	bls.n	bd74 <__divdi3+0x1f4>
    bd6a:	191b      	adds	r3, r3, r4
    bd6c:	f10b 3bff 	add.w	fp, fp, #4294967295
    bd70:	f0c0 80b1 	bcc.w	bed6 <__divdi3+0x356>
    bd74:	1a9b      	subs	r3, r3, r2
    bd76:	4639      	mov	r1, r7
    bd78:	4618      	mov	r0, r3
    bd7a:	9301      	str	r3, [sp, #4]
    bd7c:	f7ff fcd0 	bl	b720 <__aeabi_uidiv>
    bd80:	9901      	ldr	r1, [sp, #4]
    bd82:	4682      	mov	sl, r0
    bd84:	4608      	mov	r0, r1
    bd86:	4639      	mov	r1, r7
    bd88:	f7ff fdf8 	bl	b97c <__aeabi_uidivmod>
    bd8c:	f8dd c008 	ldr.w	ip, [sp, #8]
    bd90:	fb09 f30a 	mul.w	r3, r9, sl
    bd94:	fa1f f08c 	uxth.w	r0, ip
    bd98:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    bd9c:	4293      	cmp	r3, r2
    bd9e:	d908      	bls.n	bdb2 <__divdi3+0x232>
    bda0:	1912      	adds	r2, r2, r4
    bda2:	f10a 3aff 	add.w	sl, sl, #4294967295
    bda6:	d204      	bcs.n	bdb2 <__divdi3+0x232>
    bda8:	4293      	cmp	r3, r2
    bdaa:	bf84      	itt	hi
    bdac:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    bdb0:	1912      	addhi	r2, r2, r4
    bdb2:	fa05 f508 	lsl.w	r5, r5, r8
    bdb6:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    bdba:	ebc3 0802 	rsb	r8, r3, r2
    bdbe:	f8cd e008 	str.w	lr, [sp, #8]
    bdc2:	e759      	b.n	bc78 <__divdi3+0xf8>
    bdc4:	f1c7 0020 	rsb	r0, r7, #32
    bdc8:	fa03 fa07 	lsl.w	sl, r3, r7
    bdcc:	40c2      	lsrs	r2, r0
    bdce:	fa35 f300 	lsrs.w	r3, r5, r0
    bdd2:	ea42 0b0a 	orr.w	fp, r2, sl
    bdd6:	fa21 f800 	lsr.w	r8, r1, r0
    bdda:	fa01 f907 	lsl.w	r9, r1, r7
    bdde:	4640      	mov	r0, r8
    bde0:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    bde4:	ea43 0109 	orr.w	r1, r3, r9
    bde8:	9102      	str	r1, [sp, #8]
    bdea:	4651      	mov	r1, sl
    bdec:	fa1f f28b 	uxth.w	r2, fp
    bdf0:	9203      	str	r2, [sp, #12]
    bdf2:	f7ff fc95 	bl	b720 <__aeabi_uidiv>
    bdf6:	4651      	mov	r1, sl
    bdf8:	4681      	mov	r9, r0
    bdfa:	4640      	mov	r0, r8
    bdfc:	f7ff fdbe 	bl	b97c <__aeabi_uidivmod>
    be00:	9b03      	ldr	r3, [sp, #12]
    be02:	f8dd c008 	ldr.w	ip, [sp, #8]
    be06:	fb03 f209 	mul.w	r2, r3, r9
    be0a:	ea4f 401c 	mov.w	r0, ip, lsr #16
    be0e:	fa14 f307 	lsls.w	r3, r4, r7
    be12:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    be16:	42a2      	cmp	r2, r4
    be18:	d904      	bls.n	be24 <__divdi3+0x2a4>
    be1a:	eb14 040b 	adds.w	r4, r4, fp
    be1e:	f109 39ff 	add.w	r9, r9, #4294967295
    be22:	d352      	bcc.n	beca <__divdi3+0x34a>
    be24:	1aa4      	subs	r4, r4, r2
    be26:	4651      	mov	r1, sl
    be28:	4620      	mov	r0, r4
    be2a:	9301      	str	r3, [sp, #4]
    be2c:	f7ff fc78 	bl	b720 <__aeabi_uidiv>
    be30:	4651      	mov	r1, sl
    be32:	4680      	mov	r8, r0
    be34:	4620      	mov	r0, r4
    be36:	f7ff fda1 	bl	b97c <__aeabi_uidivmod>
    be3a:	9803      	ldr	r0, [sp, #12]
    be3c:	f8dd c008 	ldr.w	ip, [sp, #8]
    be40:	fb00 f208 	mul.w	r2, r0, r8
    be44:	fa1f f38c 	uxth.w	r3, ip
    be48:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    be4c:	9b01      	ldr	r3, [sp, #4]
    be4e:	4282      	cmp	r2, r0
    be50:	d904      	bls.n	be5c <__divdi3+0x2dc>
    be52:	eb10 000b 	adds.w	r0, r0, fp
    be56:	f108 38ff 	add.w	r8, r8, #4294967295
    be5a:	d330      	bcc.n	bebe <__divdi3+0x33e>
    be5c:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    be60:	fa1f fc83 	uxth.w	ip, r3
    be64:	0c1b      	lsrs	r3, r3, #16
    be66:	1a80      	subs	r0, r0, r2
    be68:	fa1f fe88 	uxth.w	lr, r8
    be6c:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    be70:	fb0c f90e 	mul.w	r9, ip, lr
    be74:	fb0c fc0a 	mul.w	ip, ip, sl
    be78:	fb03 c10e 	mla	r1, r3, lr, ip
    be7c:	fb03 f20a 	mul.w	r2, r3, sl
    be80:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    be84:	458c      	cmp	ip, r1
    be86:	bf88      	it	hi
    be88:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    be8c:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    be90:	4570      	cmp	r0, lr
    be92:	d310      	bcc.n	beb6 <__divdi3+0x336>
    be94:	fa1f f989 	uxth.w	r9, r9
    be98:	fa05 f707 	lsl.w	r7, r5, r7
    be9c:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    bea0:	bf14      	ite	ne
    bea2:	2200      	movne	r2, #0
    bea4:	2201      	moveq	r2, #1
    bea6:	4287      	cmp	r7, r0
    bea8:	bf2c      	ite	cs
    beaa:	2700      	movcs	r7, #0
    beac:	f002 0701 	andcc.w	r7, r2, #1
    beb0:	2f00      	cmp	r7, #0
    beb2:	f43f aec4 	beq.w	bc3e <__divdi3+0xbe>
    beb6:	f108 38ff 	add.w	r8, r8, #4294967295
    beba:	2700      	movs	r7, #0
    bebc:	e6bf      	b.n	bc3e <__divdi3+0xbe>
    bebe:	4282      	cmp	r2, r0
    bec0:	bf84      	itt	hi
    bec2:	4458      	addhi	r0, fp
    bec4:	f108 38ff 	addhi.w	r8, r8, #4294967295
    bec8:	e7c8      	b.n	be5c <__divdi3+0x2dc>
    beca:	42a2      	cmp	r2, r4
    becc:	bf84      	itt	hi
    bece:	f109 39ff 	addhi.w	r9, r9, #4294967295
    bed2:	445c      	addhi	r4, fp
    bed4:	e7a6      	b.n	be24 <__divdi3+0x2a4>
    bed6:	429a      	cmp	r2, r3
    bed8:	bf84      	itt	hi
    beda:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    bede:	191b      	addhi	r3, r3, r4
    bee0:	e748      	b.n	bd74 <__divdi3+0x1f4>
    bee2:	bf00      	nop

0000bee4 <__udivdi3>:
    bee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bee8:	460c      	mov	r4, r1
    beea:	b083      	sub	sp, #12
    beec:	4680      	mov	r8, r0
    beee:	4616      	mov	r6, r2
    bef0:	4689      	mov	r9, r1
    bef2:	461f      	mov	r7, r3
    bef4:	4615      	mov	r5, r2
    bef6:	468a      	mov	sl, r1
    bef8:	2b00      	cmp	r3, #0
    befa:	d14b      	bne.n	bf94 <__udivdi3+0xb0>
    befc:	428a      	cmp	r2, r1
    befe:	d95c      	bls.n	bfba <__udivdi3+0xd6>
    bf00:	fab2 f382 	clz	r3, r2
    bf04:	b15b      	cbz	r3, bf1e <__udivdi3+0x3a>
    bf06:	f1c3 0020 	rsb	r0, r3, #32
    bf0a:	fa01 fa03 	lsl.w	sl, r1, r3
    bf0e:	fa28 f200 	lsr.w	r2, r8, r0
    bf12:	fa16 f503 	lsls.w	r5, r6, r3
    bf16:	fa08 f803 	lsl.w	r8, r8, r3
    bf1a:	ea42 0a0a 	orr.w	sl, r2, sl
    bf1e:	0c2e      	lsrs	r6, r5, #16
    bf20:	4650      	mov	r0, sl
    bf22:	4631      	mov	r1, r6
    bf24:	b2af      	uxth	r7, r5
    bf26:	f7ff fbfb 	bl	b720 <__aeabi_uidiv>
    bf2a:	4631      	mov	r1, r6
    bf2c:	ea4f 4418 	mov.w	r4, r8, lsr #16
    bf30:	4681      	mov	r9, r0
    bf32:	4650      	mov	r0, sl
    bf34:	f7ff fd22 	bl	b97c <__aeabi_uidivmod>
    bf38:	fb07 f309 	mul.w	r3, r7, r9
    bf3c:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    bf40:	4553      	cmp	r3, sl
    bf42:	d909      	bls.n	bf58 <__udivdi3+0x74>
    bf44:	eb1a 0a05 	adds.w	sl, sl, r5
    bf48:	f109 39ff 	add.w	r9, r9, #4294967295
    bf4c:	d204      	bcs.n	bf58 <__udivdi3+0x74>
    bf4e:	4553      	cmp	r3, sl
    bf50:	bf84      	itt	hi
    bf52:	f109 39ff 	addhi.w	r9, r9, #4294967295
    bf56:	44aa      	addhi	sl, r5
    bf58:	ebc3 0a0a 	rsb	sl, r3, sl
    bf5c:	4631      	mov	r1, r6
    bf5e:	4650      	mov	r0, sl
    bf60:	fa1f f888 	uxth.w	r8, r8
    bf64:	f7ff fbdc 	bl	b720 <__aeabi_uidiv>
    bf68:	4631      	mov	r1, r6
    bf6a:	4604      	mov	r4, r0
    bf6c:	4650      	mov	r0, sl
    bf6e:	f7ff fd05 	bl	b97c <__aeabi_uidivmod>
    bf72:	fb07 f704 	mul.w	r7, r7, r4
    bf76:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    bf7a:	4547      	cmp	r7, r8
    bf7c:	d906      	bls.n	bf8c <__udivdi3+0xa8>
    bf7e:	3c01      	subs	r4, #1
    bf80:	eb18 0805 	adds.w	r8, r8, r5
    bf84:	d202      	bcs.n	bf8c <__udivdi3+0xa8>
    bf86:	4547      	cmp	r7, r8
    bf88:	bf88      	it	hi
    bf8a:	3c01      	subhi	r4, #1
    bf8c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    bf90:	2600      	movs	r6, #0
    bf92:	e05c      	b.n	c04e <__udivdi3+0x16a>
    bf94:	428b      	cmp	r3, r1
    bf96:	d858      	bhi.n	c04a <__udivdi3+0x166>
    bf98:	fab3 f683 	clz	r6, r3
    bf9c:	2e00      	cmp	r6, #0
    bf9e:	d15b      	bne.n	c058 <__udivdi3+0x174>
    bfa0:	428b      	cmp	r3, r1
    bfa2:	bf2c      	ite	cs
    bfa4:	2200      	movcs	r2, #0
    bfa6:	2201      	movcc	r2, #1
    bfa8:	4285      	cmp	r5, r0
    bfaa:	bf8c      	ite	hi
    bfac:	4615      	movhi	r5, r2
    bfae:	f042 0501 	orrls.w	r5, r2, #1
    bfb2:	2d00      	cmp	r5, #0
    bfb4:	d049      	beq.n	c04a <__udivdi3+0x166>
    bfb6:	2401      	movs	r4, #1
    bfb8:	e049      	b.n	c04e <__udivdi3+0x16a>
    bfba:	b922      	cbnz	r2, bfc6 <__udivdi3+0xe2>
    bfbc:	4611      	mov	r1, r2
    bfbe:	2001      	movs	r0, #1
    bfc0:	f7ff fbae 	bl	b720 <__aeabi_uidiv>
    bfc4:	4605      	mov	r5, r0
    bfc6:	fab5 f685 	clz	r6, r5
    bfca:	2e00      	cmp	r6, #0
    bfcc:	f040 80ba 	bne.w	c144 <__udivdi3+0x260>
    bfd0:	1b64      	subs	r4, r4, r5
    bfd2:	0c2f      	lsrs	r7, r5, #16
    bfd4:	fa1f fa85 	uxth.w	sl, r5
    bfd8:	2601      	movs	r6, #1
    bfda:	4639      	mov	r1, r7
    bfdc:	4620      	mov	r0, r4
    bfde:	f7ff fb9f 	bl	b720 <__aeabi_uidiv>
    bfe2:	4639      	mov	r1, r7
    bfe4:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    bfe8:	4681      	mov	r9, r0
    bfea:	4620      	mov	r0, r4
    bfec:	f7ff fcc6 	bl	b97c <__aeabi_uidivmod>
    bff0:	fb0a f309 	mul.w	r3, sl, r9
    bff4:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    bff8:	455b      	cmp	r3, fp
    bffa:	d909      	bls.n	c010 <__udivdi3+0x12c>
    bffc:	eb1b 0b05 	adds.w	fp, fp, r5
    c000:	f109 39ff 	add.w	r9, r9, #4294967295
    c004:	d204      	bcs.n	c010 <__udivdi3+0x12c>
    c006:	455b      	cmp	r3, fp
    c008:	bf84      	itt	hi
    c00a:	f109 39ff 	addhi.w	r9, r9, #4294967295
    c00e:	44ab      	addhi	fp, r5
    c010:	ebc3 0b0b 	rsb	fp, r3, fp
    c014:	4639      	mov	r1, r7
    c016:	4658      	mov	r0, fp
    c018:	fa1f f888 	uxth.w	r8, r8
    c01c:	f7ff fb80 	bl	b720 <__aeabi_uidiv>
    c020:	4639      	mov	r1, r7
    c022:	4604      	mov	r4, r0
    c024:	4658      	mov	r0, fp
    c026:	f7ff fca9 	bl	b97c <__aeabi_uidivmod>
    c02a:	fb0a fa04 	mul.w	sl, sl, r4
    c02e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    c032:	45c2      	cmp	sl, r8
    c034:	d906      	bls.n	c044 <__udivdi3+0x160>
    c036:	3c01      	subs	r4, #1
    c038:	eb18 0805 	adds.w	r8, r8, r5
    c03c:	d202      	bcs.n	c044 <__udivdi3+0x160>
    c03e:	45c2      	cmp	sl, r8
    c040:	bf88      	it	hi
    c042:	3c01      	subhi	r4, #1
    c044:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    c048:	e001      	b.n	c04e <__udivdi3+0x16a>
    c04a:	2600      	movs	r6, #0
    c04c:	4634      	mov	r4, r6
    c04e:	4631      	mov	r1, r6
    c050:	4620      	mov	r0, r4
    c052:	b003      	add	sp, #12
    c054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c058:	f1c6 0020 	rsb	r0, r6, #32
    c05c:	40b3      	lsls	r3, r6
    c05e:	fa32 f700 	lsrs.w	r7, r2, r0
    c062:	fa21 fb00 	lsr.w	fp, r1, r0
    c066:	431f      	orrs	r7, r3
    c068:	fa14 f206 	lsls.w	r2, r4, r6
    c06c:	fa28 f100 	lsr.w	r1, r8, r0
    c070:	4658      	mov	r0, fp
    c072:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    c076:	4311      	orrs	r1, r2
    c078:	9100      	str	r1, [sp, #0]
    c07a:	4651      	mov	r1, sl
    c07c:	b2bb      	uxth	r3, r7
    c07e:	9301      	str	r3, [sp, #4]
    c080:	f7ff fb4e 	bl	b720 <__aeabi_uidiv>
    c084:	4651      	mov	r1, sl
    c086:	40b5      	lsls	r5, r6
    c088:	4681      	mov	r9, r0
    c08a:	4658      	mov	r0, fp
    c08c:	f7ff fc76 	bl	b97c <__aeabi_uidivmod>
    c090:	9c01      	ldr	r4, [sp, #4]
    c092:	9800      	ldr	r0, [sp, #0]
    c094:	fb04 f309 	mul.w	r3, r4, r9
    c098:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    c09c:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    c0a0:	455b      	cmp	r3, fp
    c0a2:	d905      	bls.n	c0b0 <__udivdi3+0x1cc>
    c0a4:	eb1b 0b07 	adds.w	fp, fp, r7
    c0a8:	f109 39ff 	add.w	r9, r9, #4294967295
    c0ac:	f0c0 808e 	bcc.w	c1cc <__udivdi3+0x2e8>
    c0b0:	ebc3 0b0b 	rsb	fp, r3, fp
    c0b4:	4651      	mov	r1, sl
    c0b6:	4658      	mov	r0, fp
    c0b8:	f7ff fb32 	bl	b720 <__aeabi_uidiv>
    c0bc:	4651      	mov	r1, sl
    c0be:	4604      	mov	r4, r0
    c0c0:	4658      	mov	r0, fp
    c0c2:	f7ff fc5b 	bl	b97c <__aeabi_uidivmod>
    c0c6:	9801      	ldr	r0, [sp, #4]
    c0c8:	9a00      	ldr	r2, [sp, #0]
    c0ca:	fb00 f304 	mul.w	r3, r0, r4
    c0ce:	fa1f fc82 	uxth.w	ip, r2
    c0d2:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    c0d6:	4293      	cmp	r3, r2
    c0d8:	d906      	bls.n	c0e8 <__udivdi3+0x204>
    c0da:	3c01      	subs	r4, #1
    c0dc:	19d2      	adds	r2, r2, r7
    c0de:	d203      	bcs.n	c0e8 <__udivdi3+0x204>
    c0e0:	4293      	cmp	r3, r2
    c0e2:	d901      	bls.n	c0e8 <__udivdi3+0x204>
    c0e4:	19d2      	adds	r2, r2, r7
    c0e6:	3c01      	subs	r4, #1
    c0e8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    c0ec:	b2a8      	uxth	r0, r5
    c0ee:	1ad2      	subs	r2, r2, r3
    c0f0:	0c2d      	lsrs	r5, r5, #16
    c0f2:	fa1f fc84 	uxth.w	ip, r4
    c0f6:	0c23      	lsrs	r3, r4, #16
    c0f8:	fb00 f70c 	mul.w	r7, r0, ip
    c0fc:	fb00 fe03 	mul.w	lr, r0, r3
    c100:	fb05 e10c 	mla	r1, r5, ip, lr
    c104:	fb05 f503 	mul.w	r5, r5, r3
    c108:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    c10c:	458e      	cmp	lr, r1
    c10e:	bf88      	it	hi
    c110:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    c114:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    c118:	42aa      	cmp	r2, r5
    c11a:	d310      	bcc.n	c13e <__udivdi3+0x25a>
    c11c:	b2bf      	uxth	r7, r7
    c11e:	fa08 f606 	lsl.w	r6, r8, r6
    c122:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    c126:	bf14      	ite	ne
    c128:	f04f 0e00 	movne.w	lr, #0
    c12c:	f04f 0e01 	moveq.w	lr, #1
    c130:	4296      	cmp	r6, r2
    c132:	bf2c      	ite	cs
    c134:	2600      	movcs	r6, #0
    c136:	f00e 0601 	andcc.w	r6, lr, #1
    c13a:	2e00      	cmp	r6, #0
    c13c:	d087      	beq.n	c04e <__udivdi3+0x16a>
    c13e:	3c01      	subs	r4, #1
    c140:	2600      	movs	r6, #0
    c142:	e784      	b.n	c04e <__udivdi3+0x16a>
    c144:	40b5      	lsls	r5, r6
    c146:	f1c6 0120 	rsb	r1, r6, #32
    c14a:	fa24 f901 	lsr.w	r9, r4, r1
    c14e:	fa28 f201 	lsr.w	r2, r8, r1
    c152:	0c2f      	lsrs	r7, r5, #16
    c154:	40b4      	lsls	r4, r6
    c156:	4639      	mov	r1, r7
    c158:	4648      	mov	r0, r9
    c15a:	4322      	orrs	r2, r4
    c15c:	9200      	str	r2, [sp, #0]
    c15e:	f7ff fadf 	bl	b720 <__aeabi_uidiv>
    c162:	4639      	mov	r1, r7
    c164:	fa1f fa85 	uxth.w	sl, r5
    c168:	4683      	mov	fp, r0
    c16a:	4648      	mov	r0, r9
    c16c:	f7ff fc06 	bl	b97c <__aeabi_uidivmod>
    c170:	9b00      	ldr	r3, [sp, #0]
    c172:	0c1a      	lsrs	r2, r3, #16
    c174:	fb0a f30b 	mul.w	r3, sl, fp
    c178:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    c17c:	42a3      	cmp	r3, r4
    c17e:	d903      	bls.n	c188 <__udivdi3+0x2a4>
    c180:	1964      	adds	r4, r4, r5
    c182:	f10b 3bff 	add.w	fp, fp, #4294967295
    c186:	d327      	bcc.n	c1d8 <__udivdi3+0x2f4>
    c188:	1ae4      	subs	r4, r4, r3
    c18a:	4639      	mov	r1, r7
    c18c:	4620      	mov	r0, r4
    c18e:	f7ff fac7 	bl	b720 <__aeabi_uidiv>
    c192:	4639      	mov	r1, r7
    c194:	4681      	mov	r9, r0
    c196:	4620      	mov	r0, r4
    c198:	f7ff fbf0 	bl	b97c <__aeabi_uidivmod>
    c19c:	9800      	ldr	r0, [sp, #0]
    c19e:	fb0a f309 	mul.w	r3, sl, r9
    c1a2:	fa1f fc80 	uxth.w	ip, r0
    c1a6:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    c1aa:	42a3      	cmp	r3, r4
    c1ac:	d908      	bls.n	c1c0 <__udivdi3+0x2dc>
    c1ae:	1964      	adds	r4, r4, r5
    c1b0:	f109 39ff 	add.w	r9, r9, #4294967295
    c1b4:	d204      	bcs.n	c1c0 <__udivdi3+0x2dc>
    c1b6:	42a3      	cmp	r3, r4
    c1b8:	bf84      	itt	hi
    c1ba:	f109 39ff 	addhi.w	r9, r9, #4294967295
    c1be:	1964      	addhi	r4, r4, r5
    c1c0:	fa08 f806 	lsl.w	r8, r8, r6
    c1c4:	1ae4      	subs	r4, r4, r3
    c1c6:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    c1ca:	e706      	b.n	bfda <__udivdi3+0xf6>
    c1cc:	455b      	cmp	r3, fp
    c1ce:	bf84      	itt	hi
    c1d0:	f109 39ff 	addhi.w	r9, r9, #4294967295
    c1d4:	44bb      	addhi	fp, r7
    c1d6:	e76b      	b.n	c0b0 <__udivdi3+0x1cc>
    c1d8:	42a3      	cmp	r3, r4
    c1da:	bf84      	itt	hi
    c1dc:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    c1e0:	1964      	addhi	r4, r4, r5
    c1e2:	e7d1      	b.n	c188 <__udivdi3+0x2a4>
    c1e4:	6867694c 	.word	0x6867694c
    c1e8:	73207374 	.word	0x73207374
    c1ec:	203a7465 	.word	0x203a7465
    c1f0:	78257830 	.word	0x78257830
    c1f4:	00000a0d 	.word	0x00000a0d
    c1f8:	474e4144 	.word	0x474e4144
    c1fc:	5a205245 	.word	0x5a205245
    c200:	3a454e4f 	.word	0x3a454e4f
    c204:	76694c20 	.word	0x76694c20
    c208:	69662d65 	.word	0x69662d65
    c20c:	65206572 	.word	0x65206572
    c210:	6c62616e 	.word	0x6c62616e
    c214:	0d2e6465 	.word	0x0d2e6465
    c218:	00000000 	.word	0x00000000
    c21c:	6576694c 	.word	0x6576694c
    c220:	7269662d 	.word	0x7269662d
    c224:	69642065 	.word	0x69642065
    c228:	6c626173 	.word	0x6c626173
    c22c:	0d2e6465 	.word	0x0d2e6465
    c230:	00000000 	.word	0x00000000
    c234:	4f525245 	.word	0x4f525245
    c238:	41203a52 	.word	0x41203a52
    c23c:	6d657474 	.word	0x6d657474
    c240:	64657470 	.word	0x64657470
    c244:	206f7420 	.word	0x206f7420
    c248:	65726966 	.word	0x65726966
    c24c:	74697720 	.word	0x74697720
    c250:	74756f68 	.word	0x74756f68
    c254:	76696c20 	.word	0x76696c20
    c258:	69662065 	.word	0x69662065
    c25c:	65206572 	.word	0x65206572
    c260:	6c62616e 	.word	0x6c62616e
    c264:	0d726465 	.word	0x0d726465
    c268:	00000000 	.word	0x00000000
    c26c:	69676542 	.word	0x69676542
    c270:	6e696e6e 	.word	0x6e696e6e
    c274:	75612067 	.word	0x75612067
    c278:	616d6f74 	.word	0x616d6f74
    c27c:	20646574 	.word	0x20646574
    c280:	6b656573 	.word	0x6b656573
    c284:	646e612d 	.word	0x646e612d
    c288:	7365642d 	.word	0x7365642d
    c28c:	796f7274 	.word	0x796f7274
    c290:	00000d21 	.word	0x00000d21
    c294:	25203a78 	.word	0x25203a78
    c298:	3a790964 	.word	0x3a790964
    c29c:	0d642520 	.word	0x0d642520
    c2a0:	0000000a 	.word	0x0000000a
    c2a4:	6e6f2058 	.word	0x6e6f2058
    c2a8:	72617420 	.word	0x72617420
    c2ac:	21746567 	.word	0x21746567
    c2b0:	0000000d 	.word	0x0000000d
    c2b4:	6e6f2059 	.word	0x6e6f2059
    c2b8:	72617420 	.word	0x72617420
    c2bc:	21746567 	.word	0x21746567
    c2c0:	0000000d 	.word	0x0000000d
    c2c4:	67726154 	.word	0x67726154
    c2c8:	61207465 	.word	0x61207465
    c2cc:	69757163 	.word	0x69757163
    c2d0:	2c646572 	.word	0x2c646572
    c2d4:	72696620 	.word	0x72696620
    c2d8:	21676e69 	.word	0x21676e69
    c2dc:	0000000d 	.word	0x0000000d
    c2e0:	726f6241 	.word	0x726f6241
    c2e4:	676e6974 	.word	0x676e6974
    c2e8:	65657320 	.word	0x65657320
    c2ec:	6e612d6b 	.word	0x6e612d6b
    c2f0:	65642d64 	.word	0x65642d64
    c2f4:	6f727473 	.word	0x6f727473
    c2f8:	20262079 	.word	0x20262079
    c2fc:	61736964 	.word	0x61736964
    c300:	6e696c62 	.word	0x6e696c62
    c304:	696c2067 	.word	0x696c2067
    c308:	662d6576 	.word	0x662d6576
    c30c:	0d657269 	.word	0x0d657269
    c310:	00000000 	.word	0x00000000
    c314:	7270205a 	.word	0x7270205a
    c318:	65737365 	.word	0x65737365
    c31c:	61202c64 	.word	0x61202c64
    c320:	76697463 	.word	0x76697463
    c324:	6e697461 	.word	0x6e697461
    c328:	72742067 	.word	0x72742067
    c32c:	65676769 	.word	0x65676769
    c330:	6f732072 	.word	0x6f732072
    c334:	6f6e656c 	.word	0x6f6e656c
    c338:	000d6469 	.word	0x000d6469
    c33c:	2e4e2e41 	.word	0x2e4e2e41
    c340:	2e532e54 	.word	0x2e532e54
    c344:	30303320 	.word	0x30303320
    c348:	72202c30 	.word	0x72202c30
    c34c:	79646165 	.word	0x79646165
    c350:	726f6620 	.word	0x726f6620
    c354:	74636120 	.word	0x74636120
    c358:	216e6f69 	.word	0x216e6f69
    c35c:	0000000d 	.word	0x0000000d
    c360:	6e676973 	.word	0x6e676973
    c364:	72757461 	.word	0x72757461
    c368:	25203a65 	.word	0x25203a65
    c36c:	3a780964 	.word	0x3a780964
    c370:	09642520 	.word	0x09642520
    c374:	25203a79 	.word	0x25203a79
    c378:	3a770964 	.word	0x3a770964
    c37c:	09642520 	.word	0x09642520
    c380:	25203a68 	.word	0x25203a68
    c384:	6e610964 	.word	0x6e610964
    c388:	3a656c67 	.word	0x3a656c67
    c38c:	0d642520 	.word	0x0d642520
    c390:	0000000a 	.word	0x0000000a
    c394:	63656863 	.word	0x63656863
    c398:	6d75736b 	.word	0x6d75736b
    c39c:	72726520 	.word	0x72726520
    c3a0:	0021726f 	.word	0x0021726f

0000c3a4 <__func__.4454>:
    c3a4:	70736964 6972775f 6d5f6574 0065646f     disp_write_mode.

0000c3b4 <__func__.4462>:
    c3b4:	70736964 6470755f 6e69665f 00687369     disp_upd_finish.
    c3c4:	62654409 203a6775 3a3a7325 00000000     .Debug: %s::....
    c3d4:	642f2e2e 65766972 732f7372 73746174     ../drivers/stats
    c3e4:	7369645f 79616c70 0000632e 003a7325     _display.c..%s:.
    c3f4:	00206425 61656c63 676e696e 20707520     %d .cleaning up 
    c404:	61647075 00006574 4f545541 00002020     update..AUTO  ..
    c414:	4d524f4e 00004c41 74697277 20676e69     NORMAL..writing 
    c424:	65646f6d 00752520 44414f4c 00004445     mode %u.LOADED..
    c434:	41454c43 00002052 64333025 00000000     CLEAR ..%03d....
    c444:	77617264 20676e69 67726174 28207465     drawing target (
    c454:	252c7525 00002975 65726373 69206e65     %u,%u)..screen i
    c464:	6c612073 64616572 70752079 69746164     s already updati
    c474:	202c676e 72727563 20746e65 61647075     ng, current upda
    c484:	64206574 70706f72 00006465 69676562     te dropped..begi
    c494:	6e696e6e 70752067 65746164 00000000     nning update....
    c4a4:	74736964 2c75253a 6f687320 253a7374     dist:%u, shots:%
    c4b4:	6d202c75 3a65646f 00007525 69646461     u, mode:%u..addi
    c4c4:	6420676e 61747369 2065636e 61647075     ng distance upda
    c4d4:	74206574 6966206f 69206572 7525206e     te to fire in %u
    c4e4:	00736d20 69646461 7320676e 73746f68      ms.adding shots
    c4f4:	64707520 20657461 66206f74 20657269      update to fire 
    c504:	25206e69 736d2075 00000000 69646461     in %u ms....addi
    c514:	6d20676e 2065646f 61647075 74206574     ng mode update t
    c524:	6966206f 69206572 7525206e 00736d20     o fire in %u ms.
    c534:	69646461 6320676e 6e61656c 74207075     adding cleanup t
    c544:	6966206f 69206572 7525206e 00736d20     o fire in %u ms.
    c554:	00003a58 00003a59 74736944 0000003a     X:..Y:..Dist:...
    c564:	6d616843 3a726562 00000000 65646f4d     Chamber:....Mode
    c574:	0000003a                                :...

0000c578 <__func__.4368>:
    c578:	70736964 6470755f 00657461              disp_update.

0000c584 <__func__.4425>:
    c584:	70736964 6972775f 745f6574 65677261     disp_write_targe
    c594:	00000074                                t...

0000c598 <__func__.4058>:
    c598:	61647075 745f6574 72656d69 00000073     update_timers...

0000c5a8 <__func__.4010>:
    c5a8:	65736e69 745f7472 72656d69 00000000     insert_timer....
    c5b8:	642f2e2e 65766972 742f7372 72656d69     ../drivers/timer
    c5c8:	632e745f 00000000 6f6c6e75 6e696b63     _t.c....unlockin
    c5d8:	00000067 65736e69 6e697472 69742067     g...inserting ti
    c5e8:	0072656d 65736e69 6e697472 69742067     mer.inserting ti
    c5f8:	2072656d 72207461 00746f6f 65736e69     mer at root.inse
    c608:	6e697472 69742067 2072656d 6d206e69     rting timer in m
    c618:	6c646469 666f2065 73696c20 00000074     iddle of list...
    c628:	616c6564 676e6979 726f6620 00642520     delaying for %d.
    c638:	69646441 7020676e 6f697265 20636964     Adding periodic 
    c648:	656d6974 25203a72 00000064 61647075     timer: %d...upda
    c658:	676e6974 6d697420 00737265 75746572     ting timers.retu
    c668:	696e6972 6f20676e 6820656e 6c646e61     rining one handl
    c678:	00007265 75746572 696e6972 6d20676e     er..returining m
    c688:	69746c75 20656c70 646e6168 7372656c     ultiple handlers
    c698:	00000000 4d4f4954 49205245 5245544e     ....TIOMER INTER
    c6a8:	50555255 00000054                       URUPT...

0000c6b0 <__func__.4092>:
    c6b0:	646e655f 6c65645f 745f7961 72656d69     _end_delay_timer
    c6c0:	00000000                                ....

0000c6c4 <__func__.4096>:
    c6c4:	5f657375 635f656d 66657261 796c6c75     use_me_carefully
    c6d4:	5f736d5f 616c6564 69745f79 0072656d     _ms_delay_timer.

0000c6e4 <__func__.3990>:
    c6e4:	656d6954 495f3172 61485152 656c646e     Timer1_IRQHandle
    c6f4:	00000072 70616548 646e6120 61747320     r...Heap and sta
    c704:	63206b63 696c6c6f 6e6f6973 0000000a     ck collision....

0000c714 <g_config_reg_lut>:
    c714:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    c724:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    c734:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    c744:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    c754:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    c764:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    c774:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    c784:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0000c794 <g_gpio_irqn_lut>:
    c794:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
    c7a4:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
    c7b4:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
    c7c4:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0000c7d4 <dac_ctrl_reg_lut>:
    c7d4:	40020060 400200a0 400200e0              `..@...@...@

0000c7e0 <dac_enable_masks_lut>:
    c7e0:	00000010 00000020 00000040              .... ...@...

0000c7ec <dac_byte01_reg_lut>:
    c7ec:	40020500 40020504 40020508              ...@...@...@

0000c7f8 <dac_byte2_reg_lut>:
    c7f8:	4002006c 400200ac 400200ec              l..@...@...@

0000c804 <p_mtd_data>:
    c804:	60080010                                ...`

0000c808 <C.18.3510>:
    c808:	00040200                                ....

0000c80c <C.18.2576>:
    c80c:	00000001 00000002 00000004 00000001     ................

0000c81c <g_ace_channel_0_name>:
    c81c:	5f444453 00000030                       SDD_0...

0000c824 <channel_type_lut>:
    c824:	01000000 01000002 00000002 00ffff00     ................
    c834:	01000000 01000002 00000002 00ffff00     ................
    c844:	01000000 ffffff02 000000ff 00ffff00     ................

0000c854 <channel_quad_lut>:
    c854:	000000ff 01010100 ffffff01 ffffffff     ................
    c864:	020202ff 03030302 ffffff03 ffffffff     ................
    c874:	040404ff ffffff04 ffffffff ffffffff     ................

0000c884 <_global_impure_ptr>:
    c884:	2000dd6c 00000043                       l.. C...

0000c88c <blanks.3595>:
    c88c:	20202020 20202020 20202020 20202020                     

0000c89c <zeroes.3596>:
    c89c:	30303030 30303030 30303030 30303030     0000000000000000
    c8ac:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    c8bc:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    c8cc:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    c8dc:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    c8ec:	00000030                                0...

0000c8f0 <blanks.3577>:
    c8f0:	20202020 20202020 20202020 20202020                     

0000c900 <zeroes.3578>:
    c900:	30303030 30303030 30303030 30303030     0000000000000000
    c910:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0000c920 <__sf_fake_stdin>:
	...

0000c940 <__sf_fake_stdout>:
	...

0000c960 <__sf_fake_stderr>:
	...

0000c980 <charset>:
    c980:	0000c9b8                                ....

0000c984 <lconv>:
    c984:	0000c9b4 0000c218 0000c218 0000c218     ................
    c994:	0000c218 0000c218 0000c218 0000c218     ................
    c9a4:	0000c218 0000c218 ffffffff ffffffff     ................
    c9b4:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..
    c9c4:	00000000                                ....

0000c9c8 <__mprec_tens>:
    c9c8:	00000000 3ff00000 00000000 40240000     .......?......$@
    c9d8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    c9e8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    c9f8:	00000000 412e8480 00000000 416312d0     .......A......cA
    ca08:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    ca18:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    ca28:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    ca38:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    ca48:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    ca58:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    ca68:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    ca78:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    ca88:	79d99db4 44ea7843                       ...yCx.D

0000ca90 <p05.2463>:
    ca90:	00000005 00000019 0000007d 00000000     ........}.......

0000caa0 <__mprec_bigtens>:
    caa0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    cab0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    cac0:	7f73bf3c 75154fdd                       <.s..O.u

0000cac8 <__mprec_tinytens>:
    cac8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    cad8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    cae8:	64ac6f43 0ac80628                       Co.d(...

0000caf0 <_init>:
    caf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    caf2:	bf00      	nop
    caf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    caf6:	bc08      	pop	{r3}
    caf8:	469e      	mov	lr, r3
    cafa:	4770      	bx	lr

0000cafc <_fini>:
    cafc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cafe:	bf00      	nop
    cb00:	bcf8      	pop	{r3, r4, r5, r6, r7}
    cb02:	bc08      	pop	{r3}
    cb04:	469e      	mov	lr, r3
    cb06:	4770      	bx	lr

0000cb08 <__frame_dummy_init_array_entry>:
    cb08:	0485 0000                                   ....

0000cb0c <__do_global_dtors_aux_fini_array_entry>:
    cb0c:	0471 0000                                   q...
