{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 09:13:53 2023 " "Info: Processing started: Thu Nov 30 09:13:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM_mem -c RAM_mem --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM_mem -c RAM_mem --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 9 -1 0 } } { "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/files/software/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mem1\[74\]\[0\] abus_in\[0\] clk_in 9.608 ns register " "Info: tsu for register \"mem1\[74\]\[0\]\" (data pin = \"abus_in\[0\]\", clock pin = \"clk_in\") is 9.608 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.304 ns + Longest pin register " "Info: + Longest pin to register delay is 12.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns abus_in\[0\] 1 PIN PIN_D14 80 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D14; Fanout = 80; PIN Node = 'abus_in\[0\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[0] } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.333 ns) + CELL(0.378 ns) 7.541 ns mem0\[74\]\[0\]~42 2 COMB LCCOMB_X30_Y20_N4 72 " "Info: 2: + IC(6.333 ns) + CELL(0.378 ns) = 7.541 ns; Loc. = LCCOMB_X30_Y20_N4; Fanout = 72; COMB Node = 'mem0\[74\]\[0\]~42'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.711 ns" { abus_in[0] mem0[74][0]~42 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.223 ns) + CELL(0.410 ns) 10.174 ns mem1\[74\]\[0\]~1 3 COMB LCCOMB_X31_Y27_N16 8 " "Info: 3: + IC(2.223 ns) + CELL(0.410 ns) = 10.174 ns; Loc. = LCCOMB_X31_Y27_N16; Fanout = 8; COMB Node = 'mem1\[74\]\[0\]~1'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { mem0[74][0]~42 mem1[74][0]~1 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.660 ns) 12.304 ns mem1\[74\]\[0\] 4 REG LCFF_X38_Y24_N9 1 " "Info: 4: + IC(1.470 ns) + CELL(0.660 ns) = 12.304 ns; Loc. = LCFF_X38_Y24_N9; Fanout = 1; REG Node = 'mem1\[74\]\[0\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.130 ns" { mem1[74][0]~1 mem1[74][0] } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.278 ns ( 18.51 % ) " "Info: Total cell delay = 2.278 ns ( 18.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.026 ns ( 81.49 % ) " "Info: Total interconnect delay = 10.026 ns ( 81.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.304 ns" { abus_in[0] mem0[74][0]~42 mem1[74][0]~1 mem1[74][0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.304 ns" { abus_in[0] {} abus_in[0]~combout {} mem0[74][0]~42 {} mem1[74][0]~1 {} mem1[74][0] {} } { 0.000ns 0.000ns 6.333ns 2.223ns 1.470ns } { 0.000ns 0.830ns 0.378ns 0.410ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.660 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2048 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2048; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns mem1\[74\]\[0\] 3 REG LCFF_X38_Y24_N9 1 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X38_Y24_N9; Fanout = 1; REG Node = 'mem1\[74\]\[0\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { clk_in~clkctrl mem1[74][0] } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk_in clk_in~clkctrl mem1[74][0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem1[74][0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.304 ns" { abus_in[0] mem0[74][0]~42 mem1[74][0]~1 mem1[74][0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.304 ns" { abus_in[0] {} abus_in[0]~combout {} mem0[74][0]~42 {} mem1[74][0]~1 {} mem1[74][0] {} } { 0.000ns 0.000ns 6.333ns 2.223ns 1.470ns } { 0.000ns 0.830ns 0.378ns 0.410ns 0.660ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { clk_in clk_in~clkctrl mem1[74][0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem1[74][0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dbus_out\[3\] mem0\[32\]\[3\] 19.826 ns register " "Info: tco from clock \"clk_in\" to destination pin \"dbus_out\[3\]\" through register \"mem0\[32\]\[3\]\" is 19.826 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.694 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2048 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2048; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 2.694 ns mem0\[32\]\[3\] 3 REG LCFF_X28_Y20_N23 1 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 2.694 ns; Loc. = LCFF_X28_Y20_N23; Fanout = 1; REG Node = 'mem0\[32\]\[3\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clk_in~clkctrl mem0[32][3] } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.02 % ) " "Info: Total cell delay = 1.536 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.158 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clk_in clk_in~clkctrl mem0[32][3] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem0[32][3] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.882 ns + Longest register pin " "Info: + Longest register to pin delay is 16.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem0\[32\]\[3\] 1 REG LCFF_X28_Y20_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y20_N23; Fanout = 1; REG Node = 'mem0\[32\]\[3\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem0[32][3] } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.419 ns) 0.732 ns Selector5~76 2 COMB LCCOMB_X28_Y20_N12 1 " "Info: 2: + IC(0.313 ns) + CELL(0.419 ns) = 0.732 ns; Loc. = LCCOMB_X28_Y20_N12; Fanout = 1; COMB Node = 'Selector5~76'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.732 ns" { mem0[32][3] Selector5~76 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.438 ns) 1.918 ns Selector5~77 3 COMB LCCOMB_X27_Y20_N28 1 " "Info: 3: + IC(0.748 ns) + CELL(0.438 ns) = 1.918 ns; Loc. = LCCOMB_X27_Y20_N28; Fanout = 1; COMB Node = 'Selector5~77'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { Selector5~76 Selector5~77 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.150 ns) 2.767 ns Selector5~78 4 COMB LCCOMB_X25_Y20_N22 1 " "Info: 4: + IC(0.699 ns) + CELL(0.150 ns) = 2.767 ns; Loc. = LCCOMB_X25_Y20_N22; Fanout = 1; COMB Node = 'Selector5~78'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.849 ns" { Selector5~77 Selector5~78 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.419 ns) 4.144 ns Selector5~79 5 COMB LCCOMB_X22_Y24_N8 1 " "Info: 5: + IC(0.958 ns) + CELL(0.419 ns) = 4.144 ns; Loc. = LCCOMB_X22_Y24_N8; Fanout = 1; COMB Node = 'Selector5~79'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { Selector5~78 Selector5~79 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.438 ns) 5.608 ns Selector5~80 6 COMB LCCOMB_X24_Y27_N10 1 " "Info: 6: + IC(1.026 ns) + CELL(0.438 ns) = 5.608 ns; Loc. = LCCOMB_X24_Y27_N10; Fanout = 1; COMB Node = 'Selector5~80'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { Selector5~79 Selector5~80 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.420 ns) 7.801 ns Selector5~87 7 COMB LCCOMB_X37_Y24_N16 1 " "Info: 7: + IC(1.773 ns) + CELL(0.420 ns) = 7.801 ns; Loc. = LCCOMB_X37_Y24_N16; Fanout = 1; COMB Node = 'Selector5~87'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.193 ns" { Selector5~80 Selector5~87 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 8.330 ns Selector5~88 8 COMB LCCOMB_X37_Y24_N2 1 " "Info: 8: + IC(0.254 ns) + CELL(0.275 ns) = 8.330 ns; Loc. = LCCOMB_X37_Y24_N2; Fanout = 1; COMB Node = 'Selector5~88'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Selector5~87 Selector5~88 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.438 ns) 9.227 ns Selector5~115 9 COMB LCCOMB_X37_Y24_N28 1 " "Info: 9: + IC(0.459 ns) + CELL(0.438 ns) = 9.227 ns; Loc. = LCCOMB_X37_Y24_N28; Fanout = 1; COMB Node = 'Selector5~115'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { Selector5~88 Selector5~115 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.271 ns) 10.710 ns Selector5~142 10 COMB LCCOMB_X28_Y23_N30 1 " "Info: 10: + IC(1.212 ns) + CELL(0.271 ns) = 10.710 ns; Loc. = LCCOMB_X28_Y23_N30; Fanout = 1; COMB Node = 'Selector5~142'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { Selector5~115 Selector5~142 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.438 ns) 11.939 ns Selector5~169 11 COMB LCCOMB_X28_Y21_N16 1 " "Info: 11: + IC(0.791 ns) + CELL(0.438 ns) = 11.939 ns; Loc. = LCCOMB_X28_Y21_N16; Fanout = 1; COMB Node = 'Selector5~169'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { Selector5~142 Selector5~169 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.155 ns) + CELL(2.788 ns) 16.882 ns dbus_out\[3\] 12 PIN PIN_V13 0 " "Info: 12: + IC(2.155 ns) + CELL(2.788 ns) = 16.882 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'dbus_out\[3\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { Selector5~169 dbus_out[3] } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.494 ns ( 38.47 % ) " "Info: Total cell delay = 6.494 ns ( 38.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.388 ns ( 61.53 % ) " "Info: Total interconnect delay = 10.388 ns ( 61.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.882 ns" { mem0[32][3] Selector5~76 Selector5~77 Selector5~78 Selector5~79 Selector5~80 Selector5~87 Selector5~88 Selector5~115 Selector5~142 Selector5~169 dbus_out[3] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.882 ns" { mem0[32][3] {} Selector5~76 {} Selector5~77 {} Selector5~78 {} Selector5~79 {} Selector5~80 {} Selector5~87 {} Selector5~88 {} Selector5~115 {} Selector5~142 {} Selector5~169 {} dbus_out[3] {} } { 0.000ns 0.313ns 0.748ns 0.699ns 0.958ns 1.026ns 1.773ns 0.254ns 0.459ns 1.212ns 0.791ns 2.155ns } { 0.000ns 0.419ns 0.438ns 0.150ns 0.419ns 0.438ns 0.420ns 0.275ns 0.438ns 0.271ns 0.438ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { clk_in clk_in~clkctrl mem0[32][3] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.694 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem0[32][3] {} } { 0.000ns 0.000ns 0.118ns 1.040ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.882 ns" { mem0[32][3] Selector5~76 Selector5~77 Selector5~78 Selector5~79 Selector5~80 Selector5~87 Selector5~88 Selector5~115 Selector5~142 Selector5~169 dbus_out[3] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.882 ns" { mem0[32][3] {} Selector5~76 {} Selector5~77 {} Selector5~78 {} Selector5~79 {} Selector5~80 {} Selector5~87 {} Selector5~88 {} Selector5~115 {} Selector5~142 {} Selector5~169 {} dbus_out[3] {} } { 0.000ns 0.313ns 0.748ns 0.699ns 0.958ns 1.026ns 1.773ns 0.254ns 0.459ns 1.212ns 0.791ns 2.155ns } { 0.000ns 0.419ns 0.438ns 0.150ns 0.419ns 0.438ns 0.420ns 0.275ns 0.438ns 0.271ns 0.438ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus_in\[6\] dbus_out\[3\] 25.003 ns Longest " "Info: Longest tpd from source pin \"abus_in\[6\]\" to destination pin \"dbus_out\[3\]\" is 25.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns abus_in\[6\] 1 PIN PIN_B12 24 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_B12; Fanout = 24; PIN Node = 'abus_in\[6\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[6] } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.182 ns) + CELL(0.413 ns) 6.435 ns Selector1~0 2 COMB LCCOMB_X32_Y28_N0 576 " "Info: 2: + IC(5.182 ns) + CELL(0.413 ns) = 6.435 ns; Loc. = LCCOMB_X32_Y28_N0; Fanout = 576; COMB Node = 'Selector1~0'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.595 ns" { abus_in[6] Selector1~0 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.551 ns) + CELL(0.437 ns) 9.423 ns Selector5~70 3 COMB LCCOMB_X23_Y20_N20 1 " "Info: 3: + IC(2.551 ns) + CELL(0.437 ns) = 9.423 ns; Loc. = LCCOMB_X23_Y20_N20; Fanout = 1; COMB Node = 'Selector5~70'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.988 ns" { Selector1~0 Selector5~70 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.438 ns) 10.318 ns Selector5~71 4 COMB LCCOMB_X24_Y20_N12 1 " "Info: 4: + IC(0.457 ns) + CELL(0.438 ns) = 10.318 ns; Loc. = LCCOMB_X24_Y20_N12; Fanout = 1; COMB Node = 'Selector5~71'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { Selector5~70 Selector5~71 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.150 ns) 10.897 ns Selector5~72 5 COMB LCCOMB_X25_Y20_N28 1 " "Info: 5: + IC(0.429 ns) + CELL(0.150 ns) = 10.897 ns; Loc. = LCCOMB_X25_Y20_N28; Fanout = 1; COMB Node = 'Selector5~72'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { Selector5~71 Selector5~72 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.926 ns) + CELL(0.438 ns) 12.261 ns Selector5~73 6 COMB LCCOMB_X24_Y21_N28 1 " "Info: 6: + IC(0.926 ns) + CELL(0.438 ns) = 12.261 ns; Loc. = LCCOMB_X24_Y21_N28; Fanout = 1; COMB Node = 'Selector5~73'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { Selector5~72 Selector5~73 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.420 ns) 13.729 ns Selector5~80 7 COMB LCCOMB_X24_Y27_N10 1 " "Info: 7: + IC(1.048 ns) + CELL(0.420 ns) = 13.729 ns; Loc. = LCCOMB_X24_Y27_N10; Fanout = 1; COMB Node = 'Selector5~80'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { Selector5~73 Selector5~80 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.773 ns) + CELL(0.420 ns) 15.922 ns Selector5~87 8 COMB LCCOMB_X37_Y24_N16 1 " "Info: 8: + IC(1.773 ns) + CELL(0.420 ns) = 15.922 ns; Loc. = LCCOMB_X37_Y24_N16; Fanout = 1; COMB Node = 'Selector5~87'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.193 ns" { Selector5~80 Selector5~87 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 16.451 ns Selector5~88 9 COMB LCCOMB_X37_Y24_N2 1 " "Info: 9: + IC(0.254 ns) + CELL(0.275 ns) = 16.451 ns; Loc. = LCCOMB_X37_Y24_N2; Fanout = 1; COMB Node = 'Selector5~88'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { Selector5~87 Selector5~88 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.438 ns) 17.348 ns Selector5~115 10 COMB LCCOMB_X37_Y24_N28 1 " "Info: 10: + IC(0.459 ns) + CELL(0.438 ns) = 17.348 ns; Loc. = LCCOMB_X37_Y24_N28; Fanout = 1; COMB Node = 'Selector5~115'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { Selector5~88 Selector5~115 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.271 ns) 18.831 ns Selector5~142 11 COMB LCCOMB_X28_Y23_N30 1 " "Info: 11: + IC(1.212 ns) + CELL(0.271 ns) = 18.831 ns; Loc. = LCCOMB_X28_Y23_N30; Fanout = 1; COMB Node = 'Selector5~142'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { Selector5~115 Selector5~142 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.791 ns) + CELL(0.438 ns) 20.060 ns Selector5~169 12 COMB LCCOMB_X28_Y21_N16 1 " "Info: 12: + IC(0.791 ns) + CELL(0.438 ns) = 20.060 ns; Loc. = LCCOMB_X28_Y21_N16; Fanout = 1; COMB Node = 'Selector5~169'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { Selector5~142 Selector5~169 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.155 ns) + CELL(2.788 ns) 25.003 ns dbus_out\[3\] 13 PIN PIN_V13 0 " "Info: 13: + IC(2.155 ns) + CELL(2.788 ns) = 25.003 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'dbus_out\[3\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { Selector5~169 dbus_out[3] } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.766 ns ( 31.06 % ) " "Info: Total cell delay = 7.766 ns ( 31.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.237 ns ( 68.94 % ) " "Info: Total interconnect delay = 17.237 ns ( 68.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.003 ns" { abus_in[6] Selector1~0 Selector5~70 Selector5~71 Selector5~72 Selector5~73 Selector5~80 Selector5~87 Selector5~88 Selector5~115 Selector5~142 Selector5~169 dbus_out[3] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "25.003 ns" { abus_in[6] {} abus_in[6]~combout {} Selector1~0 {} Selector5~70 {} Selector5~71 {} Selector5~72 {} Selector5~73 {} Selector5~80 {} Selector5~87 {} Selector5~88 {} Selector5~115 {} Selector5~142 {} Selector5~169 {} dbus_out[3] {} } { 0.000ns 0.000ns 5.182ns 2.551ns 0.457ns 0.429ns 0.926ns 1.048ns 1.773ns 0.254ns 0.459ns 1.212ns 0.791ns 2.155ns } { 0.000ns 0.840ns 0.413ns 0.437ns 0.438ns 0.150ns 0.438ns 0.420ns 0.420ns 0.275ns 0.438ns 0.271ns 0.438ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mem2\[42\]\[0\] abus_in\[5\] clk_in -1.432 ns register " "Info: th for register \"mem2\[42\]\[0\]\" (data pin = \"abus_in\[5\]\", clock pin = \"clk_in\") is -1.432 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.638 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 2048 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2048; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.537 ns) 2.638 ns mem2\[42\]\[0\] 3 REG LCFF_X33_Y26_N19 1 " "Info: 3: + IC(0.984 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X33_Y26_N19; Fanout = 1; REG Node = 'mem2\[42\]\[0\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { clk_in~clkctrl mem2[42][0] } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.23 % ) " "Info: Total cell delay = 1.536 ns ( 58.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.102 ns ( 41.77 % ) " "Info: Total interconnect delay = 1.102 ns ( 41.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { clk_in clk_in~clkctrl mem2[42][0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem2[42][0] {} } { 0.000ns 0.000ns 0.118ns 0.984ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.336 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.336 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns abus_in\[5\] 1 PIN PIN_D13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 21; PIN Node = 'abus_in\[5\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[5] } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.398 ns) 2.485 ns Decoder0~14 2 COMB LCCOMB_X32_Y26_N10 12 " "Info: 2: + IC(1.108 ns) + CELL(0.398 ns) = 2.485 ns; Loc. = LCCOMB_X32_Y26_N10; Fanout = 12; COMB Node = 'Decoder0~14'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { abus_in[5] Decoder0~14 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.406 ns) 3.229 ns mem2\[42\]\[0\]~43 3 COMB LCCOMB_X32_Y26_N4 8 " "Info: 3: + IC(0.338 ns) + CELL(0.406 ns) = 3.229 ns; Loc. = LCCOMB_X32_Y26_N4; Fanout = 8; COMB Node = 'mem2\[42\]\[0\]~43'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { Decoder0~14 mem2[42][0]~43 } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.660 ns) 4.336 ns mem2\[42\]\[0\] 4 REG LCFF_X33_Y26_N19 1 " "Info: 4: + IC(0.447 ns) + CELL(0.660 ns) = 4.336 ns; Loc. = LCFF_X33_Y26_N19; Fanout = 1; REG Node = 'mem2\[42\]\[0\]'" {  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { mem2[42][0]~43 mem2[42][0] } "NODE_NAME" } } { "RAM_mem.vhd" "" { Text "C:/Users/Linco/Desktop/7 Semestre/Sys Reconfig/Terceiro Trabalho/RAM_mem/RAM_mem.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.443 ns ( 56.34 % ) " "Info: Total cell delay = 2.443 ns ( 56.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.893 ns ( 43.66 % ) " "Info: Total interconnect delay = 1.893 ns ( 43.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.336 ns" { abus_in[5] Decoder0~14 mem2[42][0]~43 mem2[42][0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.336 ns" { abus_in[5] {} abus_in[5]~combout {} Decoder0~14 {} mem2[42][0]~43 {} mem2[42][0] {} } { 0.000ns 0.000ns 1.108ns 0.338ns 0.447ns } { 0.000ns 0.979ns 0.398ns 0.406ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.638 ns" { clk_in clk_in~clkctrl mem2[42][0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.638 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem2[42][0] {} } { 0.000ns 0.000ns 0.118ns 0.984ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/files/software/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.336 ns" { abus_in[5] Decoder0~14 mem2[42][0]~43 mem2[42][0] } "NODE_NAME" } } { "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/files/software/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.336 ns" { abus_in[5] {} abus_in[5]~combout {} Decoder0~14 {} mem2[42][0]~43 {} mem2[42][0] {} } { 0.000ns 0.000ns 1.108ns 0.338ns 0.447ns } { 0.000ns 0.979ns 0.398ns 0.406ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 09:13:54 2023 " "Info: Processing ended: Thu Nov 30 09:13:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
