/**
*  @file      DspDrv.conf
*  @brief     This file implements the DSP configuartion for the DSP ADAU1701 in CA16 project.
*  @modified  Edmond Sung
*  @date      2015-10-27
*  @copyright Tymphany Ltd.
*/

#ifndef DSPDRV_CONF
#define DSPDRV_CONF


#define DSP_SAMPLING_FREQ           (48000)
//#define DSP_INPUT_NUM               (4)

//#define VALUE_MAGNIFICATION         (10)

#define AUDIO_SOURCE_I2S        0x01
#define AUDIO_SOURCE_AUX        0x00

#define CH1                     0
#define CH2                     1
#define CH3                     2
#define CH4                     3

#define AUDIO_MUTE              0x00
#define AUDIO_UNMUTE            0x80

#define AUDIO_IS_STREAMING      0x00

#ifdef HENDRIX_L

#define DSP_AUDIO_DETECTION_CH1_REG_ADDR     MOD_SIGNALDETECTIONANALOGIN_SWSIGNALDETECTION_ALG0_READBACKALGSIGMA2001_ADDR

#define DSP_AUDIO_DETECTION_CH2_REG_ADDR     MOD_SIGNALDETECTIONDIGITALIN_SWSIGNALDETECTION_ALG0_READBACKALGSIGMA2002_ADDR

#define DSP_EQ_BYPASS_REG_ADDR_0         MOD_SETUNING_NX4_1_2_ALG0_STAGE0_FOURCHANNELSWITCHNOSLEW_ADDR
#define DSP_EQ_BYPASS_REG_ADDR_1         MOD_SETUNING_NX4_1_2_ALG0_STAGE1_FOURCHANNELSWITCHNOSLEW_ADDR

#define DSP_BASS_TURING_REG_ADDR         MOD_BASSTREBLE_PARAMEQ1_5_ALG0_STAGE0_B0_ADDR

#define DSP_TREBLE_TURING_REG_ADDR       MOD_BASSTREBLE_PARAMEQ1_5_ALG0_STAGE1_B0_ADDR


#define DSP_SW_VERSION_REG_ADDR          MOD_SWVERSION_DCINPALG2_ADDR
#define DSP_SW_VERSION_REG_COUNT         MOD_SWVERSION_COUNT
#define DSP_SW_VERSION_REG_VALUE         MOD_SWVERSION_DCINPALG2_VALUE

#define DSP_SOURCE_SELECT_REG_ADDR       MOD_SOURCESWITCH_SWSOURCESWITCH_STEREOSWSLEW_ADDR
#define DSP_SOURCE_SELECT_REG_COUNT      MOD_SOURCESWITCH_SWSOURCESWITCH_COUNT

#define DSP_VOLUME_REG_ADDR_0            MOD_VOLUMECONTROL_SWVOLUME_ALG0_GAINS200ALG1GAINTARGET_ADDR
#define DSP_VOLUME_REG_ADDR_1            MOD_VOLUMECONTROL_SWVOLUME_ALG1_GAINS200ALG2GAINTARGET_ADDR


#define DSP_MAIN_MUTE_REG_ADDR           MOD_SYSMUTE_ALG0_MUTEONOFF_ADDR


//wf
#define DSP_CH1_MUTE_REG_ADDR            MOD_MUTEWF_MUTENOSLEWALG3MUTE_ADDR

//tw
#define DSP_CH2_MUTE_REG_ADDR            MOD_MUTETW_MUTENOSLEWALG4MUTE_ADDR

//Full range
#define DSP_CH3_MUTE_REG_ADDR            MOD_MUTEREFR_MUTENOSLEWALG1MUTE_ADDR
#define DSP_CH4_MUTE_REG_ADDR            MOD_MUTEFRFR_MUTENOSLEWALG2MUTE_ADDR


#define DSP_DAC_CONTROL_REG_ADDR         REG_DAC_CONTROL_0_IC_1_ADDR

#define SIGMASTUDIOTYPE_FIXPOINT_CONVERT(x)  (x)

#define DSP_SYSTEM_GAIN_REG_ADDR_0
#define DSP_SYSTEM_GAIN_REG_ADDR_1

#endif

#ifdef HENDRIX_M

#define DSP_AUDIO_DETECTION_CH1_REG_ADDR     MOD_SIGNALDETECTIONANALOGIN_SWSIGNALDETECTION_ALG0_READBACKALGSIGMA2002_ADDR
#define DSP_AUDIO_DETECTION_CH2_REG_ADDR     MOD_SIGNALDETECTIONDIGITALIN_SWSIGNALDETECTION_ALG0_READBACKALGSIGMA2001_ADDR

#define DSP_BASS_TURING_REG_ADDR         MOD_BASSTREBLE_PARAMEQ1_6_ALG0_STAGE1_B0_ADDR
#define DSP_TREBLE_TURING_REG_ADDR       MOD_BASSTREBLE_PARAMEQ1_6_ALG0_STAGE0_B0_ADDR

#define DSP_EQ_BYPASS_REG_ADDR_0         MOD_NX4_1_ALG0_STAGE0_FOURCHANNELSWITCHNOSLEW_ADDR
#define DSP_EQ_BYPASS_REG_ADDR_1         MOD_NX4_1_ALG0_STAGE1_FOURCHANNELSWITCHNOSLEW_ADDR

#define DSP_SW_VERSION_REG_ADDR          MOD_SWVERSION_DCINPALG1_ADDR
#define DSP_SW_VERSION_REG_COUNT         MOD_SWVERSION_COUNT
#define DSP_SW_VERSION_REG_VALUE         MOD_SWVERSION_DCINPALG1_VALUE

#define DSP_SOURCE_SELECT_REG_ADDR       MOD_SOURCESELECT_STEREOSWSLEW_ADDR
#define DSP_SOURCE_SELECT_REG_COUNT      MOD_SOURCESELECT_COUNT

#define DSP_VOLUME_REG_ADDR_0            MOD_VOLUMECONTROL_ALG0_GAINS200ALG1GAINTARGET_ADDR
#define DSP_VOLUME_REG_ADDR_1            MOD_VOLUMECONTROL_ALG1_GAINS200ALG2GAINTARGET_ADDR


#define DSP_MAIN_MUTE_REG_ADDR           MOD_MUTEMAIN_MUTENOSLEWALG5MUTE_ADDR

//wf
#define DSP_CH1_MUTE_REG_ADDR            MOD_MUTE3_MUTENOSLEWALG3MUTE_ADDR
#define DSP_CH2_MUTE_REG_ADDR            MOD_MUTE4_MUTENOSLEWALG4MUTE_ADDR

//tw
#define DSP_CH3_MUTE_REG_ADDR            MOD_MUTE1_MUTENOSLEWALG1MUTE_ADDR
#define DSP_CH4_MUTE_REG_ADDR            MOD_MUTE2_MUTENOSLEWALG2MUTE_ADDR

/*
#define DSP_WF_MUTE_REG_ADDR_0           MOD_MUTE3_MUTENOSLEWALG3MUTE_ADDR
#define DSP_WF_MUTE_REG_ADDR_1           MOD_MUTE4_MUTENOSLEWALG4MUTE_ADDR

#define DSP_TW_MUTE_REG_ADDR_0           MOD_MUTE1_MUTENOSLEWALG1MUTE_ADDR
#define DSP_TW_MUTE_REG_ADDR_1           MOD_MUTE2_MUTENOSLEWALG2MUTE_ADDR
*/
#define DSP_DAC_CONTROL_REG_ADDR         REG_DAC_CONTROL_0_IC_1_ADDR

#define SIGMASTUDIOTYPE_FIXPOINT_CONVERT(x)  (x)

#define DSP_SYSTEM_GAIN_REG_ADDR_0       MOD_VOLUMECONTROL_2_ALG0_GAINS200ALG3GAINTARGET_ADDR
#define DSP_SYSTEM_GAIN_REG_ADDR_1       MOD_VOLUMECONTROL_2_ALG1_GAINS200ALG4GAINTARGET_ADDR

#endif

#ifdef HENDRIX_Lite

#define DSP_AUDIO_DETECTION_CH1_REG_ADDR     MOD_SIGNALDETECTIONANALOGIN_SWSIGNALDETECTION_ALG0_READBACKALGSIGMA2002_ADDR
#define DSP_AUDIO_DETECTION_CH2_REG_ADDR     MOD_SIGNALDETECTIONDIGITALIN_SWSIGNALDETECTION_ALG0_READBACKALGSIGMA2001_ADDR

#define DSP_BASS_TURING_REG_ADDR         MOD_BASSTREBLE_PARAMEQ1_6_ALG0_STAGE1_B0_ADDR
#define DSP_TREBLE_TURING_REG_ADDR       MOD_BASSTREBLE_PARAMEQ1_6_ALG0_STAGE0_B0_ADDR

#define DSP_EQ_BYPASS_REG_ADDR_0         MOD_NX4_1_ALG0_STAGE0_FOURCHANNELSWITCHNOSLEW_ADDR
#define DSP_EQ_BYPASS_REG_ADDR_1         MOD_NX4_1_ALG0_STAGE1_FOURCHANNELSWITCHNOSLEW_ADDR

#define DSP_SW_VERSION_REG_ADDR          MOD_SWVERSION_DCINPALG1_ADDR
#define DSP_SW_VERSION_REG_COUNT         MOD_SWVERSION_COUNT
#define DSP_SW_VERSION_REG_VALUE         MOD_SWVERSION_DCINPALG1_VALUE

#define DSP_SOURCE_SELECT_REG_ADDR       MOD_SOURCESELECT_STEREOSWSLEW_ADDR
#define DSP_SOURCE_SELECT_REG_COUNT      MOD_SOURCESELECT_COUNT

#define DSP_VOLUME_REG_ADDR_0            MOD_VOLUMECONTROL_ALG0_GAINS200ALG1GAINTARGET_ADDR
#define DSP_VOLUME_REG_ADDR_1            MOD_VOLUMECONTROL_ALG1_GAINS200ALG2GAINTARGET_ADDR


#define DSP_MAIN_MUTE_REG_ADDR           MOD_MUTEMAIN_MUTENOSLEWALG5MUTE_ADDR

//wf
#define DSP_CH1_MUTE_REG_ADDR            MOD_MUTE3_MUTENOSLEWALG3MUTE_ADDR
#define DSP_CH2_MUTE_REG_ADDR            MOD_MUTE4_MUTENOSLEWALG4MUTE_ADDR

//tw
#define DSP_CH3_MUTE_REG_ADDR            MOD_MUTE1_MUTENOSLEWALG1MUTE_ADDR
#define DSP_CH4_MUTE_REG_ADDR            MOD_MUTE2_MUTENOSLEWALG2MUTE_ADDR

/*
#define DSP_WF_MUTE_REG_ADDR_0           MOD_MUTE3_MUTENOSLEWALG3MUTE_ADDR
#define DSP_WF_MUTE_REG_ADDR_1           MOD_MUTE4_MUTENOSLEWALG4MUTE_ADDR

#define DSP_TW_MUTE_REG_ADDR_0           MOD_MUTE1_MUTENOSLEWALG1MUTE_ADDR
#define DSP_TW_MUTE_REG_ADDR_1           MOD_MUTE2_MUTENOSLEWALG2MUTE_ADDR
*/
#define DSP_DAC_CONTROL_REG_ADDR         REG_DAC_CONTROL_0_IC_1_ADDR

#define SIGMASTUDIOTYPE_FIXPOINT_CONVERT(x)  (x)

#define DSP_SYSTEM_GAIN_REG_ADDR_0       MOD_VOLUMECONTROL_2_ALG0_GAINS200ALG3GAINTARGET_ADDR
#define DSP_SYSTEM_GAIN_REG_ADDR_1       MOD_VOLUMECONTROL_2_ALG1_GAINS200ALG4GAINTARGET_ADDR

#endif
#endif


