{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535329733380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535329733387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 26 20:28:53 2018 " "Processing started: Sun Aug 26 20:28:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535329733387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535329733387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multi_port_ram -c multi_port_ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off multi_port_ram -c multi_port_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535329733387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1535329733815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1535329733815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/fadia/onedrive/documents/study/mit/sophomore summer/urop prof. marin/fpga/intel_single_port_ram/single_port_ram.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/fadia/onedrive/documents/study/mit/sophomore summer/urop prof. marin/fpga/intel_single_port_ram/single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P " "Found design unit 1: P" {  } { { "../Intel_Single_Port_Ram/single_port_ram.vhd" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/single_port_ram.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535329745543 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 multi_port_ram-rtl " "Found design unit 2: multi_port_ram-rtl" {  } { { "../Intel_Single_Port_Ram/single_port_ram.vhd" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/single_port_ram.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535329745543 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi_port_ram " "Found entity 1: multi_port_ram" {  } { { "../Intel_Single_Port_Ram/single_port_ram.vhd" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Intel_Single_Port_Ram/single_port_ram.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535329745543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535329745543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_conotroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lut_conotroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut_controller-cntr " "Found design unit 1: lut_controller-cntr" {  } { { "lut_conotroller.vhd" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Multi_Port_Ram/lut_conotroller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535329745545 ""} { "Info" "ISGN_ENTITY_NAME" "1 lut_controller " "Found entity 1: lut_controller" {  } { { "lut_conotroller.vhd" "" { Text "C:/Users/fadia/OneDrive/Documents/Study/MIT/Sophomore Summer/UROP Prof. Marin/FPGA/Multi_Port_Ram/lut_conotroller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535329745545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535329745545 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "lut_conotroller " "Top-level design entity \"lut_conotroller\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1535329745573 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535329745766 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 26 20:29:05 2018 " "Processing ended: Sun Aug 26 20:29:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535329745766 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535329745766 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535329745766 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535329745766 ""}
