# Reading pref.tcl
# do Segment_7_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Segment_7.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:35:05 on Mar 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Segment_7.vo 
# -- Compiling module Segment_7
# 
# Top level modules:
# 	Segment_7
# End time: 22:35:05 on Mar 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/FPGA/0328_Hw/Segment_7 {C:/FPGA/0328_Hw/Segment_7/Segment_7_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:35:05 on Mar 28,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/FPGA/0328_Hw/Segment_7" C:/FPGA/0328_Hw/Segment_7/Segment_7_tb.v 
# -- Compiling module Segment_7_tb
# 
# Top level modules:
# 	Segment_7_tb
# End time: 22:35:05 on Mar 28,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  Segment_7_tb
# vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" Segment_7_tb 
# Start time: 22:35:05 on Mar 28,2022
# Loading work.Segment_7_tb
# Loading work.Segment_7
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading altera_ver.dffeas
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.PRIM_GDFF_LOW
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 250 us
# ** Note: $stop    : C:/FPGA/0328_Hw/Segment_7/Segment_7_tb.v(21)
#    Time: 250 us  Iteration: 0  Instance: /Segment_7_tb
# Break in Module Segment_7_tb at C:/FPGA/0328_Hw/Segment_7/Segment_7_tb.v line 21
# End time: 22:35:46 on Mar 28,2022, Elapsed time: 0:00:41
# Errors: 0, Warnings: 0
