Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec 25 12:46:56 2024
| Host         : Cookiecoolkid running 64-bit major release  (build 9200)
| Command      : report_methodology -file SingleCycleCPU_top_methodology_drc_routed.rpt -pb SingleCycleCPU_top_methodology_drc_routed.pb -rpx SingleCycleCPU_top_methodology_drc_routed.rpx
| Design       : SingleCycleCPU_top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 56
+-----------+------------------+------------------------------+------------+
| Rule      | Severity         | Description                  | Violations |
+-----------+------------------+------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell  | 29         |
| LUTAR-1   | Warning          | LUT drives async reset alert | 18         |
| TIMING-20 | Warning          | Non-clocked latch            | 9          |
+-----------+------------------+------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin clk_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin couter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin couter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin couter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin mycpu_top/myregfile/regfiles_reg[10][9]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][0]_C/CLR
mycpu_top/myregfile/regfiles_reg[10][0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][1]_C/CLR
mycpu_top/myregfile/regfiles_reg[10][1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][2]_C/CLR
mycpu_top/myregfile/regfiles_reg[10][2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][3]_C/CLR
mycpu_top/myregfile/regfiles_reg[10][3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][4]_C/CLR
mycpu_top/myregfile/regfiles_reg[10][4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][5]_C/CLR
mycpu_top/myregfile/regfiles_reg[10][5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][6]_C/CLR
mycpu_top/myregfile/regfiles_reg[10][6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][7]_C/CLR
mycpu_top/myregfile/regfiles_reg[10][7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell mycpu_top/myregfile/regfiles_reg[10][8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mycpu_top/myregfile/regfiles_reg[10][8]_C/CLR
mycpu_top/myregfile/regfiles_reg[10][8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch mycpu_top/myregfile/regfiles_reg[10][0]_LDC cannot be properly analyzed as its control pin mycpu_top/myregfile/regfiles_reg[10][0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch mycpu_top/myregfile/regfiles_reg[10][1]_LDC cannot be properly analyzed as its control pin mycpu_top/myregfile/regfiles_reg[10][1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch mycpu_top/myregfile/regfiles_reg[10][2]_LDC cannot be properly analyzed as its control pin mycpu_top/myregfile/regfiles_reg[10][2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch mycpu_top/myregfile/regfiles_reg[10][3]_LDC cannot be properly analyzed as its control pin mycpu_top/myregfile/regfiles_reg[10][3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch mycpu_top/myregfile/regfiles_reg[10][4]_LDC cannot be properly analyzed as its control pin mycpu_top/myregfile/regfiles_reg[10][4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch mycpu_top/myregfile/regfiles_reg[10][5]_LDC cannot be properly analyzed as its control pin mycpu_top/myregfile/regfiles_reg[10][5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch mycpu_top/myregfile/regfiles_reg[10][6]_LDC cannot be properly analyzed as its control pin mycpu_top/myregfile/regfiles_reg[10][6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch mycpu_top/myregfile/regfiles_reg[10][7]_LDC cannot be properly analyzed as its control pin mycpu_top/myregfile/regfiles_reg[10][7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch mycpu_top/myregfile/regfiles_reg[10][8]_LDC cannot be properly analyzed as its control pin mycpu_top/myregfile/regfiles_reg[10][8]_LDC/G is not reached by a timing clock
Related violations: <none>


