

================================================================
== Synthesis Summary Report of 'edgedetect'
================================================================
+ General Information: 
    * Date:           Fri Sep 20 21:58:50 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        EdgedetectBaseline_cluster
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------------+------+------+----------+-----------+----------+----------+--------+----------+---------+----------+-------------+--------------+-----+
    |                          Modules                         | Issue|      | Latency  |  Latency  | Iteration|          |  Trip  |          |         |          |             |              |     |
    |                          & Loops                         | Type | Slack| (cycles) |    (ns)   |  Latency | Interval |  Count | Pipelined|  BRAM   |    DSP   |      FF     |      LUT     | URAM|
    +----------------------------------------------------------+------+------+----------+-----------+----------+----------+--------+----------+---------+----------+-------------+--------------+-----+
    |+ edgedetect                                              |     -|  0.00|  18005295|  1.200e+08|         -|  18005296|       -|        no|  60 (3%)|   29 (1%)|  93257 (17%)|  159750 (58%)|    -|
    | + edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2    |     -|  0.00|    921709|  6.145e+06|         -|    921709|       -|        no|  2 (~0%)|  14 (~0%)|   5357 (~0%)|    10869 (3%)|    -|
    |  o VITIS_LOOP_10_1_VITIS_LOOP_13_2                       |    II|  4.87|    921707|  6.145e+06|       111|         3|  307200|       yes|        -|         -|            -|             -|    -|
    | + edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2    |     -|  0.00|        83|    553.361|         -|        83|       -|        no|        -|         -|    872 (~0%)|    2592 (~0%)|    -|
    |  o VITIS_LOOP_41_1_VITIS_LOOP_43_2                       |     -|  4.87|        81|    540.027|        74|         1|       9|       yes|        -|         -|            -|             -|    -|
    | + edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4    |     -|  0.00|   5489522|  3.660e+07|         -|   5489522|       -|        no|        -|   5 (~0%)|   13397 (2%)|   44310 (16%)|    -|
    |  o VITIS_LOOP_52_3_VITIS_LOOP_54_4                       |    II|  4.87|   5489520|  3.660e+07|       187|        18|  304964|       yes|        -|         -|            -|             -|    -|
    | + edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2    |     -|  0.00|        83|    553.361|         -|        83|       -|        no|        -|         -|    872 (~0%)|    2592 (~0%)|    -|
    |  o VITIS_LOOP_85_1_VITIS_LOOP_87_2                       |     -|  4.87|        81|    540.027|        74|         1|       9|       yes|        -|         -|            -|             -|    -|
    | + edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4    |     -|  0.00|   5489522|  3.660e+07|         -|   5489522|       -|        no|        -|   5 (~0%)|   13397 (2%)|   44310 (16%)|    -|
    |  o VITIS_LOOP_96_3_VITIS_LOOP_98_4                       |    II|  4.87|   5489520|  3.660e+07|       187|        18|  304964|       yes|        -|         -|            -|             -|    -|
    | + edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2  |     -|  0.00|        83|    553.361|         -|        83|       -|        no|        -|         -|    872 (~0%)|    2592 (~0%)|    -|
    |  o VITIS_LOOP_129_1_VITIS_LOOP_131_2                     |     -|  4.87|        81|    540.027|        74|         1|       9|       yes|        -|         -|            -|             -|    -|
    | + edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4  |     -|  0.00|   5489522|  3.660e+07|         -|   5489522|       -|        no|        -|   5 (~0%)|   13397 (2%)|   44310 (16%)|    -|
    |  o VITIS_LOOP_140_3_VITIS_LOOP_142_4                     |    II|  4.87|   5489520|  3.660e+07|       187|        18|  304964|       yes|        -|         -|            -|             -|    -|
    | + edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2  |     -|  0.00|    614475|  4.097e+06|         -|    614475|       -|        no|        -|         -|   41528 (7%)|     3075 (1%)|    -|
    |  o VITIS_LOOP_165_1_VITIS_LOOP_167_2                     |    II|  4.87|    614473|  4.097e+06|        76|         2|  307200|       yes|        -|         -|            -|             -|    -|
    +----------------------------------------------------------+------+------+----------+-----------+----------+----------+--------+----------+---------+----------+-------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 8 -> 512   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=58           |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+--------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register     | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+--------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL         | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER         | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER       | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR       | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | image_rgb_1  | 0x10   | 32    | W      | Data signal of image_rgb         |                                                                                    |
| s_axi_control | image_rgb_2  | 0x14   | 32    | W      | Data signal of image_rgb         |                                                                                    |
| s_axi_control | image_gray_1 | 0x1c   | 32    | W      | Data signal of image_gray        |                                                                                    |
| s_axi_control | image_gray_2 | 0x20   | 32    | W      | Data signal of image_gray        |                                                                                    |
| s_axi_control | temp_buf_1   | 0x28   | 32    | W      | Data signal of temp_buf          |                                                                                    |
| s_axi_control | temp_buf_2   | 0x2c   | 32    | W      | Data signal of temp_buf          |                                                                                    |
| s_axi_control | filter_1     | 0x34   | 32    | W      | Data signal of filter            |                                                                                    |
| s_axi_control | filter_2     | 0x38   | 32    | W      | Data signal of filter            |                                                                                    |
| s_axi_control | output_r_1   | 0x40   | 32    | W      | Data signal of output_r          |                                                                                    |
| s_axi_control | output_r_2   | 0x44   | 32    | W      | Data signal of output_r          |                                                                                    |
+---------------+--------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+----------------+
| Argument   | Direction | Datatype       |
+------------+-----------+----------------+
| image_rgb  | inout     | unsigned char* |
| image_gray | inout     | unsigned char* |
| temp_buf   | inout     | unsigned char* |
| filter     | inout     | unsigned char* |
| output     | inout     | unsigned char* |
+------------+-----------+----------------+

* SW-to-HW Mapping
+------------+---------------+-----------+----------+----------------------------------------+
| Argument   | HW Interface  | HW Type   | HW Usage | HW Info                                |
+------------+---------------+-----------+----------+----------------------------------------+
| image_rgb  | m_axi_gmem    | interface |          | channel=0                              |
| image_rgb  | s_axi_control | register  | offset   | name=image_rgb_1 offset=0x10 range=32  |
| image_rgb  | s_axi_control | register  | offset   | name=image_rgb_2 offset=0x14 range=32  |
| image_gray | m_axi_gmem    | interface |          | channel=0                              |
| image_gray | s_axi_control | register  | offset   | name=image_gray_1 offset=0x1c range=32 |
| image_gray | s_axi_control | register  | offset   | name=image_gray_2 offset=0x20 range=32 |
| temp_buf   | m_axi_gmem    | interface |          | channel=0                              |
| temp_buf   | s_axi_control | register  | offset   | name=temp_buf_1 offset=0x28 range=32   |
| temp_buf   | s_axi_control | register  | offset   | name=temp_buf_2 offset=0x2c range=32   |
| filter     | m_axi_gmem    | interface |          | channel=0                              |
| filter     | s_axi_control | register  | offset   | name=filter_1 offset=0x34 range=32     |
| filter     | s_axi_control | register  | offset   | name=filter_2 offset=0x38 range=32     |
| output     | m_axi_gmem    | interface |          | channel=0                              |
| output     | s_axi_control | register  | offset   | name=output_r_1 offset=0x40 range=32   |
| output     | s_axi_control | register  | offset   | name=output_r_2 offset=0x44 range=32   |
+------------+---------------+-----------+----------+----------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_gmem   | write     | 4800   | 512   |
+--------------+-----------+--------+-------+

* All M_AXI Variable Accesses
+--------------+------------+------------------------------------------------------+-----------+--------------+--------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
| HW Interface | Variable   | Access Location                                      | Direction | Burst Status | Length | Loop             | Loop Location                                        | Resolution | Problem                                                                                |
+--------------+------------+------------------------------------------------------+-----------+--------------+--------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------+
| m_axi_gmem   | image_rgb  | ../EdgedetectBaseline_host/src/edgedetect.cpp:15:31  | read      | Inferred     | 921600 | VITIS_LOOP_10_1  | ../EdgedetectBaseline_host/src/edgedetect.cpp:10:22  |            |                                                                                        |
| m_axi_gmem   | image_rgb  | ../EdgedetectBaseline_host/src/edgedetect.cpp:16:31  | read      | Inferred     | 921600 | VITIS_LOOP_10_1  | ../EdgedetectBaseline_host/src/edgedetect.cpp:10:22  |            |                                                                                        |
| m_axi_gmem   | image_rgb  | ../EdgedetectBaseline_host/src/edgedetect.cpp:17:31  | read      | Inferred     | 921600 | VITIS_LOOP_10_1  | ../EdgedetectBaseline_host/src/edgedetect.cpp:10:22  |            |                                                                                        |
| m_axi_gmem   | image_gray | ../EdgedetectBaseline_host/src/edgedetect.cpp:21:39  | write     | Widened      | 4800   | VITIS_LOOP_13_2  | ../EdgedetectBaseline_host/src/edgedetect.cpp:13:26  |            |                                                                                        |
| m_axi_gmem   | image_gray | ../EdgedetectBaseline_host/src/edgedetect.cpp:21:39  | write     | Inferred     | 307200 | VITIS_LOOP_10_1  | ../EdgedetectBaseline_host/src/edgedetect.cpp:10:22  |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:45:34  | read      | Widen Fail   |        | VITIS_LOOP_43_2  | ../EdgedetectBaseline_host/src/edgedetect.cpp:43:26  | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:45:34  | read      | Widen Fail   |        | VITIS_LOOP_43_2  | ../EdgedetectBaseline_host/src/edgedetect.cpp:43:26  | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:45:34  | read      | Inferred     | 9      | VITIS_LOOP_41_1  | ../EdgedetectBaseline_host/src/edgedetect.cpp:41:22  |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:61:67  | read      | Widen Fail   |        | VITIS_LOOP_59_6  | ../EdgedetectBaseline_host/src/edgedetect.cpp:59:34  | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:61:67  | read      | Widen Fail   |        | VITIS_LOOP_59_6  | ../EdgedetectBaseline_host/src/edgedetect.cpp:59:34  | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | image_gray | ../EdgedetectBaseline_host/src/edgedetect.cpp:61:28  | read      | Widen Fail   |        | VITIS_LOOP_59_6  | ../EdgedetectBaseline_host/src/edgedetect.cpp:59:34  | 214-307    | Could not widen since type i8 size is greater than or equal to alignment 1(bytes)      |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:61:67  | read      | Fail         |        | VITIS_LOOP_54_4  | ../EdgedetectBaseline_host/src/edgedetect.cpp:54:26  | 214-229    | Could not analyze pattern                                                              |
| m_axi_gmem   | image_gray | ../EdgedetectBaseline_host/src/edgedetect.cpp:61:28  | read      | Fail         |        | VITIS_LOOP_57_5  | ../EdgedetectBaseline_host/src/edgedetect.cpp:57:30  | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:61:67  | read      | Inferred     | 9      | VITIS_LOOP_57_5  | ../EdgedetectBaseline_host/src/edgedetect.cpp:57:30  |            |                                                                                        |
| m_axi_gmem   | image_gray | ../EdgedetectBaseline_host/src/edgedetect.cpp:61:28  | read      | Inferred     | 3      | VITIS_LOOP_59_6  | ../EdgedetectBaseline_host/src/edgedetect.cpp:59:34  |            |                                                                                        |
| m_axi_gmem   | output     | ../EdgedetectBaseline_host/src/edgedetect.cpp:65:67  | write     | Widen Fail   |        | VITIS_LOOP_54_4  | ../EdgedetectBaseline_host/src/edgedetect.cpp:54:26  | 214-307    | Could not widen since type i8 size is greater than or equal to alignment 1(bytes)      |
| m_axi_gmem   | output     | ../EdgedetectBaseline_host/src/edgedetect.cpp:65:67  | write     | Fail         |        | VITIS_LOOP_52_3  | ../EdgedetectBaseline_host/src/edgedetect.cpp:52:22  | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | output     | ../EdgedetectBaseline_host/src/edgedetect.cpp:65:67  | write     | Inferred     | 638    | VITIS_LOOP_54_4  | ../EdgedetectBaseline_host/src/edgedetect.cpp:54:26  |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:89:34  | read      | Widen Fail   |        | VITIS_LOOP_87_2  | ../EdgedetectBaseline_host/src/edgedetect.cpp:87:26  | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:89:34  | read      | Widen Fail   |        | VITIS_LOOP_87_2  | ../EdgedetectBaseline_host/src/edgedetect.cpp:87:26  | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:89:34  | read      | Inferred     | 9      | VITIS_LOOP_85_1  | ../EdgedetectBaseline_host/src/edgedetect.cpp:85:22  |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:105:67 | read      | Widen Fail   |        | VITIS_LOOP_103_6 | ../EdgedetectBaseline_host/src/edgedetect.cpp:103:35 | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:105:67 | read      | Widen Fail   |        | VITIS_LOOP_103_6 | ../EdgedetectBaseline_host/src/edgedetect.cpp:103:35 | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | output     | ../EdgedetectBaseline_host/src/edgedetect.cpp:105:28 | read      | Widen Fail   |        | VITIS_LOOP_103_6 | ../EdgedetectBaseline_host/src/edgedetect.cpp:103:35 | 214-307    | Could not widen since type i8 size is greater than or equal to alignment 1(bytes)      |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:105:67 | read      | Fail         |        | VITIS_LOOP_98_4  | ../EdgedetectBaseline_host/src/edgedetect.cpp:98:26  | 214-229    | Could not analyze pattern                                                              |
| m_axi_gmem   | output     | ../EdgedetectBaseline_host/src/edgedetect.cpp:105:28 | read      | Fail         |        | VITIS_LOOP_101_5 | ../EdgedetectBaseline_host/src/edgedetect.cpp:101:31 | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:105:67 | read      | Inferred     | 9      | VITIS_LOOP_101_5 | ../EdgedetectBaseline_host/src/edgedetect.cpp:101:31 |            |                                                                                        |
| m_axi_gmem   | output     | ../EdgedetectBaseline_host/src/edgedetect.cpp:105:28 | read      | Inferred     | 3      | VITIS_LOOP_103_6 | ../EdgedetectBaseline_host/src/edgedetect.cpp:103:35 |            |                                                                                        |
| m_axi_gmem   | image_gray | ../EdgedetectBaseline_host/src/edgedetect.cpp:109:67 | write     | Widen Fail   |        | VITIS_LOOP_98_4  | ../EdgedetectBaseline_host/src/edgedetect.cpp:98:26  | 214-307    | Could not widen since type i8 size is greater than or equal to alignment 1(bytes)      |
| m_axi_gmem   | image_gray | ../EdgedetectBaseline_host/src/edgedetect.cpp:109:67 | write     | Fail         |        | VITIS_LOOP_96_3  | ../EdgedetectBaseline_host/src/edgedetect.cpp:96:22  | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | image_gray | ../EdgedetectBaseline_host/src/edgedetect.cpp:109:67 | write     | Inferred     | 638    | VITIS_LOOP_98_4  | ../EdgedetectBaseline_host/src/edgedetect.cpp:98:26  |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:133:34 | read      | Widen Fail   |        | VITIS_LOOP_131_2 | ../EdgedetectBaseline_host/src/edgedetect.cpp:131:27 | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:133:34 | read      | Widen Fail   |        | VITIS_LOOP_131_2 | ../EdgedetectBaseline_host/src/edgedetect.cpp:131:27 | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:133:34 | read      | Inferred     | 9      | VITIS_LOOP_129_1 | ../EdgedetectBaseline_host/src/edgedetect.cpp:129:23 |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:149:67 | read      | Widen Fail   |        | VITIS_LOOP_147_6 | ../EdgedetectBaseline_host/src/edgedetect.cpp:147:35 | 214-235    | Start index of the access is unaligned                                                 |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:149:67 | read      | Widen Fail   |        | VITIS_LOOP_147_6 | ../EdgedetectBaseline_host/src/edgedetect.cpp:147:35 | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | output     | ../EdgedetectBaseline_host/src/edgedetect.cpp:149:28 | read      | Widen Fail   |        | VITIS_LOOP_147_6 | ../EdgedetectBaseline_host/src/edgedetect.cpp:147:35 | 214-307    | Could not widen since type i8 size is greater than or equal to alignment 1(bytes)      |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:149:67 | read      | Fail         |        | VITIS_LOOP_142_4 | ../EdgedetectBaseline_host/src/edgedetect.cpp:142:27 | 214-229    | Could not analyze pattern                                                              |
| m_axi_gmem   | output     | ../EdgedetectBaseline_host/src/edgedetect.cpp:149:28 | read      | Fail         |        | VITIS_LOOP_145_5 | ../EdgedetectBaseline_host/src/edgedetect.cpp:145:31 | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:149:67 | read      | Inferred     | 9      | VITIS_LOOP_145_5 | ../EdgedetectBaseline_host/src/edgedetect.cpp:145:31 |            |                                                                                        |
| m_axi_gmem   | output     | ../EdgedetectBaseline_host/src/edgedetect.cpp:149:28 | read      | Inferred     | 3      | VITIS_LOOP_147_6 | ../EdgedetectBaseline_host/src/edgedetect.cpp:147:35 |            |                                                                                        |
| m_axi_gmem   | temp_buf   | ../EdgedetectBaseline_host/src/edgedetect.cpp:153:67 | write     | Widen Fail   |        | VITIS_LOOP_142_4 | ../EdgedetectBaseline_host/src/edgedetect.cpp:142:27 | 214-307    | Could not widen since type i8 size is greater than or equal to alignment 1(bytes)      |
| m_axi_gmem   | temp_buf   | ../EdgedetectBaseline_host/src/edgedetect.cpp:153:67 | write     | Fail         |        | VITIS_LOOP_140_3 | ../EdgedetectBaseline_host/src/edgedetect.cpp:140:23 | 214-230    | Stride is incompatible                                                                 |
| m_axi_gmem   | temp_buf   | ../EdgedetectBaseline_host/src/edgedetect.cpp:153:67 | write     | Inferred     | 638    | VITIS_LOOP_142_4 | ../EdgedetectBaseline_host/src/edgedetect.cpp:142:27 |            |                                                                                        |
| m_axi_gmem   |            | ../EdgedetectBaseline_host/src/edgedetect.cpp:165:23 | read      | Fail         |        |                  |                                                      | 214-224    | Could not burst due to multiple potential reads to the same bundle in the same region. |
| m_axi_gmem   | image_gray | ../EdgedetectBaseline_host/src/edgedetect.cpp:170:14 | read      | Widened      | 4800   | VITIS_LOOP_167_2 | ../EdgedetectBaseline_host/src/edgedetect.cpp:167:27 |            |                                                                                        |
| m_axi_gmem   | image_gray | ../EdgedetectBaseline_host/src/edgedetect.cpp:170:14 | read      | Inferred     | 307200 | VITIS_LOOP_165_1 | ../EdgedetectBaseline_host/src/edgedetect.cpp:165:23 |            |                                                                                        |
| m_axi_gmem   | temp_buf   | ../EdgedetectBaseline_host/src/edgedetect.cpp:171:25 | read      | Widened      | 4800   | VITIS_LOOP_167_2 | ../EdgedetectBaseline_host/src/edgedetect.cpp:167:27 |            |                                                                                        |
| m_axi_gmem   | temp_buf   | ../EdgedetectBaseline_host/src/edgedetect.cpp:171:25 | read      | Inferred     | 307200 | VITIS_LOOP_165_1 | ../EdgedetectBaseline_host/src/edgedetect.cpp:165:23 |            |                                                                                        |
| m_axi_gmem   | output     | ../EdgedetectBaseline_host/src/edgedetect.cpp:173:33 | write     | Widened      | 4800   | VITIS_LOOP_167_2 | ../EdgedetectBaseline_host/src/edgedetect.cpp:167:27 |            |                                                                                        |
| m_axi_gmem   | output     | ../EdgedetectBaseline_host/src/edgedetect.cpp:173:33 | write     | Inferred     | 307200 | VITIS_LOOP_165_1 | ../EdgedetectBaseline_host/src/edgedetect.cpp:165:23 |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:180:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:180:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:181:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:181:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:182:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:182:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:183:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:183:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:184:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:184:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:185:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:185:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:186:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:186:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:187:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:187:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:188:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:188:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:193:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:193:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:194:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:194:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:195:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:195:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:196:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:196:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:197:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:197:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:198:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:198:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:199:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:199:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:200:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:200:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:201:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:201:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:206:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:206:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:207:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:207:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:208:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:208:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:209:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:209:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:210:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:210:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:211:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:211:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:212:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:212:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:213:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:213:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:214:15 | write     | Widen Fail   |        |                  |                                                      | 214-234    | Sequential access length is not divisible by 2                                         |
| m_axi_gmem   | filter     | ../EdgedetectBaseline_host/src/edgedetect.cpp:214:15 | write     | Inferred     | 9      |                  |                                                      |            |                                                                                        |
+--------------+------------+------------------------------------------------------+-----------+--------------+--------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------------------+-----+--------+------------------------------+-----------+-----------+---------+
| Name                                                     | DSP | Pragma | Variable                     | Op        | Impl      | Latency |
+----------------------------------------------------------+-----+--------+------------------------------+-----------+-----------+---------+
| + edgedetect                                             | 29  |        |                              |           |           |         |
|   icmp_ln49_fu_408_p2                                    |     |        | icmp_ln49                    | seteq     | auto      | 0       |
|   empty_52_fu_423_p2                                     |     |        | empty_52                     | add       | fabric    | 0       |
|   empty_54_fu_452_p2                                     |     |        | empty_54                     | add       | fabric    | 0       |
|   empty_56_fu_481_p2                                     |     |        | empty_56                     | add       | fabric    | 0       |
|   empty_58_fu_510_p2                                     |     |        | empty_58                     | add       | fabric    | 0       |
|   empty_60_fu_539_p2                                     |     |        | empty_60                     | add       | fabric    | 0       |
|   empty_62_fu_568_p2                                     |     |        | empty_62                     | add       | fabric    | 0       |
|   empty_64_fu_597_p2                                     |     |        | empty_64                     | add       | fabric    | 0       |
|   empty_66_fu_626_p2                                     |     |        | empty_66                     | add       | fabric    | 0       |
|   icmp_ln93_fu_659_p2                                    |     |        | icmp_ln93                    | seteq     | auto      | 0       |
|   icmp_ln137_fu_670_p2                                   |     |        | icmp_ln137                   | seteq     | auto      | 0       |
|  + edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2   | 14  |        |                              |           |           |         |
|    icmp_ln10_fu_325_p2                                   |     |        | icmp_ln10                    | seteq     | auto      | 0       |
|    add_ln10_fu_331_p2                                    |     |        | add_ln10                     | add       | fabric    | 0       |
|    icmp_ln13_fu_346_p2                                   |     |        | icmp_ln13                    | seteq     | auto      | 0       |
|    select_ln10_fu_352_p3                                 |     |        | select_ln10                  | select    | auto_sel  | 0       |
|    select_ln10_1_fu_360_p3                               |     |        | select_ln10_1                | select    | auto_sel  | 0       |
|    select_ln10_2_fu_991_p3                               |     |        | select_ln10_2                | select    | auto_sel  | 0       |
|    add_ln10_1_fu_368_p2                                  |     |        | add_ln10_1                   | add       | fabric    | 0       |
|    select_ln10_3_fu_374_p3                               |     |        | select_ln10_3                | select    | auto_sel  | 0       |
|    empty_fu_402_p2                                       |     |        | empty                        | sub       | fabric    | 0       |
|    add_ln15_fu_440_p2                                    |     |        | add_ln15                     | add       | fabric    | 0       |
|    add_ln15_1_fu_445_p2                                  |     |        | add_ln15_1                   | add       | fabric    | 0       |
|    lshr_ln15_fu_604_p2                                   |     |        | lshr_ln15                    | lshr      | auto_pipe | 0       |
|    add_ln15_2_fu_535_p2                                  |     |        | add_ln15_2                   | add       | fabric    | 0       |
|    lshr_ln15_1_fu_624_p2                                 |     |        | lshr_ln15_1                  | lshr      | auto_pipe | 0       |
|    add_ln15_3_fu_554_p2                                  |     |        | add_ln15_3                   | add       | fabric    | 0       |
|    lshr_ln15_2_fu_648_p2                                 |     |        | lshr_ln15_2                  | lshr      | auto_pipe | 0       |
|    add_ln18_fu_465_p2                                    |     |        | add_ln18                     | add       | fabric    | 0       |
|    sitodp_32ns_64_5_no_dsp_1_U5                          |     |        | conv19_i                     | sitodp    | auto      | 4       |
|    dmul_64ns_64ns_64_7_max_dsp_1_U4                      | 11  |        | mul20_i                      | dmul      | maxdsp    | 6       |
|    sitodp_32ns_64_5_no_dsp_1_U5                          |     |        | conv22_i                     | sitodp    | auto      | 4       |
|    dmul_64ns_64ns_64_7_max_dsp_1_U4                      | 11  |        | mul23_i                      | dmul      | maxdsp    | 6       |
|    dadd_64ns_64ns_64_8_full_dsp_1_U3                     | 3   |        | add24_i                      | dadd      | fulldsp   | 7       |
|    sitodp_32ns_64_5_no_dsp_1_U5                          |     |        | conv26_i                     | sitodp    | auto      | 4       |
|    dmul_64ns_64ns_64_7_max_dsp_1_U4                      | 11  |        | mul27_i                      | dmul      | maxdsp    | 6       |
|    dadd_64ns_64ns_64_8_full_dsp_1_U3                     | 3   |        | add28_i                      | dadd      | fulldsp   | 7       |
|    fptrunc_64ns_32_2_no_dsp_1_U1                         |     |        | gray                         | fptrunc   | auto      | 1       |
|    fpext_32ns_64_2_no_dsp_1_U2                           |     |        | dc                           | fpext     | auto      | 1       |
|    icmp_ln18_fu_710_p2                                   |     |        | icmp_ln18                    | setlt     | auto      | 0       |
|    icmp_ln24_fu_715_p2                                   |     |        | icmp_ln24                    | setgt     | auto      | 0       |
|    add_ln36_fu_742_p2                                    |     |        | add_ln36                     | add       | fabric    | 0       |
|    xs_sign_2_fu_770_p2                                   |     |        | xs_sign_2                    | and       | auto      | 0       |
|    xs_exp_2_fu_775_p3                                    |     |        | xs_exp_2                     | select    | auto_sel  | 0       |
|    xs_sig_2_fu_781_p3                                    |     |        | xs_sig_2                     | select    | auto_sel  | 0       |
|    xor_ln39_fu_787_p2                                    |     |        | xor_ln39                     | xor       | auto      | 0       |
|    xs_sig_3_fu_793_p2                                    |     |        | xs_sig_3                     | and       | auto      | 0       |
|    xor_ln18_fu_813_p2                                    |     |        | xor_ln18                     | xor       | auto      | 0       |
|    and_ln24_fu_819_p2                                    |     |        | and_ln24                     | and       | auto      | 0       |
|    or_ln24_fu_825_p2                                     |     |        | or_ln24                      | or        | auto      | 0       |
|    xor_ln24_fu_831_p2                                    |     |        | xor_ln24                     | xor       | auto      | 0       |
|    icmp_ln19_fu_837_p2                                   |     |        | icmp_ln19                    | setne     | auto      | 0       |
|    icmp_ln19_1_fu_842_p2                                 |     |        | icmp_ln19_1                  | setne     | auto      | 0       |
|    or_ln19_fu_847_p2                                     |     |        | or_ln19                      | or        | auto      | 0       |
|    and_ln19_fu_853_p2                                    |     |        | and_ln19                     | and       | auto      | 0       |
|    and_ln19_1_fu_858_p2                                  |     |        | and_ln19_1                   | and       | auto      | 0       |
|    sparsemux_9_3_64_1_1_U6                               |     |        | dc_1                         | sparsemux | auto      | 0       |
|    add_ln486_fu_932_p2                                   |     |        | add_ln486                    | add       | fabric    | 0       |
|    sub_ln71_fu_946_p2                                    |     |        | sub_ln71                     | sub       | fabric    | 0       |
|    select_ln71_fu_956_p3                                 |     |        | select_ln71                  | select    | auto_sel  | 0       |
|    lshr_ln71_fu_972_p2                                   |     |        | lshr_ln71                    | lshr      | auto_pipe | 0       |
|    shl_ln71_fu_998_p2                                    |     |        | shl_ln71                     | shl       | auto_pipe | 0       |
|    icmp_ln21_fu_471_p2                                   |     |        | icmp_ln21                    | seteq     | auto      | 0       |
|    select_ln71_1_fu_1012_p3                              |     |        | select_ln71_1                | select    | auto_sel  | 0       |
|    add_ln13_fu_477_p2                                    |     |        | add_ln13                     | add       | fabric    | 0       |
|    select_ln21_fu_1044_p3                                |     |        | select_ln21                  | select    | auto_sel  | 0       |
|  + edgedetect_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2   | 0   |        |                              |           |           |         |
|    icmp_ln41_fu_140_p2                                   |     |        | icmp_ln41                    | seteq     | auto      | 0       |
|    add_ln41_fu_146_p2                                    |     |        | add_ln41                     | add       | fabric    | 0       |
|    icmp_ln43_fu_158_p2                                   |     |        | icmp_ln43                    | seteq     | auto      | 0       |
|    select_ln31_fu_164_p3                                 |     |        | select_ln31                  | select    | auto_sel  | 0       |
|    add_ln41_1_fu_172_p2                                  |     |        | add_ln41_1                   | add       | fabric    | 0       |
|    select_ln41_fu_178_p3                                 |     |        | select_ln41                  | select    | auto_sel  | 0       |
|    empty_fu_198_p2                                       |     |        | empty                        | sub       | fabric    | 0       |
|    lshr_ln45_fu_283_p2                                   |     |        | lshr_ln45                    | lshr      | auto_pipe | 0       |
|    neg_fu_292_p2                                         |     |        | neg                          | sub       | fabric    | 0       |
|    abscond_fu_298_p2                                     |     |        | abscond                      | setne     | auto      | 0       |
|    abs_fu_304_p3                                         |     |        | abs                          | select    | auto_sel  | 0       |
|    normal_factor_fu_316_p2                               |     |        | normal_factor                | add       | fabric    | 0       |
|    add_ln43_fu_238_p2                                    |     |        | add_ln43                     | add       | fabric    | 0       |
|  + edgedetect_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4   | 5   |        |                              |           |           |         |
|    icmp_ln52_fu_615_p2                                   |     |        | icmp_ln52                    | seteq     | auto      | 0       |
|    add_ln52_fu_621_p2                                    |     |        | add_ln52                     | add       | fabric    | 0       |
|    icmp_ln54_fu_633_p2                                   |     |        | icmp_ln54                    | seteq     | auto      | 0       |
|    select_ln31_fu_639_p3                                 |     |        | select_ln31                  | select    | auto_sel  | 0       |
|    indvars_iv_next25_i_dup443_fu_647_p2                  |     |        | indvars_iv_next25_i_dup443   | add       | fabric    | 0       |
|    select_ln52_fu_653_p3                                 |     |        | select_ln52                  | select    | auto_sel  | 0       |
|    empty_fu_685_p2                                       |     |        | empty                        | add       | fabric    | 0       |
|    add_ln57_fu_695_p2                                    |     |        | add_ln57                     | add       | fabric    | 0       |
|    empty_36_fu_705_p2                                    |     |        | empty_36                     | add       | fabric    | 0       |
|    lshr_ln61_fu_1070_p2                                  |     |        | lshr_ln61                    | lshr      | auto_pipe | 0       |
|    lshr_ln61_1_fu_1082_p2                                |     |        | lshr_ln61_1                  | lshr      | auto_pipe | 0       |
|    add_ln61_fu_761_p2                                    |     |        | add_ln61                     | add       | fabric    | 0       |
|    lshr_ln61_2_fu_1105_p2                                |     |        | lshr_ln61_2                  | lshr      | auto_pipe | 0       |
|    lshr_ln61_3_fu_1117_p2                                |     |        | lshr_ln61_3                  | lshr      | auto_pipe | 0       |
|    add_ln61_1_fu_796_p2                                  |     |        | add_ln61_1                   | add       | fabric    | 0       |
|    lshr_ln61_4_fu_1150_p2                                |     |        | lshr_ln61_4                  | lshr      | auto_pipe | 0       |
|    lshr_ln61_5_fu_1162_p2                                |     |        | lshr_ln61_5                  | lshr      | auto_pipe | 0       |
|    tmp7_fu_831_p2                                        |     |        | tmp7                         | add       | fabric    | 0       |
|    empty_37_fu_840_p2                                    |     |        | empty_37                     | add       | fabric    | 0       |
|    lshr_ln61_6_fu_1191_p2                                |     |        | lshr_ln61_6                  | lshr      | auto_pipe | 0       |
|    lshr_ln61_7_fu_1203_p2                                |     |        | lshr_ln61_7                  | lshr      | auto_pipe | 0       |
|    add_ln61_2_fu_875_p2                                  |     |        | add_ln61_2                   | add       | fabric    | 0       |
|    lshr_ln61_8_fu_1226_p2                                |     |        | lshr_ln61_8                  | lshr      | auto_pipe | 0       |
|    lshr_ln61_9_fu_1238_p2                                |     |        | lshr_ln61_9                  | lshr      | auto_pipe | 0       |
|    add_ln61_3_fu_910_p2                                  |     |        | add_ln61_3                   | add       | fabric    | 0       |
|    lshr_ln61_10_fu_1270_p2                               |     |        | lshr_ln61_10                 | lshr      | auto_pipe | 0       |
|    lshr_ln61_11_fu_1294_p2                               |     |        | lshr_ln61_11                 | lshr      | auto_pipe | 0       |
|    tmp8_fu_945_p2                                        |     |        | tmp8                         | add       | fabric    | 0       |
|    empty_38_fu_954_p2                                    |     |        | empty_38                     | add       | fabric    | 0       |
|    lshr_ln61_12_fu_1317_p2                               |     |        | lshr_ln61_12                 | lshr      | auto_pipe | 0       |
|    lshr_ln61_13_fu_1326_p2                               |     |        | lshr_ln61_13                 | lshr      | auto_pipe | 0       |
|    add_ln61_4_fu_989_p2                                  |     |        | add_ln61_4                   | add       | fabric    | 0       |
|    lshr_ln61_14_fu_1348_p2                               |     |        | lshr_ln61_14                 | lshr      | auto_pipe | 0       |
|    lshr_ln61_15_fu_1360_p2                               |     |        | lshr_ln61_15                 | lshr      | auto_pipe | 0       |
|    add_ln61_5_fu_1024_p2                                 |     |        | add_ln61_5                   | add       | fabric    | 0       |
|    lshr_ln61_16_fu_1389_p2                               |     |        | lshr_ln61_16                 | lshr      | auto_pipe | 0       |
|    lshr_ln61_17_fu_1401_p2                               |     |        | lshr_ln61_17                 | lshr      | auto_pipe | 0       |
|    mul_8ns_8ns_16_1_1_U23                                |     |        | mul_ln61                     | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U28                    | 1   |        | mul_ln61_1                   | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U28                    | 1   |        | zext_ln61_26                 | zext      | dsp_slice | 3       |
|    mul_8ns_8ns_16_1_1_U21                                |     |        | mul_ln61_2                   | mul       | auto      | 0       |
|    mul_8ns_8ns_16_1_1_U20                                |     |        | mul_ln61_3                   | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U27                    | 1   |        | mul_ln61_4                   | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U27                    | 1   |        | zext_ln61_29                 | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U26                    | 1   |        | mul_ln61_5                   | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U26                    | 1   |        | zext_ln61_30                 | zext      | dsp_slice | 3       |
|    mul_8ns_8ns_16_1_1_U22                                |     |        | mul_ln61_6                   | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U29                    | 1   |        | mul_ln61_7                   | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U29                    | 1   |        | zext_ln61_32                 | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U25                    | 1   |        | mul_ln61_8                   | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U25                    | 1   |        | zext_ln61_33                 | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U25                    | 1   |        | add_ln61_6                   | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U26                    | 1   |        | add_ln61_7                   | add       | dsp_slice | 3       |
|    add_ln61_8_fu_1285_p2                                 |     |        | add_ln61_8                   | add       | fabric    | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U27                    | 1   |        | add_ln61_9                   | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U28                    | 1   |        | add_ln61_10                  | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U29                    | 1   |        | add_ln61_11                  | add       | dsp_slice | 3       |
|    add_ln61_12_fu_1434_p2                                |     |        | add_ln61_12                  | add       | fabric    | 0       |
|    sum_fu_1444_p2                                        |     |        | sum                          | add       | fabric    | 0       |
|    select_ln64_fu_1450_p3                                |     |        | select_ln64                  | select    | auto_sel  | 0       |
|    udiv_20ns_12ns_8_24_1_U24                             |     |        | udiv_ln64                    | udiv      | auto      | 23      |
|    icmp_ln64_fu_1474_p2                                  |     |        | icmp_ln64                    | setlt     | auto      | 0       |
|    xor_ln64_fu_1531_p2                                   |     |        | xor_ln64                     | xor       | auto      | 0       |
|    pixel_fu_1540_p3                                      |     |        | pixel                        | select    | auto_sel  | 0       |
|    add_ln65_fu_724_p2                                    |     |        | add_ln65                     | add       | fabric    | 0       |
|    add_ln65_3_fu_1491_p2                                 |     |        | add_ln65_3                   | add       | fabric    | 0       |
|    shl_ln65_fu_1515_p2                                   |     |        | shl_ln65                     | shl       | auto_pipe | 0       |
|    shl_ln65_2_fu_1563_p2                                 |     |        | shl_ln65_2                   | shl       | auto_pipe | 0       |
|  + edgedetect_Pipeline_VITIS_LOOP_85_1_VITIS_LOOP_87_2   | 0   |        |                              |           |           |         |
|    icmp_ln85_fu_140_p2                                   |     |        | icmp_ln85                    | seteq     | auto      | 0       |
|    add_ln85_fu_146_p2                                    |     |        | add_ln85                     | add       | fabric    | 0       |
|    icmp_ln87_fu_158_p2                                   |     |        | icmp_ln87                    | seteq     | auto      | 0       |
|    select_ln75_fu_164_p3                                 |     |        | select_ln75                  | select    | auto_sel  | 0       |
|    add_ln85_1_fu_172_p2                                  |     |        | add_ln85_1                   | add       | fabric    | 0       |
|    select_ln85_fu_178_p3                                 |     |        | select_ln85                  | select    | auto_sel  | 0       |
|    empty_fu_198_p2                                       |     |        | empty                        | sub       | fabric    | 0       |
|    lshr_ln89_fu_283_p2                                   |     |        | lshr_ln89                    | lshr      | auto_pipe | 0       |
|    neg2_fu_292_p2                                        |     |        | neg2                         | sub       | fabric    | 0       |
|    abscond3_fu_298_p2                                    |     |        | abscond3                     | setne     | auto      | 0       |
|    abs4_fu_304_p3                                        |     |        | abs4                         | select    | auto_sel  | 0       |
|    normal_factor_2_fu_316_p2                             |     |        | normal_factor_2              | add       | fabric    | 0       |
|    add_ln87_fu_238_p2                                    |     |        | add_ln87                     | add       | fabric    | 0       |
|  + edgedetect_Pipeline_VITIS_LOOP_96_3_VITIS_LOOP_98_4   | 5   |        |                              |           |           |         |
|    icmp_ln96_fu_615_p2                                   |     |        | icmp_ln96                    | seteq     | auto      | 0       |
|    add_ln96_fu_621_p2                                    |     |        | add_ln96                     | add       | fabric    | 0       |
|    icmp_ln98_fu_633_p2                                   |     |        | icmp_ln98                    | seteq     | auto      | 0       |
|    select_ln75_fu_639_p3                                 |     |        | select_ln75                  | select    | auto_sel  | 0       |
|    indvars_iv_next25_i33_dup449_fu_647_p2                |     |        | indvars_iv_next25_i33_dup449 | add       | fabric    | 0       |
|    select_ln96_fu_653_p3                                 |     |        | select_ln96                  | select    | auto_sel  | 0       |
|    empty_fu_685_p2                                       |     |        | empty                        | add       | fabric    | 0       |
|    add_ln101_fu_695_p2                                   |     |        | add_ln101                    | add       | fabric    | 0       |
|    empty_31_fu_705_p2                                    |     |        | empty_31                     | add       | fabric    | 0       |
|    lshr_ln105_fu_1070_p2                                 |     |        | lshr_ln105                   | lshr      | auto_pipe | 0       |
|    lshr_ln105_1_fu_1082_p2                               |     |        | lshr_ln105_1                 | lshr      | auto_pipe | 0       |
|    add_ln105_fu_761_p2                                   |     |        | add_ln105                    | add       | fabric    | 0       |
|    lshr_ln105_2_fu_1105_p2                               |     |        | lshr_ln105_2                 | lshr      | auto_pipe | 0       |
|    lshr_ln105_3_fu_1117_p2                               |     |        | lshr_ln105_3                 | lshr      | auto_pipe | 0       |
|    add_ln105_1_fu_796_p2                                 |     |        | add_ln105_1                  | add       | fabric    | 0       |
|    lshr_ln105_4_fu_1150_p2                               |     |        | lshr_ln105_4                 | lshr      | auto_pipe | 0       |
|    lshr_ln105_5_fu_1162_p2                               |     |        | lshr_ln105_5                 | lshr      | auto_pipe | 0       |
|    tmp20_fu_831_p2                                       |     |        | tmp20                        | add       | fabric    | 0       |
|    empty_32_fu_840_p2                                    |     |        | empty_32                     | add       | fabric    | 0       |
|    lshr_ln105_6_fu_1191_p2                               |     |        | lshr_ln105_6                 | lshr      | auto_pipe | 0       |
|    lshr_ln105_7_fu_1203_p2                               |     |        | lshr_ln105_7                 | lshr      | auto_pipe | 0       |
|    add_ln105_2_fu_875_p2                                 |     |        | add_ln105_2                  | add       | fabric    | 0       |
|    lshr_ln105_8_fu_1226_p2                               |     |        | lshr_ln105_8                 | lshr      | auto_pipe | 0       |
|    lshr_ln105_9_fu_1238_p2                               |     |        | lshr_ln105_9                 | lshr      | auto_pipe | 0       |
|    add_ln105_3_fu_910_p2                                 |     |        | add_ln105_3                  | add       | fabric    | 0       |
|    lshr_ln105_10_fu_1270_p2                              |     |        | lshr_ln105_10                | lshr      | auto_pipe | 0       |
|    lshr_ln105_11_fu_1294_p2                              |     |        | lshr_ln105_11                | lshr      | auto_pipe | 0       |
|    tmp21_fu_945_p2                                       |     |        | tmp21                        | add       | fabric    | 0       |
|    empty_33_fu_954_p2                                    |     |        | empty_33                     | add       | fabric    | 0       |
|    lshr_ln105_12_fu_1317_p2                              |     |        | lshr_ln105_12                | lshr      | auto_pipe | 0       |
|    lshr_ln105_13_fu_1326_p2                              |     |        | lshr_ln105_13                | lshr      | auto_pipe | 0       |
|    add_ln105_4_fu_989_p2                                 |     |        | add_ln105_4                  | add       | fabric    | 0       |
|    lshr_ln105_14_fu_1348_p2                              |     |        | lshr_ln105_14                | lshr      | auto_pipe | 0       |
|    lshr_ln105_15_fu_1360_p2                              |     |        | lshr_ln105_15                | lshr      | auto_pipe | 0       |
|    add_ln105_5_fu_1024_p2                                |     |        | add_ln105_5                  | add       | fabric    | 0       |
|    lshr_ln105_16_fu_1389_p2                              |     |        | lshr_ln105_16                | lshr      | auto_pipe | 0       |
|    lshr_ln105_17_fu_1401_p2                              |     |        | lshr_ln105_17                | lshr      | auto_pipe | 0       |
|    mul_8ns_8ns_16_1_1_U63                                |     |        | mul_ln105                    | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U68                    | 1   |        | mul_ln105_1                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U68                    | 1   |        | zext_ln105_26                | zext      | dsp_slice | 3       |
|    mul_8ns_8ns_16_1_1_U61                                |     |        | mul_ln105_2                  | mul       | auto      | 0       |
|    mul_8ns_8ns_16_1_1_U60                                |     |        | mul_ln105_3                  | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U67                    | 1   |        | mul_ln105_4                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U67                    | 1   |        | zext_ln105_29                | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U66                    | 1   |        | mul_ln105_5                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U66                    | 1   |        | zext_ln105_30                | zext      | dsp_slice | 3       |
|    mul_8ns_8ns_16_1_1_U62                                |     |        | mul_ln105_6                  | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U69                    | 1   |        | mul_ln105_7                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U69                    | 1   |        | zext_ln105_32                | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U65                    | 1   |        | mul_ln105_8                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U65                    | 1   |        | zext_ln105_33                | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U65                    | 1   |        | add_ln105_6                  | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U66                    | 1   |        | add_ln105_7                  | add       | dsp_slice | 3       |
|    add_ln105_8_fu_1285_p2                                |     |        | add_ln105_8                  | add       | fabric    | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U67                    | 1   |        | add_ln105_9                  | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U68                    | 1   |        | add_ln105_10                 | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U69                    | 1   |        | add_ln105_11                 | add       | dsp_slice | 3       |
|    add_ln105_12_fu_1434_p2                               |     |        | add_ln105_12                 | add       | fabric    | 0       |
|    sum_fu_1444_p2                                        |     |        | sum                          | add       | fabric    | 0       |
|    select_ln108_fu_1450_p3                               |     |        | select_ln108                 | select    | auto_sel  | 0       |
|    udiv_20ns_12ns_8_24_1_U64                             |     |        | udiv_ln108                   | udiv      | auto      | 23      |
|    icmp_ln108_fu_1474_p2                                 |     |        | icmp_ln108                   | setlt     | auto      | 0       |
|    xor_ln108_fu_1531_p2                                  |     |        | xor_ln108                    | xor       | auto      | 0       |
|    pixel_fu_1540_p3                                      |     |        | pixel                        | select    | auto_sel  | 0       |
|    add_ln109_fu_724_p2                                   |     |        | add_ln109                    | add       | fabric    | 0       |
|    add_ln109_3_fu_1491_p2                                |     |        | add_ln109_3                  | add       | fabric    | 0       |
|    shl_ln109_fu_1515_p2                                  |     |        | shl_ln109                    | shl       | auto_pipe | 0       |
|    shl_ln109_2_fu_1563_p2                                |     |        | shl_ln109_2                  | shl       | auto_pipe | 0       |
|  + edgedetect_Pipeline_VITIS_LOOP_129_1_VITIS_LOOP_131_2 | 0   |        |                              |           |           |         |
|    icmp_ln129_fu_140_p2                                  |     |        | icmp_ln129                   | seteq     | auto      | 0       |
|    add_ln129_fu_146_p2                                   |     |        | add_ln129                    | add       | fabric    | 0       |
|    icmp_ln131_fu_158_p2                                  |     |        | icmp_ln131                   | seteq     | auto      | 0       |
|    select_ln119_fu_164_p3                                |     |        | select_ln119                 | select    | auto_sel  | 0       |
|    add_ln129_1_fu_172_p2                                 |     |        | add_ln129_1                  | add       | fabric    | 0       |
|    select_ln129_fu_178_p3                                |     |        | select_ln129                 | select    | auto_sel  | 0       |
|    empty_fu_198_p2                                       |     |        | empty                        | sub       | fabric    | 0       |
|    lshr_ln133_fu_283_p2                                  |     |        | lshr_ln133                   | lshr      | auto_pipe | 0       |
|    neg5_fu_292_p2                                        |     |        | neg5                         | sub       | fabric    | 0       |
|    abscond6_fu_298_p2                                    |     |        | abscond6                     | setne     | auto      | 0       |
|    abs7_fu_304_p3                                        |     |        | abs7                         | select    | auto_sel  | 0       |
|    normal_factor_4_fu_316_p2                             |     |        | normal_factor_4              | add       | fabric    | 0       |
|    add_ln131_fu_238_p2                                   |     |        | add_ln131                    | add       | fabric    | 0       |
|  + edgedetect_Pipeline_VITIS_LOOP_140_3_VITIS_LOOP_142_4 | 5   |        |                              |           |           |         |
|    icmp_ln140_fu_615_p2                                  |     |        | icmp_ln140                   | seteq     | auto      | 0       |
|    add_ln140_fu_621_p2                                   |     |        | add_ln140                    | add       | fabric    | 0       |
|    icmp_ln142_fu_633_p2                                  |     |        | icmp_ln142                   | seteq     | auto      | 0       |
|    select_ln119_fu_639_p3                                |     |        | select_ln119                 | select    | auto_sel  | 0       |
|    indvars_iv_next25_i87_dup455_fu_647_p2                |     |        | indvars_iv_next25_i87_dup455 | add       | fabric    | 0       |
|    select_ln140_fu_653_p3                                |     |        | select_ln140                 | select    | auto_sel  | 0       |
|    empty_fu_685_p2                                       |     |        | empty                        | add       | fabric    | 0       |
|    add_ln145_fu_695_p2                                   |     |        | add_ln145                    | add       | fabric    | 0       |
|    empty_43_fu_705_p2                                    |     |        | empty_43                     | add       | fabric    | 0       |
|    lshr_ln149_fu_1070_p2                                 |     |        | lshr_ln149                   | lshr      | auto_pipe | 0       |
|    lshr_ln149_1_fu_1082_p2                               |     |        | lshr_ln149_1                 | lshr      | auto_pipe | 0       |
|    add_ln149_fu_761_p2                                   |     |        | add_ln149                    | add       | fabric    | 0       |
|    lshr_ln149_2_fu_1105_p2                               |     |        | lshr_ln149_2                 | lshr      | auto_pipe | 0       |
|    lshr_ln149_3_fu_1117_p2                               |     |        | lshr_ln149_3                 | lshr      | auto_pipe | 0       |
|    add_ln149_1_fu_796_p2                                 |     |        | add_ln149_1                  | add       | fabric    | 0       |
|    lshr_ln149_4_fu_1150_p2                               |     |        | lshr_ln149_4                 | lshr      | auto_pipe | 0       |
|    lshr_ln149_5_fu_1162_p2                               |     |        | lshr_ln149_5                 | lshr      | auto_pipe | 0       |
|    tmp33_fu_831_p2                                       |     |        | tmp33                        | add       | fabric    | 0       |
|    empty_44_fu_840_p2                                    |     |        | empty_44                     | add       | fabric    | 0       |
|    lshr_ln149_6_fu_1191_p2                               |     |        | lshr_ln149_6                 | lshr      | auto_pipe | 0       |
|    lshr_ln149_7_fu_1203_p2                               |     |        | lshr_ln149_7                 | lshr      | auto_pipe | 0       |
|    add_ln149_2_fu_875_p2                                 |     |        | add_ln149_2                  | add       | fabric    | 0       |
|    lshr_ln149_8_fu_1226_p2                               |     |        | lshr_ln149_8                 | lshr      | auto_pipe | 0       |
|    lshr_ln149_9_fu_1238_p2                               |     |        | lshr_ln149_9                 | lshr      | auto_pipe | 0       |
|    add_ln149_3_fu_910_p2                                 |     |        | add_ln149_3                  | add       | fabric    | 0       |
|    lshr_ln149_10_fu_1270_p2                              |     |        | lshr_ln149_10                | lshr      | auto_pipe | 0       |
|    lshr_ln149_11_fu_1294_p2                              |     |        | lshr_ln149_11                | lshr      | auto_pipe | 0       |
|    tmp34_fu_945_p2                                       |     |        | tmp34                        | add       | fabric    | 0       |
|    empty_45_fu_954_p2                                    |     |        | empty_45                     | add       | fabric    | 0       |
|    lshr_ln149_12_fu_1317_p2                              |     |        | lshr_ln149_12                | lshr      | auto_pipe | 0       |
|    lshr_ln149_13_fu_1326_p2                              |     |        | lshr_ln149_13                | lshr      | auto_pipe | 0       |
|    add_ln149_4_fu_989_p2                                 |     |        | add_ln149_4                  | add       | fabric    | 0       |
|    lshr_ln149_14_fu_1348_p2                              |     |        | lshr_ln149_14                | lshr      | auto_pipe | 0       |
|    lshr_ln149_15_fu_1360_p2                              |     |        | lshr_ln149_15                | lshr      | auto_pipe | 0       |
|    add_ln149_5_fu_1024_p2                                |     |        | add_ln149_5                  | add       | fabric    | 0       |
|    lshr_ln149_16_fu_1389_p2                              |     |        | lshr_ln149_16                | lshr      | auto_pipe | 0       |
|    lshr_ln149_17_fu_1401_p2                              |     |        | lshr_ln149_17                | lshr      | auto_pipe | 0       |
|    mul_8ns_8ns_16_1_1_U99                                |     |        | mul_ln149                    | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U104                   | 1   |        | mul_ln149_1                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U104                   | 1   |        | zext_ln149_26                | zext      | dsp_slice | 3       |
|    mul_8ns_8ns_16_1_1_U97                                |     |        | mul_ln149_2                  | mul       | auto      | 0       |
|    mul_8ns_8ns_16_1_1_U96                                |     |        | mul_ln149_3                  | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U103                   | 1   |        | mul_ln149_4                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U103                   | 1   |        | zext_ln149_29                | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U102                   | 1   |        | mul_ln149_5                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U102                   | 1   |        | zext_ln149_30                | zext      | dsp_slice | 3       |
|    mul_8ns_8ns_16_1_1_U98                                |     |        | mul_ln149_6                  | mul       | auto      | 0       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U105                   | 1   |        | mul_ln149_7                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U105                   | 1   |        | zext_ln149_32                | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U101                   | 1   |        | mul_ln149_8                  | mul       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U101                   | 1   |        | zext_ln149_33                | zext      | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U101                   | 1   |        | add_ln149_6                  | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U102                   | 1   |        | add_ln149_7                  | add       | dsp_slice | 3       |
|    add_ln149_8_fu_1285_p2                                |     |        | add_ln149_8                  | add       | fabric    | 0       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U103                   | 1   |        | add_ln149_9                  | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_16ns_17_4_1_U104                   | 1   |        | add_ln149_10                 | add       | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_17ns_18_4_1_U105                   | 1   |        | add_ln149_11                 | add       | dsp_slice | 3       |
|    add_ln149_12_fu_1434_p2                               |     |        | add_ln149_12                 | add       | fabric    | 0       |
|    sum_fu_1444_p2                                        |     |        | sum                          | add       | fabric    | 0       |
|    select_ln152_fu_1450_p3                               |     |        | select_ln152                 | select    | auto_sel  | 0       |
|    udiv_20ns_12ns_8_24_1_U100                            |     |        | udiv_ln152                   | udiv      | auto      | 23      |
|    icmp_ln152_fu_1474_p2                                 |     |        | icmp_ln152                   | setlt     | auto      | 0       |
|    xor_ln152_fu_1531_p2                                  |     |        | xor_ln152                    | xor       | auto      | 0       |
|    pixel_fu_1540_p3                                      |     |        | pixel                        | select    | auto_sel  | 0       |
|    add_ln153_fu_724_p2                                   |     |        | add_ln153                    | add       | fabric    | 0       |
|    add_ln153_3_fu_1491_p2                                |     |        | add_ln153_3                  | add       | fabric    | 0       |
|    shl_ln153_fu_1515_p2                                  |     |        | shl_ln153                    | shl       | auto_pipe | 0       |
|    shl_ln153_2_fu_1563_p2                                |     |        | shl_ln153_2                  | shl       | auto_pipe | 0       |
|  + edgedetect_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2 | 0   |        |                              |           |           |         |
|    icmp_ln165_fu_243_p2                                  |     |        | icmp_ln165                   | seteq     | auto      | 0       |
|    add_ln165_fu_249_p2                                   |     |        | add_ln165                    | add       | fabric    | 0       |
|    icmp_ln167_fu_261_p2                                  |     |        | icmp_ln167                   | seteq     | auto      | 0       |
|    select_ln160_fu_267_p3                                |     |        | select_ln160                 | select    | auto_sel  | 0       |
|    select_ln160_1_fu_419_p3                              |     |        | select_ln160_1               | select    | auto_sel  | 0       |
|    select_ln160_2_fu_426_p3                              |     |        | select_ln160_2               | select    | auto_sel  | 0       |
|    select_ln160_3_fu_433_p3                              |     |        | select_ln160_3               | select    | auto_sel  | 0       |
|    add_ln165_1_fu_275_p2                                 |     |        | add_ln165_1                  | add       | fabric    | 0       |
|    select_ln165_fu_281_p3                                |     |        | select_ln165                 | select    | auto_sel  | 0       |
|    icmp_ln170_fu_347_p2                                  |     |        | icmp_ln170                   | seteq     | auto      | 0       |
|    add_ln170_1_fu_353_p2                                 |     |        | add_ln170_1                  | add       | fabric    | 0       |
|    add_ln171_fu_358_p2                                   |     |        | add_ln171                    | add       | fabric    | 0       |
|    neg8_fu_462_p2                                        |     |        | neg8                         | sub       | fabric    | 0       |
|    abscond9_fu_468_p2                                    |     |        | abscond9                     | setne     | auto      | 0       |
|    temp1_fu_474_p3                                       |     |        | temp1                        | select    | auto_sel  | 0       |
|    neg11_fu_496_p2                                       |     |        | neg11                        | sub       | fabric    | 0       |
|    abscond12_fu_502_p2                                   |     |        | abscond12                    | setne     | auto      | 0       |
|    temp2_fu_508_p3                                       |     |        | temp2                        | select    | auto_sel  | 0       |
|    icmp_ln172_fu_516_p2                                  |     |        | icmp_ln172                   | setgt     | auto      | 0       |
|    temp3_fu_522_p3                                       |     |        | temp3                        | select    | auto_sel  | 0       |
|    icmp_ln173_fu_530_p2                                  |     |        | icmp_ln173                   | setgt     | auto      | 0       |
|    icmp_ln173_1_fu_363_p2                                |     |        | icmp_ln173_1                 | seteq     | auto      | 0       |
|    add_ln167_fu_369_p2                                   |     |        | add_ln167                    | add       | fabric    | 0       |
|    select_ln173_fu_557_p3                                |     |        | select_ln173                 | select    | auto_sel  | 0       |
+----------------------------------------------------------+-----+--------+------------------------------+-----------+-----------+---------+


================================================================
== Storage Report
================================================================
+--------------------------------------------------------+-----------+-----------+------+------+--------+------------+------+---------+------------------+
| Name                                                   | Usage     | Type      | BRAM | URAM | Pragma | Variable   | Impl | Latency | Bitwidth, Depth, |
|                                                        |           |           |      |      |        |            |      |         | Banks            |
+--------------------------------------------------------+-----------+-----------+------+------+--------+------------+------+---------+------------------+
| + edgedetect                                           |           |           | 60   | 0    |        |            |      |         |                  |
|   control_s_axi_U                                      | interface | s_axilite |      |      |        |            |      |         |                  |
|   gmem_m_axi_U                                         | interface | m_axi     | 58   |      |        |            |      |         |                  |
|  + edgedetect_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2 |           |           | 2    | 0    |        |            |      |         |                  |
|    mask_table_U                                        | rom_1p    |           | 2    |      |        | mask_table | auto | 1       | 52, 64, 1        |
+--------------------------------------------------------+-----------+-----------+------+------+--------+------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+--------------------------------------------------------------------+
| Type     | Options | Location                                                           |
+----------+---------+--------------------------------------------------------------------+
| pipeline |         | ../EdgedetectBaseline_host/src/edgedetect.cpp:169 in combthreshold |
+----------+---------+--------------------------------------------------------------------+


