// Seed: 805745330
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  wire  id_5;
  logic id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd56,
    parameter id_1 = 32'd73
) (
    output supply1 _id_0,
    input supply0 _id_1,
    input supply0 id_2,
    output wor id_3,
    output supply1 id_4
);
  wire [~  id_1 : ""] id_6;
  logic [id_0 : id_1] id_7;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_6,
      id_6
  );
endmodule
