Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/TTVM/KT2_Du/test_isim_beh.exe -prj C:/TTVM/KT2_Du/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/TTVM/KT2_Du/xung1hz.v" into library work
Analyzing Verilog file "C:/TTVM/KT2_Du/xung0_5hz.v" into library work
Analyzing Verilog file "C:/TTVM/KT2_Du/sangdan_tatdan2led.v" into library work
Analyzing Verilog file "C:/TTVM/KT2_Du/sangchay2led.v" into library work
Analyzing Verilog file "C:/TTVM/KT2_Du/main.v" into library work
Analyzing Verilog file "C:/TTVM/KT2_Du/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/TTVM/KT2_Du/main.v" Line 35: Size mismatch in connection of port <led>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/TTVM/KT2_Du/main.v" Line 36: Size mismatch in connection of port <led>. Formal port size is 8-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module xung1hz
Compiling module xung0_5hz
Compiling module sangchay2led
Compiling module sangdan_tatdan2led
Compiling module main
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\test_isim_beh.exe.sim\libPortability.dll".
Compiled 7 Verilog Units
Built simulation executable C:/TTVM/KT2_Du/test_isim_beh.exe
Fuse Memory Usage: 28188 KB
Fuse CPU Usage: 311 ms
