
*** Running vivado
    with args -log vend.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vend.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vend.tcl -notrace
Command: synth_design -top vend -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 359.707 ; gain = 96.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vend' [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend.sv:3]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/counter.sv:23]
	Parameter v bound to: 25000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'en_clock' [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/en_clock.sv:23]
	Parameter SOURCE_FREQ bound to: 25000000 - type: integer 
	Parameter TARGET_FREQ bound to: 1000 - type: integer 
	Parameter v bound to: 25000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'en_clock' (1#1) [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/en_clock.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pos_detect' [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/pos_detect.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pos_detect' (2#1) [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/pos_detect.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/counter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'vend_FSM' [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend_FSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend_FSM.sv:46]
WARNING: [Synth 8-87] always_comb on 'nextstate_reg[3]' did not result in combinational logic [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend_FSM.sv:48]
WARNING: [Synth 8-87] always_comb on 'nextstate_reg[2]' did not result in combinational logic [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend_FSM.sv:48]
WARNING: [Synth 8-87] always_comb on 'nextstate_reg[1]' did not result in combinational logic [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend_FSM.sv:48]
WARNING: [Synth 8-87] always_comb on 'nextstate_reg[0]' did not result in combinational logic [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend_FSM.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'vend_FSM' (4#1) [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend_FSM.sv:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd_0' [D:/MyCodes/vivado/vend_machine/vend_machine.runs/synth_1/.Xil/Vivado-26184-DESKTOP-F9B13MH/realtime/bin2bcd_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd_0' (5#1) [D:/MyCodes/vivado/vend_machine/vend_machine.runs/synth_1/.Xil/Vivado-26184-DESKTOP-F9B13MH/realtime/bin2bcd_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'x7seg' [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/x7seg.sv:23]
INFO: [Synth 8-6157] synthesizing module 'x7seg_a' [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/x7seg_a.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'x7seg_a' (6#1) [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/x7seg_a.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'x7seg' (7#1) [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/x7seg.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'vend' (8#1) [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 413.457 ; gain = 150.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 413.457 ; gain = 150.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 413.457 ; gain = 150.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'bin2bcd_change'
Finished Parsing XDC File [d:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'bin2bcd_change'
Parsing XDC File [d:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'bin2bcd_price'
Finished Parsing XDC File [d:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'bin2bcd_price'
Parsing XDC File [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vend_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vend_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 739.773 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 739.773 ; gain = 476.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 739.773 ; gain = 476.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bin2bcd_change. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bin2bcd_price. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 739.773 ; gain = 476.711
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sec" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "reset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'state_reg[2][3:0]' into 'state_reg[3][3:0]' [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend_FSM.sv:40]
INFO: [Synth 8-4471] merging register 'state_reg[1][3:0]' into 'state_reg[3][3:0]' [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend_FSM.sv:40]
WARNING: [Synth 8-6014] Unused sequential element state_reg[2] was removed.  [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend_FSM.sv:40]
WARNING: [Synth 8-6014] Unused sequential element state_reg[1] was removed.  [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend_FSM.sv:40]
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "open" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "change" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "price" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg[0]' [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend_FSM.sv:48]
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg[3]' [D:/MyCodes/vivado/vend_machine/vend_machine.srcs/sources_1/new/vend_FSM.sv:48]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 739.773 ; gain = 476.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module en_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pos_detect 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module vend_FSM 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module x7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cnter/_en_clock_/en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'FSM/price_reg[1]' (FD) to 'FSM/price_reg[3]'
INFO: [Synth 8-3886] merging instance 'FSM/change_reg[0]' (FD) to 'FSM/change_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FSM/change_reg[1] )
INFO: [Synth 8-3886] merging instance 'FSM/nextstate_reg[3][3]' (LD) to 'FSM/nextstate_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'FSM/nextstate_reg[3][2]' (LD) to 'FSM/nextstate_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'FSM/nextstate_reg[3][1]' (LD) to 'FSM/nextstate_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'FSM/nextstate_reg[3][0]' (LD) to 'FSM/nextstate_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FSM/nextstate_reg[0][3] )
WARNING: [Synth 8-3332] Sequential element (FSM/change_reg[1]) is unused and will be removed from module vend.
WARNING: [Synth 8-3332] Sequential element (FSM/state_reg[0][3]) is unused and will be removed from module vend.
WARNING: [Synth 8-3332] Sequential element (FSM/state_reg[3][3]) is unused and will be removed from module vend.
WARNING: [Synth 8-3332] Sequential element (FSM/state_reg[3][2]) is unused and will be removed from module vend.
WARNING: [Synth 8-3332] Sequential element (FSM/state_reg[3][1]) is unused and will be removed from module vend.
WARNING: [Synth 8-3332] Sequential element (FSM/state_reg[3][0]) is unused and will be removed from module vend.
WARNING: [Synth 8-3332] Sequential element (FSM/nextstate_reg[0][3]) is unused and will be removed from module vend.
INFO: [Synth 8-3886] merging instance 'FSM/price_reg[4]' (FD) to 'FSM/change_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 739.773 ; gain = 476.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 739.773 ; gain = 476.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 739.773 ; gain = 476.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 746.160 ; gain = 483.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 746.160 ; gain = 483.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 746.160 ; gain = 483.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 746.160 ; gain = 483.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 746.160 ; gain = 483.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 746.160 ; gain = 483.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 746.160 ; gain = 483.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bin2bcd_0     |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |bin2bcd_0    |     1|
|2     |bin2bcd_0__1 |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |    11|
|5     |LUT1         |     3|
|6     |LUT2         |    26|
|7     |LUT3         |     9|
|8     |LUT4         |    16|
|9     |LUT5         |     6|
|10    |LUT6         |    12|
|11    |FDRE         |    73|
|12    |LD           |     3|
|13    |IBUF         |     4|
|14    |OBUF         |    13|
+------+-------------+------+

Report Instance Areas: 
+------+------------------+-------------+------+
|      |Instance          |Module       |Cells |
+------+------------------+-------------+------+
|1     |top               |             |   193|
|2     |  FSM             |vend_FSM     |    19|
|3     |  cnter           |counter      |   113|
|4     |    _en_clock_    |en_clock     |    25|
|5     |    detect_coin10 |pos_detect   |     5|
|6     |    detect_coin5  |pos_detect_0 |     3|
|7     |  x7seg1          |x7seg        |    27|
|8     |    _x7seg_a_     |x7seg_a      |     7|
+------+------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 746.160 ; gain = 483.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 746.160 ; gain = 156.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 746.160 ; gain = 483.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 758.293 ; gain = 506.766
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/MyCodes/vivado/vend_machine/vend_machine.runs/synth_1/vend.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vend_utilization_synth.rpt -pb vend_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 758.293 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 12 15:17:17 2022...
