<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='738' ll='744' type='const llvm::TargetRegisterClass * llvm::TargetRegisterInfo::getLargestLegalSuperClass(const llvm::TargetRegisterClass * RC, const llvm::MachineFunction &amp; ) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='734'>/// Returns the largest super class of RC that is legal to use in the current
  /// sub-target and has the same spill size.
  /// The returned register class can be used to create virtual registers which
  /// means that all its registers can be copied and spilled.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='126' u='c' c='_ZN4llvm19MachineRegisterInfo17recomputeRegClassENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1914' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2095' u='c' c='_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='148' u='c' c='_ZNK4llvm17RegisterClassInfo7computeEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='4399' u='c' c='_ZNK4llvm11SIInstrInfo17isLegalRegOperandERKNS_19MachineRegisterInfoERKNS_13MCOperandInfoERKNS_14MachineOperandE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='245' c='_ZNK4llvm19ARMBaseRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRRegisterInfo.cpp' l='86' c='_ZNK4llvm15AVRRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='445' c='_ZNK4llvm15PPCRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='472' u='c' c='_ZNK4llvm15PPCRegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86RegisterInfo.cpp' l='108' c='_ZNK4llvm15X86RegisterInfo25getLargestLegalSuperClassEPKNS_19TargetRegisterClassERKNS_15MachineFunctionE'/>
