`define STATE_IDLE                  4'b0000
`define STATE_SRAM_WRITE            4'b0001
`define STATE_SRAM_READ             4'b0010
`define STATE_UART_WRITE_0          4'b0011
`define STATE_UART_WRITE_1          4'b0100
`define STATE_UART_READ_0           4'b0101
`define STATE_UART_READ_1           4'b0110
`define STATE_FINISHED              4'b0111
