// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_process_word_Pipeline_VITIS_LOOP_142_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        zext_ln125,
        word_buffer_m_address0,
        word_buffer_m_ce0,
        word_buffer_m_q0,
        word_buffer_m_address1,
        word_buffer_m_ce1,
        word_buffer_m_q1,
        line_buffer_m_0_address0,
        line_buffer_m_0_ce0,
        line_buffer_m_0_we0,
        line_buffer_m_0_d0,
        line_buffer_m_0_address1,
        line_buffer_m_0_ce1,
        line_buffer_m_0_we1,
        line_buffer_m_0_d1,
        line_buffer_m_1_address0,
        line_buffer_m_1_ce0,
        line_buffer_m_1_we0,
        line_buffer_m_1_d0,
        line_buffer_m_1_address1,
        line_buffer_m_1_ce1,
        line_buffer_m_1_we1,
        line_buffer_m_1_d1,
        rhs,
        lb_address0,
        lb_ce0,
        lb_q0,
        rb_address0,
        rb_ce0,
        rb_q0,
        first_wrd,
        old_word_buffer_m_address0,
        old_word_buffer_m_ce0,
        old_word_buffer_m_q0,
        old_word_buffer_m_address1,
        old_word_buffer_m_ce1,
        old_word_buffer_m_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 10'd1;
parameter    ap_ST_fsm_pp0_stage1 = 10'd2;
parameter    ap_ST_fsm_pp0_stage2 = 10'd4;
parameter    ap_ST_fsm_pp0_stage3 = 10'd8;
parameter    ap_ST_fsm_pp0_stage4 = 10'd16;
parameter    ap_ST_fsm_pp0_stage5 = 10'd32;
parameter    ap_ST_fsm_pp0_stage6 = 10'd64;
parameter    ap_ST_fsm_pp0_stage7 = 10'd128;
parameter    ap_ST_fsm_pp0_stage8 = 10'd256;
parameter    ap_ST_fsm_pp0_stage9 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [3:0] zext_ln125;
output  [7:0] word_buffer_m_address0;
output   word_buffer_m_ce0;
input  [1:0] word_buffer_m_q0;
output  [7:0] word_buffer_m_address1;
output   word_buffer_m_ce1;
input  [1:0] word_buffer_m_q1;
output  [7:0] line_buffer_m_0_address0;
output   line_buffer_m_0_ce0;
output   line_buffer_m_0_we0;
output  [1:0] line_buffer_m_0_d0;
output  [7:0] line_buffer_m_0_address1;
output   line_buffer_m_0_ce1;
output   line_buffer_m_0_we1;
output  [1:0] line_buffer_m_0_d1;
output  [7:0] line_buffer_m_1_address0;
output   line_buffer_m_1_ce0;
output   line_buffer_m_1_we0;
output  [1:0] line_buffer_m_1_d0;
output  [7:0] line_buffer_m_1_address1;
output   line_buffer_m_1_ce1;
output   line_buffer_m_1_we1;
output  [1:0] line_buffer_m_1_d1;
input  [4:0] rhs;
output  [2:0] lb_address0;
output   lb_ce0;
input  [0:0] lb_q0;
output  [2:0] rb_address0;
output   rb_ce0;
input  [0:0] rb_q0;
input  [0:0] first_wrd;
output  [7:0] old_word_buffer_m_address0;
output   old_word_buffer_m_ce0;
input  [1:0] old_word_buffer_m_q0;
output  [7:0] old_word_buffer_m_address1;
output   old_word_buffer_m_ce1;
input  [1:0] old_word_buffer_m_q1;

reg ap_idle;
reg[7:0] word_buffer_m_address0;
reg word_buffer_m_ce0;
reg[7:0] word_buffer_m_address1;
reg word_buffer_m_ce1;
reg[7:0] line_buffer_m_0_address0;
reg line_buffer_m_0_ce0;
reg line_buffer_m_0_we0;
reg[1:0] line_buffer_m_0_d0;
reg[7:0] line_buffer_m_0_address1;
reg line_buffer_m_0_ce1;
reg line_buffer_m_0_we1;
reg[1:0] line_buffer_m_0_d1;
reg[7:0] line_buffer_m_1_address0;
reg line_buffer_m_1_ce0;
reg line_buffer_m_1_we0;
reg[1:0] line_buffer_m_1_d0;
reg[7:0] line_buffer_m_1_address1;
reg line_buffer_m_1_ce1;
reg line_buffer_m_1_we1;
reg[1:0] line_buffer_m_1_d1;
reg lb_ce0;
reg rb_ce0;
reg[7:0] old_word_buffer_m_address0;
reg old_word_buffer_m_ce0;
reg[7:0] old_word_buffer_m_address1;
reg old_word_buffer_m_ce1;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state17_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_subdone;
reg   [0:0] icmp_ln1027_reg_1174;
reg    ap_condition_exit_pp0_iter0_stage6;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_subdone;
reg   [1:0] storemerge_reg_605;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state13_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] tmp_21_reg_1222;
wire   [0:0] first_wrd_read_reg_1168;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state15_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire   [0:0] first_wrd_read_read_fu_86_p2;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln1027_fu_645_p2;
wire   [7:0] add_ln165_1_fu_693_p2;
reg   [7:0] add_ln165_1_reg_1178;
reg   [7:0] word_buffer_m_addr_reg_1190;
reg   [7:0] word_buffer_m_addr_10_reg_1195;
reg   [7:0] line_buffer_m_0_addr_3_reg_1200;
reg   [7:0] line_buffer_m_0_addr_5_reg_1206;
reg   [7:0] line_buffer_m_1_addr_reg_1212;
reg   [7:0] line_buffer_m_1_addr_4_reg_1217;
wire   [0:0] tmp_21_fu_739_p3;
wire   [7:0] add_ln149_1_fu_781_p2;
reg   [7:0] add_ln149_1_reg_1236;
wire   [7:0] add_ln156_1_fu_849_p2;
reg   [7:0] add_ln156_1_reg_1258;
reg   [7:0] word_buffer_m_addr_1_reg_1280;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state12_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [7:0] word_buffer_m_addr_13_reg_1285;
reg   [7:0] word_buffer_m_addr_16_reg_1290;
reg   [7:0] line_buffer_m_0_addr_4_reg_1295;
reg   [7:0] line_buffer_m_0_addr_7_reg_1300;
reg   [7:0] line_buffer_m_0_addr_9_reg_1306;
reg   [7:0] line_buffer_m_1_addr_3_reg_1312;
reg   [7:0] line_buffer_m_1_addr_6_reg_1317;
reg   [7:0] line_buffer_m_1_addr_8_reg_1322;
reg   [0:0] lb_load_reg_1327;
reg   [0:0] rb_load_reg_1334;
reg   [7:0] word_buffer_m_addr_11_reg_1365;
reg   [7:0] line_buffer_m_0_addr_6_reg_1370;
reg   [7:0] line_buffer_m_1_addr_5_reg_1375;
reg   [7:0] word_buffer_m_addr_14_reg_1400;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state14_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
reg   [7:0] line_buffer_m_0_addr_8_reg_1405;
reg   [7:0] line_buffer_m_1_addr_7_reg_1410;
reg   [7:0] word_buffer_m_addr_17_reg_1440;
reg   [7:0] line_buffer_m_0_addr_10_reg_1445;
reg   [7:0] line_buffer_m_1_addr_9_reg_1450;
wire   [0:0] or_ln159_fu_1092_p2;
reg   [0:0] or_ln159_reg_1470;
reg   [7:0] word_buffer_m_addr_18_reg_1474;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state16_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
reg   [7:0] line_buffer_m_1_addr_10_reg_1479;
reg   [7:0] word_buffer_m_addr_15_reg_1484;
wire    ap_block_pp0_stage9_11001;
reg   [7:0] line_buffer_m_0_addr_1_reg_1499;
reg   [7:0] line_buffer_m_1_addr_11_reg_1504;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [1:0] ap_phi_reg_pp0_iter0_ref_tmp152_0_1_reg_557;
reg   [1:0] ap_phi_reg_pp0_iter0_ref_tmp152_0_3_reg_569;
reg   [1:0] ap_phi_reg_pp0_iter0_ref_tmp152_0_5_reg_581;
reg   [1:0] ap_phi_reg_pp0_iter0_ref_tmp152_0_7_reg_593;
reg   [1:0] ap_phi_reg_pp0_iter0_storemerge_reg_605;
reg   [1:0] ap_phi_reg_pp0_iter1_storemerge_reg_605;
wire   [63:0] zext_ln165_3_fu_705_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln165_5_fu_718_p1;
wire   [63:0] bank_V_2_cast_fu_657_p1;
wire   [63:0] zext_ln149_3_fu_793_p1;
wire   [63:0] zext_ln149_4_fu_804_p1;
wire   [63:0] zext_ln156_3_fu_861_p1;
wire   [63:0] zext_ln156_4_fu_872_p1;
wire   [63:0] zext_ln165_4_fu_887_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln165_7_fu_899_p1;
wire   [63:0] zext_ln165_9_fu_911_p1;
wire   [63:0] zext_ln149_5_fu_923_p1;
wire   [63:0] zext_ln149_6_fu_933_p1;
wire   [63:0] zext_ln156_5_fu_943_p1;
wire   [63:0] zext_ln156_6_fu_953_p1;
wire   [63:0] zext_ln165_6_fu_963_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln149_7_fu_975_p1;
wire   [63:0] zext_ln149_8_fu_985_p1;
wire   [63:0] zext_ln156_7_fu_995_p1;
wire   [63:0] zext_ln156_8_fu_1005_p1;
wire   [63:0] zext_ln165_8_fu_1015_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln149_9_fu_1027_p1;
wire   [63:0] zext_ln149_10_fu_1037_p1;
wire   [63:0] zext_ln156_9_fu_1047_p1;
wire   [63:0] zext_ln156_10_fu_1057_p1;
wire   [63:0] zext_ln165_10_fu_1067_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln149_2_fu_1074_p1;
wire   [63:0] zext_ln156_2_fu_1078_p1;
wire   [63:0] zext_ln159_fu_1087_p1;
wire   [63:0] zext_ln165_2_fu_1096_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln152_fu_1107_p1;
wire   [63:0] zext_ln169_fu_1138_p1;
wire    ap_block_pp0_stage9;
reg   [3:0] bank_V_fu_82;
wire   [3:0] add_ln840_fu_651_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_bank_V_1;
wire    ap_block_pp0_stage6_11001;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_block_pp0_stage8;
wire   [1:0] select_ln168_fu_1112_p3;
wire   [1:0] select_ln158_fu_1124_p3;
wire   [1:0] select_ln168_1_fu_1145_p3;
wire   [1:0] select_ln169_fu_1153_p3;
wire   [4:0] zext_ln125_cast_fu_633_p1;
wire   [4:0] zext_ln165_fu_663_p1;
wire   [4:0] add_ln165_fu_667_p2;
wire   [5:0] tmp_fu_681_p3;
wire   [7:0] p_shl8_fu_673_p3;
wire   [7:0] zext_ln165_1_fu_689_p1;
wire   [7:0] or_ln165_fu_699_p2;
wire   [7:0] add_ln165_3_fu_712_p2;
wire   [2:0] lhs_fu_725_p1;
wire   [5:0] zext_ln186_fu_729_p1;
wire   [5:0] rhs_cast_fu_629_p1;
wire   [5:0] ret_V_fu_733_p2;
wire   [2:0] trunc_ln149_fu_747_p1;
wire   [4:0] zext_ln149_fu_751_p1;
wire   [4:0] add_ln149_fu_755_p2;
wire   [5:0] tmp_23_fu_769_p3;
wire   [7:0] p_shl2_fu_761_p3;
wire   [7:0] zext_ln149_1_fu_777_p1;
wire   [7:0] or_ln149_fu_787_p2;
wire   [7:0] add_ln149_2_fu_798_p2;
wire   [3:0] empty_fu_809_p1;
wire   [3:0] add_i_i191_fu_813_p2;
wire   [4:0] zext_ln156_fu_819_p1;
wire   [4:0] add_ln156_fu_823_p2;
wire   [5:0] tmp_22_fu_837_p3;
wire   [7:0] p_shl_fu_829_p3;
wire   [7:0] zext_ln156_1_fu_845_p1;
wire   [7:0] or_ln156_fu_855_p2;
wire   [7:0] add_ln156_2_fu_866_p2;
wire   [7:0] add_ln165_2_fu_882_p2;
wire   [7:0] add_ln165_5_fu_894_p2;
wire   [7:0] add_ln165_7_fu_906_p2;
wire   [7:0] add_ln149_3_fu_918_p2;
wire   [7:0] add_ln149_4_fu_928_p2;
wire   [7:0] add_ln156_3_fu_938_p2;
wire   [7:0] add_ln156_4_fu_948_p2;
wire   [7:0] add_ln165_4_fu_958_p2;
wire   [7:0] add_ln149_5_fu_970_p2;
wire   [7:0] add_ln149_6_fu_980_p2;
wire   [7:0] add_ln156_5_fu_990_p2;
wire   [7:0] add_ln156_6_fu_1000_p2;
wire   [7:0] add_ln165_6_fu_1010_p2;
wire   [7:0] add_ln149_7_fu_1022_p2;
wire   [7:0] add_ln149_8_fu_1032_p2;
wire   [7:0] add_ln156_7_fu_1042_p2;
wire   [7:0] add_ln156_8_fu_1052_p2;
wire   [7:0] add_ln165_8_fu_1062_p2;
wire   [7:0] add_ln159_fu_1082_p2;
wire   [7:0] add_ln152_fu_1102_p2;
wire   [0:0] or_ln158_fu_1120_p2;
wire   [7:0] add_ln169_fu_1133_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [9:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1089;
reg    ap_condition_1094;
reg    ap_condition_1099;
reg    ap_condition_1104;
reg    ap_condition_1107;
reg    ap_condition_1103;
reg    ap_condition_1112;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage6),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage6)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage9_subdone) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1094)) begin
            ap_phi_reg_pp0_iter0_ref_tmp152_0_1_reg_557 <= 2'd0;
        end else if ((1'b1 == ap_condition_1089)) begin
            ap_phi_reg_pp0_iter0_ref_tmp152_0_1_reg_557 <= old_word_buffer_m_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if ((1'b1 == ap_condition_1094)) begin
            ap_phi_reg_pp0_iter0_ref_tmp152_0_3_reg_569 <= 2'd0;
        end else if ((1'b1 == ap_condition_1099)) begin
            ap_phi_reg_pp0_iter0_ref_tmp152_0_3_reg_569 <= old_word_buffer_m_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1103)) begin
        if ((1'b1 == ap_condition_1107)) begin
            ap_phi_reg_pp0_iter0_ref_tmp152_0_5_reg_581 <= 2'd0;
        end else if ((1'b1 == ap_condition_1104)) begin
            ap_phi_reg_pp0_iter0_ref_tmp152_0_5_reg_581 <= old_word_buffer_m_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1103)) begin
        if ((1'b1 == ap_condition_1107)) begin
            ap_phi_reg_pp0_iter0_ref_tmp152_0_7_reg_593 <= 2'd0;
        end else if ((1'b1 == ap_condition_1112)) begin
            ap_phi_reg_pp0_iter0_ref_tmp152_0_7_reg_593 <= old_word_buffer_m_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_21_reg_1222 == 1'd0) & (rb_q0 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (or_ln159_fu_1092_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_21_reg_1222 == 1'd1)))) begin
        ap_phi_reg_pp0_iter0_storemerge_reg_605 <= 2'd0;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (or_ln159_reg_1470 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_21_reg_1222 == 1'd1))) begin
        ap_phi_reg_pp0_iter0_storemerge_reg_605 <= old_word_buffer_m_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (rb_load_reg_1334 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_21_reg_1222 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_605 <= word_buffer_m_q1;
    end else if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_605 <= ap_phi_reg_pp0_iter0_storemerge_reg_605;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln1027_fu_645_p2 == 1'd0))) begin
            bank_V_fu_82 <= add_ln840_fu_651_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            bank_V_fu_82 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_21_fu_739_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_fu_645_p2 == 1'd0))) begin
        add_ln149_1_reg_1236[7 : 1] <= add_ln149_1_fu_781_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_21_fu_739_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_fu_645_p2 == 1'd0))) begin
        add_ln156_1_reg_1258[7 : 1] <= add_ln156_1_fu_849_p2[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_fu_645_p2 == 1'd0))) begin
        add_ln165_1_reg_1178[7 : 1] <= add_ln165_1_fu_693_p2[7 : 1];
        line_buffer_m_0_addr_3_reg_1200[7 : 1] <= zext_ln165_3_fu_705_p1[7 : 1];
        line_buffer_m_0_addr_5_reg_1206[7 : 1] <= zext_ln165_5_fu_718_p1[7 : 1];
        line_buffer_m_1_addr_4_reg_1217[7 : 1] <= zext_ln165_5_fu_718_p1[7 : 1];
        line_buffer_m_1_addr_reg_1212[7 : 1] <= zext_ln165_3_fu_705_p1[7 : 1];
        tmp_21_reg_1222 <= ret_V_fu_733_p2[32'd5];
        word_buffer_m_addr_10_reg_1195[7 : 1] <= zext_ln165_5_fu_718_p1[7 : 1];
        word_buffer_m_addr_reg_1190[7 : 1] <= zext_ln165_3_fu_705_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1027_reg_1174 <= icmp_ln1027_fu_645_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        lb_load_reg_1327 <= lb_q0;
        line_buffer_m_0_addr_4_reg_1295[7 : 1] <= zext_ln165_4_fu_887_p1[7 : 1];
        line_buffer_m_0_addr_7_reg_1300[7 : 1] <= zext_ln165_7_fu_899_p1[7 : 1];
        line_buffer_m_0_addr_9_reg_1306[7 : 1] <= zext_ln165_9_fu_911_p1[7 : 1];
        line_buffer_m_1_addr_3_reg_1312[7 : 1] <= zext_ln165_4_fu_887_p1[7 : 1];
        line_buffer_m_1_addr_6_reg_1317[7 : 1] <= zext_ln165_7_fu_899_p1[7 : 1];
        line_buffer_m_1_addr_8_reg_1322[7 : 1] <= zext_ln165_9_fu_911_p1[7 : 1];
        rb_load_reg_1334 <= rb_q0;
        word_buffer_m_addr_13_reg_1285[7 : 1] <= zext_ln165_7_fu_899_p1[7 : 1];
        word_buffer_m_addr_16_reg_1290[7 : 1] <= zext_ln165_9_fu_911_p1[7 : 1];
        word_buffer_m_addr_1_reg_1280[7 : 1] <= zext_ln165_4_fu_887_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        line_buffer_m_0_addr_10_reg_1445[7 : 1] <= zext_ln165_10_fu_1067_p1[7 : 1];
        line_buffer_m_1_addr_9_reg_1450[7 : 1] <= zext_ln165_10_fu_1067_p1[7 : 1];
        word_buffer_m_addr_17_reg_1440[7 : 1] <= zext_ln165_10_fu_1067_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        line_buffer_m_0_addr_1_reg_1499[7 : 1] <= zext_ln169_fu_1138_p1[7 : 1];
        line_buffer_m_1_addr_11_reg_1504[7 : 1] <= zext_ln169_fu_1138_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        line_buffer_m_0_addr_6_reg_1370[7 : 1] <= zext_ln165_6_fu_963_p1[7 : 1];
        line_buffer_m_1_addr_5_reg_1375[7 : 1] <= zext_ln165_6_fu_963_p1[7 : 1];
        word_buffer_m_addr_11_reg_1365[7 : 1] <= zext_ln165_6_fu_963_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        line_buffer_m_0_addr_8_reg_1405[7 : 1] <= zext_ln165_8_fu_1015_p1[7 : 1];
        line_buffer_m_1_addr_7_reg_1410[7 : 1] <= zext_ln165_8_fu_1015_p1[7 : 1];
        word_buffer_m_addr_14_reg_1400[7 : 1] <= zext_ln165_8_fu_1015_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        line_buffer_m_1_addr_10_reg_1479[7 : 1] <= zext_ln165_2_fu_1096_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_21_reg_1222 == 1'd1))) begin
        or_ln159_reg_1470 <= or_ln159_fu_1092_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        storemerge_reg_605 <= ap_phi_reg_pp0_iter1_storemerge_reg_605;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_21_reg_1222 == 1'd0))) begin
        word_buffer_m_addr_15_reg_1484[7 : 1] <= zext_ln152_fu_1107_p1[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (lb_load_reg_1327 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        word_buffer_m_addr_18_reg_1474[7 : 1] <= zext_ln165_2_fu_1096_p1[7 : 1];
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_1174 == 1'd1) & (1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_bank_V_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_bank_V_1 = bank_V_fu_82;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lb_ce0 = 1'b1;
    end else begin
        lb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        line_buffer_m_0_address0 = line_buffer_m_0_addr_1_reg_1499;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        line_buffer_m_0_address0 = line_buffer_m_0_addr_10_reg_1445;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_21_reg_1222 == 1'd1))) begin
        line_buffer_m_0_address0 = line_buffer_m_0_addr_8_reg_1405;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_21_reg_1222 == 1'd0))) begin
        line_buffer_m_0_address0 = line_buffer_m_0_addr_9_reg_1306;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_21_reg_1222 == 1'd1))) begin
        line_buffer_m_0_address0 = line_buffer_m_0_addr_6_reg_1370;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_21_reg_1222 == 1'd0))) begin
        line_buffer_m_0_address0 = line_buffer_m_0_addr_7_reg_1300;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_21_reg_1222 == 1'd1))) begin
        line_buffer_m_0_address0 = line_buffer_m_0_addr_4_reg_1295;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_21_reg_1222 == 1'd0))) begin
        line_buffer_m_0_address0 = line_buffer_m_0_addr_5_reg_1206;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (first_wrd_read_reg_1168 == 1'd1) & (tmp_21_reg_1222 == 1'd1))) begin
        line_buffer_m_0_address0 = zext_ln165_9_fu_911_p1;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1))) begin
        line_buffer_m_0_address0 = line_buffer_m_0_addr_3_reg_1200;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_21_reg_1222 == 1'd0))) begin
        line_buffer_m_0_address0 = zext_ln165_4_fu_887_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_m_0_address0 = zext_ln165_5_fu_718_p1;
    end else begin
        line_buffer_m_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_21_reg_1222 == 1'd1)))) begin
        line_buffer_m_0_address1 = zext_ln165_2_fu_1096_p1;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1))) begin
        line_buffer_m_0_address1 = line_buffer_m_0_addr_9_reg_1306;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_21_reg_1222 == 1'd0))) begin
        line_buffer_m_0_address1 = zext_ln165_10_fu_1067_p1;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1))) begin
        line_buffer_m_0_address1 = line_buffer_m_0_addr_7_reg_1300;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_21_reg_1222 == 1'd0))) begin
        line_buffer_m_0_address1 = zext_ln165_8_fu_1015_p1;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1))) begin
        line_buffer_m_0_address1 = line_buffer_m_0_addr_5_reg_1206;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_21_reg_1222 == 1'd0))) begin
        line_buffer_m_0_address1 = zext_ln165_6_fu_963_p1;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (first_wrd_read_reg_1168 == 1'd1) & (tmp_21_reg_1222 == 1'd1))) begin
        line_buffer_m_0_address1 = zext_ln165_7_fu_899_p1;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_21_reg_1222 == 1'd0))) begin
        line_buffer_m_0_address1 = line_buffer_m_0_addr_3_reg_1200;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_m_0_address1 = zext_ln165_3_fu_705_p1;
    end else begin
        line_buffer_m_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (first_wrd_read_reg_1168 == 1'd1) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_21_reg_1222 == 1'd1)))) begin
        line_buffer_m_0_ce0 = 1'b1;
    end else begin
        line_buffer_m_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (first_wrd_read_reg_1168 == 1'd1) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1)))) begin
        line_buffer_m_0_ce1 = 1'b1;
    end else begin
        line_buffer_m_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        line_buffer_m_0_d0 = storemerge_reg_605;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        line_buffer_m_0_d0 = ap_phi_reg_pp0_iter0_ref_tmp152_0_7_reg_593;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_21_reg_1222 == 1'd1))) begin
        line_buffer_m_0_d0 = ap_phi_reg_pp0_iter0_ref_tmp152_0_5_reg_581;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_21_reg_1222 == 1'd1))) begin
        line_buffer_m_0_d0 = ap_phi_reg_pp0_iter0_ref_tmp152_0_3_reg_569;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_21_reg_1222 == 1'd1))) begin
        line_buffer_m_0_d0 = ap_phi_reg_pp0_iter0_ref_tmp152_0_1_reg_557;
    end else if ((((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_21_reg_1222 == 1'd0)))) begin
        line_buffer_m_0_d0 = word_buffer_m_q1;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1))) begin
        line_buffer_m_0_d0 = old_word_buffer_m_q1;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_21_reg_1222 == 1'd0))) begin
        line_buffer_m_0_d0 = word_buffer_m_q0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (first_wrd_read_reg_1168 == 1'd1) & (tmp_21_reg_1222 == 1'd1)))) begin
        line_buffer_m_0_d0 = 2'd0;
    end else begin
        line_buffer_m_0_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_21_reg_1222 == 1'd1))) begin
        line_buffer_m_0_d1 = select_ln158_fu_1124_p3;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_21_reg_1222 == 1'd0))) begin
        line_buffer_m_0_d1 = select_ln168_fu_1112_p3;
    end else if ((((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1)))) begin
        line_buffer_m_0_d1 = old_word_buffer_m_q1;
    end else if ((((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_21_reg_1222 == 1'd0)))) begin
        line_buffer_m_0_d1 = word_buffer_m_q0;
    end else if (((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_21_reg_1222 == 1'd0))) begin
        line_buffer_m_0_d1 = word_buffer_m_q1;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (first_wrd_read_reg_1168 == 1'd1) & (tmp_21_reg_1222 == 1'd1)))) begin
        line_buffer_m_0_d1 = 2'd0;
    end else begin
        line_buffer_m_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_21_fu_739_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_fu_645_p2 == 1'd0) & (first_wrd_read_read_fu_86_p2 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (first_wrd_read_reg_1168 == 1'd1) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_21_reg_1222 == 1'd1)))) begin
        line_buffer_m_0_we0 = 1'b1;
    end else begin
        line_buffer_m_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_21_fu_739_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_fu_645_p2 == 1'd0) & (first_wrd_read_read_fu_86_p2 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (first_wrd_read_reg_1168 == 1'd1) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (tmp_21_reg_1222 == 1'd0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1)))) begin
        line_buffer_m_0_we1 = 1'b1;
    end else begin
        line_buffer_m_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_m_1_address0 = line_buffer_m_1_addr_11_reg_1504;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        line_buffer_m_1_address0 = line_buffer_m_1_addr_9_reg_1450;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        line_buffer_m_1_address0 = line_buffer_m_1_addr_7_reg_1410;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        line_buffer_m_1_address0 = line_buffer_m_1_addr_5_reg_1375;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        line_buffer_m_1_address0 = line_buffer_m_1_addr_4_reg_1217;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        line_buffer_m_1_address0 = line_buffer_m_1_addr_reg_1212;
    end else begin
        line_buffer_m_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            line_buffer_m_1_address1 = line_buffer_m_1_addr_10_reg_1479;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            line_buffer_m_1_address1 = line_buffer_m_1_addr_8_reg_1322;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            line_buffer_m_1_address1 = line_buffer_m_1_addr_6_reg_1317;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            line_buffer_m_1_address1 = line_buffer_m_1_addr_3_reg_1312;
        end else begin
            line_buffer_m_1_address1 = 'bx;
        end
    end else begin
        line_buffer_m_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        line_buffer_m_1_ce0 = 1'b1;
    end else begin
        line_buffer_m_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        line_buffer_m_1_ce1 = 1'b1;
    end else begin
        line_buffer_m_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_m_1_d0 = select_ln169_fu_1153_p3;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        line_buffer_m_1_d0 = word_buffer_m_q1;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        line_buffer_m_1_d0 = word_buffer_m_q0;
    end else begin
        line_buffer_m_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        line_buffer_m_1_d1 = select_ln168_1_fu_1145_p3;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        line_buffer_m_1_d1 = word_buffer_m_q0;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        line_buffer_m_1_d1 = word_buffer_m_q1;
    end else begin
        line_buffer_m_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        line_buffer_m_1_we0 = 1'b1;
    end else begin
        line_buffer_m_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        line_buffer_m_1_we1 = 1'b1;
    end else begin
        line_buffer_m_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            old_word_buffer_m_address0 = zext_ln159_fu_1087_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            old_word_buffer_m_address0 = zext_ln156_10_fu_1057_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            old_word_buffer_m_address0 = zext_ln156_8_fu_1005_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            old_word_buffer_m_address0 = zext_ln156_6_fu_953_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            old_word_buffer_m_address0 = zext_ln156_4_fu_872_p1;
        end else begin
            old_word_buffer_m_address0 = 'bx;
        end
    end else begin
        old_word_buffer_m_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            old_word_buffer_m_address1 = zext_ln156_2_fu_1078_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            old_word_buffer_m_address1 = zext_ln156_9_fu_1047_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            old_word_buffer_m_address1 = zext_ln156_7_fu_995_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            old_word_buffer_m_address1 = zext_ln156_5_fu_943_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            old_word_buffer_m_address1 = zext_ln156_3_fu_861_p1;
        end else begin
            old_word_buffer_m_address1 = 'bx;
        end
    end else begin
        old_word_buffer_m_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        old_word_buffer_m_ce0 = 1'b1;
    end else begin
        old_word_buffer_m_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        old_word_buffer_m_ce1 = 1'b1;
    end else begin
        old_word_buffer_m_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rb_ce0 = 1'b1;
    end else begin
        rb_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            word_buffer_m_address0 = zext_ln169_fu_1138_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            word_buffer_m_address0 = word_buffer_m_addr_18_reg_1474;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            word_buffer_m_address0 = word_buffer_m_addr_16_reg_1290;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            word_buffer_m_address0 = word_buffer_m_addr_13_reg_1285;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            word_buffer_m_address0 = word_buffer_m_addr_10_reg_1195;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            word_buffer_m_address0 = word_buffer_m_addr_reg_1190;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            word_buffer_m_address0 = zext_ln149_10_fu_1037_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            word_buffer_m_address0 = zext_ln149_8_fu_985_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            word_buffer_m_address0 = zext_ln149_6_fu_933_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            word_buffer_m_address0 = zext_ln149_4_fu_804_p1;
        end else begin
            word_buffer_m_address0 = 'bx;
        end
    end else begin
        word_buffer_m_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            word_buffer_m_address1 = word_buffer_m_addr_15_reg_1484;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            word_buffer_m_address1 = word_buffer_m_addr_17_reg_1440;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            word_buffer_m_address1 = word_buffer_m_addr_14_reg_1400;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            word_buffer_m_address1 = word_buffer_m_addr_11_reg_1365;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            word_buffer_m_address1 = word_buffer_m_addr_1_reg_1280;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            word_buffer_m_address1 = zext_ln149_2_fu_1074_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            word_buffer_m_address1 = zext_ln149_9_fu_1027_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            word_buffer_m_address1 = zext_ln149_7_fu_975_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            word_buffer_m_address1 = zext_ln149_5_fu_923_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            word_buffer_m_address1 = zext_ln149_3_fu_793_p1;
        end else begin
            word_buffer_m_address1 = 'bx;
        end
    end else begin
        word_buffer_m_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        word_buffer_m_ce0 = 1'b1;
    end else begin
        word_buffer_m_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        word_buffer_m_ce1 = 1'b1;
    end else begin
        word_buffer_m_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_idle_pp0_1to1 == 1'b1) & (ap_start_int == 1'b0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage6)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i191_fu_813_p2 = (empty_fu_809_p1 ^ 4'd8);

assign add_ln149_1_fu_781_p2 = (p_shl2_fu_761_p3 + zext_ln149_1_fu_777_p1);

assign add_ln149_2_fu_798_p2 = (add_ln149_1_fu_781_p2 + 8'd2);

assign add_ln149_3_fu_918_p2 = (add_ln149_1_reg_1236 + 8'd3);

assign add_ln149_4_fu_928_p2 = (add_ln149_1_reg_1236 + 8'd4);

assign add_ln149_5_fu_970_p2 = (add_ln149_1_reg_1236 + 8'd5);

assign add_ln149_6_fu_980_p2 = (add_ln149_1_reg_1236 + 8'd6);

assign add_ln149_7_fu_1022_p2 = (add_ln149_1_reg_1236 + 8'd7);

assign add_ln149_8_fu_1032_p2 = (add_ln149_1_reg_1236 + 8'd8);

assign add_ln149_fu_755_p2 = (zext_ln125_cast_fu_633_p1 + zext_ln149_fu_751_p1);

assign add_ln152_fu_1102_p2 = (add_ln149_1_reg_1236 + 8'd9);

assign add_ln156_1_fu_849_p2 = (p_shl_fu_829_p3 + zext_ln156_1_fu_845_p1);

assign add_ln156_2_fu_866_p2 = (add_ln156_1_fu_849_p2 + 8'd2);

assign add_ln156_3_fu_938_p2 = (add_ln156_1_reg_1258 + 8'd3);

assign add_ln156_4_fu_948_p2 = (add_ln156_1_reg_1258 + 8'd4);

assign add_ln156_5_fu_990_p2 = (add_ln156_1_reg_1258 + 8'd5);

assign add_ln156_6_fu_1000_p2 = (add_ln156_1_reg_1258 + 8'd6);

assign add_ln156_7_fu_1042_p2 = (add_ln156_1_reg_1258 + 8'd7);

assign add_ln156_8_fu_1052_p2 = (add_ln156_1_reg_1258 + 8'd8);

assign add_ln156_fu_823_p2 = (zext_ln125_cast_fu_633_p1 + zext_ln156_fu_819_p1);

assign add_ln159_fu_1082_p2 = (add_ln156_1_reg_1258 + 8'd9);

assign add_ln165_1_fu_693_p2 = (p_shl8_fu_673_p3 + zext_ln165_1_fu_689_p1);

assign add_ln165_2_fu_882_p2 = (add_ln165_1_reg_1178 + 8'd2);

assign add_ln165_3_fu_712_p2 = (add_ln165_1_fu_693_p2 + 8'd3);

assign add_ln165_4_fu_958_p2 = (add_ln165_1_reg_1178 + 8'd4);

assign add_ln165_5_fu_894_p2 = (add_ln165_1_reg_1178 + 8'd5);

assign add_ln165_6_fu_1010_p2 = (add_ln165_1_reg_1178 + 8'd6);

assign add_ln165_7_fu_906_p2 = (add_ln165_1_reg_1178 + 8'd7);

assign add_ln165_8_fu_1062_p2 = (add_ln165_1_reg_1178 + 8'd8);

assign add_ln165_fu_667_p2 = (zext_ln125_cast_fu_633_p1 + zext_ln165_fu_663_p1);

assign add_ln169_fu_1133_p2 = (add_ln165_1_reg_1178 + 8'd9);

assign add_ln840_fu_651_p2 = (ap_sig_allocacmp_bank_V_1 + 4'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1089 = ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1));
end

always @ (*) begin
    ap_condition_1094 = ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_21_fu_739_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1027_fu_645_p2 == 1'd0) & (first_wrd_read_read_fu_86_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_1099 = ((icmp_ln1027_reg_1174 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (first_wrd_read_reg_1168 == 1'd0) & (tmp_21_reg_1222 == 1'd1));
end

always @ (*) begin
    ap_condition_1103 = ((icmp_ln1027_reg_1174 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (tmp_21_reg_1222 == 1'd1));
end

always @ (*) begin
    ap_condition_1104 = ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (first_wrd_read_reg_1168 == 1'd0));
end

always @ (*) begin
    ap_condition_1107 = ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (first_wrd_read_reg_1168 == 1'd1));
end

always @ (*) begin
    ap_condition_1112 = ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (first_wrd_read_reg_1168 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage6;

assign bank_V_2_cast_fu_657_p1 = ap_sig_allocacmp_bank_V_1;

assign empty_fu_809_p1 = ret_V_fu_733_p2[3:0];

assign first_wrd_read_read_fu_86_p2 = first_wrd;

assign first_wrd_read_reg_1168 = first_wrd;

assign icmp_ln1027_fu_645_p2 = ((ap_sig_allocacmp_bank_V_1 == 4'd8) ? 1'b1 : 1'b0);

assign lb_address0 = bank_V_2_cast_fu_657_p1;

assign lhs_fu_725_p1 = ap_sig_allocacmp_bank_V_1[2:0];

assign or_ln149_fu_787_p2 = (8'd1 | add_ln149_1_fu_781_p2);

assign or_ln156_fu_855_p2 = (8'd1 | add_ln156_1_fu_849_p2);

assign or_ln158_fu_1120_p2 = (lb_load_reg_1327 | first_wrd);

assign or_ln159_fu_1092_p2 = (rb_load_reg_1334 | first_wrd);

assign or_ln165_fu_699_p2 = (8'd1 | add_ln165_1_fu_693_p2);

assign p_shl2_fu_761_p3 = {{add_ln149_fu_755_p2}, {3'd0}};

assign p_shl8_fu_673_p3 = {{add_ln165_fu_667_p2}, {3'd0}};

assign p_shl_fu_829_p3 = {{add_ln156_fu_823_p2}, {3'd0}};

assign rb_address0 = bank_V_2_cast_fu_657_p1;

assign ret_V_fu_733_p2 = (zext_ln186_fu_729_p1 - rhs_cast_fu_629_p1);

assign rhs_cast_fu_629_p1 = rhs;

assign select_ln158_fu_1124_p3 = ((or_ln158_fu_1120_p2[0:0] == 1'b1) ? 2'd0 : old_word_buffer_m_q1);

assign select_ln168_1_fu_1145_p3 = ((lb_load_reg_1327[0:0] == 1'b1) ? 2'd0 : word_buffer_m_q0);

assign select_ln168_fu_1112_p3 = ((lb_load_reg_1327[0:0] == 1'b1) ? 2'd0 : word_buffer_m_q1);

assign select_ln169_fu_1153_p3 = ((rb_load_reg_1334[0:0] == 1'b1) ? 2'd0 : word_buffer_m_q0);

assign tmp_21_fu_739_p3 = ret_V_fu_733_p2[32'd5];

assign tmp_22_fu_837_p3 = {{add_ln156_fu_823_p2}, {1'd0}};

assign tmp_23_fu_769_p3 = {{add_ln149_fu_755_p2}, {1'd0}};

assign tmp_fu_681_p3 = {{add_ln165_fu_667_p2}, {1'd0}};

assign trunc_ln149_fu_747_p1 = ret_V_fu_733_p2[2:0];

assign zext_ln125_cast_fu_633_p1 = zext_ln125;

assign zext_ln149_10_fu_1037_p1 = add_ln149_8_fu_1032_p2;

assign zext_ln149_1_fu_777_p1 = tmp_23_fu_769_p3;

assign zext_ln149_2_fu_1074_p1 = add_ln149_1_reg_1236;

assign zext_ln149_3_fu_793_p1 = or_ln149_fu_787_p2;

assign zext_ln149_4_fu_804_p1 = add_ln149_2_fu_798_p2;

assign zext_ln149_5_fu_923_p1 = add_ln149_3_fu_918_p2;

assign zext_ln149_6_fu_933_p1 = add_ln149_4_fu_928_p2;

assign zext_ln149_7_fu_975_p1 = add_ln149_5_fu_970_p2;

assign zext_ln149_8_fu_985_p1 = add_ln149_6_fu_980_p2;

assign zext_ln149_9_fu_1027_p1 = add_ln149_7_fu_1022_p2;

assign zext_ln149_fu_751_p1 = trunc_ln149_fu_747_p1;

assign zext_ln152_fu_1107_p1 = add_ln152_fu_1102_p2;

assign zext_ln156_10_fu_1057_p1 = add_ln156_8_fu_1052_p2;

assign zext_ln156_1_fu_845_p1 = tmp_22_fu_837_p3;

assign zext_ln156_2_fu_1078_p1 = add_ln156_1_reg_1258;

assign zext_ln156_3_fu_861_p1 = or_ln156_fu_855_p2;

assign zext_ln156_4_fu_872_p1 = add_ln156_2_fu_866_p2;

assign zext_ln156_5_fu_943_p1 = add_ln156_3_fu_938_p2;

assign zext_ln156_6_fu_953_p1 = add_ln156_4_fu_948_p2;

assign zext_ln156_7_fu_995_p1 = add_ln156_5_fu_990_p2;

assign zext_ln156_8_fu_1005_p1 = add_ln156_6_fu_1000_p2;

assign zext_ln156_9_fu_1047_p1 = add_ln156_7_fu_1042_p2;

assign zext_ln156_fu_819_p1 = add_i_i191_fu_813_p2;

assign zext_ln159_fu_1087_p1 = add_ln159_fu_1082_p2;

assign zext_ln165_10_fu_1067_p1 = add_ln165_8_fu_1062_p2;

assign zext_ln165_1_fu_689_p1 = tmp_fu_681_p3;

assign zext_ln165_2_fu_1096_p1 = add_ln165_1_reg_1178;

assign zext_ln165_3_fu_705_p1 = or_ln165_fu_699_p2;

assign zext_ln165_4_fu_887_p1 = add_ln165_2_fu_882_p2;

assign zext_ln165_5_fu_718_p1 = add_ln165_3_fu_712_p2;

assign zext_ln165_6_fu_963_p1 = add_ln165_4_fu_958_p2;

assign zext_ln165_7_fu_899_p1 = add_ln165_5_fu_894_p2;

assign zext_ln165_8_fu_1015_p1 = add_ln165_6_fu_1010_p2;

assign zext_ln165_9_fu_911_p1 = add_ln165_7_fu_906_p2;

assign zext_ln165_fu_663_p1 = ap_sig_allocacmp_bank_V_1;

assign zext_ln169_fu_1138_p1 = add_ln169_fu_1133_p2;

assign zext_ln186_fu_729_p1 = lhs_fu_725_p1;

always @ (posedge ap_clk) begin
    add_ln165_1_reg_1178[0] <= 1'b0;
    word_buffer_m_addr_reg_1190[0] <= 1'b1;
    word_buffer_m_addr_10_reg_1195[0] <= 1'b1;
    line_buffer_m_0_addr_3_reg_1200[0] <= 1'b1;
    line_buffer_m_0_addr_5_reg_1206[0] <= 1'b1;
    line_buffer_m_1_addr_reg_1212[0] <= 1'b1;
    line_buffer_m_1_addr_4_reg_1217[0] <= 1'b1;
    add_ln149_1_reg_1236[0] <= 1'b0;
    add_ln156_1_reg_1258[0] <= 1'b0;
    word_buffer_m_addr_1_reg_1280[0] <= 1'b0;
    word_buffer_m_addr_13_reg_1285[0] <= 1'b1;
    word_buffer_m_addr_16_reg_1290[0] <= 1'b1;
    line_buffer_m_0_addr_4_reg_1295[0] <= 1'b0;
    line_buffer_m_0_addr_7_reg_1300[0] <= 1'b1;
    line_buffer_m_0_addr_9_reg_1306[0] <= 1'b1;
    line_buffer_m_1_addr_3_reg_1312[0] <= 1'b0;
    line_buffer_m_1_addr_6_reg_1317[0] <= 1'b1;
    line_buffer_m_1_addr_8_reg_1322[0] <= 1'b1;
    word_buffer_m_addr_11_reg_1365[0] <= 1'b0;
    line_buffer_m_0_addr_6_reg_1370[0] <= 1'b0;
    line_buffer_m_1_addr_5_reg_1375[0] <= 1'b0;
    word_buffer_m_addr_14_reg_1400[0] <= 1'b0;
    line_buffer_m_0_addr_8_reg_1405[0] <= 1'b0;
    line_buffer_m_1_addr_7_reg_1410[0] <= 1'b0;
    word_buffer_m_addr_17_reg_1440[0] <= 1'b0;
    line_buffer_m_0_addr_10_reg_1445[0] <= 1'b0;
    line_buffer_m_1_addr_9_reg_1450[0] <= 1'b0;
    word_buffer_m_addr_18_reg_1474[0] <= 1'b0;
    line_buffer_m_1_addr_10_reg_1479[0] <= 1'b0;
    word_buffer_m_addr_15_reg_1484[0] <= 1'b1;
    line_buffer_m_0_addr_1_reg_1499[0] <= 1'b1;
    line_buffer_m_1_addr_11_reg_1504[0] <= 1'b1;
end

endmodule //top_process_word_Pipeline_VITIS_LOOP_142_4
