set a(0-9099) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(14,32) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-20 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-9387 {}}} SUCCS {{66 0 0 0-9102 {}} {258 0 0 0-9093 {}} {256 0 0 0-9387 {}}} CYCLES {}}
set a(0-9100) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(15,32) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-21 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-9384 {}}} SUCCS {{66 0 0 0-9102 {}} {130 0 0 0-9093 {}} {256 0 0 0-9384 {}}} CYCLES {}}
set a(0-9101) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-22 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{130 0 0 0-9093 {}}} CYCLES {}}
set a(0-9102) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_in_wait(12) QUANTITY 1 NAME io_read(run) TYPE {SYNC IN} DELAY {0.00 ns} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-23 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{66 0 0 0-9100 {}} {66 0 0 0-9099 {}}} SUCCS {{66 0 0 0-9378 {}} {66 0 0 0-9381 {}} {66 0 0 0-9384 {}} {66 0 0 0-9387 {}} {66 0 0 0-9390 {}}} CYCLES {}}
set a(0-9103) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-24 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {} SUCCS {{259 0 0 0-9104 {}} {130 0 0 0-9093 {}}} CYCLES {}}
set a(0-9104) {AREA_SCORE {} NAME sel TYPE SELECT PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-25 LOC {0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{259 0 0 0-9103 {}}} SUCCS {{131 0 0 0-9105 {}} {130 0 0 0-9093 {}} {130 0 0 0-9374 {}} {130 0 0 0-9375 {}} {146 0 0 0-9376 {}}} CYCLES {}}
set a(0-9105) {AREA_SCORE {} NAME STAGE_LOOP:i:asn(STAGE_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-26 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-9104 {}} {772 0 0 0-9093 {}}} SUCCS {{259 0 0 0-9093 {}}} CYCLES {}}
set a(0-9106) {AREA_SCORE {} NAME STAGE_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9093 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-27 LOC {0 1.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999 1 0.9312499999999999} PREDS {{774 0 0 0-9373 {}}} SUCCS {{259 0 0 0-9107 {}} {130 0 0 0-9094 {}} {256 0 0 0-9373 {}}} CYCLES {}}
set a(0-9107) {AREA_SCORE 11.28 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,13) QUANTITY 1 NAME STAGE_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-9093 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-28 LOC {1 0.0 1 0.9312499999999999 1 0.9312499999999999 1 0.9999998749999999 1 0.9999998749999999} PREDS {{259 0 0 0-9106 {}}} SUCCS {{258 0 0 0-9094 {}}} CYCLES {}}
set a(0-9108) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(12:2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9093 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-29 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9094 {}}} SUCCS {{258 0 0 0-9094 {}}} CYCLES {}}
set a(0-9109) {AREA_SCORE {} NAME COMP_LOOP:asn(exit:COMP_LOOP.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9093 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-30 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-9094 {}}} SUCCS {{259 0 0 0-9094 {}}} CYCLES {}}
set a(0-9110) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-31 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{774 0 0 0-9364 {}}} SUCCS {{259 0 0 0-9111 {}} {256 0 0 0-9364 {}}} CYCLES {}}
set a(0-9111) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-32 LOC {0 1.0 0 1.0 0 1.0 2 1.0} PREDS {{259 0 0 0-9110 {}}} SUCCS {{128 0 0 0-9123 {}} {64 0 0 0-9095 {}}} CYCLES {}}
set a(0-9112) {AREA_SCORE {} NAME STAGE_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-33 LOC {0 1.0 1 0.18786529999999999 1 0.18786529999999999 1 0.18786529999999999 1 0.18786529999999999} PREDS {} SUCCS {{259 0 0 0-9113 {}} {130 0 0 0-9095 {}}} CYCLES {}}
set a(0-9113) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:i:not#1 TYPE NOT PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-34 LOC {0 1.0 1 0.18786529999999999 1 0.18786529999999999 1 0.18786529999999999} PREDS {{259 0 0 0-9112 {}}} SUCCS {{259 0 0 0-9114 {}} {130 0 0 0-9095 {}}} CYCLES {}}
set a(0-9114) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,3,1,4) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:acc TYPE ACCU DELAY {0.95 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-35 LOC {1 0.0 1 0.18786529999999999 1 0.18786529999999999 1 0.305990175 1 0.305990175} PREDS {{259 0 0 0-9113 {}}} SUCCS {{259 0 0 0-9115 {}} {130 0 0 0-9095 {}} {258 0 0 0-9180 {}} {258 0 0 0-9239 {}}} CYCLES {}}
set a(0-9115) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-36 LOC {1 0.118125 1 0.3059903 1 0.3059903 1 0.374740175 1 0.374740175} PREDS {{259 0 0 0-9114 {}}} SUCCS {{258 0 0 0-9118 {}} {130 0 0 0-9095 {}}} CYCLES {}}
set a(0-9116) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-37 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.37474029999999997} PREDS {{774 0 0 0-9356 {}}} SUCCS {{259 0 0 0-9117 {}} {130 0 0 0-9095 {}} {256 0 0 0-9356 {}}} CYCLES {}}
set a(0-9117) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0) TYPE READSLICE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-38 LOC {0 1.0 1 0.0 1 0.0 1 0.37474029999999997} PREDS {{259 0 0 0-9116 {}}} SUCCS {{259 0 0 0-9118 {}} {130 0 0 0-9095 {}}} CYCLES {}}
set a(0-9118) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP-1:twiddle_f:mul TYPE MUL DELAY {3.75 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-39 LOC {1 0.18687499999999999 1 0.37474029999999997 1 0.37474029999999997 1 0.843749919 1 0.843749919} PREDS {{259 0 0 0-9117 {}} {258 0 0 0-9115 {}}} SUCCS {{259 0 0 0-9119 {}} {258 0 0 0-9121 {}} {130 0 0 0-9095 {}}} CYCLES {}}
set a(0-9119) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc TYPE CONCATENATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-40 LOC {1 0.6558847 1 0.84375 1 0.84375 1 0.84375} PREDS {{259 0 0 0-9118 {}}} SUCCS {{259 0 0.750 0-9120 {}} {130 0 0 0-9095 {}}} CYCLES {}}
set a(0-9120) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-41 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 0.750 0-9119 {}}} SUCCS {{258 0 0 0-9095 {}}} CYCLES {}}
set a(0-9121) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc TYPE CONCATENATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-42 LOC {1 0.6558847 1 0.84375 1 0.84375 1 0.84375} PREDS {{258 0 0 0-9118 {}}} SUCCS {{259 0 0.750 0-9122 {}} {130 0 0 0-9095 {}}} CYCLES {}}
set a(0-9122) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-43 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 0.750 0-9121 {}}} SUCCS {{258 0 0 0-9095 {}}} CYCLES {}}
set a(0-9123) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-44 LOC {0 1.0 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{128 0 0 0-9111 {}} {772 0 0 0-9095 {}}} SUCCS {{259 0 0 0-9095 {}}} CYCLES {}}
set a(0-9124) {AREA_SCORE {} NAME VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-45 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.620625} PREDS {{774 0 0 0-9169 {}}} SUCCS {{259 0 0 0-9125 {}} {130 0 0 0-9168 {}} {256 0 0 0-9169 {}}} CYCLES {}}
set a(0-9125) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#1)(11-2) TYPE READSLICE PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-46 LOC {0 1.0 1 0.0 1 0.0 1 0.620625} PREDS {{259 0 0 0-9124 {}}} SUCCS {{258 0 0 0-9128 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9126) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-47 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.620625} PREDS {} SUCCS {{259 0 0 0-9127 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9127) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#1 TYPE READSLICE PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-48 LOC {0 1.0 1 0.0 1 0.0 1 0.620625} PREDS {{259 0 0 0-9126 {}}} SUCCS {{259 0 0 0-9128 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9128) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 1 NAME VEC_LOOP:acc TYPE ACCU DELAY {1.03 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-49 LOC {1 0.0 1 0.620625 1 0.620625 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-9127 {}} {258 0 0 0-9125 {}}} SUCCS {{258 0 0 0-9131 {}} {258 0 0 0-9149 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9129) {AREA_SCORE {} NAME VEC_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-50 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.75} PREDS {{774 0 0 0-9169 {}}} SUCCS {{259 0 0 0-9130 {}} {130 0 0 0-9168 {}} {256 0 0 0-9169 {}}} CYCLES {}}
set a(0-9130) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#1)(1-0)#1 TYPE READSLICE PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-51 LOC {0 1.0 1 0.0 1 0.0 1 0.75} PREDS {{259 0 0 0-9129 {}}} SUCCS {{259 0 0 0-9131 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9131) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-52 LOC {1 0.129375 1 0.75 1 0.75 1 0.75} PREDS {{259 0 0 0-9130 {}} {258 0 0 0-9128 {}}} SUCCS {{259 0 1.500 0-9132 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9132) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-53 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-9131 {}} {774 0 1.500 0-9163 {}} {774 0 1.500 0-9150 {}}} SUCCS {{258 0 0 0-9142 {}} {256 0 0 0-9150 {}} {258 0 0 0-9152 {}} {256 0 0 0-9163 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9133) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-54 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.48374999999999996} PREDS {} SUCCS {{259 0 0 0-9134 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9134) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#2 TYPE READSLICE PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-55 LOC {0 1.0 1 0.0 1 0.0 1 0.48374999999999996} PREDS {{259 0 0 0-9133 {}}} SUCCS {{259 0 0 0-9135 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9135) {AREA_SCORE {} NAME VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-56 LOC {0 1.0 1 0.48374999999999996 1 0.48374999999999996 1 0.48374999999999996} PREDS {{259 0 0 0-9134 {}}} SUCCS {{258 0 0 0-9137 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9136) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-57 LOC {0 1.0 1 0.48374999999999996 1 0.48374999999999996 1 0.48374999999999996} PREDS {} SUCCS {{259 0 0 0-9137 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9137) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#12 TYPE ACCU DELAY {1.07 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-58 LOC {1 0.0 1 0.48374999999999996 1 0.48374999999999996 1 0.6168748749999999 1 0.6168748749999999} PREDS {{259 0 0 0-9136 {}} {258 0 0 0-9135 {}}} SUCCS {{258 0 0 0-9140 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9138) {AREA_SCORE {} NAME VEC_LOOP:j:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-59 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-9169 {}}} SUCCS {{259 0 0 0-9139 {}} {130 0 0 0-9168 {}} {256 0 0 0-9169 {}}} CYCLES {}}
set a(0-9139) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-60 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-9138 {}}} SUCCS {{259 0 0 0-9140 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9140) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-1:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-61 LOC {1 0.133125 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-9139 {}} {258 0 0 0-9137 {}}} SUCCS {{259 0 1.500 0-9141 {}} {258 0 1.500 0-9163 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9141) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-62 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-9140 {}} {774 0 1.500 0-9163 {}} {774 0 1.500 0-9150 {}}} SUCCS {{259 0 0 0-9142 {}} {256 0 0 0-9150 {}} {258 0 0 0-9151 {}} {256 0 0 0-9163 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9142) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-63 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-9141 {}} {258 0 0 0-9132 {}}} SUCCS {{259 0 0 0-9143 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9143) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.base TYPE {C-CORE PORT} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-64 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-9142 {}} {128 0 0 0-9145 {}}} SUCCS {{258 0 0 0-9145 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9144) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.m TYPE {C-CORE PORT} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-65 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-9145 {}}} SUCCS {{259 0 0 0-9145 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9145) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-66 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-9144 {}} {258 0 0 0-9143 {}}} SUCCS {{128 0 0 0-9143 {}} {128 0 0 0-9144 {}} {259 0 0 0-9146 {}}} CYCLES {}}
set a(0-9146) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_add.return TYPE {C-CORE PORT} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-67 LOC {3 0.04 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-9145 {}}} SUCCS {{258 0 1.500 0-9150 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9147) {AREA_SCORE {} NAME VEC_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-68 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.75} PREDS {{774 0 0 0-9169 {}}} SUCCS {{259 0 0 0-9148 {}} {130 0 0 0-9168 {}} {256 0 0 0-9169 {}}} CYCLES {}}
set a(0-9148) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#1)(1-0) TYPE READSLICE PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-69 LOC {0 1.0 1 0.0 1 0.0 5 0.75} PREDS {{259 0 0 0-9147 {}}} SUCCS {{259 0 0 0-9149 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9149) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-70 LOC {1 0.129375 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-9148 {}} {258 0 0 0-9128 {}}} SUCCS {{259 0 1.500 0-9150 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9150) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-71 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-9150 {}} {259 0 1.500 0-9149 {}} {258 0 1.500 0-9146 {}} {256 0 0 0-9141 {}} {256 0 0 0-9132 {}} {774 0 0 0-9163 {}}} SUCCS {{774 0 1.500 0-9132 {}} {774 0 1.500 0-9141 {}} {774 0 0 0-9150 {}} {258 0 0 0-9163 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9151) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-72 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-9141 {}}} SUCCS {{259 0 0 0-9152 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9152) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-73 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-9151 {}} {258 0 0 0-9132 {}}} SUCCS {{259 0 0 0-9153 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9153) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.base TYPE {C-CORE PORT} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-74 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-9152 {}} {128 0 0 0-9155 {}}} SUCCS {{258 0 0 0-9155 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9154) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.m TYPE {C-CORE PORT} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-75 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-9155 {}}} SUCCS {{259 0 0 0-9155 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9155) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-1:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-76 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-9154 {}} {258 0 0 0-9153 {}}} SUCCS {{128 0 0 0-9153 {}} {128 0 0 0-9154 {}} {259 0 0 0-9156 {}}} CYCLES {}}
set a(0-9156) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_sub.return TYPE {C-CORE PORT} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-77 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-9155 {}}} SUCCS {{259 0 0 0-9157 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9157) {AREA_SCORE {} NAME COMP_LOOP-1:mult.x TYPE {C-CORE PORT} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-78 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-9156 {}} {128 0 0 0-9161 {}}} SUCCS {{258 0 0 0-9161 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9158) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y TYPE {C-CORE PORT} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-79 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-9161 {}}} SUCCS {{258 0 0 0-9161 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9159) {AREA_SCORE {} NAME COMP_LOOP-1:mult.y_ TYPE {C-CORE PORT} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-80 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-9161 {}}} SUCCS {{258 0 0 0-9161 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9160) {AREA_SCORE {} NAME COMP_LOOP-1:mult.p TYPE {C-CORE PORT} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-81 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-9161 {}}} SUCCS {{259 0 0 0-9161 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9161) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-1:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-82 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-9160 {}} {258 0 0 0-9159 {}} {258 0 0 0-9158 {}} {258 0 0 0-9157 {}}} SUCCS {{128 0 0 0-9157 {}} {128 0 0 0-9158 {}} {128 0 0 0-9159 {}} {128 0 0 0-9160 {}} {259 0 0 0-9162 {}}} CYCLES {}}
set a(0-9162) {AREA_SCORE {} NAME COMP_LOOP-1:mult.return TYPE {C-CORE PORT} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-83 LOC {6 0.04 6 0.75 6 0.75 6 0.75} PREDS {{259 0 0 0-9161 {}}} SUCCS {{259 0 1.500 0-9163 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9163) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-84 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-9163 {}} {259 0 1.500 0-9162 {}} {258 0 0 0-9150 {}} {256 0 0 0-9141 {}} {258 0 1.500 0-9140 {}} {256 0 0 0-9132 {}}} SUCCS {{774 0 1.500 0-9132 {}} {774 0 1.500 0-9141 {}} {774 0 0 0-9150 {}} {774 0 0 0-9163 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9164) {AREA_SCORE {} NAME VEC_LOOP:j:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-85 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-9169 {}}} SUCCS {{259 0 0 0-9165 {}} {130 0 0 0-9168 {}} {256 0 0 0-9169 {}}} CYCLES {}}
set a(0-9165) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-86 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-9164 {}}} SUCCS {{259 0 0 0-9166 {}} {130 0 0 0-9168 {}}} CYCLES {}}
set a(0-9166) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 2 NAME COMP_LOOP-1:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-87 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-9165 {}}} SUCCS {{259 0 0 0-9167 {}} {130 0 0 0-9168 {}} {258 0 0 0-9169 {}}} CYCLES {}}
set a(0-9167) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-88 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-9166 {}}} SUCCS {{259 0 0 0-9168 {}}} CYCLES {}}
set a(0-9168) {AREA_SCORE {} NAME COMP_LOOP-1:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-9095 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-89 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-9167 {}} {130 0 0 0-9166 {}} {130 0 0 0-9165 {}} {130 0 0 0-9164 {}} {130 0 0 0-9163 {}} {130 0 0 0-9162 {}} {130 0 0 0-9160 {}} {130 0 0 0-9159 {}} {130 0 0 0-9158 {}} {130 0 0 0-9157 {}} {130 0 0 0-9156 {}} {130 0 0 0-9154 {}} {130 0 0 0-9153 {}} {130 0 0 0-9152 {}} {130 0 0 0-9151 {}} {130 0 0 0-9150 {}} {130 0 0 0-9149 {}} {130 0 0 0-9148 {}} {130 0 0 0-9147 {}} {130 0 0 0-9146 {}} {130 0 0 0-9144 {}} {130 0 0 0-9143 {}} {130 0 0 0-9142 {}} {130 0 0 0-9141 {}} {130 0 0 0-9140 {}} {130 0 0 0-9139 {}} {130 0 0 0-9138 {}} {130 0 0 0-9137 {}} {130 0 0 0-9136 {}} {130 0 0 0-9135 {}} {130 0 0 0-9134 {}} {130 0 0 0-9133 {}} {130 0 0 0-9132 {}} {130 0 0 0-9131 {}} {130 0 0 0-9130 {}} {130 0 0 0-9129 {}} {130 0 0 0-9128 {}} {130 0 0 0-9127 {}} {130 0 0 0-9126 {}} {130 0 0 0-9125 {}} {130 0 0 0-9124 {}}} SUCCS {{129 0 0 0-9169 {}}} CYCLES {}}
set a(0-9169) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9095 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-9169 {}} {129 0 0 0-9168 {}} {258 0 0 0-9166 {}} {256 0 0 0-9164 {}} {256 0 0 0-9147 {}} {256 0 0 0-9138 {}} {256 0 0 0-9129 {}} {256 0 0 0-9124 {}}} SUCCS {{774 0 0 0-9124 {}} {774 0 0 0-9129 {}} {774 0 0 0-9138 {}} {774 0 0 0-9147 {}} {774 0 0 0-9164 {}} {772 0 0 0-9169 {}}} CYCLES {}}
set a(0-9095) {CHI {0-9124 0-9125 0-9126 0-9127 0-9128 0-9129 0-9130 0-9131 0-9132 0-9133 0-9134 0-9135 0-9136 0-9137 0-9138 0-9139 0-9140 0-9141 0-9142 0-9143 0-9144 0-9145 0-9146 0-9147 0-9148 0-9149 0-9150 0-9151 0-9152 0-9153 0-9154 0-9155 0-9156 0-9157 0-9158 0-9159 0-9160 0-9161 0-9162 0-9163 0-9164 0-9165 0-9166 0-9167 0-9168 0-9169} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {86100 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 86100 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 86100 NAME COMP_LOOP-1:VEC_LOOP TYPE LOOP DELAY {861010.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-90 LOC {2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-9123 {}} {258 0 0 0-9122 {}} {130 0 0 0-9121 {}} {258 0 0 0-9120 {}} {130 0 0 0-9119 {}} {130 0 0 0-9118 {}} {130 0 0 0-9117 {}} {130 0 0 0-9116 {}} {130 0 0 0-9115 {}} {130 0 0 0-9114 {}} {130 0 0 0-9113 {}} {130 0 0 0-9112 {}} {64 0 0 0-9111 {}} {774 0 0 0-9356 {}}} SUCCS {{772 0 0 0-9123 {}} {131 0 0 0-9170 {}} {130 0 0 0-9171 {}} {130 0 0 0-9172 {}} {130 0 0 0-9173 {}} {130 0 0 0-9174 {}} {130 0 0 0-9175 {}} {130 0 0 0-9176 {}} {130 0 0 0-9177 {}} {130 0 0 0-9178 {}} {130 0 0 0-9179 {}} {64 0 0 0-9096 {}} {256 0 0 0-9356 {}}} CYCLES {}}
set a(0-9170) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-91 LOC {2 1.0 3 0.8650000499999999 3 0.8650000499999999 3 0.8650000499999999} PREDS {{131 0 0 0-9095 {}}} SUCCS {{259 0 0 0-9171 {}} {130 0 0 0-9179 {}}} CYCLES {}}
set a(0-9171) {AREA_SCORE {} NAME COMP_LOOP-2:not#3 TYPE NOT PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-92 LOC {2 1.0 3 0.8650000499999999 3 0.8650000499999999 3 0.8650000499999999} PREDS {{259 0 0 0-9170 {}} {130 0 0 0-9095 {}}} SUCCS {{259 0 0 0-9172 {}} {130 0 0 0-9179 {}}} CYCLES {}}
set a(0-9172) {AREA_SCORE {} NAME COMP_LOOP-2:COMP_LOOP:conc TYPE CONCATENATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-93 LOC {2 1.0 3 0.8650000499999999 3 0.8650000499999999 3 0.8650000499999999} PREDS {{259 0 0 0-9171 {}} {130 0 0 0-9095 {}}} SUCCS {{258 0 0 0-9176 {}} {130 0 0 0-9179 {}}} CYCLES {}}
set a(0-9173) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-94 LOC {2 1.0 3 0.0 3 0.0 3 0.0 3 0.8650000499999999} PREDS {{130 0 0 0-9095 {}} {774 0 0 0-9356 {}}} SUCCS {{259 0 0 0-9174 {}} {130 0 0 0-9179 {}} {256 0 0 0-9356 {}}} CYCLES {}}
set a(0-9174) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#4 TYPE READSLICE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-95 LOC {2 1.0 3 0.0 3 0.0 3 0.8650000499999999} PREDS {{259 0 0 0-9173 {}} {130 0 0 0-9095 {}}} SUCCS {{259 0 0 0-9175 {}} {130 0 0 0-9179 {}}} CYCLES {}}
set a(0-9175) {AREA_SCORE {} NAME COMP_LOOP:conc#3 TYPE CONCATENATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-96 LOC {2 1.0 3 0.8650000499999999 3 0.8650000499999999 3 0.8650000499999999} PREDS {{259 0 0 0-9174 {}} {130 0 0 0-9095 {}}} SUCCS {{259 0 0 0-9176 {}} {130 0 0 0-9179 {}}} CYCLES {}}
set a(0-9176) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 2 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.08 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-97 LOC {3 0.0 3 0.8650000499999999 3 0.8650000499999999 3 0.9999999249999999 3 0.9999999249999999} PREDS {{259 0 0 0-9175 {}} {258 0 0 0-9172 {}} {130 0 0 0-9095 {}}} SUCCS {{259 0 0 0-9177 {}} {130 0 0 0-9179 {}}} CYCLES {}}
set a(0-9177) {AREA_SCORE {} NAME COMP_LOOP-2:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-98 LOC {3 0.13499995 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-9176 {}} {130 0 0 0-9095 {}}} SUCCS {{259 0 0 0-9178 {}} {130 0 0 0-9179 {}}} CYCLES {}}
set a(0-9178) {AREA_SCORE {} NAME COMP_LOOP-2:not TYPE NOT PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-99 LOC {3 0.13499995 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-9177 {}} {130 0 0 0-9095 {}}} SUCCS {{259 0 0 0-9179 {}}} CYCLES {}}
set a(0-9179) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-100 LOC {3 0.13499995 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-9178 {}} {130 0 0 0-9177 {}} {130 0 0 0-9176 {}} {130 0 0 0-9175 {}} {130 0 0 0-9174 {}} {130 0 0 0-9173 {}} {130 0 0 0-9172 {}} {130 0 0 0-9171 {}} {130 0 0 0-9170 {}} {130 0 0 0-9095 {}}} SUCCS {{128 0 0 0-9187 {}} {64 0 0 0-9096 {}}} CYCLES {}}
set a(0-9180) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-101 LOC {1 0.118125 2 0.30104615 2 0.30104615 2 0.36979602500000003 2 0.36979602500000003} PREDS {{258 0 0 0-9114 {}}} SUCCS {{258 0 0 0-9184 {}} {130 0 0 0-9096 {}} {258 0 0 0-9308 {}}} CYCLES {}}
set a(0-9181) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-102 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.36979615} PREDS {{774 0 0 0-9356 {}}} SUCCS {{259 0 0 0-9182 {}} {130 0 0 0-9096 {}} {256 0 0 0-9356 {}}} CYCLES {}}
set a(0-9182) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#5 TYPE READSLICE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-103 LOC {0 1.0 2 0.0 2 0.0 2 0.36979615} PREDS {{259 0 0 0-9181 {}}} SUCCS {{259 0 0 0-9183 {}} {130 0 0 0-9096 {}}} CYCLES {}}
set a(0-9183) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#1 TYPE CONCATENATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-104 LOC {0 1.0 2 0.36979615 2 0.36979615 2 0.36979615} PREDS {{259 0 0 0-9182 {}}} SUCCS {{259 0 0 0-9184 {}} {130 0 0 0-9096 {}}} CYCLES {}}
set a(0-9184) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-2:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-105 LOC {1 0.18687499999999999 2 0.36979615 2 0.36979615 2 0.8437499104999999 2 0.8437499104999999} PREDS {{259 0 0 0-9183 {}} {258 0 0 0-9180 {}}} SUCCS {{259 0 0.750 0-9185 {}} {258 0 0.750 0-9186 {}} {130 0 0 0-9096 {}}} CYCLES {}}
set a(0-9185) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-106 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{259 0 0.750 0-9184 {}}} SUCCS {{258 0 0 0-9096 {}}} CYCLES {}}
set a(0-9186) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-107 LOC {1 1.0 2 0.95 2 1.0 3 0.2999998749999999 3 0.2999998749999999} PREDS {{258 0 0.750 0-9184 {}}} SUCCS {{258 0 0 0-9096 {}}} CYCLES {}}
set a(0-9187) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-108 LOC {3 0.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{128 0 0 0-9179 {}} {772 0 0 0-9096 {}}} SUCCS {{259 0 0 0-9096 {}}} CYCLES {}}
set a(0-9188) {AREA_SCORE {} NAME VEC_LOOP:j:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-109 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-9228 {}}} SUCCS {{259 0 0 0-9189 {}} {130 0 0 0-9227 {}} {256 0 0 0-9228 {}}} CYCLES {}}
set a(0-9189) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-110 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-9188 {}}} SUCCS {{258 0 0 0-9193 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9190) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-111 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {} SUCCS {{259 0 0 0-9191 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9191) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#6 TYPE READSLICE PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-112 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-9190 {}}} SUCCS {{259 0 0 0-9192 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9192) {AREA_SCORE {} NAME VEC_LOOP:conc#2 TYPE CONCATENATE PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-113 LOC {0 1.0 1 0.616875 1 0.616875 1 0.616875} PREDS {{259 0 0 0-9191 {}}} SUCCS {{259 0 0 0-9193 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9193) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-114 LOC {1 0.0 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-9192 {}} {258 0 0 0-9189 {}}} SUCCS {{259 0 1.500 0-9194 {}} {258 0 1.500 0-9209 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9194) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-115 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-9193 {}} {774 0 1.500 0-9222 {}} {774 0 1.500 0-9209 {}}} SUCCS {{258 0 0 0-9204 {}} {256 0 0 0-9209 {}} {258 0 0 0-9211 {}} {256 0 0 0-9222 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9195) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-116 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.48374999999999996} PREDS {} SUCCS {{259 0 0 0-9196 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9196) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#7 TYPE READSLICE PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-117 LOC {0 1.0 1 0.0 1 0.0 1 0.48374999999999996} PREDS {{259 0 0 0-9195 {}}} SUCCS {{259 0 0 0-9197 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9197) {AREA_SCORE {} NAME VEC_LOOP:conc#3 TYPE CONCATENATE PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-118 LOC {0 1.0 1 0.48374999999999996 1 0.48374999999999996 1 0.48374999999999996} PREDS {{259 0 0 0-9196 {}}} SUCCS {{258 0 0 0-9199 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9198) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-119 LOC {0 1.0 1 0.48374999999999996 1 0.48374999999999996 1 0.48374999999999996} PREDS {} SUCCS {{259 0 0 0-9199 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9199) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#13 TYPE ACCU DELAY {1.07 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-120 LOC {1 0.0 1 0.48374999999999996 1 0.48374999999999996 1 0.6168748749999999 1 0.6168748749999999} PREDS {{259 0 0 0-9198 {}} {258 0 0 0-9197 {}}} SUCCS {{258 0 0 0-9202 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9200) {AREA_SCORE {} NAME VEC_LOOP:j:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-121 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-9228 {}}} SUCCS {{259 0 0 0-9201 {}} {130 0 0 0-9227 {}} {256 0 0 0-9228 {}}} CYCLES {}}
set a(0-9201) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-122 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-9200 {}}} SUCCS {{259 0 0 0-9202 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9202) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-2:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-123 LOC {1 0.133125 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-9201 {}} {258 0 0 0-9199 {}}} SUCCS {{259 0 1.500 0-9203 {}} {258 0 1.500 0-9222 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9203) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-124 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-9202 {}} {774 0 1.500 0-9222 {}} {774 0 1.500 0-9209 {}}} SUCCS {{259 0 0 0-9204 {}} {256 0 0 0-9209 {}} {258 0 0 0-9210 {}} {256 0 0 0-9222 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9204) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-125 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-9203 {}} {258 0 0 0-9194 {}}} SUCCS {{259 0 0 0-9205 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9205) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.base TYPE {C-CORE PORT} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-126 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-9204 {}} {128 0 0 0-9207 {}}} SUCCS {{258 0 0 0-9207 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9206) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.m TYPE {C-CORE PORT} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-127 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-9207 {}}} SUCCS {{259 0 0 0-9207 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9207) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-128 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-9206 {}} {258 0 0 0-9205 {}}} SUCCS {{128 0 0 0-9205 {}} {128 0 0 0-9206 {}} {259 0 0 0-9208 {}}} CYCLES {}}
set a(0-9208) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_add.return TYPE {C-CORE PORT} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-129 LOC {3 0.04 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-9207 {}}} SUCCS {{259 0 1.500 0-9209 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9209) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-130 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-9209 {}} {259 0 1.500 0-9208 {}} {256 0 0 0-9203 {}} {256 0 0 0-9194 {}} {258 0 1.500 0-9193 {}} {774 0 0 0-9222 {}}} SUCCS {{774 0 1.500 0-9194 {}} {774 0 1.500 0-9203 {}} {774 0 0 0-9209 {}} {258 0 0 0-9222 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9210) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-131 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-9203 {}}} SUCCS {{259 0 0 0-9211 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9211) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-132 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-9210 {}} {258 0 0 0-9194 {}}} SUCCS {{259 0 0 0-9212 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9212) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.base TYPE {C-CORE PORT} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-133 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-9211 {}} {128 0 0 0-9214 {}}} SUCCS {{258 0 0 0-9214 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9213) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.m TYPE {C-CORE PORT} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-134 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-9214 {}}} SUCCS {{259 0 0 0-9214 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9214) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-2:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-135 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-9213 {}} {258 0 0 0-9212 {}}} SUCCS {{128 0 0 0-9212 {}} {128 0 0 0-9213 {}} {259 0 0 0-9215 {}}} CYCLES {}}
set a(0-9215) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_sub.return TYPE {C-CORE PORT} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-136 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-9214 {}}} SUCCS {{259 0 0 0-9216 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9216) {AREA_SCORE {} NAME COMP_LOOP-2:mult.x TYPE {C-CORE PORT} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-137 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-9215 {}} {128 0 0 0-9220 {}}} SUCCS {{258 0 0 0-9220 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9217) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y TYPE {C-CORE PORT} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-138 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-9220 {}}} SUCCS {{258 0 0 0-9220 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9218) {AREA_SCORE {} NAME COMP_LOOP-2:mult.y_ TYPE {C-CORE PORT} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-139 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-9220 {}}} SUCCS {{258 0 0 0-9220 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9219) {AREA_SCORE {} NAME COMP_LOOP-2:mult.p TYPE {C-CORE PORT} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-140 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-9220 {}}} SUCCS {{259 0 0 0-9220 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9220) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-2:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-141 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-9219 {}} {258 0 0 0-9218 {}} {258 0 0 0-9217 {}} {258 0 0 0-9216 {}}} SUCCS {{128 0 0 0-9216 {}} {128 0 0 0-9217 {}} {128 0 0 0-9218 {}} {128 0 0 0-9219 {}} {259 0 0 0-9221 {}}} CYCLES {}}
set a(0-9221) {AREA_SCORE {} NAME COMP_LOOP-2:mult.return TYPE {C-CORE PORT} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-142 LOC {6 0.04 6 0.75 6 0.75 6 0.75} PREDS {{259 0 0 0-9220 {}}} SUCCS {{259 0 1.500 0-9222 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9222) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-143 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-9222 {}} {259 0 1.500 0-9221 {}} {258 0 0 0-9209 {}} {256 0 0 0-9203 {}} {258 0 1.500 0-9202 {}} {256 0 0 0-9194 {}}} SUCCS {{774 0 1.500 0-9194 {}} {774 0 1.500 0-9203 {}} {774 0 0 0-9209 {}} {774 0 0 0-9222 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9223) {AREA_SCORE {} NAME VEC_LOOP:j:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-144 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-9228 {}}} SUCCS {{259 0 0 0-9224 {}} {130 0 0 0-9227 {}} {256 0 0 0-9228 {}}} CYCLES {}}
set a(0-9224) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-145 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-9223 {}}} SUCCS {{259 0 0 0-9225 {}} {130 0 0 0-9227 {}}} CYCLES {}}
set a(0-9225) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 2 NAME COMP_LOOP-2:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-146 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-9224 {}}} SUCCS {{259 0 0 0-9226 {}} {130 0 0 0-9227 {}} {258 0 0 0-9228 {}}} CYCLES {}}
set a(0-9226) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-147 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-9225 {}}} SUCCS {{259 0 0 0-9227 {}}} CYCLES {}}
set a(0-9227) {AREA_SCORE {} NAME COMP_LOOP-2:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-9096 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-148 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-9226 {}} {130 0 0 0-9225 {}} {130 0 0 0-9224 {}} {130 0 0 0-9223 {}} {130 0 0 0-9222 {}} {130 0 0 0-9221 {}} {130 0 0 0-9219 {}} {130 0 0 0-9218 {}} {130 0 0 0-9217 {}} {130 0 0 0-9216 {}} {130 0 0 0-9215 {}} {130 0 0 0-9213 {}} {130 0 0 0-9212 {}} {130 0 0 0-9211 {}} {130 0 0 0-9210 {}} {130 0 0 0-9209 {}} {130 0 0 0-9208 {}} {130 0 0 0-9206 {}} {130 0 0 0-9205 {}} {130 0 0 0-9204 {}} {130 0 0 0-9203 {}} {130 0 0 0-9202 {}} {130 0 0 0-9201 {}} {130 0 0 0-9200 {}} {130 0 0 0-9199 {}} {130 0 0 0-9198 {}} {130 0 0 0-9197 {}} {130 0 0 0-9196 {}} {130 0 0 0-9195 {}} {130 0 0 0-9194 {}} {130 0 0 0-9193 {}} {130 0 0 0-9192 {}} {130 0 0 0-9191 {}} {130 0 0 0-9190 {}} {130 0 0 0-9189 {}} {130 0 0 0-9188 {}}} SUCCS {{129 0 0 0-9228 {}}} CYCLES {}}
set a(0-9228) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9096 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-9228 {}} {129 0 0 0-9227 {}} {258 0 0 0-9225 {}} {256 0 0 0-9223 {}} {256 0 0 0-9200 {}} {256 0 0 0-9188 {}}} SUCCS {{774 0 0 0-9188 {}} {774 0 0 0-9200 {}} {774 0 0 0-9223 {}} {772 0 0 0-9228 {}}} CYCLES {}}
set a(0-9096) {CHI {0-9188 0-9189 0-9190 0-9191 0-9192 0-9193 0-9194 0-9195 0-9196 0-9197 0-9198 0-9199 0-9200 0-9201 0-9202 0-9203 0-9204 0-9205 0-9206 0-9207 0-9208 0-9209 0-9210 0-9211 0-9212 0-9213 0-9214 0-9215 0-9216 0-9217 0-9218 0-9219 0-9220 0-9221 0-9222 0-9223 0-9224 0-9225 0-9226 0-9227 0-9228} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {86100 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 86100 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 86100 NAME COMP_LOOP-2:VEC_LOOP TYPE LOOP DELAY {861010.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-149 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-9187 {}} {258 0 0 0-9186 {}} {258 0 0 0-9185 {}} {130 0 0 0-9184 {}} {130 0 0 0-9183 {}} {130 0 0 0-9182 {}} {130 0 0 0-9181 {}} {130 0 0 0-9180 {}} {64 0 0 0-9179 {}} {64 0 0 0-9095 {}} {774 0 0 0-9356 {}}} SUCCS {{772 0 0 0-9187 {}} {131 0 0 0-9229 {}} {130 0 0 0-9230 {}} {130 0 0 0-9231 {}} {130 0 0 0-9232 {}} {130 0 0 0-9233 {}} {130 0 0 0-9234 {}} {130 0 0 0-9235 {}} {130 0 0 0-9236 {}} {130 0 0 0-9237 {}} {130 0 0 0-9238 {}} {64 0 0 0-9097 {}} {256 0 0 0-9356 {}}} CYCLES {}}
set a(0-9229) {AREA_SCORE {} NAME COMP_LOOP-3:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-150 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{131 0 0 0-9096 {}}} SUCCS {{259 0 0 0-9230 {}} {130 0 0 0-9238 {}}} CYCLES {}}
set a(0-9230) {AREA_SCORE {} NAME COMP_LOOP-3:not#3 TYPE NOT PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-151 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-9229 {}} {130 0 0 0-9096 {}}} SUCCS {{259 0 0 0-9231 {}} {130 0 0 0-9238 {}}} CYCLES {}}
set a(0-9231) {AREA_SCORE {} NAME COMP_LOOP-3:COMP_LOOP:conc TYPE CONCATENATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-152 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-9230 {}} {130 0 0 0-9096 {}}} SUCCS {{258 0 0 0-9235 {}} {130 0 0 0-9238 {}}} CYCLES {}}
set a(0-9232) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-153 LOC {3 1.0 4 0.0 4 0.0 4 0.0 4 0.8650000499999999} PREDS {{130 0 0 0-9096 {}} {774 0 0 0-9356 {}}} SUCCS {{259 0 0 0-9233 {}} {130 0 0 0-9238 {}} {256 0 0 0-9356 {}}} CYCLES {}}
set a(0-9233) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#8 TYPE READSLICE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-154 LOC {3 1.0 4 0.0 4 0.0 4 0.8650000499999999} PREDS {{259 0 0 0-9232 {}} {130 0 0 0-9096 {}}} SUCCS {{259 0 0 0-9234 {}} {130 0 0 0-9238 {}}} CYCLES {}}
set a(0-9234) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-155 LOC {3 1.0 4 0.8650000499999999 4 0.8650000499999999 4 0.8650000499999999} PREDS {{259 0 0 0-9233 {}} {130 0 0 0-9096 {}}} SUCCS {{259 0 0 0-9235 {}} {130 0 0 0-9238 {}}} CYCLES {}}
set a(0-9235) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 2 NAME COMP_LOOP-3:acc TYPE ACCU DELAY {1.08 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-156 LOC {4 0.0 4 0.8650000499999999 4 0.8650000499999999 4 0.9999999249999999 4 0.9999999249999999} PREDS {{259 0 0 0-9234 {}} {258 0 0 0-9231 {}} {130 0 0 0-9096 {}}} SUCCS {{259 0 0 0-9236 {}} {130 0 0 0-9238 {}}} CYCLES {}}
set a(0-9236) {AREA_SCORE {} NAME COMP_LOOP-3:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-157 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-9235 {}} {130 0 0 0-9096 {}}} SUCCS {{259 0 0 0-9237 {}} {130 0 0 0-9238 {}}} CYCLES {}}
set a(0-9237) {AREA_SCORE {} NAME COMP_LOOP-3:not TYPE NOT PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-158 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-9236 {}} {130 0 0 0-9096 {}}} SUCCS {{259 0 0 0-9238 {}}} CYCLES {}}
set a(0-9238) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-159 LOC {4 0.13499995 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-9237 {}} {130 0 0 0-9236 {}} {130 0 0 0-9235 {}} {130 0 0 0-9234 {}} {130 0 0 0-9233 {}} {130 0 0 0-9232 {}} {130 0 0 0-9231 {}} {130 0 0 0-9230 {}} {130 0 0 0-9229 {}} {130 0 0 0-9096 {}}} SUCCS {{128 0 0 0-9248 {}} {64 0 0 0-9097 {}}} CYCLES {}}
set a(0-9239) {AREA_SCORE 10.44 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,12) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-160 LOC {1 0.118125 3 0.30104615 3 0.30104615 3 0.36979602500000003 3 0.36979602500000003} PREDS {{258 0 0 0-9114 {}}} SUCCS {{258 0 0 0-9243 {}} {130 0 0 0-9097 {}}} CYCLES {}}
set a(0-9240) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-161 LOC {0 1.0 3 0.0 3 0.0 3 0.0 3 0.36979615} PREDS {{774 0 0 0-9356 {}}} SUCCS {{259 0 0 0-9241 {}} {130 0 0 0-9097 {}} {256 0 0 0-9356 {}}} CYCLES {}}
set a(0-9241) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#9 TYPE READSLICE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-162 LOC {0 1.0 3 0.0 3 0.0 3 0.36979615} PREDS {{259 0 0 0-9240 {}}} SUCCS {{259 0 0 0-9242 {}} {130 0 0 0-9097 {}}} CYCLES {}}
set a(0-9242) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#2 TYPE CONCATENATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-163 LOC {0 1.0 3 0.36979615 3 0.36979615 3 0.36979615} PREDS {{259 0 0 0-9241 {}}} SUCCS {{259 0 0 0-9243 {}} {130 0 0 0-9097 {}}} CYCLES {}}
set a(0-9243) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-3:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-164 LOC {1 0.18687499999999999 3 0.36979615 3 0.36979615 3 0.8437499104999999 3 0.8437499104999999} PREDS {{259 0 0 0-9242 {}} {258 0 0 0-9239 {}}} SUCCS {{259 0 0 0-9244 {}} {258 0 0 0-9246 {}} {130 0 0 0-9097 {}}} CYCLES {}}
set a(0-9244) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#7 TYPE CONCATENATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-165 LOC {1 0.66082885 3 0.84375 3 0.84375 3 0.84375} PREDS {{259 0 0 0-9243 {}}} SUCCS {{259 0 0.750 0-9245 {}} {130 0 0 0-9097 {}}} CYCLES {}}
set a(0-9245) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-166 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 0.750 0-9244 {}}} SUCCS {{258 0 0 0-9097 {}}} CYCLES {}}
set a(0-9246) {AREA_SCORE {} NAME COMP_LOOP:twiddle_help:conc#1 TYPE CONCATENATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-167 LOC {1 0.66082885 3 0.84375 3 0.84375 3 0.84375} PREDS {{258 0 0 0-9243 {}}} SUCCS {{259 0 0.750 0-9247 {}} {130 0 0 0-9097 {}}} CYCLES {}}
set a(0-9247) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-168 LOC {1 1.0 3 0.95 3 1.0 4 0.2999998749999999 4 0.2999998749999999} PREDS {{259 0 0.750 0-9246 {}}} SUCCS {{258 0 0 0-9097 {}}} CYCLES {}}
set a(0-9248) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-169 LOC {4 0.0 4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{128 0 0 0-9238 {}} {772 0 0 0-9097 {}}} SUCCS {{259 0 0 0-9097 {}}} CYCLES {}}
set a(0-9249) {AREA_SCORE {} NAME VEC_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-170 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.61875} PREDS {{774 0 0 0-9295 {}}} SUCCS {{259 0 0 0-9250 {}} {130 0 0 0-9294 {}} {256 0 0 0-9295 {}}} CYCLES {}}
set a(0-9250) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#3)(11-1) TYPE READSLICE PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-171 LOC {0 1.0 1 0.0 1 0.0 1 0.61875} PREDS {{259 0 0 0-9249 {}}} SUCCS {{258 0 0 0-9254 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9251) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-172 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.61875} PREDS {} SUCCS {{259 0 0 0-9252 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9252) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#10 TYPE READSLICE PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-173 LOC {0 1.0 1 0.0 1 0.0 1 0.61875} PREDS {{259 0 0 0-9251 {}}} SUCCS {{259 0 0 0-9253 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9253) {AREA_SCORE {} NAME VEC_LOOP:conc#4 TYPE CONCATENATE PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-174 LOC {0 1.0 1 0.61875 1 0.61875 1 0.61875} PREDS {{259 0 0 0-9252 {}}} SUCCS {{259 0 0 0-9254 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9254) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME VEC_LOOP:acc#11 TYPE ACCU DELAY {1.05 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-175 LOC {1 0.0 1 0.61875 1 0.61875 1 0.7499998750000001 1 0.7499998750000001} PREDS {{259 0 0 0-9253 {}} {258 0 0 0-9250 {}}} SUCCS {{258 0 0 0-9257 {}} {258 0 0 0-9275 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9255) {AREA_SCORE {} NAME VEC_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-176 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.75} PREDS {{774 0 0 0-9295 {}}} SUCCS {{259 0 0 0-9256 {}} {130 0 0 0-9294 {}} {256 0 0 0-9295 {}}} CYCLES {}}
set a(0-9256) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#3)(0)#1 TYPE READSLICE PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-177 LOC {0 1.0 1 0.0 1 0.0 1 0.75} PREDS {{259 0 0 0-9255 {}}} SUCCS {{259 0 0 0-9257 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9257) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc#1 TYPE CONCATENATE PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-178 LOC {1 0.13125 1 0.75 1 0.75 1 0.75} PREDS {{259 0 0 0-9256 {}} {258 0 0 0-9254 {}}} SUCCS {{259 0 1.500 0-9258 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9258) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-179 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-9257 {}} {774 0 1.500 0-9289 {}} {774 0 1.500 0-9276 {}}} SUCCS {{258 0 0 0-9268 {}} {256 0 0 0-9276 {}} {258 0 0 0-9278 {}} {256 0 0 0-9289 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9259) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-180 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.48374999999999996} PREDS {} SUCCS {{259 0 0 0-9260 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9260) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#11 TYPE READSLICE PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-181 LOC {0 1.0 1 0.0 1 0.0 1 0.48374999999999996} PREDS {{259 0 0 0-9259 {}}} SUCCS {{259 0 0 0-9261 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9261) {AREA_SCORE {} NAME VEC_LOOP:conc#5 TYPE CONCATENATE PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-182 LOC {0 1.0 1 0.48374999999999996 1 0.48374999999999996 1 0.48374999999999996} PREDS {{259 0 0 0-9260 {}}} SUCCS {{258 0 0 0-9263 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9262) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-183 LOC {0 1.0 1 0.48374999999999996 1 0.48374999999999996 1 0.48374999999999996} PREDS {} SUCCS {{259 0 0 0-9263 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9263) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#14 TYPE ACCU DELAY {1.07 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-184 LOC {1 0.0 1 0.48374999999999996 1 0.48374999999999996 1 0.6168748749999999 1 0.6168748749999999} PREDS {{259 0 0 0-9262 {}} {258 0 0 0-9261 {}}} SUCCS {{258 0 0 0-9266 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9264) {AREA_SCORE {} NAME VEC_LOOP:j:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-185 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-9295 {}}} SUCCS {{259 0 0 0-9265 {}} {130 0 0 0-9294 {}} {256 0 0 0-9295 {}}} CYCLES {}}
set a(0-9265) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-186 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-9264 {}}} SUCCS {{259 0 0 0-9266 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9266) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-3:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-187 LOC {1 0.133125 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-9265 {}} {258 0 0 0-9263 {}}} SUCCS {{259 0 1.500 0-9267 {}} {258 0 1.500 0-9289 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9267) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-188 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-9266 {}} {774 0 1.500 0-9289 {}} {774 0 1.500 0-9276 {}}} SUCCS {{259 0 0 0-9268 {}} {256 0 0 0-9276 {}} {258 0 0 0-9277 {}} {256 0 0 0-9289 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9268) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-189 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-9267 {}} {258 0 0 0-9258 {}}} SUCCS {{259 0 0 0-9269 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9269) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.base TYPE {C-CORE PORT} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-190 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-9268 {}} {128 0 0 0-9271 {}}} SUCCS {{258 0 0 0-9271 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9270) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.m TYPE {C-CORE PORT} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-191 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-9271 {}}} SUCCS {{259 0 0 0-9271 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9271) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-192 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-9270 {}} {258 0 0 0-9269 {}}} SUCCS {{128 0 0 0-9269 {}} {128 0 0 0-9270 {}} {259 0 0 0-9272 {}}} CYCLES {}}
set a(0-9272) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_add.return TYPE {C-CORE PORT} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-193 LOC {3 0.04 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-9271 {}}} SUCCS {{258 0 1.500 0-9276 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9273) {AREA_SCORE {} NAME VEC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-194 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.75} PREDS {{774 0 0 0-9295 {}}} SUCCS {{259 0 0 0-9274 {}} {130 0 0 0-9294 {}} {256 0 0 0-9295 {}}} CYCLES {}}
set a(0-9274) {AREA_SCORE {} NAME VEC_LOOP:slc(VEC_LOOP:j(12:0)#3)(0) TYPE READSLICE PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-195 LOC {0 1.0 1 0.0 1 0.0 5 0.75} PREDS {{259 0 0 0-9273 {}}} SUCCS {{259 0 0 0-9275 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9275) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:VEC_LOOP:conc TYPE CONCATENATE PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-196 LOC {1 0.13125 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-9274 {}} {258 0 0 0-9254 {}}} SUCCS {{259 0 1.500 0-9276 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9276) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-197 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-9276 {}} {259 0 1.500 0-9275 {}} {258 0 1.500 0-9272 {}} {256 0 0 0-9267 {}} {256 0 0 0-9258 {}} {774 0 0 0-9289 {}}} SUCCS {{774 0 1.500 0-9258 {}} {774 0 1.500 0-9267 {}} {774 0 0 0-9276 {}} {258 0 0 0-9289 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9277) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-198 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-9267 {}}} SUCCS {{259 0 0 0-9278 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9278) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-199 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-9277 {}} {258 0 0 0-9258 {}}} SUCCS {{259 0 0 0-9279 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9279) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.base TYPE {C-CORE PORT} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-200 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-9278 {}} {128 0 0 0-9281 {}}} SUCCS {{258 0 0 0-9281 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9280) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.m TYPE {C-CORE PORT} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-201 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-9281 {}}} SUCCS {{259 0 0 0-9281 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9281) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-3:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-202 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-9280 {}} {258 0 0 0-9279 {}}} SUCCS {{128 0 0 0-9279 {}} {128 0 0 0-9280 {}} {259 0 0 0-9282 {}}} CYCLES {}}
set a(0-9282) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_sub.return TYPE {C-CORE PORT} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-203 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-9281 {}}} SUCCS {{259 0 0 0-9283 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9283) {AREA_SCORE {} NAME COMP_LOOP-3:mult.x TYPE {C-CORE PORT} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-204 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-9282 {}} {128 0 0 0-9287 {}}} SUCCS {{258 0 0 0-9287 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9284) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y TYPE {C-CORE PORT} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-205 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-9287 {}}} SUCCS {{258 0 0 0-9287 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9285) {AREA_SCORE {} NAME COMP_LOOP-3:mult.y_ TYPE {C-CORE PORT} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-206 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-9287 {}}} SUCCS {{258 0 0 0-9287 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9286) {AREA_SCORE {} NAME COMP_LOOP-3:mult.p TYPE {C-CORE PORT} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-207 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-9287 {}}} SUCCS {{259 0 0 0-9287 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9287) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-3:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-208 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-9286 {}} {258 0 0 0-9285 {}} {258 0 0 0-9284 {}} {258 0 0 0-9283 {}}} SUCCS {{128 0 0 0-9283 {}} {128 0 0 0-9284 {}} {128 0 0 0-9285 {}} {128 0 0 0-9286 {}} {259 0 0 0-9288 {}}} CYCLES {}}
set a(0-9288) {AREA_SCORE {} NAME COMP_LOOP-3:mult.return TYPE {C-CORE PORT} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-209 LOC {6 0.04 6 0.75 6 0.75 6 0.75} PREDS {{259 0 0 0-9287 {}}} SUCCS {{259 0 1.500 0-9289 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9289) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-210 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-9289 {}} {259 0 1.500 0-9288 {}} {258 0 0 0-9276 {}} {256 0 0 0-9267 {}} {258 0 1.500 0-9266 {}} {256 0 0 0-9258 {}}} SUCCS {{774 0 1.500 0-9258 {}} {774 0 1.500 0-9267 {}} {774 0 0 0-9276 {}} {774 0 0 0-9289 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9290) {AREA_SCORE {} NAME VEC_LOOP:j:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-211 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-9295 {}}} SUCCS {{259 0 0 0-9291 {}} {130 0 0 0-9294 {}} {256 0 0 0-9295 {}}} CYCLES {}}
set a(0-9291) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-212 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-9290 {}}} SUCCS {{259 0 0 0-9292 {}} {130 0 0 0-9294 {}}} CYCLES {}}
set a(0-9292) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 2 NAME COMP_LOOP-3:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-213 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-9291 {}}} SUCCS {{259 0 0 0-9293 {}} {130 0 0 0-9294 {}} {258 0 0 0-9295 {}}} CYCLES {}}
set a(0-9293) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-214 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-9292 {}}} SUCCS {{259 0 0 0-9294 {}}} CYCLES {}}
set a(0-9294) {AREA_SCORE {} NAME COMP_LOOP-3:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-9097 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-215 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-9293 {}} {130 0 0 0-9292 {}} {130 0 0 0-9291 {}} {130 0 0 0-9290 {}} {130 0 0 0-9289 {}} {130 0 0 0-9288 {}} {130 0 0 0-9286 {}} {130 0 0 0-9285 {}} {130 0 0 0-9284 {}} {130 0 0 0-9283 {}} {130 0 0 0-9282 {}} {130 0 0 0-9280 {}} {130 0 0 0-9279 {}} {130 0 0 0-9278 {}} {130 0 0 0-9277 {}} {130 0 0 0-9276 {}} {130 0 0 0-9275 {}} {130 0 0 0-9274 {}} {130 0 0 0-9273 {}} {130 0 0 0-9272 {}} {130 0 0 0-9270 {}} {130 0 0 0-9269 {}} {130 0 0 0-9268 {}} {130 0 0 0-9267 {}} {130 0 0 0-9266 {}} {130 0 0 0-9265 {}} {130 0 0 0-9264 {}} {130 0 0 0-9263 {}} {130 0 0 0-9262 {}} {130 0 0 0-9261 {}} {130 0 0 0-9260 {}} {130 0 0 0-9259 {}} {130 0 0 0-9258 {}} {130 0 0 0-9257 {}} {130 0 0 0-9256 {}} {130 0 0 0-9255 {}} {130 0 0 0-9254 {}} {130 0 0 0-9253 {}} {130 0 0 0-9252 {}} {130 0 0 0-9251 {}} {130 0 0 0-9250 {}} {130 0 0 0-9249 {}}} SUCCS {{129 0 0 0-9295 {}}} CYCLES {}}
set a(0-9295) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0)#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9097 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-9295 {}} {129 0 0 0-9294 {}} {258 0 0 0-9292 {}} {256 0 0 0-9290 {}} {256 0 0 0-9273 {}} {256 0 0 0-9264 {}} {256 0 0 0-9255 {}} {256 0 0 0-9249 {}}} SUCCS {{774 0 0 0-9249 {}} {774 0 0 0-9255 {}} {774 0 0 0-9264 {}} {774 0 0 0-9273 {}} {774 0 0 0-9290 {}} {772 0 0 0-9295 {}}} CYCLES {}}
set a(0-9097) {CHI {0-9249 0-9250 0-9251 0-9252 0-9253 0-9254 0-9255 0-9256 0-9257 0-9258 0-9259 0-9260 0-9261 0-9262 0-9263 0-9264 0-9265 0-9266 0-9267 0-9268 0-9269 0-9270 0-9271 0-9272 0-9273 0-9274 0-9275 0-9276 0-9277 0-9278 0-9279 0-9280 0-9281 0-9282 0-9283 0-9284 0-9285 0-9286 0-9287 0-9288 0-9289 0-9290 0-9291 0-9292 0-9293 0-9294 0-9295} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {86100 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 86100 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 86100 NAME COMP_LOOP-3:VEC_LOOP TYPE LOOP DELAY {861010.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-216 LOC {4 1.0 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-9248 {}} {258 0 0 0-9247 {}} {130 0 0 0-9246 {}} {258 0 0 0-9245 {}} {130 0 0 0-9244 {}} {130 0 0 0-9243 {}} {130 0 0 0-9242 {}} {130 0 0 0-9241 {}} {130 0 0 0-9240 {}} {130 0 0 0-9239 {}} {64 0 0 0-9238 {}} {64 0 0 0-9096 {}} {774 0 0 0-9356 {}}} SUCCS {{772 0 0 0-9248 {}} {131 0 0 0-9296 {}} {130 0 0 0-9297 {}} {130 0 0 0-9298 {}} {130 0 0 0-9299 {}} {130 0 0 0-9300 {}} {130 0 0 0-9301 {}} {130 0 0 0-9302 {}} {130 0 0 0-9303 {}} {130 0 0 0-9304 {}} {64 0 0 0-9098 {}} {256 0 0 0-9356 {}}} CYCLES {}}
set a(0-9296) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_LOOP:lshift.psp)(12-3) TYPE READSLICE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-217 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{131 0 0 0-9097 {}}} SUCCS {{259 0 0 0-9297 {}} {130 0 0 0-9304 {}}} CYCLES {}}
set a(0-9297) {AREA_SCORE {} NAME COMP_LOOP-4:not#3 TYPE NOT PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-218 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-9296 {}} {130 0 0 0-9097 {}}} SUCCS {{259 0 0 0-9298 {}} {130 0 0 0-9304 {}}} CYCLES {}}
set a(0-9298) {AREA_SCORE {} NAME COMP_LOOP-4:COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-219 LOC {4 1.0 5 0.8687499999999999 5 0.8687499999999999 5 0.8687499999999999} PREDS {{259 0 0 0-9297 {}} {130 0 0 0-9097 {}}} SUCCS {{258 0 0 0-9301 {}} {130 0 0 0-9304 {}}} CYCLES {}}
set a(0-9299) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-220 LOC {4 1.0 5 0.0 5 0.0 5 0.0 5 0.8687499999999999} PREDS {{130 0 0 0-9097 {}} {774 0 0 0-9356 {}}} SUCCS {{259 0 0 0-9300 {}} {130 0 0 0-9304 {}} {256 0 0 0-9356 {}}} CYCLES {}}
set a(0-9300) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#13 TYPE READSLICE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-221 LOC {4 1.0 5 0.0 5 0.0 5 0.8687499999999999} PREDS {{259 0 0 0-9299 {}} {130 0 0 0-9097 {}}} SUCCS {{259 0 0 0-9301 {}} {130 0 0 0-9304 {}}} CYCLES {}}
set a(0-9301) {AREA_SCORE 11.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(11,0,11,0,11) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.05 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-222 LOC {5 0.0 5 0.8687499999999999 5 0.8687499999999999 5 0.9999998749999999 5 0.9999998749999999} PREDS {{259 0 0 0-9300 {}} {258 0 0 0-9298 {}} {130 0 0 0-9097 {}}} SUCCS {{259 0 0 0-9302 {}} {130 0 0 0-9304 {}}} CYCLES {}}
set a(0-9302) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc)(10) TYPE READSLICE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-223 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-9301 {}} {130 0 0 0-9097 {}}} SUCCS {{259 0 0 0-9303 {}} {130 0 0 0-9304 {}}} CYCLES {}}
set a(0-9303) {AREA_SCORE {} NAME COMP_LOOP-4:not TYPE NOT PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-224 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-9302 {}} {130 0 0 0-9097 {}}} SUCCS {{259 0 0 0-9304 {}}} CYCLES {}}
set a(0-9304) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-225 LOC {5 0.13125 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-9303 {}} {130 0 0 0-9302 {}} {130 0 0 0-9301 {}} {130 0 0 0-9300 {}} {130 0 0 0-9299 {}} {130 0 0 0-9298 {}} {130 0 0 0-9297 {}} {130 0 0 0-9296 {}} {130 0 0 0-9097 {}}} SUCCS {{128 0 0 0-9311 {}} {64 0 0 0-9098 {}}} CYCLES {}}
set a(0-9305) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-226 LOC {0 1.0 4 0.0 4 0.0 4 0.0 4 0.36979615} PREDS {{774 0 0 0-9356 {}}} SUCCS {{259 0 0 0-9306 {}} {130 0 0 0-9098 {}} {256 0 0 0-9356 {}}} CYCLES {}}
set a(0-9306) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#3 TYPE READSLICE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-227 LOC {0 1.0 4 0.0 4 0.0 4 0.36979615} PREDS {{259 0 0 0-9305 {}}} SUCCS {{259 0 0 0-9307 {}} {130 0 0 0-9098 {}}} CYCLES {}}
set a(0-9307) {AREA_SCORE {} NAME COMP_LOOP:twiddle_f:conc#3 TYPE CONCATENATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-228 LOC {0 1.0 4 0.36979615 4 0.36979615 4 0.36979615} PREDS {{259 0 0 0-9306 {}}} SUCCS {{259 0 0 0-9308 {}} {130 0 0 0-9098 {}}} CYCLES {}}
set a(0-9308) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(12,0,12,0,12) QUANTITY 1 NAME COMP_LOOP-4:twiddle_f:mul TYPE MUL DELAY {3.79 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-229 LOC {1 0.18687499999999999 4 0.36979615 4 0.36979615 4 0.8437499104999999 4 0.8437499104999999} PREDS {{259 0 0 0-9307 {}} {258 0 0 0-9180 {}}} SUCCS {{259 0 0.750 0-9309 {}} {258 0 0.750 0-9310 {}} {130 0 0 0-9098 {}}} CYCLES {}}
set a(0-9309) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_f:read_mem(twiddle:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-230 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{259 0 0.750 0-9308 {}}} SUCCS {{258 0 0 0-9098 {}}} CYCLES {}}
set a(0-9310) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) QUANTITY 1 NAME COMP_LOOP:twiddle_help:read_mem(twiddle_h:rsc.@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-231 LOC {1 1.0 4 0.95 4 1.0 5 0.2999998749999999 5 0.2999998749999999} PREDS {{258 0 0.750 0-9308 {}}} SUCCS {{258 0 0 0-9098 {}}} CYCLES {}}
set a(0-9311) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:asn(VEC_LOOP:j(12:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-232 LOC {5 0.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{128 0 0 0-9304 {}} {772 0 0 0-9098 {}}} SUCCS {{259 0 0 0-9098 {}}} CYCLES {}}
set a(0-9312) {AREA_SCORE {} NAME VEC_LOOP:j:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-233 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-9352 {}}} SUCCS {{259 0 0 0-9313 {}} {130 0 0 0-9351 {}} {256 0 0 0-9352 {}}} CYCLES {}}
set a(0-9313) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0) TYPE READSLICE PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-234 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-9312 {}}} SUCCS {{258 0 0 0-9317 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9314) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-235 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {} SUCCS {{259 0 0 0-9315 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9315) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#14 TYPE READSLICE PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-236 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-9314 {}}} SUCCS {{259 0 0 0-9316 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9316) {AREA_SCORE {} NAME VEC_LOOP:conc#6 TYPE CONCATENATE PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-237 LOC {0 1.0 1 0.616875 1 0.616875 1 0.616875} PREDS {{259 0 0 0-9315 {}}} SUCCS {{259 0 0 0-9317 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9317) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#1 TYPE ACCU DELAY {1.07 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-238 LOC {1 0.0 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-9316 {}} {258 0 0 0-9313 {}}} SUCCS {{259 0 1.500 0-9318 {}} {258 0 1.500 0-9333 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9318) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-239 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-9317 {}} {774 0 1.500 0-9346 {}} {774 0 1.500 0-9333 {}}} SUCCS {{258 0 0 0-9328 {}} {256 0 0 0-9333 {}} {258 0 0 0-9335 {}} {256 0 0 0-9346 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9319) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-240 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.48374999999999996} PREDS {} SUCCS {{259 0 0 0-9320 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9320) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#15 TYPE READSLICE PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-241 LOC {0 1.0 1 0.0 1 0.0 1 0.48374999999999996} PREDS {{259 0 0 0-9319 {}}} SUCCS {{259 0 0 0-9321 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9321) {AREA_SCORE {} NAME VEC_LOOP:conc#7 TYPE CONCATENATE PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-242 LOC {0 1.0 1 0.48374999999999996 1 0.48374999999999996 1 0.48374999999999996} PREDS {{259 0 0 0-9320 {}}} SUCCS {{258 0 0 0-9323 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9322) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-243 LOC {0 1.0 1 0.48374999999999996 1 0.48374999999999996 1 0.48374999999999996} PREDS {} SUCCS {{259 0 0 0-9323 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9323) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME VEC_LOOP:acc#15 TYPE ACCU DELAY {1.07 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-244 LOC {1 0.0 1 0.48374999999999996 1 0.48374999999999996 1 0.6168748749999999 1 0.6168748749999999} PREDS {{259 0 0 0-9322 {}} {258 0 0 0-9321 {}}} SUCCS {{258 0 0 0-9326 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9324) {AREA_SCORE {} NAME VEC_LOOP:j:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-245 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.616875} PREDS {{774 0 0 0-9352 {}}} SUCCS {{259 0 0 0-9325 {}} {130 0 0 0-9351 {}} {256 0 0 0-9352 {}}} CYCLES {}}
set a(0-9325) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#1 TYPE READSLICE PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-246 LOC {0 1.0 1 0.0 1 0.0 1 0.616875} PREDS {{259 0 0 0-9324 {}}} SUCCS {{259 0 0 0-9326 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9326) {AREA_SCORE 12.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(12,0,12,0,12) QUANTITY 3 NAME COMP_LOOP-4:VEC_LOOP:acc#10 TYPE ACCU DELAY {1.07 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-247 LOC {1 0.133125 1 0.616875 1 0.616875 1 0.749999875 1 0.749999875} PREDS {{259 0 0 0-9325 {}} {258 0 0 0-9323 {}}} SUCCS {{259 0 1.500 0-9327 {}} {258 0 1.500 0-9346 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9327) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:read_mem(vec:rsc.@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-248 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 1.500 0-9326 {}} {774 0 1.500 0-9346 {}} {774 0 1.500 0-9333 {}}} SUCCS {{259 0 0 0-9328 {}} {256 0 0 0-9333 {}} {258 0 0 0-9334 {}} {256 0 0 0-9346 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9328) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#5 TYPE ACCU DELAY {1.36 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-249 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 4 0.819374875} PREDS {{259 0 0 0-9327 {}} {258 0 0 0-9318 {}}} SUCCS {{259 0 0 0-9329 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9329) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.base TYPE {C-CORE PORT} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-250 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 4 0.819375} PREDS {{259 0 0 0-9328 {}} {128 0 0 0-9331 {}}} SUCCS {{258 0 0 0-9331 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9330) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.m TYPE {C-CORE PORT} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-251 LOC {2 0.0 2 0.819375 2 0.819375 4 0.819375} PREDS {{128 0 0 0-9331 {}}} SUCCS {{259 0 0 0-9331 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9331) {AREA_SCORE 96.00 LIBRARY cluster MODULE modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_add() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-252 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 5 0.03999987499999991} PREDS {{259 0 0 0-9330 {}} {258 0 0 0-9329 {}}} SUCCS {{128 0 0 0-9329 {}} {128 0 0 0-9330 {}} {259 0 0 0-9332 {}}} CYCLES {}}
set a(0-9332) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_add.return TYPE {C-CORE PORT} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-253 LOC {3 0.04 3 0.75 3 0.75 5 0.75} PREDS {{259 0 0 0-9331 {}}} SUCCS {{259 0 1.500 0-9333 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9333) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-254 LOC {3 1.0 3 0.95 3 1.0 4 0.01249987500000005 6 0.01249987500000005} PREDS {{774 0 0 0-9333 {}} {259 0 1.500 0-9332 {}} {256 0 0 0-9327 {}} {256 0 0 0-9318 {}} {258 0 1.500 0-9317 {}} {774 0 0 0-9346 {}}} SUCCS {{774 0 1.500 0-9318 {}} {774 0 1.500 0-9327 {}} {774 0 0 0-9333 {}} {258 0 0 0-9346 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9334) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-255 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.6487499999999999} PREDS {{258 0 0 0-9327 {}}} SUCCS {{259 0 0 0-9335 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9335) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,32,0,32) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#8 TYPE ACCU DELAY {1.36 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-256 LOC {2 0.3 2 0.6487499999999999 2 0.6487499999999999 2 0.819374875 2 0.819374875} PREDS {{259 0 0 0-9334 {}} {258 0 0 0-9318 {}}} SUCCS {{259 0 0 0-9336 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9336) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.base TYPE {C-CORE PORT} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-257 LOC {2 0.47062499999999996 2 0.819375 2 0.819375 2 0.819375} PREDS {{259 0 0 0-9335 {}} {128 0 0 0-9338 {}}} SUCCS {{258 0 0 0-9338 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9337) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.m TYPE {C-CORE PORT} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-258 LOC {2 0.0 2 0.819375 2 0.819375 2 0.819375} PREDS {{128 0 0 0-9338 {}}} SUCCS {{259 0 0 0-9338 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9338) {AREA_SCORE 64.00 LIBRARY cluster MODULE modulo_sub_221cc38820a0941d4772a0cf032267436375() QUANTITY 1 MINCLKPRD 1.45 NAME COMP_LOOP-4:modulo_sub() TYPE C-CORE DELAY {0.32 ns} INPUT_DELAY {1.45 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-259 LOC {2 1.0 2 0.855 2 1.0 3 0.03999987499999991 3 0.03999987499999991} PREDS {{259 0 0 0-9337 {}} {258 0 0 0-9336 {}}} SUCCS {{128 0 0 0-9336 {}} {128 0 0 0-9337 {}} {259 0 0 0-9339 {}}} CYCLES {}}
set a(0-9339) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_sub.return TYPE {C-CORE PORT} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-260 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-9338 {}}} SUCCS {{259 0 0 0-9340 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9340) {AREA_SCORE {} NAME COMP_LOOP-4:mult.x TYPE {C-CORE PORT} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-261 LOC {3 0.04 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{259 0 0 0-9339 {}} {128 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9344 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9341) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y TYPE {C-CORE PORT} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-262 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9344 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9342) {AREA_SCORE {} NAME COMP_LOOP-4:mult.y_ TYPE {C-CORE PORT} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-263 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-9344 {}}} SUCCS {{258 0 0 0-9344 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9343) {AREA_SCORE {} NAME COMP_LOOP-4:mult.p TYPE {C-CORE PORT} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-264 LOC {3 0.0 3 0.23804999999999998 3 0.23804999999999998 3 0.23804999999999998} PREDS {{128 0 0 0-9344 {}}} SUCCS {{259 0 0 0-9344 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9344) {AREA_SCORE 6293.00 LIBRARY cluster MODULE mult_a1e233277d0d5c0cfe721a9995382bef70e4() QUANTITY 1 MULTICYCLE mult_a1e233277d0d5c0cfe721a9995382bef70e4() MINCLKPRD 8.38 NAME COMP_LOOP-4:mult() TYPE C-CORE DELAY {2cy+0.32 ns} INPUT_DELAY {6.10 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-265 LOC {3 1.0 3 0.39 3 1.0 6 0.03999987499999991 6 0.03999987499999991} PREDS {{259 0 0 0-9343 {}} {258 0 0 0-9342 {}} {258 0 0 0-9341 {}} {258 0 0 0-9340 {}}} SUCCS {{128 0 0 0-9340 {}} {128 0 0 0-9341 {}} {128 0 0 0-9342 {}} {128 0 0 0-9343 {}} {259 0 0 0-9345 {}}} CYCLES {}}
set a(0-9345) {AREA_SCORE {} NAME COMP_LOOP-4:mult.return TYPE {C-CORE PORT} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-266 LOC {6 0.04 6 0.75 6 0.75 6 0.75} PREDS {{259 0 0 0-9344 {}}} SUCCS {{259 0 1.500 0-9346 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9346) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) QUANTITY 1 NAME VEC_LOOP:write_mem(vec:rsc.@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-267 LOC {6 1.0 6 0.95 6 1.0 7 0.01249987500000005 7 0.01249987500000005} PREDS {{774 0 0 0-9346 {}} {259 0 1.500 0-9345 {}} {258 0 0 0-9333 {}} {256 0 0 0-9327 {}} {258 0 1.500 0-9326 {}} {256 0 0 0-9318 {}}} SUCCS {{774 0 1.500 0-9318 {}} {774 0 1.500 0-9327 {}} {774 0 0 0-9333 {}} {774 0 0 0-9346 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9347) {AREA_SCORE {} NAME VEC_LOOP:j:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-268 LOC {0 1.0 1 0.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{774 0 0 0-9352 {}}} SUCCS {{259 0 0 0-9348 {}} {130 0 0 0-9351 {}} {256 0 0 0-9352 {}}} CYCLES {}}
set a(0-9348) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(11-0)#2 TYPE READSLICE PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-269 LOC {0 1.0 1 0.0 1 0.0 7 0.8650000499999999} PREDS {{259 0 0 0-9347 {}}} SUCCS {{259 0 0 0-9349 {}} {130 0 0 0-9351 {}}} CYCLES {}}
set a(0-9349) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,12,0,13) QUANTITY 2 NAME COMP_LOOP-4:VEC_LOOP:acc#9 TYPE ACCU DELAY {1.08 ns} PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-270 LOC {1 0.0 1 0.8650000499999999 1 0.8650000499999999 1 0.9999999249999999 7 0.9999999249999999} PREDS {{259 0 0 0-9348 {}}} SUCCS {{259 0 0 0-9350 {}} {130 0 0 0-9351 {}} {258 0 0 0-9352 {}}} CYCLES {}}
set a(0-9350) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:j:slc(VEC_LOOP:j(12:0))(12) TYPE READSLICE PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-271 LOC {1 0.13499995 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-9349 {}}} SUCCS {{259 0 0 0-9351 {}}} CYCLES {}}
set a(0-9351) {AREA_SCORE {} NAME COMP_LOOP-4:VEC_LOOP:break(VEC_LOOP) TYPE TERMINATE PAR 0-9098 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-272 LOC {7 0.012499999999999999 7 1.0 7 1.0 7 1.0} PREDS {{259 0 0 0-9350 {}} {130 0 0 0-9349 {}} {130 0 0 0-9348 {}} {130 0 0 0-9347 {}} {130 0 0 0-9346 {}} {130 0 0 0-9345 {}} {130 0 0 0-9343 {}} {130 0 0 0-9342 {}} {130 0 0 0-9341 {}} {130 0 0 0-9340 {}} {130 0 0 0-9339 {}} {130 0 0 0-9337 {}} {130 0 0 0-9336 {}} {130 0 0 0-9335 {}} {130 0 0 0-9334 {}} {130 0 0 0-9333 {}} {130 0 0 0-9332 {}} {130 0 0 0-9330 {}} {130 0 0 0-9329 {}} {130 0 0 0-9328 {}} {130 0 0 0-9327 {}} {130 0 0 0-9326 {}} {130 0 0 0-9325 {}} {130 0 0 0-9324 {}} {130 0 0 0-9323 {}} {130 0 0 0-9322 {}} {130 0 0 0-9321 {}} {130 0 0 0-9320 {}} {130 0 0 0-9319 {}} {130 0 0 0-9318 {}} {130 0 0 0-9317 {}} {130 0 0 0-9316 {}} {130 0 0 0-9315 {}} {130 0 0 0-9314 {}} {130 0 0 0-9313 {}} {130 0 0 0-9312 {}}} SUCCS {{129 0 0 0-9352 {}}} CYCLES {}}
set a(0-9352) {AREA_SCORE {} NAME asn(VEC_LOOP:j(12:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9098 LOC {7 0.0 7 0.0 7 0.0 7 0.0 7 1.0} PREDS {{772 0 0 0-9352 {}} {129 0 0 0-9351 {}} {258 0 0 0-9349 {}} {256 0 0 0-9347 {}} {256 0 0 0-9324 {}} {256 0 0 0-9312 {}}} SUCCS {{774 0 0 0-9312 {}} {774 0 0 0-9324 {}} {774 0 0 0-9347 {}} {772 0 0 0-9352 {}}} CYCLES {}}
set a(0-9098) {CHI {0-9312 0-9313 0-9314 0-9315 0-9316 0-9317 0-9318 0-9319 0-9320 0-9321 0-9322 0-9323 0-9324 0-9325 0-9326 0-9327 0-9328 0-9329 0-9330 0-9331 0-9332 0-9333 0-9334 0-9335 0-9336 0-9337 0-9338 0-9339 0-9340 0-9341 0-9342 0-9343 0-9344 0-9345 0-9346 0-9347 0-9348 0-9349 0-9350 0-9351 0-9352} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 7 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {86100 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 7 TOTAL_CYCLES_IN 86100 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 86100 NAME COMP_LOOP-4:VEC_LOOP TYPE LOOP DELAY {861010.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-273 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-9311 {}} {258 0 0 0-9310 {}} {258 0 0 0-9309 {}} {130 0 0 0-9308 {}} {130 0 0 0-9307 {}} {130 0 0 0-9306 {}} {130 0 0 0-9305 {}} {64 0 0 0-9304 {}} {64 0 0 0-9097 {}} {774 0 0 0-9356 {}}} SUCCS {{772 0 0 0-9311 {}} {131 0 0 0-9353 {}} {130 0 0 0-9354 {}} {130 0 0 0-9355 {}} {130 0 0 0-9356 {}} {130 0 0 0-9357 {}} {130 0 0 0-9358 {}} {130 0 0 0-9359 {}} {130 0 0 0-9360 {}} {130 0 0 0-9361 {}} {130 0 0 0-9362 {}} {130 0 0 0-9363 {}} {130 0 0 0-9364 {}}} CYCLES {}}
set a(0-9353) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-274 LOC {5 1.0 5 1.0 5 1.0 5 1.0 6 0.73562505} PREDS {{131 0 0 0-9098 {}} {774 0 0 0-9356 {}}} SUCCS {{259 0 0 0-9354 {}} {256 0 0 0-9356 {}}} CYCLES {}}
set a(0-9354) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(12:2))(9-0)#12 TYPE READSLICE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-275 LOC {5 1.0 5 1.0 5 1.0 6 0.73562505} PREDS {{259 0 0 0-9353 {}} {130 0 0 0-9098 {}}} SUCCS {{259 0 0 0-9355 {}}} CYCLES {}}
set a(0-9355) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,2,1,11) QUANTITY 1 NAME COMP_LOOP:acc#2 TYPE ACCU DELAY {1.03 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-276 LOC {6 0.0 6 0.73562505 6 0.73562505 6 0.864999925 6 0.864999925} PREDS {{259 0 0 0-9354 {}} {130 0 0 0-9098 {}}} SUCCS {{259 0 0 0-9356 {}} {258 0 0 0-9357 {}}} CYCLES {}}
set a(0-9356) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(12:2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-277 LOC {6 0.129375 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999 6 1.0} PREDS {{772 0 0 0-9356 {}} {259 0 0 0-9355 {}} {256 0 0 0-9353 {}} {130 0 0 0-9098 {}} {256 0 0 0-9305 {}} {256 0 0 0-9299 {}} {256 0 0 0-9097 {}} {256 0 0 0-9240 {}} {256 0 0 0-9232 {}} {256 0 0 0-9096 {}} {256 0 0 0-9181 {}} {256 0 0 0-9173 {}} {256 0 0 0-9095 {}} {256 0 0 0-9116 {}}} SUCCS {{774 0 0 0-9116 {}} {774 0 0 0-9095 {}} {774 0 0 0-9173 {}} {774 0 0 0-9181 {}} {774 0 0 0-9096 {}} {774 0 0 0-9232 {}} {774 0 0 0-9240 {}} {774 0 0 0-9097 {}} {774 0 0 0-9299 {}} {774 0 0 0-9305 {}} {774 0 0 0-9098 {}} {774 0 0 0-9353 {}} {772 0 0 0-9356 {}}} CYCLES {}}
set a(0-9357) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-278 LOC {6 0.129375 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{258 0 0 0-9355 {}} {130 0 0 0-9098 {}}} SUCCS {{258 0 0 0-9361 {}}} CYCLES {}}
set a(0-9358) {AREA_SCORE {} NAME COMP_LOOP-1:slc(STAGE_LOOP:lshift.psp)(12-1) TYPE READSLICE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-279 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{130 0 0 0-9098 {}}} SUCCS {{259 0 0 0-9359 {}}} CYCLES {}}
set a(0-9359) {AREA_SCORE {} NAME COMP_LOOP-1:not#3 TYPE NOT PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-280 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{259 0 0 0-9358 {}} {130 0 0 0-9098 {}}} SUCCS {{259 0 0 0-9360 {}}} CYCLES {}}
set a(0-9360) {AREA_SCORE {} NAME COMP_LOOP-1:COMP_LOOP:conc TYPE CONCATENATE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-281 LOC {5 1.0 6 0.8650000499999999 6 0.8650000499999999 6 0.8650000499999999} PREDS {{259 0 0 0-9359 {}} {130 0 0 0-9098 {}}} SUCCS {{259 0 0 0-9361 {}}} CYCLES {}}
set a(0-9361) {AREA_SCORE 13.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(13,0,13,0,13) QUANTITY 1 NAME COMP_LOOP-1:acc TYPE ACCU DELAY {1.08 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-282 LOC {6 0.129375 6 0.8650000499999999 6 0.8650000499999999 6 0.9999999249999999 6 0.9999999249999999} PREDS {{259 0 0 0-9360 {}} {258 0 0 0-9357 {}} {130 0 0 0-9098 {}}} SUCCS {{259 0 0 0-9362 {}}} CYCLES {}}
set a(0-9362) {AREA_SCORE {} NAME COMP_LOOP-1:slc(COMP_LOOP:acc)(12) TYPE READSLICE PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-283 LOC {6 0.26437495 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-9361 {}} {130 0 0 0-9098 {}}} SUCCS {{259 0 0 0-9363 {}}} CYCLES {}}
set a(0-9363) {AREA_SCORE {} NAME COMP_LOOP-1:not TYPE NOT PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-284 LOC {6 0.26437495 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-9362 {}} {130 0 0 0-9098 {}}} SUCCS {{259 0 0 0-9364 {}}} CYCLES {}}
set a(0-9364) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9094 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-285 LOC {6 0.26437495 6 1.0 6 1.0 6 1.0 6 1.0} PREDS {{772 0 0 0-9364 {}} {259 0 0 0-9363 {}} {130 0 0 0-9098 {}} {256 0 0 0-9110 {}}} SUCCS {{774 0 0 0-9110 {}} {772 0 0 0-9364 {}}} CYCLES {}}
set a(0-9094) {CHI {0-9110 0-9111 0-9112 0-9113 0-9114 0-9115 0-9116 0-9117 0-9118 0-9119 0-9120 0-9121 0-9122 0-9123 0-9095 0-9170 0-9171 0-9172 0-9173 0-9174 0-9175 0-9176 0-9177 0-9178 0-9179 0-9180 0-9181 0-9182 0-9183 0-9184 0-9185 0-9186 0-9187 0-9096 0-9229 0-9230 0-9231 0-9232 0-9233 0-9234 0-9235 0-9236 0-9237 0-9238 0-9239 0-9240 0-9241 0-9242 0-9243 0-9244 0-9245 0-9246 0-9247 0-9248 0-9097 0-9296 0-9297 0-9298 0-9299 0-9300 0-9301 0-9302 0-9303 0-9304 0-9305 0-9306 0-9307 0-9308 0-9309 0-9310 0-9311 0-9098 0-9353 0-9354 0-9355 0-9356 0-9357 0-9358 0-9359 0-9360 0-9361 0-9362 0-9363 0-9364} ITERATIONS 1025 RESET_LATENCY {0 ?} CSTEPS 6 UNROLL 4 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {418200 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 6150 TOTAL_CYCLES_IN 73800 TOTAL_CYCLES_UNDER 344400 TOTAL_CYCLES 418200 NAME COMP_LOOP TYPE LOOP DELAY {4182010.00 ns} PAR 0-9093 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-286 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-9109 {}} {258 0 0 0-9108 {}} {258 0 0 0-9107 {}} {130 0 0 0-9106 {}} {774 0 0 0-9373 {}}} SUCCS {{772 0 0 0-9108 {}} {772 0 0 0-9109 {}} {131 0 0 0-9365 {}} {130 0 0 0-9366 {}} {130 0 0 0-9367 {}} {130 0 0 0-9368 {}} {130 0 0 0-9369 {}} {130 0 0 0-9370 {}} {130 0 0 0-9371 {}} {130 0 0 0-9372 {}} {256 0 0 0-9373 {}}} CYCLES {}}
set a(0-9365) {AREA_SCORE {} NAME STAGE_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-9093 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-287 LOC {1 1.0 2 0.761875 2 0.761875 2 0.761875 2 0.761875} PREDS {{131 0 0 0-9094 {}} {774 0 0 0-9373 {}}} SUCCS {{259 0 0 0-9366 {}} {130 0 0 0-9372 {}} {256 0 0 0-9373 {}}} CYCLES {}}
set a(0-9366) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,3,1,4) QUANTITY 1 NAME STAGE_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-9093 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-288 LOC {2 0.0 2 0.761875 2 0.761875 2 0.879999875 2 0.879999875} PREDS {{259 0 0 0-9365 {}} {130 0 0 0-9094 {}}} SUCCS {{259 0 0 0-9367 {}} {130 0 0 0-9372 {}} {258 0 0 0-9373 {}}} CYCLES {}}
set a(0-9367) {AREA_SCORE {} NAME STAGE_LOOP:i:not TYPE NOT PAR 0-9093 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-289 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-9366 {}} {130 0 0 0-9094 {}}} SUCCS {{259 0 0 0-9368 {}} {130 0 0 0-9372 {}}} CYCLES {}}
set a(0-9368) {AREA_SCORE {} NAME STAGE_LOOP:i:conc TYPE CONCATENATE PAR 0-9093 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-290 LOC {2 0.118125 2 0.88 2 0.88 2 0.88} PREDS {{259 0 0 0-9367 {}} {130 0 0 0-9094 {}}} SUCCS {{259 0 0 0-9369 {}} {130 0 0 0-9372 {}}} CYCLES {}}
set a(0-9369) {AREA_SCORE 5.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(5,0,2,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.96 ns} PAR 0-9093 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-291 LOC {2 0.118125 2 0.88 2 0.88 2 0.999999875 2 0.999999875} PREDS {{259 0 0 0-9368 {}} {130 0 0 0-9094 {}}} SUCCS {{259 0 0 0-9370 {}} {130 0 0 0-9372 {}}} CYCLES {}}
set a(0-9370) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-9093 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-292 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-9369 {}} {130 0 0 0-9094 {}}} SUCCS {{259 0 0 0-9371 {}} {130 0 0 0-9372 {}}} CYCLES {}}
set a(0-9371) {AREA_SCORE {} NAME STAGE_LOOP:not TYPE NOT PAR 0-9093 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-293 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-9370 {}} {130 0 0 0-9094 {}}} SUCCS {{259 0 0 0-9372 {}}} CYCLES {}}
set a(0-9372) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-9093 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-294 LOC {2 0.23812499999999998 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-9371 {}} {130 0 0 0-9370 {}} {130 0 0 0-9369 {}} {130 0 0 0-9368 {}} {130 0 0 0-9367 {}} {130 0 0 0-9366 {}} {130 0 0 0-9365 {}} {130 0 0 0-9094 {}}} SUCCS {{129 0 0 0-9373 {}}} CYCLES {}}
set a(0-9373) {AREA_SCORE {} NAME asn(STAGE_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-9093 LOC {2 0.118125 2 0.88 2 0.88 2 0.88 2 1.0} PREDS {{772 0 0 0-9373 {}} {129 0 0 0-9372 {}} {258 0 0 0-9366 {}} {256 0 0 0-9365 {}} {256 0 0 0-9094 {}} {256 0 0 0-9106 {}}} SUCCS {{774 0 0 0-9106 {}} {774 0 0 0-9094 {}} {774 0 0 0-9365 {}} {772 0 0 0-9373 {}}} CYCLES {}}
set a(0-9093) {CHI {0-9106 0-9107 0-9108 0-9109 0-9094 0-9365 0-9366 0-9367 0-9368 0-9369 0-9370 0-9371 0-9372 0-9373} ITERATIONS 12 RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {418224 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 24 TOTAL_CYCLES_IN 24 TOTAL_CYCLES_UNDER 418200 TOTAL_CYCLES 418224 NAME STAGE_LOOP TYPE LOOP DELAY {4182250.00 ns} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-295 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-9105 {}} {130 0 0 0-9104 {}} {130 0 0 0-9103 {}} {130 0 0 0-9101 {}} {130 0 0 0-9100 {}} {258 0 0 0-9099 {}}} SUCCS {{772 0 0 0-9105 {}} {131 0 0 0-9374 {}} {130 0 0 0-9375 {}} {130 0 0 0-9376 {}} {130 0 0 0-9377 {}} {130 0 0 0-9378 {}} {130 0 0 0-9379 {}} {130 0 0 0-9380 {}} {130 0 0 0-9381 {}} {130 0 0 0-9382 {}} {130 0 0 0-9383 {}} {130 0 0 0-9384 {}} {130 0 0 0-9385 {}} {130 0 0 0-9386 {}} {130 0 0 0-9387 {}} {130 0 0 0-9388 {}} {130 0 0 0-9389 {}} {130 0 0 0-9390 {}} {130 0 0 0-9391 {}}} CYCLES {}}
set a(0-9374) {AREA_SCORE {} NAME DataOut TYPE {C-CORE PORT} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-296 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{131 0 0 0-9093 {}} {130 0 0 0-9104 {}}} SUCCS {} CYCLES {}}
set a(0-9375) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_sync_out_wait(18) QUANTITY 1 NAME if:io_write(complete) TYPE {SYNC OUT} DELAY {0.00 ns} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-297 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{130 0 0 0-9093 {}} {130 0 0 0-9104 {}}} SUCCS {{66 0 0 0-9378 {}} {66 0 0 0-9381 {}} {66 0 0 0-9384 {}} {66 0 0 0-9387 {}} {66 0 0 0-9390 {}}} CYCLES {}}
set a(0-9376) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-298 LOC {1 1.0 1 1.0 1 1.0 3 1.0} PREDS {{130 0 0 0-9093 {}} {146 0 0 0-9104 {}}} SUCCS {} CYCLES {}}
set a(0-9377) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-299 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-9093 {}} {128 0 0 0-9378 {}}} SUCCS {{259 0 0 0-9378 {}}} CYCLES {}}
set a(0-9378) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle_h:io_sync(twiddle_h:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-300 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-9378 {}} {259 0 0 0-9377 {}} {66 0 0 0-9375 {}} {130 0 0 0-9093 {}} {66 0 0 0-9102 {}}} SUCCS {{128 0 0 0-9377 {}} {772 0 0 0-9378 {}} {259 0 0 0-9379 {}}} CYCLES {}}
set a(0-9379) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-301 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-9378 {}} {130 0 0 0-9093 {}}} SUCCS {} CYCLES {}}
set a(0-9380) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-302 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-9093 {}} {128 0 0 0-9381 {}}} SUCCS {{259 0 0 0-9381 {}}} CYCLES {}}
set a(0-9381) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME twiddle:io_sync(twiddle:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-303 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-9381 {}} {259 0 0 0-9380 {}} {66 0 0 0-9375 {}} {130 0 0 0-9093 {}} {66 0 0 0-9102 {}}} SUCCS {{128 0 0 0-9380 {}} {772 0 0 0-9381 {}} {259 0 0 0-9382 {}}} CYCLES {}}
set a(0-9382) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-304 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-9381 {}} {130 0 0 0-9093 {}}} SUCCS {} CYCLES {}}
set a(0-9383) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-305 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-9093 {}} {128 0 0 0-9384 {}}} SUCCS {{259 0 0 0-9384 {}}} CYCLES {}}
set a(0-9384) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-306 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-9384 {}} {259 0 0 0-9383 {}} {66 0 0 0-9375 {}} {130 0 0 0-9093 {}} {66 0 0 0-9102 {}} {256 0 0 0-9100 {}}} SUCCS {{774 0 0 0-9100 {}} {128 0 0 0-9383 {}} {772 0 0 0-9384 {}} {259 0 0 0-9385 {}}} CYCLES {}}
set a(0-9385) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-307 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-9384 {}} {130 0 0 0-9093 {}}} SUCCS {} CYCLES {}}
set a(0-9386) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-308 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-9093 {}} {128 0 0 0-9387 {}}} SUCCS {{259 0 0 0-9387 {}}} CYCLES {}}
set a(0-9387) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-309 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-9387 {}} {259 0 0 0-9386 {}} {66 0 0 0-9375 {}} {130 0 0 0-9093 {}} {66 0 0 0-9102 {}} {256 0 0 0-9099 {}}} SUCCS {{774 0 0 0-9099 {}} {128 0 0 0-9386 {}} {772 0 0 0-9387 {}} {259 0 0 0-9388 {}}} CYCLES {}}
set a(0-9388) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-310 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-9387 {}} {130 0 0 0-9093 {}}} SUCCS {} CYCLES {}}
set a(0-9389) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-311 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{130 0 0 0-9093 {}} {128 0 0 0-9390 {}}} SUCCS {{259 0 0 0-9390 {}}} CYCLES {}}
set a(0-9390) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 5 NAME vec:io_sync(vec:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-312 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{772 0 0 0-9390 {}} {259 0 0 0-9389 {}} {66 0 0 0-9375 {}} {130 0 0 0-9093 {}} {66 0 0 0-9102 {}}} SUCCS {{128 0 0 0-9389 {}} {772 0 0 0-9390 {}} {259 0 0 0-9391 {}}} CYCLES {}}
set a(0-9391) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-9092 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-313 LOC {3 0.09375 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-9390 {}} {130 0 0 0-9093 {}}} SUCCS {} CYCLES {}}
set a(0-9092) {CHI {0-9099 0-9100 0-9101 0-9102 0-9103 0-9104 0-9105 0-9093 0-9374 0-9375 0-9376 0-9377 0-9378 0-9379 0-9380 0-9381 0-9382 0-9383 0-9384 0-9385 0-9386 0-9387 0-9388 0-9389 0-9390 0-9391} ITERATIONS Infinite LATENCY {418221 ?} RESET_LATENCY {0 ?} CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {418227 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 418224 TOTAL_CYCLES 418227 NAME main TYPE LOOP DELAY {4182280.00 ns} PAR 0-9091 XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-314 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-9091) {CHI 0-9092 ITERATIONS Infinite LATENCY {418221 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD {418227 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 418227 TOTAL_CYCLES 418227 NAME core:rlp TYPE LOOP DELAY {4182280.00 ns} PAR {} XREFS b0683d67-c237-4d4c-9963-49ba8e176da3-315 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-9091-TOTALCYCLES) {418227}
set a(0-9091-QMOD) {ccs_in(14,32) 0-9099 ccs_in(15,32) 0-9100 ccs_sync_in_wait(12) 0-9102 mgc_shift_l(1,0,4,13) 0-9107 mgc_add(4,0,3,1,4) {0-9114 0-9366} mgc_shift_l(1,0,4,12) {0-9115 0-9180 0-9239} mgc_mul(11,0,11,0,11) 0-9118 BLOCK_DPRAM_RBW_DUAL_rwport(16,12,32,4096,4096,32,1) {0-9120 0-9185 0-9245 0-9309} BLOCK_DPRAM_RBW_DUAL_rwport(17,12,32,4096,4096,32,1) {0-9122 0-9186 0-9247 0-9310} mgc_add(10,0,10,0,10) 0-9128 BLOCK_DPRAM_RBW_DUAL_rwport(13,12,32,4096,4096,32,1) {0-9132 0-9141 0-9150 0-9163 0-9194 0-9203 0-9209 0-9222 0-9258 0-9267 0-9276 0-9289 0-9318 0-9327 0-9333 0-9346} mgc_add(12,0,12,0,12) {0-9137 0-9140 0-9193 0-9199 0-9202 0-9263 0-9266 0-9317 0-9323 0-9326} mgc_add(32,0,32,0,32) {0-9142 0-9152 0-9204 0-9211 0-9268 0-9278 0-9328 0-9335} modulo_add_8b3f96d27942dd35d77cd1e313d6ead560ec() {0-9145 0-9207 0-9271 0-9331} modulo_sub_221cc38820a0941d4772a0cf032267436375() {0-9155 0-9214 0-9281 0-9338} mult_a1e233277d0d5c0cfe721a9995382bef70e4() {0-9161 0-9220 0-9287 0-9344} mgc_add(13,0,12,0,13) {0-9166 0-9176 0-9225 0-9235 0-9292 0-9349} mgc_mul(12,0,12,0,12) {0-9184 0-9243 0-9308} mgc_add(11,0,11,0,11) {0-9254 0-9301} mgc_add(10,0,2,1,11) 0-9355 mgc_add(13,0,13,0,13) 0-9361 mgc_add(5,0,2,1,5) 0-9369 ccs_sync_out_wait(18) 0-9375 mgc_io_sync(0) {0-9378 0-9381 0-9384 0-9387 0-9390}}
set a(0-9091-PROC_NAME) {core}
set a(0-9091-HIER_NAME) {/inPlaceNTT_DIF_precomp/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-9091}

