ISim log file
Running: G:\AUC\Assembly\Lectures\CPU_RISCV\CPU_LAAST_TBB_EVER_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb G:/AUC/Assembly/Lectures/CPU_RISCV/CPU_LAAST_TBB_EVER_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/your_instance_name/, width 10 of formal port addra is not equal to width 32 of actual constant.
WARNING: For instance uut/your_instance_names/, width 8 of formal port addra is not equal to width 11 of actual.
WARNING: File "G:/AUC/Assembly/Lectures/CPU_RISCV/DataPath.v" Line 43.  For instance fpga/bcd/, width 8 of formal port A is not equal to width 16 of actual signal toggle.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module CPU_LAAST_TBB_EVER.uut.your_instance_name.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module CPU_LAAST_TBB_EVER.uut.your_instance_names.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/your_instance_name/, width 10 of formal port addra is not equal to width 32 of actual constant.
WARNING: For instance uut/your_instance_names/, width 8 of formal port addra is not equal to width 11 of actual.
WARNING: File "G:/AUC/Assembly/Lectures/CPU_RISCV/DataPath.v" Line 43.  For instance fpga/bcd/, width 8 of formal port A is not equal to width 16 of actual signal toggle.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module CPU_LAAST_TBB_EVER.uut.your_instance_name.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module CPU_LAAST_TBB_EVER.uut.your_instance_names.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
