
Unit_car_central.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073e8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  080075b8  080075b8  000085b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007944  08007944  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007944  08007944  00008944  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800794c  0800794c  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800794c  0800794c  0000894c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007950  08007950  00008950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007954  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006fc  200001d4  08007b28  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008d0  08007b28  000098d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001047b  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029f4  00000000  00000000  0001967f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001120  00000000  00000000  0001c078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d51  00000000  00000000  0001d198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003ad9  00000000  00000000  0001dee9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015c35  00000000  00000000  000219c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d519f  00000000  00000000  000375f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010c796  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005764  00000000  00000000  0010c7dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00111f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080075a0 	.word	0x080075a0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	080075a0 	.word	0x080075a0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b08a      	sub	sp, #40	@ 0x28
 8000f18:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f1a:	f107 0314 	add.w	r3, r7, #20
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	605a      	str	r2, [r3, #4]
 8000f24:	609a      	str	r2, [r3, #8]
 8000f26:	60da      	str	r2, [r3, #12]
 8000f28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	613b      	str	r3, [r7, #16]
 8000f2e:	4b26      	ldr	r3, [pc, #152]	@ (8000fc8 <MX_GPIO_Init+0xb4>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f32:	4a25      	ldr	r2, [pc, #148]	@ (8000fc8 <MX_GPIO_Init+0xb4>)
 8000f34:	f043 0304 	orr.w	r3, r3, #4
 8000f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f3a:	4b23      	ldr	r3, [pc, #140]	@ (8000fc8 <MX_GPIO_Init+0xb4>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3e:	f003 0304 	and.w	r3, r3, #4
 8000f42:	613b      	str	r3, [r7, #16]
 8000f44:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f46:	2300      	movs	r3, #0
 8000f48:	60fb      	str	r3, [r7, #12]
 8000f4a:	4b1f      	ldr	r3, [pc, #124]	@ (8000fc8 <MX_GPIO_Init+0xb4>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	4a1e      	ldr	r2, [pc, #120]	@ (8000fc8 <MX_GPIO_Init+0xb4>)
 8000f50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f56:	4b1c      	ldr	r3, [pc, #112]	@ (8000fc8 <MX_GPIO_Init+0xb4>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f5e:	60fb      	str	r3, [r7, #12]
 8000f60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f62:	2300      	movs	r3, #0
 8000f64:	60bb      	str	r3, [r7, #8]
 8000f66:	4b18      	ldr	r3, [pc, #96]	@ (8000fc8 <MX_GPIO_Init+0xb4>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6a:	4a17      	ldr	r2, [pc, #92]	@ (8000fc8 <MX_GPIO_Init+0xb4>)
 8000f6c:	f043 0301 	orr.w	r3, r3, #1
 8000f70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f72:	4b15      	ldr	r3, [pc, #84]	@ (8000fc8 <MX_GPIO_Init+0xb4>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	f003 0301 	and.w	r3, r3, #1
 8000f7a:	60bb      	str	r3, [r7, #8]
 8000f7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f7e:	2300      	movs	r3, #0
 8000f80:	607b      	str	r3, [r7, #4]
 8000f82:	4b11      	ldr	r3, [pc, #68]	@ (8000fc8 <MX_GPIO_Init+0xb4>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f86:	4a10      	ldr	r2, [pc, #64]	@ (8000fc8 <MX_GPIO_Init+0xb4>)
 8000f88:	f043 0302 	orr.w	r3, r3, #2
 8000f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc8 <MX_GPIO_Init+0xb4>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	f003 0302 	and.w	r3, r3, #2
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, L298N_IN1_Pin|L298N_IN2_Pin, GPIO_PIN_RESET);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2130      	movs	r1, #48	@ 0x30
 8000f9e:	480b      	ldr	r0, [pc, #44]	@ (8000fcc <MX_GPIO_Init+0xb8>)
 8000fa0:	f001 fa28 	bl	80023f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L298N_IN1_Pin L298N_IN2_Pin */
  GPIO_InitStruct.Pin = L298N_IN1_Pin|L298N_IN2_Pin;
 8000fa4:	2330      	movs	r3, #48	@ 0x30
 8000fa6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	2300      	movs	r3, #0
 8000fae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fb4:	f107 0314 	add.w	r3, r7, #20
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4804      	ldr	r0, [pc, #16]	@ (8000fcc <MX_GPIO_Init+0xb8>)
 8000fbc:	f001 f886 	bl	80020cc <HAL_GPIO_Init>

}
 8000fc0:	bf00      	nop
 8000fc2:	3728      	adds	r7, #40	@ 0x28
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	40023800 	.word	0x40023800
 8000fcc:	40020400 	.word	0x40020400

08000fd0 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000fd4:	4b12      	ldr	r3, [pc, #72]	@ (8001020 <MX_I2C2_Init+0x50>)
 8000fd6:	4a13      	ldr	r2, [pc, #76]	@ (8001024 <MX_I2C2_Init+0x54>)
 8000fd8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8000fda:	4b11      	ldr	r3, [pc, #68]	@ (8001020 <MX_I2C2_Init+0x50>)
 8000fdc:	4a12      	ldr	r2, [pc, #72]	@ (8001028 <MX_I2C2_Init+0x58>)
 8000fde:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fe0:	4b0f      	ldr	r3, [pc, #60]	@ (8001020 <MX_I2C2_Init+0x50>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8001020 <MX_I2C2_Init+0x50>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fec:	4b0c      	ldr	r3, [pc, #48]	@ (8001020 <MX_I2C2_Init+0x50>)
 8000fee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ff2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ff4:	4b0a      	ldr	r3, [pc, #40]	@ (8001020 <MX_I2C2_Init+0x50>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000ffa:	4b09      	ldr	r3, [pc, #36]	@ (8001020 <MX_I2C2_Init+0x50>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001000:	4b07      	ldr	r3, [pc, #28]	@ (8001020 <MX_I2C2_Init+0x50>)
 8001002:	2200      	movs	r2, #0
 8001004:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001006:	4b06      	ldr	r3, [pc, #24]	@ (8001020 <MX_I2C2_Init+0x50>)
 8001008:	2200      	movs	r2, #0
 800100a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800100c:	4804      	ldr	r0, [pc, #16]	@ (8001020 <MX_I2C2_Init+0x50>)
 800100e:	f001 fa0b 	bl	8002428 <HAL_I2C_Init>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001018:	f000 f93c 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}
 8001020:	200001f0 	.word	0x200001f0
 8001024:	40005800 	.word	0x40005800
 8001028:	00061a80 	.word	0x00061a80

0800102c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b08a      	sub	sp, #40	@ 0x28
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001034:	f107 0314 	add.w	r3, r7, #20
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]
 8001042:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a29      	ldr	r2, [pc, #164]	@ (80010f0 <HAL_I2C_MspInit+0xc4>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d14b      	bne.n	80010e6 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	613b      	str	r3, [r7, #16]
 8001052:	4b28      	ldr	r3, [pc, #160]	@ (80010f4 <HAL_I2C_MspInit+0xc8>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001056:	4a27      	ldr	r2, [pc, #156]	@ (80010f4 <HAL_I2C_MspInit+0xc8>)
 8001058:	f043 0302 	orr.w	r3, r3, #2
 800105c:	6313      	str	r3, [r2, #48]	@ 0x30
 800105e:	4b25      	ldr	r3, [pc, #148]	@ (80010f4 <HAL_I2C_MspInit+0xc8>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001062:	f003 0302 	and.w	r3, r3, #2
 8001066:	613b      	str	r3, [r7, #16]
 8001068:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	60fb      	str	r3, [r7, #12]
 800106e:	4b21      	ldr	r3, [pc, #132]	@ (80010f4 <HAL_I2C_MspInit+0xc8>)
 8001070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001072:	4a20      	ldr	r2, [pc, #128]	@ (80010f4 <HAL_I2C_MspInit+0xc8>)
 8001074:	f043 0304 	orr.w	r3, r3, #4
 8001078:	6313      	str	r3, [r2, #48]	@ 0x30
 800107a:	4b1e      	ldr	r3, [pc, #120]	@ (80010f4 <HAL_I2C_MspInit+0xc8>)
 800107c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800107e:	f003 0304 	and.w	r3, r3, #4
 8001082:	60fb      	str	r3, [r7, #12]
 8001084:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin;
 8001086:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800108a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800108c:	2312      	movs	r3, #18
 800108e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001090:	2300      	movs	r3, #0
 8001092:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001094:	2303      	movs	r3, #3
 8001096:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001098:	2304      	movs	r3, #4
 800109a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(OLED_SCL_GPIO_Port, &GPIO_InitStruct);
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	4619      	mov	r1, r3
 80010a2:	4815      	ldr	r0, [pc, #84]	@ (80010f8 <HAL_I2C_MspInit+0xcc>)
 80010a4:	f001 f812 	bl	80020cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OLED_SDA_Pin;
 80010a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010ae:	2312      	movs	r3, #18
 80010b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b2:	2300      	movs	r3, #0
 80010b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010b6:	2303      	movs	r3, #3
 80010b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80010ba:	2304      	movs	r3, #4
 80010bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(OLED_SDA_GPIO_Port, &GPIO_InitStruct);
 80010be:	f107 0314 	add.w	r3, r7, #20
 80010c2:	4619      	mov	r1, r3
 80010c4:	480d      	ldr	r0, [pc, #52]	@ (80010fc <HAL_I2C_MspInit+0xd0>)
 80010c6:	f001 f801 	bl	80020cc <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	60bb      	str	r3, [r7, #8]
 80010ce:	4b09      	ldr	r3, [pc, #36]	@ (80010f4 <HAL_I2C_MspInit+0xc8>)
 80010d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d2:	4a08      	ldr	r2, [pc, #32]	@ (80010f4 <HAL_I2C_MspInit+0xc8>)
 80010d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80010da:	4b06      	ldr	r3, [pc, #24]	@ (80010f4 <HAL_I2C_MspInit+0xc8>)
 80010dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010e2:	60bb      	str	r3, [r7, #8]
 80010e4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80010e6:	bf00      	nop
 80010e8:	3728      	adds	r7, #40	@ 0x28
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40005800 	.word	0x40005800
 80010f4:	40023800 	.word	0x40023800
 80010f8:	40020400 	.word	0x40020400
 80010fc:	40020800 	.word	0x40020800

08001100 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001104:	f000 fe66 	bl	8001dd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001108:	f000 f852 	bl	80011b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800110c:	f7ff ff02 	bl	8000f14 <MX_GPIO_Init>
  MX_TIM3_Init();
 8001110:	f000 fc8e 	bl	8001a30 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001114:	f000 fce0 	bl	8001ad8 <MX_TIM4_Init>
  MX_I2C2_Init();
 8001118:	f7ff ff5a 	bl	8000fd0 <MX_I2C2_Init>
  MX_TIM2_Init();
 800111c:	f000 fc12 	bl	8001944 <MX_TIM2_Init>
  MX_SPI1_Init();
 8001120:	f000 f8be 	bl	80012a0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();
 8001124:	f000 f93a 	bl	800139c <SSD1306_Init>

  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001128:	213c      	movs	r1, #60	@ 0x3c
 800112a:	481d      	ldr	r0, [pc, #116]	@ (80011a0 <main+0xa0>)
 800112c:	f003 f80c 	bl	8004148 <HAL_TIM_Encoder_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001130:	2108      	movs	r1, #8
 8001132:	481c      	ldr	r0, [pc, #112]	@ (80011a4 <main+0xa4>)
 8001134:	f002 fe9a 	bl	8003e6c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); //servo pwm start
 8001138:	2104      	movs	r1, #4
 800113a:	481b      	ldr	r0, [pc, #108]	@ (80011a8 <main+0xa8>)
 800113c:	f002 fe96 	bl	8003e6c <HAL_TIM_PWM_Start>
  //HAL_TIM_Base_Start_IT(&htim2);

  //    
   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);  // in1 = 0
 8001140:	2200      	movs	r2, #0
 8001142:	2110      	movs	r1, #16
 8001144:	4819      	ldr	r0, [pc, #100]	@ (80011ac <main+0xac>)
 8001146:	f001 f955 	bl	80023f4 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);    // in2 = 1
 800114a:	2201      	movs	r2, #1
 800114c:	2120      	movs	r1, #32
 800114e:	4817      	ldr	r0, [pc, #92]	@ (80011ac <main+0xac>)
 8001150:	f001 f950 	bl	80023f4 <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //servo control
	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2, 750);	// 1.5ms -> 
 8001154:	4b14      	ldr	r3, [pc, #80]	@ (80011a8 <main+0xa8>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800115c:	639a      	str	r2, [r3, #56]	@ 0x38
	  HAL_Delay(1000);
 800115e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001162:	f000 fea9 	bl	8001eb8 <HAL_Delay>
	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2, 550);	// 1.1ms -> 
 8001166:	4b10      	ldr	r3, [pc, #64]	@ (80011a8 <main+0xa8>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f240 2226 	movw	r2, #550	@ 0x226
 800116e:	639a      	str	r2, [r3, #56]	@ 0x38
	  HAL_Delay(1000);
 8001170:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001174:	f000 fea0 	bl	8001eb8 <HAL_Delay>
	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2, 950);	// 1.9ms -> 
 8001178:	4b0b      	ldr	r3, [pc, #44]	@ (80011a8 <main+0xa8>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f240 32b6 	movw	r2, #950	@ 0x3b6
 8001180:	639a      	str	r2, [r3, #56]	@ 0x38
	  HAL_Delay(1000);
 8001182:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001186:	f000 fe97 	bl	8001eb8 <HAL_Delay>

	  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 600);
 800118a:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <main+0xa4>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001192:	63da      	str	r2, [r3, #60]	@ 0x3c
	  HAL_Delay(1000);
 8001194:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001198:	f000 fe8e 	bl	8001eb8 <HAL_Delay>
	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2, 750);	// 1.5ms -> 
 800119c:	bf00      	nop
 800119e:	e7d9      	b.n	8001154 <main+0x54>
 80011a0:	200006f0 	.word	0x200006f0
 80011a4:	20000738 	.word	0x20000738
 80011a8:	200006a8 	.word	0x200006a8
 80011ac:	40020400 	.word	0x40020400

080011b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b094      	sub	sp, #80	@ 0x50
 80011b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b6:	f107 031c 	add.w	r3, r7, #28
 80011ba:	2234      	movs	r2, #52	@ 0x34
 80011bc:	2100      	movs	r1, #0
 80011be:	4618      	mov	r0, r3
 80011c0:	f004 fac7 	bl	8005752 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c4:	f107 0308 	add.w	r3, r7, #8
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d4:	2300      	movs	r3, #0
 80011d6:	607b      	str	r3, [r7, #4]
 80011d8:	4b2c      	ldr	r3, [pc, #176]	@ (800128c <SystemClock_Config+0xdc>)
 80011da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011dc:	4a2b      	ldr	r2, [pc, #172]	@ (800128c <SystemClock_Config+0xdc>)
 80011de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e4:	4b29      	ldr	r3, [pc, #164]	@ (800128c <SystemClock_Config+0xdc>)
 80011e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011ec:	607b      	str	r3, [r7, #4]
 80011ee:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011f0:	2300      	movs	r3, #0
 80011f2:	603b      	str	r3, [r7, #0]
 80011f4:	4b26      	ldr	r3, [pc, #152]	@ (8001290 <SystemClock_Config+0xe0>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a25      	ldr	r2, [pc, #148]	@ (8001290 <SystemClock_Config+0xe0>)
 80011fa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80011fe:	6013      	str	r3, [r2, #0]
 8001200:	4b23      	ldr	r3, [pc, #140]	@ (8001290 <SystemClock_Config+0xe0>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001208:	603b      	str	r3, [r7, #0]
 800120a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800120c:	2302      	movs	r3, #2
 800120e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001210:	2301      	movs	r3, #1
 8001212:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001214:	2310      	movs	r3, #16
 8001216:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001218:	2302      	movs	r3, #2
 800121a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800121c:	2300      	movs	r3, #0
 800121e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001220:	2308      	movs	r3, #8
 8001222:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001224:	23b4      	movs	r3, #180	@ 0xb4
 8001226:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001228:	2302      	movs	r3, #2
 800122a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800122c:	2302      	movs	r3, #2
 800122e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001230:	2302      	movs	r3, #2
 8001232:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001234:	f107 031c 	add.w	r3, r7, #28
 8001238:	4618      	mov	r0, r3
 800123a:	f002 fa47 	bl	80036cc <HAL_RCC_OscConfig>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001244:	f000 f826 	bl	8001294 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001248:	f001 feba 	bl	8002fc0 <HAL_PWREx_EnableOverDrive>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001252:	f000 f81f 	bl	8001294 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001256:	230f      	movs	r3, #15
 8001258:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800125a:	2302      	movs	r3, #2
 800125c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800125e:	2300      	movs	r3, #0
 8001260:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001262:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001266:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001268:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800126c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800126e:	f107 0308 	add.w	r3, r7, #8
 8001272:	2105      	movs	r1, #5
 8001274:	4618      	mov	r0, r3
 8001276:	f001 fef3 	bl	8003060 <HAL_RCC_ClockConfig>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001280:	f000 f808 	bl	8001294 <Error_Handler>
  }
}
 8001284:	bf00      	nop
 8001286:	3750      	adds	r7, #80	@ 0x50
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	40023800 	.word	0x40023800
 8001290:	40007000 	.word	0x40007000

08001294 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001298:	b672      	cpsid	i
}
 800129a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800129c:	bf00      	nop
 800129e:	e7fd      	b.n	800129c <Error_Handler+0x8>

080012a0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80012a4:	4b17      	ldr	r3, [pc, #92]	@ (8001304 <MX_SPI1_Init+0x64>)
 80012a6:	4a18      	ldr	r2, [pc, #96]	@ (8001308 <MX_SPI1_Init+0x68>)
 80012a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80012aa:	4b16      	ldr	r3, [pc, #88]	@ (8001304 <MX_SPI1_Init+0x64>)
 80012ac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80012b2:	4b14      	ldr	r3, [pc, #80]	@ (8001304 <MX_SPI1_Init+0x64>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80012b8:	4b12      	ldr	r3, [pc, #72]	@ (8001304 <MX_SPI1_Init+0x64>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012be:	4b11      	ldr	r3, [pc, #68]	@ (8001304 <MX_SPI1_Init+0x64>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001304 <MX_SPI1_Init+0x64>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80012ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001304 <MX_SPI1_Init+0x64>)
 80012cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001304 <MX_SPI1_Init+0x64>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001304 <MX_SPI1_Init+0x64>)
 80012da:	2200      	movs	r2, #0
 80012dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80012de:	4b09      	ldr	r3, [pc, #36]	@ (8001304 <MX_SPI1_Init+0x64>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012e4:	4b07      	ldr	r3, [pc, #28]	@ (8001304 <MX_SPI1_Init+0x64>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80012ea:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <MX_SPI1_Init+0x64>)
 80012ec:	220a      	movs	r2, #10
 80012ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012f0:	4804      	ldr	r0, [pc, #16]	@ (8001304 <MX_SPI1_Init+0x64>)
 80012f2:	f002 fc89 	bl	8003c08 <HAL_SPI_Init>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80012fc:	f7ff ffca 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001300:	bf00      	nop
 8001302:	bd80      	pop	{r7, pc}
 8001304:	20000244 	.word	0x20000244
 8001308:	40013000 	.word	0x40013000

0800130c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b08a      	sub	sp, #40	@ 0x28
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001314:	f107 0314 	add.w	r3, r7, #20
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]
 8001320:	60da      	str	r2, [r3, #12]
 8001322:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a19      	ldr	r2, [pc, #100]	@ (8001390 <HAL_SPI_MspInit+0x84>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d12b      	bne.n	8001386 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800132e:	2300      	movs	r3, #0
 8001330:	613b      	str	r3, [r7, #16]
 8001332:	4b18      	ldr	r3, [pc, #96]	@ (8001394 <HAL_SPI_MspInit+0x88>)
 8001334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001336:	4a17      	ldr	r2, [pc, #92]	@ (8001394 <HAL_SPI_MspInit+0x88>)
 8001338:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800133c:	6453      	str	r3, [r2, #68]	@ 0x44
 800133e:	4b15      	ldr	r3, [pc, #84]	@ (8001394 <HAL_SPI_MspInit+0x88>)
 8001340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001342:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001346:	613b      	str	r3, [r7, #16]
 8001348:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	60fb      	str	r3, [r7, #12]
 800134e:	4b11      	ldr	r3, [pc, #68]	@ (8001394 <HAL_SPI_MspInit+0x88>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001352:	4a10      	ldr	r2, [pc, #64]	@ (8001394 <HAL_SPI_MspInit+0x88>)
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	6313      	str	r3, [r2, #48]	@ 0x30
 800135a:	4b0e      	ldr	r3, [pc, #56]	@ (8001394 <HAL_SPI_MspInit+0x88>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001366:	23e0      	movs	r3, #224	@ 0xe0
 8001368:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136a:	2302      	movs	r3, #2
 800136c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136e:	2300      	movs	r3, #0
 8001370:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001372:	2303      	movs	r3, #3
 8001374:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001376:	2305      	movs	r3, #5
 8001378:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800137a:	f107 0314 	add.w	r3, r7, #20
 800137e:	4619      	mov	r1, r3
 8001380:	4805      	ldr	r0, [pc, #20]	@ (8001398 <HAL_SPI_MspInit+0x8c>)
 8001382:	f000 fea3 	bl	80020cc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001386:	bf00      	nop
 8001388:	3728      	adds	r7, #40	@ 0x28
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	40013000 	.word	0x40013000
 8001394:	40023800 	.word	0x40023800
 8001398:	40020000 	.word	0x40020000

0800139c <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80013a2:	f000 f905 	bl	80015b0 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c2, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80013a6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80013aa:	2201      	movs	r2, #1
 80013ac:	2178      	movs	r1, #120	@ 0x78
 80013ae:	485b      	ldr	r0, [pc, #364]	@ (800151c <SSD1306_Init+0x180>)
 80013b0:	f001 fa7c 	bl	80028ac <HAL_I2C_IsDeviceReady>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	e0a9      	b.n	8001512 <SSD1306_Init+0x176>

	}

	/* A little delay */
	uint32_t p = 2500;
 80013be:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80013c2:	607b      	str	r3, [r7, #4]
	while(p>0)
 80013c4:	e002      	b.n	80013cc <SSD1306_Init+0x30>
		p--;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	3b01      	subs	r3, #1
 80013ca:	607b      	str	r3, [r7, #4]
	while(p>0)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d1f9      	bne.n	80013c6 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80013d2:	22ae      	movs	r2, #174	@ 0xae
 80013d4:	2100      	movs	r1, #0
 80013d6:	2078      	movs	r0, #120	@ 0x78
 80013d8:	f000 f966 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 80013dc:	2220      	movs	r2, #32
 80013de:	2100      	movs	r1, #0
 80013e0:	2078      	movs	r0, #120	@ 0x78
 80013e2:	f000 f961 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80013e6:	2210      	movs	r2, #16
 80013e8:	2100      	movs	r1, #0
 80013ea:	2078      	movs	r0, #120	@ 0x78
 80013ec:	f000 f95c 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80013f0:	22b0      	movs	r2, #176	@ 0xb0
 80013f2:	2100      	movs	r1, #0
 80013f4:	2078      	movs	r0, #120	@ 0x78
 80013f6:	f000 f957 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80013fa:	22c8      	movs	r2, #200	@ 0xc8
 80013fc:	2100      	movs	r1, #0
 80013fe:	2078      	movs	r0, #120	@ 0x78
 8001400:	f000 f952 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001404:	2200      	movs	r2, #0
 8001406:	2100      	movs	r1, #0
 8001408:	2078      	movs	r0, #120	@ 0x78
 800140a:	f000 f94d 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800140e:	2210      	movs	r2, #16
 8001410:	2100      	movs	r1, #0
 8001412:	2078      	movs	r0, #120	@ 0x78
 8001414:	f000 f948 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001418:	2240      	movs	r2, #64	@ 0x40
 800141a:	2100      	movs	r1, #0
 800141c:	2078      	movs	r0, #120	@ 0x78
 800141e:	f000 f943 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001422:	2281      	movs	r2, #129	@ 0x81
 8001424:	2100      	movs	r1, #0
 8001426:	2078      	movs	r0, #120	@ 0x78
 8001428:	f000 f93e 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 800142c:	22ff      	movs	r2, #255	@ 0xff
 800142e:	2100      	movs	r1, #0
 8001430:	2078      	movs	r0, #120	@ 0x78
 8001432:	f000 f939 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001436:	22a1      	movs	r2, #161	@ 0xa1
 8001438:	2100      	movs	r1, #0
 800143a:	2078      	movs	r0, #120	@ 0x78
 800143c:	f000 f934 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001440:	22a6      	movs	r2, #166	@ 0xa6
 8001442:	2100      	movs	r1, #0
 8001444:	2078      	movs	r0, #120	@ 0x78
 8001446:	f000 f92f 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 800144a:	22a8      	movs	r2, #168	@ 0xa8
 800144c:	2100      	movs	r1, #0
 800144e:	2078      	movs	r0, #120	@ 0x78
 8001450:	f000 f92a 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001454:	223f      	movs	r2, #63	@ 0x3f
 8001456:	2100      	movs	r1, #0
 8001458:	2078      	movs	r0, #120	@ 0x78
 800145a:	f000 f925 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800145e:	22a4      	movs	r2, #164	@ 0xa4
 8001460:	2100      	movs	r1, #0
 8001462:	2078      	movs	r0, #120	@ 0x78
 8001464:	f000 f920 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001468:	22d3      	movs	r2, #211	@ 0xd3
 800146a:	2100      	movs	r1, #0
 800146c:	2078      	movs	r0, #120	@ 0x78
 800146e:	f000 f91b 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001472:	2200      	movs	r2, #0
 8001474:	2100      	movs	r1, #0
 8001476:	2078      	movs	r0, #120	@ 0x78
 8001478:	f000 f916 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 800147c:	22d5      	movs	r2, #213	@ 0xd5
 800147e:	2100      	movs	r1, #0
 8001480:	2078      	movs	r0, #120	@ 0x78
 8001482:	f000 f911 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001486:	22f0      	movs	r2, #240	@ 0xf0
 8001488:	2100      	movs	r1, #0
 800148a:	2078      	movs	r0, #120	@ 0x78
 800148c:	f000 f90c 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001490:	22d9      	movs	r2, #217	@ 0xd9
 8001492:	2100      	movs	r1, #0
 8001494:	2078      	movs	r0, #120	@ 0x78
 8001496:	f000 f907 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800149a:	2222      	movs	r2, #34	@ 0x22
 800149c:	2100      	movs	r1, #0
 800149e:	2078      	movs	r0, #120	@ 0x78
 80014a0:	f000 f902 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80014a4:	22da      	movs	r2, #218	@ 0xda
 80014a6:	2100      	movs	r1, #0
 80014a8:	2078      	movs	r0, #120	@ 0x78
 80014aa:	f000 f8fd 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80014ae:	2212      	movs	r2, #18
 80014b0:	2100      	movs	r1, #0
 80014b2:	2078      	movs	r0, #120	@ 0x78
 80014b4:	f000 f8f8 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80014b8:	22db      	movs	r2, #219	@ 0xdb
 80014ba:	2100      	movs	r1, #0
 80014bc:	2078      	movs	r0, #120	@ 0x78
 80014be:	f000 f8f3 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80014c2:	2220      	movs	r2, #32
 80014c4:	2100      	movs	r1, #0
 80014c6:	2078      	movs	r0, #120	@ 0x78
 80014c8:	f000 f8ee 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80014cc:	228d      	movs	r2, #141	@ 0x8d
 80014ce:	2100      	movs	r1, #0
 80014d0:	2078      	movs	r0, #120	@ 0x78
 80014d2:	f000 f8e9 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80014d6:	2214      	movs	r2, #20
 80014d8:	2100      	movs	r1, #0
 80014da:	2078      	movs	r0, #120	@ 0x78
 80014dc:	f000 f8e4 	bl	80016a8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80014e0:	22af      	movs	r2, #175	@ 0xaf
 80014e2:	2100      	movs	r1, #0
 80014e4:	2078      	movs	r0, #120	@ 0x78
 80014e6:	f000 f8df 	bl	80016a8 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80014ea:	222e      	movs	r2, #46	@ 0x2e
 80014ec:	2100      	movs	r1, #0
 80014ee:	2078      	movs	r0, #120	@ 0x78
 80014f0:	f000 f8da 	bl	80016a8 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80014f4:	2000      	movs	r0, #0
 80014f6:	f000 f843 	bl	8001580 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 80014fa:	f000 f813 	bl	8001524 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 80014fe:	4b08      	ldr	r3, [pc, #32]	@ (8001520 <SSD1306_Init+0x184>)
 8001500:	2200      	movs	r2, #0
 8001502:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001504:	4b06      	ldr	r3, [pc, #24]	@ (8001520 <SSD1306_Init+0x184>)
 8001506:	2200      	movs	r2, #0
 8001508:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 800150a:	4b05      	ldr	r3, [pc, #20]	@ (8001520 <SSD1306_Init+0x184>)
 800150c:	2201      	movs	r2, #1
 800150e:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8001510:	2301      	movs	r3, #1
}
 8001512:	4618      	mov	r0, r3
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}
 800151a:	bf00      	nop
 800151c:	200001f0 	.word	0x200001f0
 8001520:	2000069c 	.word	0x2000069c

08001524 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 800152a:	2300      	movs	r3, #0
 800152c:	71fb      	strb	r3, [r7, #7]
 800152e:	e01d      	b.n	800156c <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	3b50      	subs	r3, #80	@ 0x50
 8001534:	b2db      	uxtb	r3, r3
 8001536:	461a      	mov	r2, r3
 8001538:	2100      	movs	r1, #0
 800153a:	2078      	movs	r0, #120	@ 0x78
 800153c:	f000 f8b4 	bl	80016a8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001540:	2200      	movs	r2, #0
 8001542:	2100      	movs	r1, #0
 8001544:	2078      	movs	r0, #120	@ 0x78
 8001546:	f000 f8af 	bl	80016a8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800154a:	2210      	movs	r2, #16
 800154c:	2100      	movs	r1, #0
 800154e:	2078      	movs	r0, #120	@ 0x78
 8001550:	f000 f8aa 	bl	80016a8 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	01db      	lsls	r3, r3, #7
 8001558:	4a08      	ldr	r2, [pc, #32]	@ (800157c <SSD1306_UpdateScreen+0x58>)
 800155a:	441a      	add	r2, r3
 800155c:	2380      	movs	r3, #128	@ 0x80
 800155e:	2140      	movs	r1, #64	@ 0x40
 8001560:	2078      	movs	r0, #120	@ 0x78
 8001562:	f000 f83b 	bl	80015dc <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001566:	79fb      	ldrb	r3, [r7, #7]
 8001568:	3301      	adds	r3, #1
 800156a:	71fb      	strb	r3, [r7, #7]
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	2b07      	cmp	r3, #7
 8001570:	d9de      	bls.n	8001530 <SSD1306_UpdateScreen+0xc>
	}
}
 8001572:	bf00      	nop
 8001574:	bf00      	nop
 8001576:	3708      	adds	r7, #8
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	2000029c 	.word	0x2000029c

08001580 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	4603      	mov	r3, r0
 8001588:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800158a:	79fb      	ldrb	r3, [r7, #7]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d101      	bne.n	8001594 <SSD1306_Fill+0x14>
 8001590:	2300      	movs	r3, #0
 8001592:	e000      	b.n	8001596 <SSD1306_Fill+0x16>
 8001594:	23ff      	movs	r3, #255	@ 0xff
 8001596:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800159a:	4619      	mov	r1, r3
 800159c:	4803      	ldr	r0, [pc, #12]	@ (80015ac <SSD1306_Fill+0x2c>)
 800159e:	f004 f8d8 	bl	8005752 <memset>
}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	2000029c 	.word	0x2000029c

080015b0 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 80015b6:	4b08      	ldr	r3, [pc, #32]	@ (80015d8 <ssd1306_I2C_Init+0x28>)
 80015b8:	607b      	str	r3, [r7, #4]
	while(p>0)
 80015ba:	e002      	b.n	80015c2 <ssd1306_I2C_Init+0x12>
		p--;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	3b01      	subs	r3, #1
 80015c0:	607b      	str	r3, [r7, #4]
	while(p>0)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d1f9      	bne.n	80015bc <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 80015c8:	bf00      	nop
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	0003d090 	.word	0x0003d090

080015dc <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 80015dc:	b590      	push	{r4, r7, lr}
 80015de:	b0c7      	sub	sp, #284	@ 0x11c
 80015e0:	af02      	add	r7, sp, #8
 80015e2:	4604      	mov	r4, r0
 80015e4:	4608      	mov	r0, r1
 80015e6:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 80015ea:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 80015ee:	600a      	str	r2, [r1, #0]
 80015f0:	4619      	mov	r1, r3
 80015f2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80015f6:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80015fa:	4622      	mov	r2, r4
 80015fc:	701a      	strb	r2, [r3, #0]
 80015fe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001602:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001606:	4602      	mov	r2, r0
 8001608:	701a      	strb	r2, [r3, #0]
 800160a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800160e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001612:	460a      	mov	r2, r1
 8001614:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001616:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800161a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800161e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001622:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001626:	7812      	ldrb	r2, [r2, #0]
 8001628:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800162a:	2300      	movs	r3, #0
 800162c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001630:	e015      	b.n	800165e <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001632:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001636:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800163a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800163e:	6812      	ldr	r2, [r2, #0]
 8001640:	441a      	add	r2, r3
 8001642:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001646:	3301      	adds	r3, #1
 8001648:	7811      	ldrb	r1, [r2, #0]
 800164a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800164e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001652:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001654:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001658:	3301      	adds	r3, #1
 800165a:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 800165e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001662:	b29b      	uxth	r3, r3
 8001664:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001668:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 800166c:	8812      	ldrh	r2, [r2, #0]
 800166e:	429a      	cmp	r2, r3
 8001670:	d8df      	bhi.n	8001632 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c2, address, dt, count+1, 10);
 8001672:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001676:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	b299      	uxth	r1, r3
 800167e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001682:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001686:	881b      	ldrh	r3, [r3, #0]
 8001688:	3301      	adds	r3, #1
 800168a:	b29b      	uxth	r3, r3
 800168c:	f107 020c 	add.w	r2, r7, #12
 8001690:	200a      	movs	r0, #10
 8001692:	9000      	str	r0, [sp, #0]
 8001694:	4803      	ldr	r0, [pc, #12]	@ (80016a4 <ssd1306_I2C_WriteMulti+0xc8>)
 8001696:	f001 f80b 	bl	80026b0 <HAL_I2C_Master_Transmit>
}
 800169a:	bf00      	nop
 800169c:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd90      	pop	{r4, r7, pc}
 80016a4:	200001f0 	.word	0x200001f0

080016a8 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af02      	add	r7, sp, #8
 80016ae:	4603      	mov	r3, r0
 80016b0:	71fb      	strb	r3, [r7, #7]
 80016b2:	460b      	mov	r3, r1
 80016b4:	71bb      	strb	r3, [r7, #6]
 80016b6:	4613      	mov	r3, r2
 80016b8:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80016ba:	79bb      	ldrb	r3, [r7, #6]
 80016bc:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80016be:	797b      	ldrb	r3, [r7, #5]
 80016c0:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c2, address, dt, 2, 10);
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	b299      	uxth	r1, r3
 80016c6:	f107 020c 	add.w	r2, r7, #12
 80016ca:	230a      	movs	r3, #10
 80016cc:	9300      	str	r3, [sp, #0]
 80016ce:	2302      	movs	r3, #2
 80016d0:	4803      	ldr	r0, [pc, #12]	@ (80016e0 <ssd1306_I2C_Write+0x38>)
 80016d2:	f000 ffed 	bl	80026b0 <HAL_I2C_Master_Transmit>
}
 80016d6:	bf00      	nop
 80016d8:	3710      	adds	r7, #16
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	200001f0 	.word	0x200001f0

080016e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	607b      	str	r3, [r7, #4]
 80016ee:	4b10      	ldr	r3, [pc, #64]	@ (8001730 <HAL_MspInit+0x4c>)
 80016f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f2:	4a0f      	ldr	r2, [pc, #60]	@ (8001730 <HAL_MspInit+0x4c>)
 80016f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80016fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001730 <HAL_MspInit+0x4c>)
 80016fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001702:	607b      	str	r3, [r7, #4]
 8001704:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	603b      	str	r3, [r7, #0]
 800170a:	4b09      	ldr	r3, [pc, #36]	@ (8001730 <HAL_MspInit+0x4c>)
 800170c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800170e:	4a08      	ldr	r2, [pc, #32]	@ (8001730 <HAL_MspInit+0x4c>)
 8001710:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001714:	6413      	str	r3, [r2, #64]	@ 0x40
 8001716:	4b06      	ldr	r3, [pc, #24]	@ (8001730 <HAL_MspInit+0x4c>)
 8001718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800171e:	603b      	str	r3, [r7, #0]
 8001720:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001722:	2007      	movs	r0, #7
 8001724:	f000 fc9e 	bl	8002064 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40023800 	.word	0x40023800

08001734 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001738:	bf00      	nop
 800173a:	e7fd      	b.n	8001738 <NMI_Handler+0x4>

0800173c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001740:	bf00      	nop
 8001742:	e7fd      	b.n	8001740 <HardFault_Handler+0x4>

08001744 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001748:	bf00      	nop
 800174a:	e7fd      	b.n	8001748 <MemManage_Handler+0x4>

0800174c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001750:	bf00      	nop
 8001752:	e7fd      	b.n	8001750 <BusFault_Handler+0x4>

08001754 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001758:	bf00      	nop
 800175a:	e7fd      	b.n	8001758 <UsageFault_Handler+0x4>

0800175c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr

0800176a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800176a:	b480      	push	{r7}
 800176c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800177c:	bf00      	nop
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr

08001786 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800178a:	f000 fb75 	bl	8001e78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}

08001792 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001792:	b480      	push	{r7}
 8001794:	af00      	add	r7, sp, #0
  return 1;
 8001796:	2301      	movs	r3, #1
}
 8001798:	4618      	mov	r0, r3
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr

080017a2 <_kill>:

int _kill(int pid, int sig)
{
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b082      	sub	sp, #8
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
 80017aa:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017ac:	f004 f824 	bl	80057f8 <__errno>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2216      	movs	r2, #22
 80017b4:	601a      	str	r2, [r3, #0]
  return -1;
 80017b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017ba:	4618      	mov	r0, r3
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <_exit>:

void _exit (int status)
{
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b082      	sub	sp, #8
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017ca:	f04f 31ff 	mov.w	r1, #4294967295
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f7ff ffe7 	bl	80017a2 <_kill>
  while (1) {}    /* Make sure we hang here */
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <_exit+0x12>

080017d8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017e4:	2300      	movs	r3, #0
 80017e6:	617b      	str	r3, [r7, #20]
 80017e8:	e00a      	b.n	8001800 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017ea:	f3af 8000 	nop.w
 80017ee:	4601      	mov	r1, r0
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	1c5a      	adds	r2, r3, #1
 80017f4:	60ba      	str	r2, [r7, #8]
 80017f6:	b2ca      	uxtb	r2, r1
 80017f8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	3301      	adds	r3, #1
 80017fe:	617b      	str	r3, [r7, #20]
 8001800:	697a      	ldr	r2, [r7, #20]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	429a      	cmp	r2, r3
 8001806:	dbf0      	blt.n	80017ea <_read+0x12>
  }

  return len;
 8001808:	687b      	ldr	r3, [r7, #4]
}
 800180a:	4618      	mov	r0, r3
 800180c:	3718      	adds	r7, #24
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}

08001812 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001812:	b580      	push	{r7, lr}
 8001814:	b086      	sub	sp, #24
 8001816:	af00      	add	r7, sp, #0
 8001818:	60f8      	str	r0, [r7, #12]
 800181a:	60b9      	str	r1, [r7, #8]
 800181c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800181e:	2300      	movs	r3, #0
 8001820:	617b      	str	r3, [r7, #20]
 8001822:	e009      	b.n	8001838 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	1c5a      	adds	r2, r3, #1
 8001828:	60ba      	str	r2, [r7, #8]
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	4618      	mov	r0, r3
 800182e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	3301      	adds	r3, #1
 8001836:	617b      	str	r3, [r7, #20]
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	429a      	cmp	r2, r3
 800183e:	dbf1      	blt.n	8001824 <_write+0x12>
  }
  return len;
 8001840:	687b      	ldr	r3, [r7, #4]
}
 8001842:	4618      	mov	r0, r3
 8001844:	3718      	adds	r7, #24
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}

0800184a <_close>:

int _close(int file)
{
 800184a:	b480      	push	{r7}
 800184c:	b083      	sub	sp, #12
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001852:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001856:	4618      	mov	r0, r3
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001862:	b480      	push	{r7}
 8001864:	b083      	sub	sp, #12
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001872:	605a      	str	r2, [r3, #4]
  return 0;
 8001874:	2300      	movs	r3, #0
}
 8001876:	4618      	mov	r0, r3
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <_isatty>:

int _isatty(int file)
{
 8001882:	b480      	push	{r7}
 8001884:	b083      	sub	sp, #12
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800188a:	2301      	movs	r3, #1
}
 800188c:	4618      	mov	r0, r3
 800188e:	370c      	adds	r7, #12
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3714      	adds	r7, #20
 80018aa:	46bd      	mov	sp, r7
 80018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b0:	4770      	bx	lr
	...

080018b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b086      	sub	sp, #24
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018bc:	4a14      	ldr	r2, [pc, #80]	@ (8001910 <_sbrk+0x5c>)
 80018be:	4b15      	ldr	r3, [pc, #84]	@ (8001914 <_sbrk+0x60>)
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018c8:	4b13      	ldr	r3, [pc, #76]	@ (8001918 <_sbrk+0x64>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d102      	bne.n	80018d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018d0:	4b11      	ldr	r3, [pc, #68]	@ (8001918 <_sbrk+0x64>)
 80018d2:	4a12      	ldr	r2, [pc, #72]	@ (800191c <_sbrk+0x68>)
 80018d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018d6:	4b10      	ldr	r3, [pc, #64]	@ (8001918 <_sbrk+0x64>)
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	4413      	add	r3, r2
 80018de:	693a      	ldr	r2, [r7, #16]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d207      	bcs.n	80018f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018e4:	f003 ff88 	bl	80057f8 <__errno>
 80018e8:	4603      	mov	r3, r0
 80018ea:	220c      	movs	r2, #12
 80018ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018ee:	f04f 33ff 	mov.w	r3, #4294967295
 80018f2:	e009      	b.n	8001908 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018f4:	4b08      	ldr	r3, [pc, #32]	@ (8001918 <_sbrk+0x64>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018fa:	4b07      	ldr	r3, [pc, #28]	@ (8001918 <_sbrk+0x64>)
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	4413      	add	r3, r2
 8001902:	4a05      	ldr	r2, [pc, #20]	@ (8001918 <_sbrk+0x64>)
 8001904:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001906:	68fb      	ldr	r3, [r7, #12]
}
 8001908:	4618      	mov	r0, r3
 800190a:	3718      	adds	r7, #24
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}
 8001910:	20020000 	.word	0x20020000
 8001914:	00000400 	.word	0x00000400
 8001918:	200006a4 	.word	0x200006a4
 800191c:	200008d0 	.word	0x200008d0

08001920 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001924:	4b06      	ldr	r3, [pc, #24]	@ (8001940 <SystemInit+0x20>)
 8001926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800192a:	4a05      	ldr	r2, [pc, #20]	@ (8001940 <SystemInit+0x20>)
 800192c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001930:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001934:	bf00      	nop
 8001936:	46bd      	mov	sp, r7
 8001938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	e000ed00 	.word	0xe000ed00

08001944 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b08e      	sub	sp, #56	@ 0x38
 8001948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800194a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	605a      	str	r2, [r3, #4]
 8001954:	609a      	str	r2, [r3, #8]
 8001956:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001958:	f107 0320 	add.w	r3, r7, #32
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001962:	1d3b      	adds	r3, r7, #4
 8001964:	2200      	movs	r2, #0
 8001966:	601a      	str	r2, [r3, #0]
 8001968:	605a      	str	r2, [r3, #4]
 800196a:	609a      	str	r2, [r3, #8]
 800196c:	60da      	str	r2, [r3, #12]
 800196e:	611a      	str	r2, [r3, #16]
 8001970:	615a      	str	r2, [r3, #20]
 8001972:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001974:	4b2d      	ldr	r3, [pc, #180]	@ (8001a2c <MX_TIM2_Init+0xe8>)
 8001976:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800197a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 180-1;
 800197c:	4b2b      	ldr	r3, [pc, #172]	@ (8001a2c <MX_TIM2_Init+0xe8>)
 800197e:	22b3      	movs	r2, #179	@ 0xb3
 8001980:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001982:	4b2a      	ldr	r3, [pc, #168]	@ (8001a2c <MX_TIM2_Init+0xe8>)
 8001984:	2200      	movs	r2, #0
 8001986:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8001988:	4b28      	ldr	r3, [pc, #160]	@ (8001a2c <MX_TIM2_Init+0xe8>)
 800198a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800198e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001990:	4b26      	ldr	r3, [pc, #152]	@ (8001a2c <MX_TIM2_Init+0xe8>)
 8001992:	2200      	movs	r2, #0
 8001994:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001996:	4b25      	ldr	r3, [pc, #148]	@ (8001a2c <MX_TIM2_Init+0xe8>)
 8001998:	2200      	movs	r2, #0
 800199a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800199c:	4823      	ldr	r0, [pc, #140]	@ (8001a2c <MX_TIM2_Init+0xe8>)
 800199e:	f002 f9bc 	bl	8003d1a <HAL_TIM_Base_Init>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80019a8:	f7ff fc74 	bl	8001294 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019b6:	4619      	mov	r1, r3
 80019b8:	481c      	ldr	r0, [pc, #112]	@ (8001a2c <MX_TIM2_Init+0xe8>)
 80019ba:	f002 fd15 	bl	80043e8 <HAL_TIM_ConfigClockSource>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d001      	beq.n	80019c8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80019c4:	f7ff fc66 	bl	8001294 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80019c8:	4818      	ldr	r0, [pc, #96]	@ (8001a2c <MX_TIM2_Init+0xe8>)
 80019ca:	f002 f9f5 	bl	8003db8 <HAL_TIM_PWM_Init>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80019d4:	f7ff fc5e 	bl	8001294 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019d8:	2300      	movs	r3, #0
 80019da:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019dc:	2300      	movs	r3, #0
 80019de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019e0:	f107 0320 	add.w	r3, r7, #32
 80019e4:	4619      	mov	r1, r3
 80019e6:	4811      	ldr	r0, [pc, #68]	@ (8001a2c <MX_TIM2_Init+0xe8>)
 80019e8:	f003 f8dc 	bl	8004ba4 <HAL_TIMEx_MasterConfigSynchronization>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80019f2:	f7ff fc4f 	bl	8001294 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019f6:	2360      	movs	r3, #96	@ 0x60
 80019f8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80019fa:	2300      	movs	r3, #0
 80019fc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019fe:	2300      	movs	r3, #0
 8001a00:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a02:	2300      	movs	r3, #0
 8001a04:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a06:	1d3b      	adds	r3, r7, #4
 8001a08:	2204      	movs	r2, #4
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4807      	ldr	r0, [pc, #28]	@ (8001a2c <MX_TIM2_Init+0xe8>)
 8001a0e:	f002 fc29 	bl	8004264 <HAL_TIM_PWM_ConfigChannel>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001a18:	f7ff fc3c 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a1c:	4803      	ldr	r0, [pc, #12]	@ (8001a2c <MX_TIM2_Init+0xe8>)
 8001a1e:	f000 f94f 	bl	8001cc0 <HAL_TIM_MspPostInit>

}
 8001a22:	bf00      	nop
 8001a24:	3738      	adds	r7, #56	@ 0x38
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	200006a8 	.word	0x200006a8

08001a30 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b08c      	sub	sp, #48	@ 0x30
 8001a34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a36:	f107 030c 	add.w	r3, r7, #12
 8001a3a:	2224      	movs	r2, #36	@ 0x24
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f003 fe87 	bl	8005752 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a44:	1d3b      	adds	r3, r7, #4
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a4c:	4b20      	ldr	r3, [pc, #128]	@ (8001ad0 <MX_TIM3_Init+0xa0>)
 8001a4e:	4a21      	ldr	r2, [pc, #132]	@ (8001ad4 <MX_TIM3_Init+0xa4>)
 8001a50:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a52:	4b1f      	ldr	r3, [pc, #124]	@ (8001ad0 <MX_TIM3_Init+0xa0>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a58:	4b1d      	ldr	r3, [pc, #116]	@ (8001ad0 <MX_TIM3_Init+0xa0>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a5e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ad0 <MX_TIM3_Init+0xa0>)
 8001a60:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a64:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a66:	4b1a      	ldr	r3, [pc, #104]	@ (8001ad0 <MX_TIM3_Init+0xa0>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a6c:	4b18      	ldr	r3, [pc, #96]	@ (8001ad0 <MX_TIM3_Init+0xa0>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a72:	2303      	movs	r3, #3
 8001a74:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a76:	2300      	movs	r3, #0
 8001a78:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001a82:	230a      	movs	r3, #10
 8001a84:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a86:	2300      	movs	r3, #0
 8001a88:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8001a92:	230a      	movs	r3, #10
 8001a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001a96:	f107 030c 	add.w	r3, r7, #12
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	480c      	ldr	r0, [pc, #48]	@ (8001ad0 <MX_TIM3_Init+0xa0>)
 8001a9e:	f002 faad 	bl	8003ffc <HAL_TIM_Encoder_Init>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001aa8:	f7ff fbf4 	bl	8001294 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001aac:	2300      	movs	r3, #0
 8001aae:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ab4:	1d3b      	adds	r3, r7, #4
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4805      	ldr	r0, [pc, #20]	@ (8001ad0 <MX_TIM3_Init+0xa0>)
 8001aba:	f003 f873 	bl	8004ba4 <HAL_TIMEx_MasterConfigSynchronization>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001ac4:	f7ff fbe6 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001ac8:	bf00      	nop
 8001aca:	3730      	adds	r7, #48	@ 0x30
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	200006f0 	.word	0x200006f0
 8001ad4:	40000400 	.word	0x40000400

08001ad8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b08e      	sub	sp, #56	@ 0x38
 8001adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ade:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	601a      	str	r2, [r3, #0]
 8001ae6:	605a      	str	r2, [r3, #4]
 8001ae8:	609a      	str	r2, [r3, #8]
 8001aea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aec:	f107 0320 	add.w	r3, r7, #32
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001af6:	1d3b      	adds	r3, r7, #4
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	609a      	str	r2, [r3, #8]
 8001b00:	60da      	str	r2, [r3, #12]
 8001b02:	611a      	str	r2, [r3, #16]
 8001b04:	615a      	str	r2, [r3, #20]
 8001b06:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b08:	4b2c      	ldr	r3, [pc, #176]	@ (8001bbc <MX_TIM4_Init+0xe4>)
 8001b0a:	4a2d      	ldr	r2, [pc, #180]	@ (8001bc0 <MX_TIM4_Init+0xe8>)
 8001b0c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 90-1;
 8001b0e:	4b2b      	ldr	r3, [pc, #172]	@ (8001bbc <MX_TIM4_Init+0xe4>)
 8001b10:	2259      	movs	r2, #89	@ 0x59
 8001b12:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b14:	4b29      	ldr	r3, [pc, #164]	@ (8001bbc <MX_TIM4_Init+0xe4>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8001b1a:	4b28      	ldr	r3, [pc, #160]	@ (8001bbc <MX_TIM4_Init+0xe4>)
 8001b1c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b20:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b22:	4b26      	ldr	r3, [pc, #152]	@ (8001bbc <MX_TIM4_Init+0xe4>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b28:	4b24      	ldr	r3, [pc, #144]	@ (8001bbc <MX_TIM4_Init+0xe4>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001b2e:	4823      	ldr	r0, [pc, #140]	@ (8001bbc <MX_TIM4_Init+0xe4>)
 8001b30:	f002 f8f3 	bl	8003d1a <HAL_TIM_Base_Init>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001b3a:	f7ff fbab 	bl	8001294 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b3e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b42:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001b44:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b48:	4619      	mov	r1, r3
 8001b4a:	481c      	ldr	r0, [pc, #112]	@ (8001bbc <MX_TIM4_Init+0xe4>)
 8001b4c:	f002 fc4c 	bl	80043e8 <HAL_TIM_ConfigClockSource>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001b56:	f7ff fb9d 	bl	8001294 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001b5a:	4818      	ldr	r0, [pc, #96]	@ (8001bbc <MX_TIM4_Init+0xe4>)
 8001b5c:	f002 f92c 	bl	8003db8 <HAL_TIM_PWM_Init>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001b66:	f7ff fb95 	bl	8001294 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b72:	f107 0320 	add.w	r3, r7, #32
 8001b76:	4619      	mov	r1, r3
 8001b78:	4810      	ldr	r0, [pc, #64]	@ (8001bbc <MX_TIM4_Init+0xe4>)
 8001b7a:	f003 f813 	bl	8004ba4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001b84:	f7ff fb86 	bl	8001294 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b88:	2360      	movs	r3, #96	@ 0x60
 8001b8a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b90:	2300      	movs	r3, #0
 8001b92:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b94:	2300      	movs	r3, #0
 8001b96:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b98:	1d3b      	adds	r3, r7, #4
 8001b9a:	2208      	movs	r2, #8
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	4807      	ldr	r0, [pc, #28]	@ (8001bbc <MX_TIM4_Init+0xe4>)
 8001ba0:	f002 fb60 	bl	8004264 <HAL_TIM_PWM_ConfigChannel>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001baa:	f7ff fb73 	bl	8001294 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001bae:	4803      	ldr	r0, [pc, #12]	@ (8001bbc <MX_TIM4_Init+0xe4>)
 8001bb0:	f000 f886 	bl	8001cc0 <HAL_TIM_MspPostInit>

}
 8001bb4:	bf00      	nop
 8001bb6:	3738      	adds	r7, #56	@ 0x38
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	20000738 	.word	0x20000738
 8001bc0:	40000800 	.word	0x40000800

08001bc4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b085      	sub	sp, #20
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001bd4:	d10e      	bne.n	8001bf4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	60fb      	str	r3, [r7, #12]
 8001bda:	4b13      	ldr	r3, [pc, #76]	@ (8001c28 <HAL_TIM_Base_MspInit+0x64>)
 8001bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bde:	4a12      	ldr	r2, [pc, #72]	@ (8001c28 <HAL_TIM_Base_MspInit+0x64>)
 8001be0:	f043 0301 	orr.w	r3, r3, #1
 8001be4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001be6:	4b10      	ldr	r3, [pc, #64]	@ (8001c28 <HAL_TIM_Base_MspInit+0x64>)
 8001be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001bf2:	e012      	b.n	8001c1a <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM4)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a0c      	ldr	r2, [pc, #48]	@ (8001c2c <HAL_TIM_Base_MspInit+0x68>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d10d      	bne.n	8001c1a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001bfe:	2300      	movs	r3, #0
 8001c00:	60bb      	str	r3, [r7, #8]
 8001c02:	4b09      	ldr	r3, [pc, #36]	@ (8001c28 <HAL_TIM_Base_MspInit+0x64>)
 8001c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c06:	4a08      	ldr	r2, [pc, #32]	@ (8001c28 <HAL_TIM_Base_MspInit+0x64>)
 8001c08:	f043 0304 	orr.w	r3, r3, #4
 8001c0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c0e:	4b06      	ldr	r3, [pc, #24]	@ (8001c28 <HAL_TIM_Base_MspInit+0x64>)
 8001c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c12:	f003 0304 	and.w	r3, r3, #4
 8001c16:	60bb      	str	r3, [r7, #8]
 8001c18:	68bb      	ldr	r3, [r7, #8]
}
 8001c1a:	bf00      	nop
 8001c1c:	3714      	adds	r7, #20
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	40023800 	.word	0x40023800
 8001c2c:	40000800 	.word	0x40000800

08001c30 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b08a      	sub	sp, #40	@ 0x28
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c38:	f107 0314 	add.w	r3, r7, #20
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a19      	ldr	r2, [pc, #100]	@ (8001cb4 <HAL_TIM_Encoder_MspInit+0x84>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d12b      	bne.n	8001caa <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	613b      	str	r3, [r7, #16]
 8001c56:	4b18      	ldr	r3, [pc, #96]	@ (8001cb8 <HAL_TIM_Encoder_MspInit+0x88>)
 8001c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5a:	4a17      	ldr	r2, [pc, #92]	@ (8001cb8 <HAL_TIM_Encoder_MspInit+0x88>)
 8001c5c:	f043 0302 	orr.w	r3, r3, #2
 8001c60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c62:	4b15      	ldr	r3, [pc, #84]	@ (8001cb8 <HAL_TIM_Encoder_MspInit+0x88>)
 8001c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c66:	f003 0302 	and.w	r3, r3, #2
 8001c6a:	613b      	str	r3, [r7, #16]
 8001c6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	4b11      	ldr	r3, [pc, #68]	@ (8001cb8 <HAL_TIM_Encoder_MspInit+0x88>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c76:	4a10      	ldr	r2, [pc, #64]	@ (8001cb8 <HAL_TIM_Encoder_MspInit+0x88>)
 8001c78:	f043 0304 	orr.w	r3, r3, #4
 8001c7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001cb8 <HAL_TIM_Encoder_MspInit+0x88>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c82:	f003 0304 	and.w	r3, r3, #4
 8001c86:	60fb      	str	r3, [r7, #12]
 8001c88:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Encoder_A_Pin|Encoder_B_Pin;
 8001c8a:	23c0      	movs	r3, #192	@ 0xc0
 8001c8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c8e:	2302      	movs	r3, #2
 8001c90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c92:	2300      	movs	r3, #0
 8001c94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c96:	2300      	movs	r3, #0
 8001c98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c9e:	f107 0314 	add.w	r3, r7, #20
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4805      	ldr	r0, [pc, #20]	@ (8001cbc <HAL_TIM_Encoder_MspInit+0x8c>)
 8001ca6:	f000 fa11 	bl	80020cc <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001caa:	bf00      	nop
 8001cac:	3728      	adds	r7, #40	@ 0x28
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	40000400 	.word	0x40000400
 8001cb8:	40023800 	.word	0x40023800
 8001cbc:	40020800 	.word	0x40020800

08001cc0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b08a      	sub	sp, #40	@ 0x28
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cc8:	f107 0314 	add.w	r3, r7, #20
 8001ccc:	2200      	movs	r2, #0
 8001cce:	601a      	str	r2, [r3, #0]
 8001cd0:	605a      	str	r2, [r3, #4]
 8001cd2:	609a      	str	r2, [r3, #8]
 8001cd4:	60da      	str	r2, [r3, #12]
 8001cd6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ce0:	d11e      	bne.n	8001d20 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	613b      	str	r3, [r7, #16]
 8001ce6:	4b22      	ldr	r3, [pc, #136]	@ (8001d70 <HAL_TIM_MspPostInit+0xb0>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cea:	4a21      	ldr	r2, [pc, #132]	@ (8001d70 <HAL_TIM_MspPostInit+0xb0>)
 8001cec:	f043 0301 	orr.w	r3, r3, #1
 8001cf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf2:	4b1f      	ldr	r3, [pc, #124]	@ (8001d70 <HAL_TIM_MspPostInit+0xb0>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf6:	f003 0301 	and.w	r3, r3, #1
 8001cfa:	613b      	str	r3, [r7, #16]
 8001cfc:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d02:	2302      	movs	r3, #2
 8001d04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d06:	2300      	movs	r3, #0
 8001d08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d12:	f107 0314 	add.w	r3, r7, #20
 8001d16:	4619      	mov	r1, r3
 8001d18:	4816      	ldr	r0, [pc, #88]	@ (8001d74 <HAL_TIM_MspPostInit+0xb4>)
 8001d1a:	f000 f9d7 	bl	80020cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001d1e:	e023      	b.n	8001d68 <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM4)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a14      	ldr	r2, [pc, #80]	@ (8001d78 <HAL_TIM_MspPostInit+0xb8>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d11e      	bne.n	8001d68 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	60fb      	str	r3, [r7, #12]
 8001d2e:	4b10      	ldr	r3, [pc, #64]	@ (8001d70 <HAL_TIM_MspPostInit+0xb0>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d32:	4a0f      	ldr	r2, [pc, #60]	@ (8001d70 <HAL_TIM_MspPostInit+0xb0>)
 8001d34:	f043 0302 	orr.w	r3, r3, #2
 8001d38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d70 <HAL_TIM_MspPostInit+0xb0>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3e:	f003 0302 	and.w	r3, r3, #2
 8001d42:	60fb      	str	r3, [r7, #12]
 8001d44:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = L298N_ENA_Pin;
 8001d46:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d50:	2300      	movs	r3, #0
 8001d52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d54:	2300      	movs	r3, #0
 8001d56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001d58:	2302      	movs	r3, #2
 8001d5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(L298N_ENA_GPIO_Port, &GPIO_InitStruct);
 8001d5c:	f107 0314 	add.w	r3, r7, #20
 8001d60:	4619      	mov	r1, r3
 8001d62:	4806      	ldr	r0, [pc, #24]	@ (8001d7c <HAL_TIM_MspPostInit+0xbc>)
 8001d64:	f000 f9b2 	bl	80020cc <HAL_GPIO_Init>
}
 8001d68:	bf00      	nop
 8001d6a:	3728      	adds	r7, #40	@ 0x28
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	40023800 	.word	0x40023800
 8001d74:	40020000 	.word	0x40020000
 8001d78:	40000800 	.word	0x40000800
 8001d7c:	40020400 	.word	0x40020400

08001d80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001d80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001db8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d84:	f7ff fdcc 	bl	8001920 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d88:	480c      	ldr	r0, [pc, #48]	@ (8001dbc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d8a:	490d      	ldr	r1, [pc, #52]	@ (8001dc0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d90:	e002      	b.n	8001d98 <LoopCopyDataInit>

08001d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d96:	3304      	adds	r3, #4

08001d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d9c:	d3f9      	bcc.n	8001d92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001da0:	4c0a      	ldr	r4, [pc, #40]	@ (8001dcc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001da4:	e001      	b.n	8001daa <LoopFillZerobss>

08001da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001da8:	3204      	adds	r2, #4

08001daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dac:	d3fb      	bcc.n	8001da6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001dae:	f003 fd29 	bl	8005804 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001db2:	f7ff f9a5 	bl	8001100 <main>
  bx  lr    
 8001db6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001db8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001dbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dc0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001dc4:	08007954 	.word	0x08007954
  ldr r2, =_sbss
 8001dc8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001dcc:	200008d0 	.word	0x200008d0

08001dd0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dd0:	e7fe      	b.n	8001dd0 <ADC_IRQHandler>
	...

08001dd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dd8:	4b0e      	ldr	r3, [pc, #56]	@ (8001e14 <HAL_Init+0x40>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a0d      	ldr	r2, [pc, #52]	@ (8001e14 <HAL_Init+0x40>)
 8001dde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001de2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001de4:	4b0b      	ldr	r3, [pc, #44]	@ (8001e14 <HAL_Init+0x40>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a0a      	ldr	r2, [pc, #40]	@ (8001e14 <HAL_Init+0x40>)
 8001dea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001df0:	4b08      	ldr	r3, [pc, #32]	@ (8001e14 <HAL_Init+0x40>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a07      	ldr	r2, [pc, #28]	@ (8001e14 <HAL_Init+0x40>)
 8001df6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dfa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dfc:	2003      	movs	r0, #3
 8001dfe:	f000 f931 	bl	8002064 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e02:	2000      	movs	r0, #0
 8001e04:	f000 f808 	bl	8001e18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e08:	f7ff fc6c 	bl	80016e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e0c:	2300      	movs	r3, #0
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40023c00 	.word	0x40023c00

08001e18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e20:	4b12      	ldr	r3, [pc, #72]	@ (8001e6c <HAL_InitTick+0x54>)
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	4b12      	ldr	r3, [pc, #72]	@ (8001e70 <HAL_InitTick+0x58>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	4619      	mov	r1, r3
 8001e2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e36:	4618      	mov	r0, r3
 8001e38:	f000 f93b 	bl	80020b2 <HAL_SYSTICK_Config>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e00e      	b.n	8001e64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2b0f      	cmp	r3, #15
 8001e4a:	d80a      	bhi.n	8001e62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	6879      	ldr	r1, [r7, #4]
 8001e50:	f04f 30ff 	mov.w	r0, #4294967295
 8001e54:	f000 f911 	bl	800207a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e58:	4a06      	ldr	r2, [pc, #24]	@ (8001e74 <HAL_InitTick+0x5c>)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	e000      	b.n	8001e64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3708      	adds	r7, #8
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	20000000 	.word	0x20000000
 8001e70:	20000008 	.word	0x20000008
 8001e74:	20000004 	.word	0x20000004

08001e78 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e7c:	4b06      	ldr	r3, [pc, #24]	@ (8001e98 <HAL_IncTick+0x20>)
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	461a      	mov	r2, r3
 8001e82:	4b06      	ldr	r3, [pc, #24]	@ (8001e9c <HAL_IncTick+0x24>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4413      	add	r3, r2
 8001e88:	4a04      	ldr	r2, [pc, #16]	@ (8001e9c <HAL_IncTick+0x24>)
 8001e8a:	6013      	str	r3, [r2, #0]
}
 8001e8c:	bf00      	nop
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	20000008 	.word	0x20000008
 8001e9c:	20000780 	.word	0x20000780

08001ea0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ea4:	4b03      	ldr	r3, [pc, #12]	@ (8001eb4 <HAL_GetTick+0x14>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
 8001eb2:	bf00      	nop
 8001eb4:	20000780 	.word	0x20000780

08001eb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ec0:	f7ff ffee 	bl	8001ea0 <HAL_GetTick>
 8001ec4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ed0:	d005      	beq.n	8001ede <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8001efc <HAL_Delay+0x44>)
 8001ed4:	781b      	ldrb	r3, [r3, #0]
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	4413      	add	r3, r2
 8001edc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ede:	bf00      	nop
 8001ee0:	f7ff ffde 	bl	8001ea0 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	68fa      	ldr	r2, [r7, #12]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d8f7      	bhi.n	8001ee0 <HAL_Delay+0x28>
  {
  }
}
 8001ef0:	bf00      	nop
 8001ef2:	bf00      	nop
 8001ef4:	3710      	adds	r7, #16
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	20000008 	.word	0x20000008

08001f00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f10:	4b0c      	ldr	r3, [pc, #48]	@ (8001f44 <__NVIC_SetPriorityGrouping+0x44>)
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f16:	68ba      	ldr	r2, [r7, #8]
 8001f18:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f28:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f32:	4a04      	ldr	r2, [pc, #16]	@ (8001f44 <__NVIC_SetPriorityGrouping+0x44>)
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	60d3      	str	r3, [r2, #12]
}
 8001f38:	bf00      	nop
 8001f3a:	3714      	adds	r7, #20
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr
 8001f44:	e000ed00 	.word	0xe000ed00

08001f48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f4c:	4b04      	ldr	r3, [pc, #16]	@ (8001f60 <__NVIC_GetPriorityGrouping+0x18>)
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	0a1b      	lsrs	r3, r3, #8
 8001f52:	f003 0307 	and.w	r3, r3, #7
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	6039      	str	r1, [r7, #0]
 8001f6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	db0a      	blt.n	8001f8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	b2da      	uxtb	r2, r3
 8001f7c:	490c      	ldr	r1, [pc, #48]	@ (8001fb0 <__NVIC_SetPriority+0x4c>)
 8001f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f82:	0112      	lsls	r2, r2, #4
 8001f84:	b2d2      	uxtb	r2, r2
 8001f86:	440b      	add	r3, r1
 8001f88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f8c:	e00a      	b.n	8001fa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	4908      	ldr	r1, [pc, #32]	@ (8001fb4 <__NVIC_SetPriority+0x50>)
 8001f94:	79fb      	ldrb	r3, [r7, #7]
 8001f96:	f003 030f 	and.w	r3, r3, #15
 8001f9a:	3b04      	subs	r3, #4
 8001f9c:	0112      	lsls	r2, r2, #4
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	440b      	add	r3, r1
 8001fa2:	761a      	strb	r2, [r3, #24]
}
 8001fa4:	bf00      	nop
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr
 8001fb0:	e000e100 	.word	0xe000e100
 8001fb4:	e000ed00 	.word	0xe000ed00

08001fb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b089      	sub	sp, #36	@ 0x24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	60f8      	str	r0, [r7, #12]
 8001fc0:	60b9      	str	r1, [r7, #8]
 8001fc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	f003 0307 	and.w	r3, r3, #7
 8001fca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	f1c3 0307 	rsb	r3, r3, #7
 8001fd2:	2b04      	cmp	r3, #4
 8001fd4:	bf28      	it	cs
 8001fd6:	2304      	movcs	r3, #4
 8001fd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	3304      	adds	r3, #4
 8001fde:	2b06      	cmp	r3, #6
 8001fe0:	d902      	bls.n	8001fe8 <NVIC_EncodePriority+0x30>
 8001fe2:	69fb      	ldr	r3, [r7, #28]
 8001fe4:	3b03      	subs	r3, #3
 8001fe6:	e000      	b.n	8001fea <NVIC_EncodePriority+0x32>
 8001fe8:	2300      	movs	r3, #0
 8001fea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fec:	f04f 32ff 	mov.w	r2, #4294967295
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff6:	43da      	mvns	r2, r3
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	401a      	ands	r2, r3
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002000:	f04f 31ff 	mov.w	r1, #4294967295
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	fa01 f303 	lsl.w	r3, r1, r3
 800200a:	43d9      	mvns	r1, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002010:	4313      	orrs	r3, r2
         );
}
 8002012:	4618      	mov	r0, r3
 8002014:	3724      	adds	r7, #36	@ 0x24
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
	...

08002020 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3b01      	subs	r3, #1
 800202c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002030:	d301      	bcc.n	8002036 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002032:	2301      	movs	r3, #1
 8002034:	e00f      	b.n	8002056 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002036:	4a0a      	ldr	r2, [pc, #40]	@ (8002060 <SysTick_Config+0x40>)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	3b01      	subs	r3, #1
 800203c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800203e:	210f      	movs	r1, #15
 8002040:	f04f 30ff 	mov.w	r0, #4294967295
 8002044:	f7ff ff8e 	bl	8001f64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002048:	4b05      	ldr	r3, [pc, #20]	@ (8002060 <SysTick_Config+0x40>)
 800204a:	2200      	movs	r2, #0
 800204c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800204e:	4b04      	ldr	r3, [pc, #16]	@ (8002060 <SysTick_Config+0x40>)
 8002050:	2207      	movs	r2, #7
 8002052:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	e000e010 	.word	0xe000e010

08002064 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f7ff ff47 	bl	8001f00 <__NVIC_SetPriorityGrouping>
}
 8002072:	bf00      	nop
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}

0800207a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800207a:	b580      	push	{r7, lr}
 800207c:	b086      	sub	sp, #24
 800207e:	af00      	add	r7, sp, #0
 8002080:	4603      	mov	r3, r0
 8002082:	60b9      	str	r1, [r7, #8]
 8002084:	607a      	str	r2, [r7, #4]
 8002086:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002088:	2300      	movs	r3, #0
 800208a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800208c:	f7ff ff5c 	bl	8001f48 <__NVIC_GetPriorityGrouping>
 8002090:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	68b9      	ldr	r1, [r7, #8]
 8002096:	6978      	ldr	r0, [r7, #20]
 8002098:	f7ff ff8e 	bl	8001fb8 <NVIC_EncodePriority>
 800209c:	4602      	mov	r2, r0
 800209e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020a2:	4611      	mov	r1, r2
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff ff5d 	bl	8001f64 <__NVIC_SetPriority>
}
 80020aa:	bf00      	nop
 80020ac:	3718      	adds	r7, #24
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b082      	sub	sp, #8
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff ffb0 	bl	8002020 <SysTick_Config>
 80020c0:	4603      	mov	r3, r0
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
	...

080020cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b089      	sub	sp, #36	@ 0x24
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020d6:	2300      	movs	r3, #0
 80020d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020da:	2300      	movs	r3, #0
 80020dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020de:	2300      	movs	r3, #0
 80020e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020e2:	2300      	movs	r3, #0
 80020e4:	61fb      	str	r3, [r7, #28]
 80020e6:	e165      	b.n	80023b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020e8:	2201      	movs	r2, #1
 80020ea:	69fb      	ldr	r3, [r7, #28]
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	697a      	ldr	r2, [r7, #20]
 80020f8:	4013      	ands	r3, r2
 80020fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020fc:	693a      	ldr	r2, [r7, #16]
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	429a      	cmp	r2, r3
 8002102:	f040 8154 	bne.w	80023ae <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f003 0303 	and.w	r3, r3, #3
 800210e:	2b01      	cmp	r3, #1
 8002110:	d005      	beq.n	800211e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800211a:	2b02      	cmp	r3, #2
 800211c:	d130      	bne.n	8002180 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	2203      	movs	r2, #3
 800212a:	fa02 f303 	lsl.w	r3, r2, r3
 800212e:	43db      	mvns	r3, r3
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	4013      	ands	r3, r2
 8002134:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	68da      	ldr	r2, [r3, #12]
 800213a:	69fb      	ldr	r3, [r7, #28]
 800213c:	005b      	lsls	r3, r3, #1
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	69ba      	ldr	r2, [r7, #24]
 8002144:	4313      	orrs	r3, r2
 8002146:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	69ba      	ldr	r2, [r7, #24]
 800214c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002154:	2201      	movs	r2, #1
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	43db      	mvns	r3, r3
 800215e:	69ba      	ldr	r2, [r7, #24]
 8002160:	4013      	ands	r3, r2
 8002162:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	091b      	lsrs	r3, r3, #4
 800216a:	f003 0201 	and.w	r2, r3, #1
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	4313      	orrs	r3, r2
 8002178:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f003 0303 	and.w	r3, r3, #3
 8002188:	2b03      	cmp	r3, #3
 800218a:	d017      	beq.n	80021bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	005b      	lsls	r3, r3, #1
 8002196:	2203      	movs	r2, #3
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	43db      	mvns	r3, r3
 800219e:	69ba      	ldr	r2, [r7, #24]
 80021a0:	4013      	ands	r3, r2
 80021a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	689a      	ldr	r2, [r3, #8]
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	005b      	lsls	r3, r3, #1
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	69ba      	ldr	r2, [r7, #24]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	f003 0303 	and.w	r3, r3, #3
 80021c4:	2b02      	cmp	r3, #2
 80021c6:	d123      	bne.n	8002210 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	08da      	lsrs	r2, r3, #3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	3208      	adds	r2, #8
 80021d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	f003 0307 	and.w	r3, r3, #7
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	220f      	movs	r2, #15
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	43db      	mvns	r3, r3
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	4013      	ands	r3, r2
 80021ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	691a      	ldr	r2, [r3, #16]
 80021f0:	69fb      	ldr	r3, [r7, #28]
 80021f2:	f003 0307 	and.w	r3, r3, #7
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	69ba      	ldr	r2, [r7, #24]
 80021fe:	4313      	orrs	r3, r2
 8002200:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	08da      	lsrs	r2, r3, #3
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3208      	adds	r2, #8
 800220a:	69b9      	ldr	r1, [r7, #24]
 800220c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	005b      	lsls	r3, r3, #1
 800221a:	2203      	movs	r2, #3
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	43db      	mvns	r3, r3
 8002222:	69ba      	ldr	r2, [r7, #24]
 8002224:	4013      	ands	r3, r2
 8002226:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f003 0203 	and.w	r2, r3, #3
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	005b      	lsls	r3, r3, #1
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	4313      	orrs	r3, r2
 800223c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800224c:	2b00      	cmp	r3, #0
 800224e:	f000 80ae 	beq.w	80023ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002252:	2300      	movs	r3, #0
 8002254:	60fb      	str	r3, [r7, #12]
 8002256:	4b5d      	ldr	r3, [pc, #372]	@ (80023cc <HAL_GPIO_Init+0x300>)
 8002258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225a:	4a5c      	ldr	r2, [pc, #368]	@ (80023cc <HAL_GPIO_Init+0x300>)
 800225c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002260:	6453      	str	r3, [r2, #68]	@ 0x44
 8002262:	4b5a      	ldr	r3, [pc, #360]	@ (80023cc <HAL_GPIO_Init+0x300>)
 8002264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002266:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800226a:	60fb      	str	r3, [r7, #12]
 800226c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800226e:	4a58      	ldr	r2, [pc, #352]	@ (80023d0 <HAL_GPIO_Init+0x304>)
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	089b      	lsrs	r3, r3, #2
 8002274:	3302      	adds	r3, #2
 8002276:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800227a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800227c:	69fb      	ldr	r3, [r7, #28]
 800227e:	f003 0303 	and.w	r3, r3, #3
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	220f      	movs	r2, #15
 8002286:	fa02 f303 	lsl.w	r3, r2, r3
 800228a:	43db      	mvns	r3, r3
 800228c:	69ba      	ldr	r2, [r7, #24]
 800228e:	4013      	ands	r3, r2
 8002290:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a4f      	ldr	r2, [pc, #316]	@ (80023d4 <HAL_GPIO_Init+0x308>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d025      	beq.n	80022e6 <HAL_GPIO_Init+0x21a>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a4e      	ldr	r2, [pc, #312]	@ (80023d8 <HAL_GPIO_Init+0x30c>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d01f      	beq.n	80022e2 <HAL_GPIO_Init+0x216>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a4d      	ldr	r2, [pc, #308]	@ (80023dc <HAL_GPIO_Init+0x310>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d019      	beq.n	80022de <HAL_GPIO_Init+0x212>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a4c      	ldr	r2, [pc, #304]	@ (80023e0 <HAL_GPIO_Init+0x314>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d013      	beq.n	80022da <HAL_GPIO_Init+0x20e>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a4b      	ldr	r2, [pc, #300]	@ (80023e4 <HAL_GPIO_Init+0x318>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d00d      	beq.n	80022d6 <HAL_GPIO_Init+0x20a>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a4a      	ldr	r2, [pc, #296]	@ (80023e8 <HAL_GPIO_Init+0x31c>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d007      	beq.n	80022d2 <HAL_GPIO_Init+0x206>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a49      	ldr	r2, [pc, #292]	@ (80023ec <HAL_GPIO_Init+0x320>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d101      	bne.n	80022ce <HAL_GPIO_Init+0x202>
 80022ca:	2306      	movs	r3, #6
 80022cc:	e00c      	b.n	80022e8 <HAL_GPIO_Init+0x21c>
 80022ce:	2307      	movs	r3, #7
 80022d0:	e00a      	b.n	80022e8 <HAL_GPIO_Init+0x21c>
 80022d2:	2305      	movs	r3, #5
 80022d4:	e008      	b.n	80022e8 <HAL_GPIO_Init+0x21c>
 80022d6:	2304      	movs	r3, #4
 80022d8:	e006      	b.n	80022e8 <HAL_GPIO_Init+0x21c>
 80022da:	2303      	movs	r3, #3
 80022dc:	e004      	b.n	80022e8 <HAL_GPIO_Init+0x21c>
 80022de:	2302      	movs	r3, #2
 80022e0:	e002      	b.n	80022e8 <HAL_GPIO_Init+0x21c>
 80022e2:	2301      	movs	r3, #1
 80022e4:	e000      	b.n	80022e8 <HAL_GPIO_Init+0x21c>
 80022e6:	2300      	movs	r3, #0
 80022e8:	69fa      	ldr	r2, [r7, #28]
 80022ea:	f002 0203 	and.w	r2, r2, #3
 80022ee:	0092      	lsls	r2, r2, #2
 80022f0:	4093      	lsls	r3, r2
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022f8:	4935      	ldr	r1, [pc, #212]	@ (80023d0 <HAL_GPIO_Init+0x304>)
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	089b      	lsrs	r3, r3, #2
 80022fe:	3302      	adds	r3, #2
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002306:	4b3a      	ldr	r3, [pc, #232]	@ (80023f0 <HAL_GPIO_Init+0x324>)
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	43db      	mvns	r3, r3
 8002310:	69ba      	ldr	r2, [r7, #24]
 8002312:	4013      	ands	r3, r2
 8002314:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800231e:	2b00      	cmp	r3, #0
 8002320:	d003      	beq.n	800232a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002322:	69ba      	ldr	r2, [r7, #24]
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	4313      	orrs	r3, r2
 8002328:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800232a:	4a31      	ldr	r2, [pc, #196]	@ (80023f0 <HAL_GPIO_Init+0x324>)
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002330:	4b2f      	ldr	r3, [pc, #188]	@ (80023f0 <HAL_GPIO_Init+0x324>)
 8002332:	68db      	ldr	r3, [r3, #12]
 8002334:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	43db      	mvns	r3, r3
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	4013      	ands	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002348:	2b00      	cmp	r3, #0
 800234a:	d003      	beq.n	8002354 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	4313      	orrs	r3, r2
 8002352:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002354:	4a26      	ldr	r2, [pc, #152]	@ (80023f0 <HAL_GPIO_Init+0x324>)
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800235a:	4b25      	ldr	r3, [pc, #148]	@ (80023f0 <HAL_GPIO_Init+0x324>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	43db      	mvns	r3, r3
 8002364:	69ba      	ldr	r2, [r7, #24]
 8002366:	4013      	ands	r3, r2
 8002368:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	685b      	ldr	r3, [r3, #4]
 800236e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002372:	2b00      	cmp	r3, #0
 8002374:	d003      	beq.n	800237e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	4313      	orrs	r3, r2
 800237c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800237e:	4a1c      	ldr	r2, [pc, #112]	@ (80023f0 <HAL_GPIO_Init+0x324>)
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002384:	4b1a      	ldr	r3, [pc, #104]	@ (80023f0 <HAL_GPIO_Init+0x324>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	43db      	mvns	r3, r3
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	4013      	ands	r3, r2
 8002392:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800239c:	2b00      	cmp	r3, #0
 800239e:	d003      	beq.n	80023a8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80023a0:	69ba      	ldr	r2, [r7, #24]
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023a8:	4a11      	ldr	r2, [pc, #68]	@ (80023f0 <HAL_GPIO_Init+0x324>)
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	3301      	adds	r3, #1
 80023b2:	61fb      	str	r3, [r7, #28]
 80023b4:	69fb      	ldr	r3, [r7, #28]
 80023b6:	2b0f      	cmp	r3, #15
 80023b8:	f67f ae96 	bls.w	80020e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023bc:	bf00      	nop
 80023be:	bf00      	nop
 80023c0:	3724      	adds	r7, #36	@ 0x24
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr
 80023ca:	bf00      	nop
 80023cc:	40023800 	.word	0x40023800
 80023d0:	40013800 	.word	0x40013800
 80023d4:	40020000 	.word	0x40020000
 80023d8:	40020400 	.word	0x40020400
 80023dc:	40020800 	.word	0x40020800
 80023e0:	40020c00 	.word	0x40020c00
 80023e4:	40021000 	.word	0x40021000
 80023e8:	40021400 	.word	0x40021400
 80023ec:	40021800 	.word	0x40021800
 80023f0:	40013c00 	.word	0x40013c00

080023f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b083      	sub	sp, #12
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	460b      	mov	r3, r1
 80023fe:	807b      	strh	r3, [r7, #2]
 8002400:	4613      	mov	r3, r2
 8002402:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002404:	787b      	ldrb	r3, [r7, #1]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d003      	beq.n	8002412 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800240a:	887a      	ldrh	r2, [r7, #2]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002410:	e003      	b.n	800241a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002412:	887b      	ldrh	r3, [r7, #2]
 8002414:	041a      	lsls	r2, r3, #16
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	619a      	str	r2, [r3, #24]
}
 800241a:	bf00      	nop
 800241c:	370c      	adds	r7, #12
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
	...

08002428 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d101      	bne.n	800243a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e12b      	b.n	8002692 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b00      	cmp	r3, #0
 8002444:	d106      	bne.n	8002454 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2200      	movs	r2, #0
 800244a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7fe fdec 	bl	800102c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2224      	movs	r2, #36	@ 0x24
 8002458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f022 0201 	bic.w	r2, r2, #1
 800246a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	681a      	ldr	r2, [r3, #0]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800247a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800248a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800248c:	f000 feda 	bl	8003244 <HAL_RCC_GetPCLK1Freq>
 8002490:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	4a81      	ldr	r2, [pc, #516]	@ (800269c <HAL_I2C_Init+0x274>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d807      	bhi.n	80024ac <HAL_I2C_Init+0x84>
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	4a80      	ldr	r2, [pc, #512]	@ (80026a0 <HAL_I2C_Init+0x278>)
 80024a0:	4293      	cmp	r3, r2
 80024a2:	bf94      	ite	ls
 80024a4:	2301      	movls	r3, #1
 80024a6:	2300      	movhi	r3, #0
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	e006      	b.n	80024ba <HAL_I2C_Init+0x92>
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	4a7d      	ldr	r2, [pc, #500]	@ (80026a4 <HAL_I2C_Init+0x27c>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	bf94      	ite	ls
 80024b4:	2301      	movls	r3, #1
 80024b6:	2300      	movhi	r3, #0
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e0e7      	b.n	8002692 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	4a78      	ldr	r2, [pc, #480]	@ (80026a8 <HAL_I2C_Init+0x280>)
 80024c6:	fba2 2303 	umull	r2, r3, r2, r3
 80024ca:	0c9b      	lsrs	r3, r3, #18
 80024cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	685b      	ldr	r3, [r3, #4]
 80024d4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	68ba      	ldr	r2, [r7, #8]
 80024de:	430a      	orrs	r2, r1
 80024e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	6a1b      	ldr	r3, [r3, #32]
 80024e8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	4a6a      	ldr	r2, [pc, #424]	@ (800269c <HAL_I2C_Init+0x274>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d802      	bhi.n	80024fc <HAL_I2C_Init+0xd4>
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	3301      	adds	r3, #1
 80024fa:	e009      	b.n	8002510 <HAL_I2C_Init+0xe8>
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002502:	fb02 f303 	mul.w	r3, r2, r3
 8002506:	4a69      	ldr	r2, [pc, #420]	@ (80026ac <HAL_I2C_Init+0x284>)
 8002508:	fba2 2303 	umull	r2, r3, r2, r3
 800250c:	099b      	lsrs	r3, r3, #6
 800250e:	3301      	adds	r3, #1
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	6812      	ldr	r2, [r2, #0]
 8002514:	430b      	orrs	r3, r1
 8002516:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	69db      	ldr	r3, [r3, #28]
 800251e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002522:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	495c      	ldr	r1, [pc, #368]	@ (800269c <HAL_I2C_Init+0x274>)
 800252c:	428b      	cmp	r3, r1
 800252e:	d819      	bhi.n	8002564 <HAL_I2C_Init+0x13c>
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	1e59      	subs	r1, r3, #1
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	fbb1 f3f3 	udiv	r3, r1, r3
 800253e:	1c59      	adds	r1, r3, #1
 8002540:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002544:	400b      	ands	r3, r1
 8002546:	2b00      	cmp	r3, #0
 8002548:	d00a      	beq.n	8002560 <HAL_I2C_Init+0x138>
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	1e59      	subs	r1, r3, #1
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	fbb1 f3f3 	udiv	r3, r1, r3
 8002558:	3301      	adds	r3, #1
 800255a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800255e:	e051      	b.n	8002604 <HAL_I2C_Init+0x1dc>
 8002560:	2304      	movs	r3, #4
 8002562:	e04f      	b.n	8002604 <HAL_I2C_Init+0x1dc>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d111      	bne.n	8002590 <HAL_I2C_Init+0x168>
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	1e58      	subs	r0, r3, #1
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6859      	ldr	r1, [r3, #4]
 8002574:	460b      	mov	r3, r1
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	440b      	add	r3, r1
 800257a:	fbb0 f3f3 	udiv	r3, r0, r3
 800257e:	3301      	adds	r3, #1
 8002580:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002584:	2b00      	cmp	r3, #0
 8002586:	bf0c      	ite	eq
 8002588:	2301      	moveq	r3, #1
 800258a:	2300      	movne	r3, #0
 800258c:	b2db      	uxtb	r3, r3
 800258e:	e012      	b.n	80025b6 <HAL_I2C_Init+0x18e>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	1e58      	subs	r0, r3, #1
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6859      	ldr	r1, [r3, #4]
 8002598:	460b      	mov	r3, r1
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	440b      	add	r3, r1
 800259e:	0099      	lsls	r1, r3, #2
 80025a0:	440b      	add	r3, r1
 80025a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80025a6:	3301      	adds	r3, #1
 80025a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	bf0c      	ite	eq
 80025b0:	2301      	moveq	r3, #1
 80025b2:	2300      	movne	r3, #0
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <HAL_I2C_Init+0x196>
 80025ba:	2301      	movs	r3, #1
 80025bc:	e022      	b.n	8002604 <HAL_I2C_Init+0x1dc>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d10e      	bne.n	80025e4 <HAL_I2C_Init+0x1bc>
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	1e58      	subs	r0, r3, #1
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6859      	ldr	r1, [r3, #4]
 80025ce:	460b      	mov	r3, r1
 80025d0:	005b      	lsls	r3, r3, #1
 80025d2:	440b      	add	r3, r1
 80025d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80025d8:	3301      	adds	r3, #1
 80025da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025e2:	e00f      	b.n	8002604 <HAL_I2C_Init+0x1dc>
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	1e58      	subs	r0, r3, #1
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6859      	ldr	r1, [r3, #4]
 80025ec:	460b      	mov	r3, r1
 80025ee:	009b      	lsls	r3, r3, #2
 80025f0:	440b      	add	r3, r1
 80025f2:	0099      	lsls	r1, r3, #2
 80025f4:	440b      	add	r3, r1
 80025f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80025fa:	3301      	adds	r3, #1
 80025fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002600:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002604:	6879      	ldr	r1, [r7, #4]
 8002606:	6809      	ldr	r1, [r1, #0]
 8002608:	4313      	orrs	r3, r2
 800260a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	69da      	ldr	r2, [r3, #28]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6a1b      	ldr	r3, [r3, #32]
 800261e:	431a      	orrs	r2, r3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	430a      	orrs	r2, r1
 8002626:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002632:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	6911      	ldr	r1, [r2, #16]
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	68d2      	ldr	r2, [r2, #12]
 800263e:	4311      	orrs	r1, r2
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	6812      	ldr	r2, [r2, #0]
 8002644:	430b      	orrs	r3, r1
 8002646:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	68db      	ldr	r3, [r3, #12]
 800264e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	695a      	ldr	r2, [r3, #20]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	431a      	orrs	r2, r3
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	430a      	orrs	r2, r1
 8002662:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f042 0201 	orr.w	r2, r2, #1
 8002672:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2220      	movs	r2, #32
 800267e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002690:	2300      	movs	r3, #0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3710      	adds	r7, #16
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	000186a0 	.word	0x000186a0
 80026a0:	001e847f 	.word	0x001e847f
 80026a4:	003d08ff 	.word	0x003d08ff
 80026a8:	431bde83 	.word	0x431bde83
 80026ac:	10624dd3 	.word	0x10624dd3

080026b0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b088      	sub	sp, #32
 80026b4:	af02      	add	r7, sp, #8
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	607a      	str	r2, [r7, #4]
 80026ba:	461a      	mov	r2, r3
 80026bc:	460b      	mov	r3, r1
 80026be:	817b      	strh	r3, [r7, #10]
 80026c0:	4613      	mov	r3, r2
 80026c2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80026c4:	f7ff fbec 	bl	8001ea0 <HAL_GetTick>
 80026c8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b20      	cmp	r3, #32
 80026d4:	f040 80e0 	bne.w	8002898 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	9300      	str	r3, [sp, #0]
 80026dc:	2319      	movs	r3, #25
 80026de:	2201      	movs	r2, #1
 80026e0:	4970      	ldr	r1, [pc, #448]	@ (80028a4 <HAL_I2C_Master_Transmit+0x1f4>)
 80026e2:	68f8      	ldr	r0, [r7, #12]
 80026e4:	f000 fa92 	bl	8002c0c <I2C_WaitOnFlagUntilTimeout>
 80026e8:	4603      	mov	r3, r0
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80026ee:	2302      	movs	r3, #2
 80026f0:	e0d3      	b.n	800289a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026f8:	2b01      	cmp	r3, #1
 80026fa:	d101      	bne.n	8002700 <HAL_I2C_Master_Transmit+0x50>
 80026fc:	2302      	movs	r3, #2
 80026fe:	e0cc      	b.n	800289a <HAL_I2C_Master_Transmit+0x1ea>
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2201      	movs	r2, #1
 8002704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	2b01      	cmp	r3, #1
 8002714:	d007      	beq.n	8002726 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f042 0201 	orr.w	r2, r2, #1
 8002724:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002734:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2221      	movs	r2, #33	@ 0x21
 800273a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2210      	movs	r2, #16
 8002742:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2200      	movs	r2, #0
 800274a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	893a      	ldrh	r2, [r7, #8]
 8002756:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800275c:	b29a      	uxth	r2, r3
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	4a50      	ldr	r2, [pc, #320]	@ (80028a8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002766:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002768:	8979      	ldrh	r1, [r7, #10]
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	6a3a      	ldr	r2, [r7, #32]
 800276e:	68f8      	ldr	r0, [r7, #12]
 8002770:	f000 f9ca 	bl	8002b08 <I2C_MasterRequestWrite>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e08d      	b.n	800289a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800277e:	2300      	movs	r3, #0
 8002780:	613b      	str	r3, [r7, #16]
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	695b      	ldr	r3, [r3, #20]
 8002788:	613b      	str	r3, [r7, #16]
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	699b      	ldr	r3, [r3, #24]
 8002790:	613b      	str	r3, [r7, #16]
 8002792:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002794:	e066      	b.n	8002864 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002796:	697a      	ldr	r2, [r7, #20]
 8002798:	6a39      	ldr	r1, [r7, #32]
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	f000 fb50 	bl	8002e40 <I2C_WaitOnTXEFlagUntilTimeout>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d00d      	beq.n	80027c2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027aa:	2b04      	cmp	r3, #4
 80027ac:	d107      	bne.n	80027be <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e06b      	b.n	800289a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027c6:	781a      	ldrb	r2, [r3, #0]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d2:	1c5a      	adds	r2, r3, #1
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027dc:	b29b      	uxth	r3, r3
 80027de:	3b01      	subs	r3, #1
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027ea:	3b01      	subs	r3, #1
 80027ec:	b29a      	uxth	r2, r3
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	695b      	ldr	r3, [r3, #20]
 80027f8:	f003 0304 	and.w	r3, r3, #4
 80027fc:	2b04      	cmp	r3, #4
 80027fe:	d11b      	bne.n	8002838 <HAL_I2C_Master_Transmit+0x188>
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002804:	2b00      	cmp	r3, #0
 8002806:	d017      	beq.n	8002838 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280c:	781a      	ldrb	r2, [r3, #0]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002818:	1c5a      	adds	r2, r3, #1
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002822:	b29b      	uxth	r3, r3
 8002824:	3b01      	subs	r3, #1
 8002826:	b29a      	uxth	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002830:	3b01      	subs	r3, #1
 8002832:	b29a      	uxth	r2, r3
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002838:	697a      	ldr	r2, [r7, #20]
 800283a:	6a39      	ldr	r1, [r7, #32]
 800283c:	68f8      	ldr	r0, [r7, #12]
 800283e:	f000 fb47 	bl	8002ed0 <I2C_WaitOnBTFFlagUntilTimeout>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d00d      	beq.n	8002864 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284c:	2b04      	cmp	r3, #4
 800284e:	d107      	bne.n	8002860 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800285e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e01a      	b.n	800289a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002868:	2b00      	cmp	r3, #0
 800286a:	d194      	bne.n	8002796 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800287a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2220      	movs	r2, #32
 8002880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2200      	movs	r2, #0
 8002890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002894:	2300      	movs	r3, #0
 8002896:	e000      	b.n	800289a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002898:	2302      	movs	r3, #2
  }
}
 800289a:	4618      	mov	r0, r3
 800289c:	3718      	adds	r7, #24
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	00100002 	.word	0x00100002
 80028a8:	ffff0000 	.word	0xffff0000

080028ac <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b08a      	sub	sp, #40	@ 0x28
 80028b0:	af02      	add	r7, sp, #8
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	607a      	str	r2, [r7, #4]
 80028b6:	603b      	str	r3, [r7, #0]
 80028b8:	460b      	mov	r3, r1
 80028ba:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80028bc:	f7ff faf0 	bl	8001ea0 <HAL_GetTick>
 80028c0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80028c2:	2300      	movs	r3, #0
 80028c4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028cc:	b2db      	uxtb	r3, r3
 80028ce:	2b20      	cmp	r3, #32
 80028d0:	f040 8111 	bne.w	8002af6 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	9300      	str	r3, [sp, #0]
 80028d8:	2319      	movs	r3, #25
 80028da:	2201      	movs	r2, #1
 80028dc:	4988      	ldr	r1, [pc, #544]	@ (8002b00 <HAL_I2C_IsDeviceReady+0x254>)
 80028de:	68f8      	ldr	r0, [r7, #12]
 80028e0:	f000 f994 	bl	8002c0c <I2C_WaitOnFlagUntilTimeout>
 80028e4:	4603      	mov	r3, r0
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80028ea:	2302      	movs	r3, #2
 80028ec:	e104      	b.n	8002af8 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d101      	bne.n	80028fc <HAL_I2C_IsDeviceReady+0x50>
 80028f8:	2302      	movs	r3, #2
 80028fa:	e0fd      	b.n	8002af8 <HAL_I2C_IsDeviceReady+0x24c>
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	2b01      	cmp	r3, #1
 8002910:	d007      	beq.n	8002922 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f042 0201 	orr.w	r2, r2, #1
 8002920:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002930:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2224      	movs	r2, #36	@ 0x24
 8002936:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2200      	movs	r2, #0
 800293e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	4a70      	ldr	r2, [pc, #448]	@ (8002b04 <HAL_I2C_IsDeviceReady+0x258>)
 8002944:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002954:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	9300      	str	r3, [sp, #0]
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	2200      	movs	r2, #0
 800295e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002962:	68f8      	ldr	r0, [r7, #12]
 8002964:	f000 f952 	bl	8002c0c <I2C_WaitOnFlagUntilTimeout>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d00d      	beq.n	800298a <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002978:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800297c:	d103      	bne.n	8002986 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002984:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e0b6      	b.n	8002af8 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800298a:	897b      	ldrh	r3, [r7, #10]
 800298c:	b2db      	uxtb	r3, r3
 800298e:	461a      	mov	r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002998:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800299a:	f7ff fa81 	bl	8001ea0 <HAL_GetTick>
 800299e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	bf0c      	ite	eq
 80029ae:	2301      	moveq	r3, #1
 80029b0:	2300      	movne	r3, #0
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	695b      	ldr	r3, [r3, #20]
 80029bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029c4:	bf0c      	ite	eq
 80029c6:	2301      	moveq	r3, #1
 80029c8:	2300      	movne	r3, #0
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80029ce:	e025      	b.n	8002a1c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80029d0:	f7ff fa66 	bl	8001ea0 <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	683a      	ldr	r2, [r7, #0]
 80029dc:	429a      	cmp	r2, r3
 80029de:	d302      	bcc.n	80029e6 <HAL_I2C_IsDeviceReady+0x13a>
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d103      	bne.n	80029ee <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	22a0      	movs	r2, #160	@ 0xa0
 80029ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	695b      	ldr	r3, [r3, #20]
 80029f4:	f003 0302 	and.w	r3, r3, #2
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	bf0c      	ite	eq
 80029fc:	2301      	moveq	r3, #1
 80029fe:	2300      	movne	r3, #0
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	695b      	ldr	r3, [r3, #20]
 8002a0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a12:	bf0c      	ite	eq
 8002a14:	2301      	moveq	r3, #1
 8002a16:	2300      	movne	r3, #0
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a22:	b2db      	uxtb	r3, r3
 8002a24:	2ba0      	cmp	r3, #160	@ 0xa0
 8002a26:	d005      	beq.n	8002a34 <HAL_I2C_IsDeviceReady+0x188>
 8002a28:	7dfb      	ldrb	r3, [r7, #23]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d102      	bne.n	8002a34 <HAL_I2C_IsDeviceReady+0x188>
 8002a2e:	7dbb      	ldrb	r3, [r7, #22]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d0cd      	beq.n	80029d0 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2220      	movs	r2, #32
 8002a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d129      	bne.n	8002a9e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a58:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	613b      	str	r3, [r7, #16]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	695b      	ldr	r3, [r3, #20]
 8002a64:	613b      	str	r3, [r7, #16]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	699b      	ldr	r3, [r3, #24]
 8002a6c:	613b      	str	r3, [r7, #16]
 8002a6e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	9300      	str	r3, [sp, #0]
 8002a74:	2319      	movs	r3, #25
 8002a76:	2201      	movs	r2, #1
 8002a78:	4921      	ldr	r1, [pc, #132]	@ (8002b00 <HAL_I2C_IsDeviceReady+0x254>)
 8002a7a:	68f8      	ldr	r0, [r7, #12]
 8002a7c:	f000 f8c6 	bl	8002c0c <I2C_WaitOnFlagUntilTimeout>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e036      	b.n	8002af8 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	2220      	movs	r2, #32
 8002a8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	e02c      	b.n	8002af8 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002aac:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002ab6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ab8:	69fb      	ldr	r3, [r7, #28]
 8002aba:	9300      	str	r3, [sp, #0]
 8002abc:	2319      	movs	r3, #25
 8002abe:	2201      	movs	r2, #1
 8002ac0:	490f      	ldr	r1, [pc, #60]	@ (8002b00 <HAL_I2C_IsDeviceReady+0x254>)
 8002ac2:	68f8      	ldr	r0, [r7, #12]
 8002ac4:	f000 f8a2 	bl	8002c0c <I2C_WaitOnFlagUntilTimeout>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	e012      	b.n	8002af8 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	f4ff af32 	bcc.w	8002946 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2220      	movs	r2, #32
 8002ae6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e000      	b.n	8002af8 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002af6:	2302      	movs	r3, #2
  }
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3720      	adds	r7, #32
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	00100002 	.word	0x00100002
 8002b04:	ffff0000 	.word	0xffff0000

08002b08 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b088      	sub	sp, #32
 8002b0c:	af02      	add	r7, sp, #8
 8002b0e:	60f8      	str	r0, [r7, #12]
 8002b10:	607a      	str	r2, [r7, #4]
 8002b12:	603b      	str	r3, [r7, #0]
 8002b14:	460b      	mov	r3, r1
 8002b16:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b1c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	2b08      	cmp	r3, #8
 8002b22:	d006      	beq.n	8002b32 <I2C_MasterRequestWrite+0x2a>
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d003      	beq.n	8002b32 <I2C_MasterRequestWrite+0x2a>
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002b30:	d108      	bne.n	8002b44 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b40:	601a      	str	r2, [r3, #0]
 8002b42:	e00b      	b.n	8002b5c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b48:	2b12      	cmp	r3, #18
 8002b4a:	d107      	bne.n	8002b5c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b5a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	9300      	str	r3, [sp, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002b68:	68f8      	ldr	r0, [r7, #12]
 8002b6a:	f000 f84f 	bl	8002c0c <I2C_WaitOnFlagUntilTimeout>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d00d      	beq.n	8002b90 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b82:	d103      	bne.n	8002b8c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b8a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e035      	b.n	8002bfc <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	691b      	ldr	r3, [r3, #16]
 8002b94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b98:	d108      	bne.n	8002bac <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b9a:	897b      	ldrh	r3, [r7, #10]
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002ba8:	611a      	str	r2, [r3, #16]
 8002baa:	e01b      	b.n	8002be4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002bac:	897b      	ldrh	r3, [r7, #10]
 8002bae:	11db      	asrs	r3, r3, #7
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	f003 0306 	and.w	r3, r3, #6
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	f063 030f 	orn	r3, r3, #15
 8002bbc:	b2da      	uxtb	r2, r3
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	490e      	ldr	r1, [pc, #56]	@ (8002c04 <I2C_MasterRequestWrite+0xfc>)
 8002bca:	68f8      	ldr	r0, [r7, #12]
 8002bcc:	f000 f898 	bl	8002d00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e010      	b.n	8002bfc <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002bda:	897b      	ldrh	r3, [r7, #10]
 8002bdc:	b2da      	uxtb	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	687a      	ldr	r2, [r7, #4]
 8002be8:	4907      	ldr	r1, [pc, #28]	@ (8002c08 <I2C_MasterRequestWrite+0x100>)
 8002bea:	68f8      	ldr	r0, [r7, #12]
 8002bec:	f000 f888 	bl	8002d00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d001      	beq.n	8002bfa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e000      	b.n	8002bfc <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002bfa:	2300      	movs	r3, #0
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3718      	adds	r7, #24
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	00010008 	.word	0x00010008
 8002c08:	00010002 	.word	0x00010002

08002c0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b084      	sub	sp, #16
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	60f8      	str	r0, [r7, #12]
 8002c14:	60b9      	str	r1, [r7, #8]
 8002c16:	603b      	str	r3, [r7, #0]
 8002c18:	4613      	mov	r3, r2
 8002c1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c1c:	e048      	b.n	8002cb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c24:	d044      	beq.n	8002cb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c26:	f7ff f93b 	bl	8001ea0 <HAL_GetTick>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	1ad3      	subs	r3, r2, r3
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d302      	bcc.n	8002c3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d139      	bne.n	8002cb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	0c1b      	lsrs	r3, r3, #16
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d10d      	bne.n	8002c62 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	695b      	ldr	r3, [r3, #20]
 8002c4c:	43da      	mvns	r2, r3
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	4013      	ands	r3, r2
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	bf0c      	ite	eq
 8002c58:	2301      	moveq	r3, #1
 8002c5a:	2300      	movne	r3, #0
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	461a      	mov	r2, r3
 8002c60:	e00c      	b.n	8002c7c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	699b      	ldr	r3, [r3, #24]
 8002c68:	43da      	mvns	r2, r3
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	bf0c      	ite	eq
 8002c74:	2301      	moveq	r3, #1
 8002c76:	2300      	movne	r3, #0
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	79fb      	ldrb	r3, [r7, #7]
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d116      	bne.n	8002cb0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2200      	movs	r2, #0
 8002c86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2220      	movs	r2, #32
 8002c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2200      	movs	r2, #0
 8002c94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9c:	f043 0220 	orr.w	r2, r3, #32
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e023      	b.n	8002cf8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	0c1b      	lsrs	r3, r3, #16
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d10d      	bne.n	8002cd6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	695b      	ldr	r3, [r3, #20]
 8002cc0:	43da      	mvns	r2, r3
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	b29b      	uxth	r3, r3
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	bf0c      	ite	eq
 8002ccc:	2301      	moveq	r3, #1
 8002cce:	2300      	movne	r3, #0
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	461a      	mov	r2, r3
 8002cd4:	e00c      	b.n	8002cf0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	43da      	mvns	r2, r3
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	bf0c      	ite	eq
 8002ce8:	2301      	moveq	r3, #1
 8002cea:	2300      	movne	r3, #0
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	461a      	mov	r2, r3
 8002cf0:	79fb      	ldrb	r3, [r7, #7]
 8002cf2:	429a      	cmp	r2, r3
 8002cf4:	d093      	beq.n	8002c1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3710      	adds	r7, #16
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	607a      	str	r2, [r7, #4]
 8002d0c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d0e:	e071      	b.n	8002df4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	695b      	ldr	r3, [r3, #20]
 8002d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d1e:	d123      	bne.n	8002d68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d2e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002d38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2220      	movs	r2, #32
 8002d44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d54:	f043 0204 	orr.w	r2, r3, #4
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e067      	b.n	8002e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6e:	d041      	beq.n	8002df4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d70:	f7ff f896 	bl	8001ea0 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d302      	bcc.n	8002d86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d136      	bne.n	8002df4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	0c1b      	lsrs	r3, r3, #16
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d10c      	bne.n	8002daa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	695b      	ldr	r3, [r3, #20]
 8002d96:	43da      	mvns	r2, r3
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	bf14      	ite	ne
 8002da2:	2301      	movne	r3, #1
 8002da4:	2300      	moveq	r3, #0
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	e00b      	b.n	8002dc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	699b      	ldr	r3, [r3, #24]
 8002db0:	43da      	mvns	r2, r3
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	4013      	ands	r3, r2
 8002db6:	b29b      	uxth	r3, r3
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	bf14      	ite	ne
 8002dbc:	2301      	movne	r3, #1
 8002dbe:	2300      	moveq	r3, #0
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d016      	beq.n	8002df4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2220      	movs	r2, #32
 8002dd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de0:	f043 0220 	orr.w	r2, r3, #32
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2200      	movs	r2, #0
 8002dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e021      	b.n	8002e38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	0c1b      	lsrs	r3, r3, #16
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d10c      	bne.n	8002e18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	695b      	ldr	r3, [r3, #20]
 8002e04:	43da      	mvns	r2, r3
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	bf14      	ite	ne
 8002e10:	2301      	movne	r3, #1
 8002e12:	2300      	moveq	r3, #0
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	e00b      	b.n	8002e30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	699b      	ldr	r3, [r3, #24]
 8002e1e:	43da      	mvns	r2, r3
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	4013      	ands	r3, r2
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	bf14      	ite	ne
 8002e2a:	2301      	movne	r3, #1
 8002e2c:	2300      	moveq	r3, #0
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	f47f af6d 	bne.w	8002d10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002e36:	2300      	movs	r3, #0
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3710      	adds	r7, #16
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002e4c:	e034      	b.n	8002eb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 f886 	bl	8002f60 <I2C_IsAcknowledgeFailed>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e034      	b.n	8002ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e64:	d028      	beq.n	8002eb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e66:	f7ff f81b 	bl	8001ea0 <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	68ba      	ldr	r2, [r7, #8]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d302      	bcc.n	8002e7c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d11d      	bne.n	8002eb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e86:	2b80      	cmp	r3, #128	@ 0x80
 8002e88:	d016      	beq.n	8002eb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	2220      	movs	r2, #32
 8002e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea4:	f043 0220 	orr.w	r2, r3, #32
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e007      	b.n	8002ec8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ec2:	2b80      	cmp	r3, #128	@ 0x80
 8002ec4:	d1c3      	bne.n	8002e4e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ec6:	2300      	movs	r3, #0
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3710      	adds	r7, #16
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002edc:	e034      	b.n	8002f48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ede:	68f8      	ldr	r0, [r7, #12]
 8002ee0:	f000 f83e 	bl	8002f60 <I2C_IsAcknowledgeFailed>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e034      	b.n	8002f58 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ef4:	d028      	beq.n	8002f48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ef6:	f7fe ffd3 	bl	8001ea0 <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	68ba      	ldr	r2, [r7, #8]
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d302      	bcc.n	8002f0c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d11d      	bne.n	8002f48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	695b      	ldr	r3, [r3, #20]
 8002f12:	f003 0304 	and.w	r3, r3, #4
 8002f16:	2b04      	cmp	r3, #4
 8002f18:	d016      	beq.n	8002f48 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2220      	movs	r2, #32
 8002f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f34:	f043 0220 	orr.w	r2, r3, #32
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e007      	b.n	8002f58 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	695b      	ldr	r3, [r3, #20]
 8002f4e:	f003 0304 	and.w	r3, r3, #4
 8002f52:	2b04      	cmp	r3, #4
 8002f54:	d1c3      	bne.n	8002ede <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f56:	2300      	movs	r3, #0
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3710      	adds	r7, #16
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	695b      	ldr	r3, [r3, #20]
 8002f6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f76:	d11b      	bne.n	8002fb0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f80:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2220      	movs	r2, #32
 8002f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f9c:	f043 0204 	orr.w	r2, r3, #4
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e000      	b.n	8002fb2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002fb0:	2300      	movs	r3, #0
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	370c      	adds	r7, #12
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
	...

08002fc0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b082      	sub	sp, #8
 8002fc4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002fca:	2300      	movs	r3, #0
 8002fcc:	603b      	str	r3, [r7, #0]
 8002fce:	4b20      	ldr	r3, [pc, #128]	@ (8003050 <HAL_PWREx_EnableOverDrive+0x90>)
 8002fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd2:	4a1f      	ldr	r2, [pc, #124]	@ (8003050 <HAL_PWREx_EnableOverDrive+0x90>)
 8002fd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fda:	4b1d      	ldr	r3, [pc, #116]	@ (8003050 <HAL_PWREx_EnableOverDrive+0x90>)
 8002fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fe2:	603b      	str	r3, [r7, #0]
 8002fe4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002fe6:	4b1b      	ldr	r3, [pc, #108]	@ (8003054 <HAL_PWREx_EnableOverDrive+0x94>)
 8002fe8:	2201      	movs	r2, #1
 8002fea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002fec:	f7fe ff58 	bl	8001ea0 <HAL_GetTick>
 8002ff0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ff2:	e009      	b.n	8003008 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002ff4:	f7fe ff54 	bl	8001ea0 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003002:	d901      	bls.n	8003008 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e01f      	b.n	8003048 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003008:	4b13      	ldr	r3, [pc, #76]	@ (8003058 <HAL_PWREx_EnableOverDrive+0x98>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003010:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003014:	d1ee      	bne.n	8002ff4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003016:	4b11      	ldr	r3, [pc, #68]	@ (800305c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003018:	2201      	movs	r2, #1
 800301a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800301c:	f7fe ff40 	bl	8001ea0 <HAL_GetTick>
 8003020:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003022:	e009      	b.n	8003038 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003024:	f7fe ff3c 	bl	8001ea0 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003032:	d901      	bls.n	8003038 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003034:	2303      	movs	r3, #3
 8003036:	e007      	b.n	8003048 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003038:	4b07      	ldr	r3, [pc, #28]	@ (8003058 <HAL_PWREx_EnableOverDrive+0x98>)
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003040:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003044:	d1ee      	bne.n	8003024 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003046:	2300      	movs	r3, #0
}
 8003048:	4618      	mov	r0, r3
 800304a:	3708      	adds	r7, #8
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	40023800 	.word	0x40023800
 8003054:	420e0040 	.word	0x420e0040
 8003058:	40007000 	.word	0x40007000
 800305c:	420e0044 	.word	0x420e0044

08003060 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d101      	bne.n	8003074 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e0cc      	b.n	800320e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003074:	4b68      	ldr	r3, [pc, #416]	@ (8003218 <HAL_RCC_ClockConfig+0x1b8>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 030f 	and.w	r3, r3, #15
 800307c:	683a      	ldr	r2, [r7, #0]
 800307e:	429a      	cmp	r2, r3
 8003080:	d90c      	bls.n	800309c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003082:	4b65      	ldr	r3, [pc, #404]	@ (8003218 <HAL_RCC_ClockConfig+0x1b8>)
 8003084:	683a      	ldr	r2, [r7, #0]
 8003086:	b2d2      	uxtb	r2, r2
 8003088:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800308a:	4b63      	ldr	r3, [pc, #396]	@ (8003218 <HAL_RCC_ClockConfig+0x1b8>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 030f 	and.w	r3, r3, #15
 8003092:	683a      	ldr	r2, [r7, #0]
 8003094:	429a      	cmp	r2, r3
 8003096:	d001      	beq.n	800309c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e0b8      	b.n	800320e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0302 	and.w	r3, r3, #2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d020      	beq.n	80030ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0304 	and.w	r3, r3, #4
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d005      	beq.n	80030c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030b4:	4b59      	ldr	r3, [pc, #356]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	4a58      	ldr	r2, [pc, #352]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80030ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80030be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 0308 	and.w	r3, r3, #8
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d005      	beq.n	80030d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80030cc:	4b53      	ldr	r3, [pc, #332]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	4a52      	ldr	r2, [pc, #328]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80030d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80030d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030d8:	4b50      	ldr	r3, [pc, #320]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	494d      	ldr	r1, [pc, #308]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0301 	and.w	r3, r3, #1
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d044      	beq.n	8003180 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d107      	bne.n	800310e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030fe:	4b47      	ldr	r3, [pc, #284]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d119      	bne.n	800313e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e07f      	b.n	800320e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	2b02      	cmp	r3, #2
 8003114:	d003      	beq.n	800311e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800311a:	2b03      	cmp	r3, #3
 800311c:	d107      	bne.n	800312e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800311e:	4b3f      	ldr	r3, [pc, #252]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d109      	bne.n	800313e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e06f      	b.n	800320e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800312e:	4b3b      	ldr	r3, [pc, #236]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0302 	and.w	r3, r3, #2
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e067      	b.n	800320e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800313e:	4b37      	ldr	r3, [pc, #220]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	f023 0203 	bic.w	r2, r3, #3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	4934      	ldr	r1, [pc, #208]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 800314c:	4313      	orrs	r3, r2
 800314e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003150:	f7fe fea6 	bl	8001ea0 <HAL_GetTick>
 8003154:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003156:	e00a      	b.n	800316e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003158:	f7fe fea2 	bl	8001ea0 <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003166:	4293      	cmp	r3, r2
 8003168:	d901      	bls.n	800316e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800316a:	2303      	movs	r3, #3
 800316c:	e04f      	b.n	800320e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800316e:	4b2b      	ldr	r3, [pc, #172]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f003 020c 	and.w	r2, r3, #12
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	429a      	cmp	r2, r3
 800317e:	d1eb      	bne.n	8003158 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003180:	4b25      	ldr	r3, [pc, #148]	@ (8003218 <HAL_RCC_ClockConfig+0x1b8>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 030f 	and.w	r3, r3, #15
 8003188:	683a      	ldr	r2, [r7, #0]
 800318a:	429a      	cmp	r2, r3
 800318c:	d20c      	bcs.n	80031a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800318e:	4b22      	ldr	r3, [pc, #136]	@ (8003218 <HAL_RCC_ClockConfig+0x1b8>)
 8003190:	683a      	ldr	r2, [r7, #0]
 8003192:	b2d2      	uxtb	r2, r2
 8003194:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003196:	4b20      	ldr	r3, [pc, #128]	@ (8003218 <HAL_RCC_ClockConfig+0x1b8>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 030f 	and.w	r3, r3, #15
 800319e:	683a      	ldr	r2, [r7, #0]
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d001      	beq.n	80031a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e032      	b.n	800320e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f003 0304 	and.w	r3, r3, #4
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d008      	beq.n	80031c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031b4:	4b19      	ldr	r3, [pc, #100]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	68db      	ldr	r3, [r3, #12]
 80031c0:	4916      	ldr	r1, [pc, #88]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0308 	and.w	r3, r3, #8
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d009      	beq.n	80031e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031d2:	4b12      	ldr	r3, [pc, #72]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	00db      	lsls	r3, r3, #3
 80031e0:	490e      	ldr	r1, [pc, #56]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80031e6:	f000 f841 	bl	800326c <HAL_RCC_GetSysClockFreq>
 80031ea:	4602      	mov	r2, r0
 80031ec:	4b0b      	ldr	r3, [pc, #44]	@ (800321c <HAL_RCC_ClockConfig+0x1bc>)
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	091b      	lsrs	r3, r3, #4
 80031f2:	f003 030f 	and.w	r3, r3, #15
 80031f6:	490a      	ldr	r1, [pc, #40]	@ (8003220 <HAL_RCC_ClockConfig+0x1c0>)
 80031f8:	5ccb      	ldrb	r3, [r1, r3]
 80031fa:	fa22 f303 	lsr.w	r3, r2, r3
 80031fe:	4a09      	ldr	r2, [pc, #36]	@ (8003224 <HAL_RCC_ClockConfig+0x1c4>)
 8003200:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003202:	4b09      	ldr	r3, [pc, #36]	@ (8003228 <HAL_RCC_ClockConfig+0x1c8>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4618      	mov	r0, r3
 8003208:	f7fe fe06 	bl	8001e18 <HAL_InitTick>

  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40023c00 	.word	0x40023c00
 800321c:	40023800 	.word	0x40023800
 8003220:	080075b8 	.word	0x080075b8
 8003224:	20000000 	.word	0x20000000
 8003228:	20000004 	.word	0x20000004

0800322c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003230:	4b03      	ldr	r3, [pc, #12]	@ (8003240 <HAL_RCC_GetHCLKFreq+0x14>)
 8003232:	681b      	ldr	r3, [r3, #0]
}
 8003234:	4618      	mov	r0, r3
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	20000000 	.word	0x20000000

08003244 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003244:	b580      	push	{r7, lr}
 8003246:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003248:	f7ff fff0 	bl	800322c <HAL_RCC_GetHCLKFreq>
 800324c:	4602      	mov	r2, r0
 800324e:	4b05      	ldr	r3, [pc, #20]	@ (8003264 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	0a9b      	lsrs	r3, r3, #10
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	4903      	ldr	r1, [pc, #12]	@ (8003268 <HAL_RCC_GetPCLK1Freq+0x24>)
 800325a:	5ccb      	ldrb	r3, [r1, r3]
 800325c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003260:	4618      	mov	r0, r3
 8003262:	bd80      	pop	{r7, pc}
 8003264:	40023800 	.word	0x40023800
 8003268:	080075c8 	.word	0x080075c8

0800326c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800326c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003270:	b0ae      	sub	sp, #184	@ 0xb8
 8003272:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003274:	2300      	movs	r3, #0
 8003276:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800327a:	2300      	movs	r3, #0
 800327c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003280:	2300      	movs	r3, #0
 8003282:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003286:	2300      	movs	r3, #0
 8003288:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800328c:	2300      	movs	r3, #0
 800328e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003292:	4bcb      	ldr	r3, [pc, #812]	@ (80035c0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	f003 030c 	and.w	r3, r3, #12
 800329a:	2b0c      	cmp	r3, #12
 800329c:	f200 8206 	bhi.w	80036ac <HAL_RCC_GetSysClockFreq+0x440>
 80032a0:	a201      	add	r2, pc, #4	@ (adr r2, 80032a8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80032a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a6:	bf00      	nop
 80032a8:	080032dd 	.word	0x080032dd
 80032ac:	080036ad 	.word	0x080036ad
 80032b0:	080036ad 	.word	0x080036ad
 80032b4:	080036ad 	.word	0x080036ad
 80032b8:	080032e5 	.word	0x080032e5
 80032bc:	080036ad 	.word	0x080036ad
 80032c0:	080036ad 	.word	0x080036ad
 80032c4:	080036ad 	.word	0x080036ad
 80032c8:	080032ed 	.word	0x080032ed
 80032cc:	080036ad 	.word	0x080036ad
 80032d0:	080036ad 	.word	0x080036ad
 80032d4:	080036ad 	.word	0x080036ad
 80032d8:	080034dd 	.word	0x080034dd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80032dc:	4bb9      	ldr	r3, [pc, #740]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x358>)
 80032de:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80032e2:	e1e7      	b.n	80036b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80032e4:	4bb8      	ldr	r3, [pc, #736]	@ (80035c8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80032e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80032ea:	e1e3      	b.n	80036b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032ec:	4bb4      	ldr	r3, [pc, #720]	@ (80035c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80032f4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032f8:	4bb1      	ldr	r3, [pc, #708]	@ (80035c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d071      	beq.n	80033e8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003304:	4bae      	ldr	r3, [pc, #696]	@ (80035c0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	099b      	lsrs	r3, r3, #6
 800330a:	2200      	movs	r2, #0
 800330c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003310:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003314:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003318:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800331c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003320:	2300      	movs	r3, #0
 8003322:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003326:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800332a:	4622      	mov	r2, r4
 800332c:	462b      	mov	r3, r5
 800332e:	f04f 0000 	mov.w	r0, #0
 8003332:	f04f 0100 	mov.w	r1, #0
 8003336:	0159      	lsls	r1, r3, #5
 8003338:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800333c:	0150      	lsls	r0, r2, #5
 800333e:	4602      	mov	r2, r0
 8003340:	460b      	mov	r3, r1
 8003342:	4621      	mov	r1, r4
 8003344:	1a51      	subs	r1, r2, r1
 8003346:	6439      	str	r1, [r7, #64]	@ 0x40
 8003348:	4629      	mov	r1, r5
 800334a:	eb63 0301 	sbc.w	r3, r3, r1
 800334e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003350:	f04f 0200 	mov.w	r2, #0
 8003354:	f04f 0300 	mov.w	r3, #0
 8003358:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800335c:	4649      	mov	r1, r9
 800335e:	018b      	lsls	r3, r1, #6
 8003360:	4641      	mov	r1, r8
 8003362:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003366:	4641      	mov	r1, r8
 8003368:	018a      	lsls	r2, r1, #6
 800336a:	4641      	mov	r1, r8
 800336c:	1a51      	subs	r1, r2, r1
 800336e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003370:	4649      	mov	r1, r9
 8003372:	eb63 0301 	sbc.w	r3, r3, r1
 8003376:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003378:	f04f 0200 	mov.w	r2, #0
 800337c:	f04f 0300 	mov.w	r3, #0
 8003380:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003384:	4649      	mov	r1, r9
 8003386:	00cb      	lsls	r3, r1, #3
 8003388:	4641      	mov	r1, r8
 800338a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800338e:	4641      	mov	r1, r8
 8003390:	00ca      	lsls	r2, r1, #3
 8003392:	4610      	mov	r0, r2
 8003394:	4619      	mov	r1, r3
 8003396:	4603      	mov	r3, r0
 8003398:	4622      	mov	r2, r4
 800339a:	189b      	adds	r3, r3, r2
 800339c:	633b      	str	r3, [r7, #48]	@ 0x30
 800339e:	462b      	mov	r3, r5
 80033a0:	460a      	mov	r2, r1
 80033a2:	eb42 0303 	adc.w	r3, r2, r3
 80033a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80033a8:	f04f 0200 	mov.w	r2, #0
 80033ac:	f04f 0300 	mov.w	r3, #0
 80033b0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80033b4:	4629      	mov	r1, r5
 80033b6:	024b      	lsls	r3, r1, #9
 80033b8:	4621      	mov	r1, r4
 80033ba:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80033be:	4621      	mov	r1, r4
 80033c0:	024a      	lsls	r2, r1, #9
 80033c2:	4610      	mov	r0, r2
 80033c4:	4619      	mov	r1, r3
 80033c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033ca:	2200      	movs	r2, #0
 80033cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80033d0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80033d4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80033d8:	f7fd fc06 	bl	8000be8 <__aeabi_uldivmod>
 80033dc:	4602      	mov	r2, r0
 80033de:	460b      	mov	r3, r1
 80033e0:	4613      	mov	r3, r2
 80033e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033e6:	e067      	b.n	80034b8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033e8:	4b75      	ldr	r3, [pc, #468]	@ (80035c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	099b      	lsrs	r3, r3, #6
 80033ee:	2200      	movs	r2, #0
 80033f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80033f4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80033f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80033fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003400:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003402:	2300      	movs	r3, #0
 8003404:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003406:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800340a:	4622      	mov	r2, r4
 800340c:	462b      	mov	r3, r5
 800340e:	f04f 0000 	mov.w	r0, #0
 8003412:	f04f 0100 	mov.w	r1, #0
 8003416:	0159      	lsls	r1, r3, #5
 8003418:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800341c:	0150      	lsls	r0, r2, #5
 800341e:	4602      	mov	r2, r0
 8003420:	460b      	mov	r3, r1
 8003422:	4621      	mov	r1, r4
 8003424:	1a51      	subs	r1, r2, r1
 8003426:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003428:	4629      	mov	r1, r5
 800342a:	eb63 0301 	sbc.w	r3, r3, r1
 800342e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003430:	f04f 0200 	mov.w	r2, #0
 8003434:	f04f 0300 	mov.w	r3, #0
 8003438:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800343c:	4649      	mov	r1, r9
 800343e:	018b      	lsls	r3, r1, #6
 8003440:	4641      	mov	r1, r8
 8003442:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003446:	4641      	mov	r1, r8
 8003448:	018a      	lsls	r2, r1, #6
 800344a:	4641      	mov	r1, r8
 800344c:	ebb2 0a01 	subs.w	sl, r2, r1
 8003450:	4649      	mov	r1, r9
 8003452:	eb63 0b01 	sbc.w	fp, r3, r1
 8003456:	f04f 0200 	mov.w	r2, #0
 800345a:	f04f 0300 	mov.w	r3, #0
 800345e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003462:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003466:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800346a:	4692      	mov	sl, r2
 800346c:	469b      	mov	fp, r3
 800346e:	4623      	mov	r3, r4
 8003470:	eb1a 0303 	adds.w	r3, sl, r3
 8003474:	623b      	str	r3, [r7, #32]
 8003476:	462b      	mov	r3, r5
 8003478:	eb4b 0303 	adc.w	r3, fp, r3
 800347c:	627b      	str	r3, [r7, #36]	@ 0x24
 800347e:	f04f 0200 	mov.w	r2, #0
 8003482:	f04f 0300 	mov.w	r3, #0
 8003486:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800348a:	4629      	mov	r1, r5
 800348c:	028b      	lsls	r3, r1, #10
 800348e:	4621      	mov	r1, r4
 8003490:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003494:	4621      	mov	r1, r4
 8003496:	028a      	lsls	r2, r1, #10
 8003498:	4610      	mov	r0, r2
 800349a:	4619      	mov	r1, r3
 800349c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80034a0:	2200      	movs	r2, #0
 80034a2:	673b      	str	r3, [r7, #112]	@ 0x70
 80034a4:	677a      	str	r2, [r7, #116]	@ 0x74
 80034a6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80034aa:	f7fd fb9d 	bl	8000be8 <__aeabi_uldivmod>
 80034ae:	4602      	mov	r2, r0
 80034b0:	460b      	mov	r3, r1
 80034b2:	4613      	mov	r3, r2
 80034b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80034b8:	4b41      	ldr	r3, [pc, #260]	@ (80035c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	0c1b      	lsrs	r3, r3, #16
 80034be:	f003 0303 	and.w	r3, r3, #3
 80034c2:	3301      	adds	r3, #1
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80034ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80034ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80034d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80034d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80034da:	e0eb      	b.n	80036b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80034dc:	4b38      	ldr	r3, [pc, #224]	@ (80035c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80034e8:	4b35      	ldr	r3, [pc, #212]	@ (80035c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d06b      	beq.n	80035cc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034f4:	4b32      	ldr	r3, [pc, #200]	@ (80035c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	099b      	lsrs	r3, r3, #6
 80034fa:	2200      	movs	r2, #0
 80034fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80034fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003500:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003506:	663b      	str	r3, [r7, #96]	@ 0x60
 8003508:	2300      	movs	r3, #0
 800350a:	667b      	str	r3, [r7, #100]	@ 0x64
 800350c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003510:	4622      	mov	r2, r4
 8003512:	462b      	mov	r3, r5
 8003514:	f04f 0000 	mov.w	r0, #0
 8003518:	f04f 0100 	mov.w	r1, #0
 800351c:	0159      	lsls	r1, r3, #5
 800351e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003522:	0150      	lsls	r0, r2, #5
 8003524:	4602      	mov	r2, r0
 8003526:	460b      	mov	r3, r1
 8003528:	4621      	mov	r1, r4
 800352a:	1a51      	subs	r1, r2, r1
 800352c:	61b9      	str	r1, [r7, #24]
 800352e:	4629      	mov	r1, r5
 8003530:	eb63 0301 	sbc.w	r3, r3, r1
 8003534:	61fb      	str	r3, [r7, #28]
 8003536:	f04f 0200 	mov.w	r2, #0
 800353a:	f04f 0300 	mov.w	r3, #0
 800353e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003542:	4659      	mov	r1, fp
 8003544:	018b      	lsls	r3, r1, #6
 8003546:	4651      	mov	r1, sl
 8003548:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800354c:	4651      	mov	r1, sl
 800354e:	018a      	lsls	r2, r1, #6
 8003550:	4651      	mov	r1, sl
 8003552:	ebb2 0801 	subs.w	r8, r2, r1
 8003556:	4659      	mov	r1, fp
 8003558:	eb63 0901 	sbc.w	r9, r3, r1
 800355c:	f04f 0200 	mov.w	r2, #0
 8003560:	f04f 0300 	mov.w	r3, #0
 8003564:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003568:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800356c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003570:	4690      	mov	r8, r2
 8003572:	4699      	mov	r9, r3
 8003574:	4623      	mov	r3, r4
 8003576:	eb18 0303 	adds.w	r3, r8, r3
 800357a:	613b      	str	r3, [r7, #16]
 800357c:	462b      	mov	r3, r5
 800357e:	eb49 0303 	adc.w	r3, r9, r3
 8003582:	617b      	str	r3, [r7, #20]
 8003584:	f04f 0200 	mov.w	r2, #0
 8003588:	f04f 0300 	mov.w	r3, #0
 800358c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003590:	4629      	mov	r1, r5
 8003592:	024b      	lsls	r3, r1, #9
 8003594:	4621      	mov	r1, r4
 8003596:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800359a:	4621      	mov	r1, r4
 800359c:	024a      	lsls	r2, r1, #9
 800359e:	4610      	mov	r0, r2
 80035a0:	4619      	mov	r1, r3
 80035a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80035a6:	2200      	movs	r2, #0
 80035a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80035aa:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80035ac:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80035b0:	f7fd fb1a 	bl	8000be8 <__aeabi_uldivmod>
 80035b4:	4602      	mov	r2, r0
 80035b6:	460b      	mov	r3, r1
 80035b8:	4613      	mov	r3, r2
 80035ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80035be:	e065      	b.n	800368c <HAL_RCC_GetSysClockFreq+0x420>
 80035c0:	40023800 	.word	0x40023800
 80035c4:	00f42400 	.word	0x00f42400
 80035c8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035cc:	4b3d      	ldr	r3, [pc, #244]	@ (80036c4 <HAL_RCC_GetSysClockFreq+0x458>)
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	099b      	lsrs	r3, r3, #6
 80035d2:	2200      	movs	r2, #0
 80035d4:	4618      	mov	r0, r3
 80035d6:	4611      	mov	r1, r2
 80035d8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80035dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80035de:	2300      	movs	r3, #0
 80035e0:	657b      	str	r3, [r7, #84]	@ 0x54
 80035e2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80035e6:	4642      	mov	r2, r8
 80035e8:	464b      	mov	r3, r9
 80035ea:	f04f 0000 	mov.w	r0, #0
 80035ee:	f04f 0100 	mov.w	r1, #0
 80035f2:	0159      	lsls	r1, r3, #5
 80035f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035f8:	0150      	lsls	r0, r2, #5
 80035fa:	4602      	mov	r2, r0
 80035fc:	460b      	mov	r3, r1
 80035fe:	4641      	mov	r1, r8
 8003600:	1a51      	subs	r1, r2, r1
 8003602:	60b9      	str	r1, [r7, #8]
 8003604:	4649      	mov	r1, r9
 8003606:	eb63 0301 	sbc.w	r3, r3, r1
 800360a:	60fb      	str	r3, [r7, #12]
 800360c:	f04f 0200 	mov.w	r2, #0
 8003610:	f04f 0300 	mov.w	r3, #0
 8003614:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003618:	4659      	mov	r1, fp
 800361a:	018b      	lsls	r3, r1, #6
 800361c:	4651      	mov	r1, sl
 800361e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003622:	4651      	mov	r1, sl
 8003624:	018a      	lsls	r2, r1, #6
 8003626:	4651      	mov	r1, sl
 8003628:	1a54      	subs	r4, r2, r1
 800362a:	4659      	mov	r1, fp
 800362c:	eb63 0501 	sbc.w	r5, r3, r1
 8003630:	f04f 0200 	mov.w	r2, #0
 8003634:	f04f 0300 	mov.w	r3, #0
 8003638:	00eb      	lsls	r3, r5, #3
 800363a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800363e:	00e2      	lsls	r2, r4, #3
 8003640:	4614      	mov	r4, r2
 8003642:	461d      	mov	r5, r3
 8003644:	4643      	mov	r3, r8
 8003646:	18e3      	adds	r3, r4, r3
 8003648:	603b      	str	r3, [r7, #0]
 800364a:	464b      	mov	r3, r9
 800364c:	eb45 0303 	adc.w	r3, r5, r3
 8003650:	607b      	str	r3, [r7, #4]
 8003652:	f04f 0200 	mov.w	r2, #0
 8003656:	f04f 0300 	mov.w	r3, #0
 800365a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800365e:	4629      	mov	r1, r5
 8003660:	028b      	lsls	r3, r1, #10
 8003662:	4621      	mov	r1, r4
 8003664:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003668:	4621      	mov	r1, r4
 800366a:	028a      	lsls	r2, r1, #10
 800366c:	4610      	mov	r0, r2
 800366e:	4619      	mov	r1, r3
 8003670:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003674:	2200      	movs	r2, #0
 8003676:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003678:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800367a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800367e:	f7fd fab3 	bl	8000be8 <__aeabi_uldivmod>
 8003682:	4602      	mov	r2, r0
 8003684:	460b      	mov	r3, r1
 8003686:	4613      	mov	r3, r2
 8003688:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800368c:	4b0d      	ldr	r3, [pc, #52]	@ (80036c4 <HAL_RCC_GetSysClockFreq+0x458>)
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	0f1b      	lsrs	r3, r3, #28
 8003692:	f003 0307 	and.w	r3, r3, #7
 8003696:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800369a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800369e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80036a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80036a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80036aa:	e003      	b.n	80036b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036ac:	4b06      	ldr	r3, [pc, #24]	@ (80036c8 <HAL_RCC_GetSysClockFreq+0x45c>)
 80036ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80036b2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036b4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80036b8:	4618      	mov	r0, r3
 80036ba:	37b8      	adds	r7, #184	@ 0xb8
 80036bc:	46bd      	mov	sp, r7
 80036be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036c2:	bf00      	nop
 80036c4:	40023800 	.word	0x40023800
 80036c8:	00f42400 	.word	0x00f42400

080036cc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b086      	sub	sp, #24
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d101      	bne.n	80036de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e28d      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	f000 8083 	beq.w	80037f2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80036ec:	4b94      	ldr	r3, [pc, #592]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f003 030c 	and.w	r3, r3, #12
 80036f4:	2b04      	cmp	r3, #4
 80036f6:	d019      	beq.n	800372c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80036f8:	4b91      	ldr	r3, [pc, #580]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	f003 030c 	and.w	r3, r3, #12
        || \
 8003700:	2b08      	cmp	r3, #8
 8003702:	d106      	bne.n	8003712 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003704:	4b8e      	ldr	r3, [pc, #568]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003706:	685b      	ldr	r3, [r3, #4]
 8003708:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800370c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003710:	d00c      	beq.n	800372c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003712:	4b8b      	ldr	r3, [pc, #556]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800371a:	2b0c      	cmp	r3, #12
 800371c:	d112      	bne.n	8003744 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800371e:	4b88      	ldr	r3, [pc, #544]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003726:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800372a:	d10b      	bne.n	8003744 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800372c:	4b84      	ldr	r3, [pc, #528]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d05b      	beq.n	80037f0 <HAL_RCC_OscConfig+0x124>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d157      	bne.n	80037f0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e25a      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800374c:	d106      	bne.n	800375c <HAL_RCC_OscConfig+0x90>
 800374e:	4b7c      	ldr	r3, [pc, #496]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a7b      	ldr	r2, [pc, #492]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003758:	6013      	str	r3, [r2, #0]
 800375a:	e01d      	b.n	8003798 <HAL_RCC_OscConfig+0xcc>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003764:	d10c      	bne.n	8003780 <HAL_RCC_OscConfig+0xb4>
 8003766:	4b76      	ldr	r3, [pc, #472]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a75      	ldr	r2, [pc, #468]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 800376c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003770:	6013      	str	r3, [r2, #0]
 8003772:	4b73      	ldr	r3, [pc, #460]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a72      	ldr	r2, [pc, #456]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003778:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800377c:	6013      	str	r3, [r2, #0]
 800377e:	e00b      	b.n	8003798 <HAL_RCC_OscConfig+0xcc>
 8003780:	4b6f      	ldr	r3, [pc, #444]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a6e      	ldr	r2, [pc, #440]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003786:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800378a:	6013      	str	r3, [r2, #0]
 800378c:	4b6c      	ldr	r3, [pc, #432]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a6b      	ldr	r2, [pc, #428]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003792:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003796:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d013      	beq.n	80037c8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a0:	f7fe fb7e 	bl	8001ea0 <HAL_GetTick>
 80037a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037a6:	e008      	b.n	80037ba <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037a8:	f7fe fb7a 	bl	8001ea0 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	2b64      	cmp	r3, #100	@ 0x64
 80037b4:	d901      	bls.n	80037ba <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e21f      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037ba:	4b61      	ldr	r3, [pc, #388]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d0f0      	beq.n	80037a8 <HAL_RCC_OscConfig+0xdc>
 80037c6:	e014      	b.n	80037f2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c8:	f7fe fb6a 	bl	8001ea0 <HAL_GetTick>
 80037cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ce:	e008      	b.n	80037e2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037d0:	f7fe fb66 	bl	8001ea0 <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	2b64      	cmp	r3, #100	@ 0x64
 80037dc:	d901      	bls.n	80037e2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e20b      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037e2:	4b57      	ldr	r3, [pc, #348]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d1f0      	bne.n	80037d0 <HAL_RCC_OscConfig+0x104>
 80037ee:	e000      	b.n	80037f2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0302 	and.w	r3, r3, #2
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d06f      	beq.n	80038de <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80037fe:	4b50      	ldr	r3, [pc, #320]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f003 030c 	and.w	r3, r3, #12
 8003806:	2b00      	cmp	r3, #0
 8003808:	d017      	beq.n	800383a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800380a:	4b4d      	ldr	r3, [pc, #308]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f003 030c 	and.w	r3, r3, #12
        || \
 8003812:	2b08      	cmp	r3, #8
 8003814:	d105      	bne.n	8003822 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003816:	4b4a      	ldr	r3, [pc, #296]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d00b      	beq.n	800383a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003822:	4b47      	ldr	r3, [pc, #284]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800382a:	2b0c      	cmp	r3, #12
 800382c:	d11c      	bne.n	8003868 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800382e:	4b44      	ldr	r3, [pc, #272]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d116      	bne.n	8003868 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800383a:	4b41      	ldr	r3, [pc, #260]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 0302 	and.w	r3, r3, #2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d005      	beq.n	8003852 <HAL_RCC_OscConfig+0x186>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	2b01      	cmp	r3, #1
 800384c:	d001      	beq.n	8003852 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e1d3      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003852:	4b3b      	ldr	r3, [pc, #236]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	691b      	ldr	r3, [r3, #16]
 800385e:	00db      	lsls	r3, r3, #3
 8003860:	4937      	ldr	r1, [pc, #220]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003862:	4313      	orrs	r3, r2
 8003864:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003866:	e03a      	b.n	80038de <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d020      	beq.n	80038b2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003870:	4b34      	ldr	r3, [pc, #208]	@ (8003944 <HAL_RCC_OscConfig+0x278>)
 8003872:	2201      	movs	r2, #1
 8003874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003876:	f7fe fb13 	bl	8001ea0 <HAL_GetTick>
 800387a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800387c:	e008      	b.n	8003890 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800387e:	f7fe fb0f 	bl	8001ea0 <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d901      	bls.n	8003890 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	e1b4      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003890:	4b2b      	ldr	r3, [pc, #172]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0302 	and.w	r3, r3, #2
 8003898:	2b00      	cmp	r3, #0
 800389a:	d0f0      	beq.n	800387e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800389c:	4b28      	ldr	r3, [pc, #160]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	691b      	ldr	r3, [r3, #16]
 80038a8:	00db      	lsls	r3, r3, #3
 80038aa:	4925      	ldr	r1, [pc, #148]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 80038ac:	4313      	orrs	r3, r2
 80038ae:	600b      	str	r3, [r1, #0]
 80038b0:	e015      	b.n	80038de <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038b2:	4b24      	ldr	r3, [pc, #144]	@ (8003944 <HAL_RCC_OscConfig+0x278>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b8:	f7fe faf2 	bl	8001ea0 <HAL_GetTick>
 80038bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038be:	e008      	b.n	80038d2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038c0:	f7fe faee 	bl	8001ea0 <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d901      	bls.n	80038d2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80038ce:	2303      	movs	r3, #3
 80038d0:	e193      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1f0      	bne.n	80038c0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0308 	and.w	r3, r3, #8
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d036      	beq.n	8003958 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d016      	beq.n	8003920 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038f2:	4b15      	ldr	r3, [pc, #84]	@ (8003948 <HAL_RCC_OscConfig+0x27c>)
 80038f4:	2201      	movs	r2, #1
 80038f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038f8:	f7fe fad2 	bl	8001ea0 <HAL_GetTick>
 80038fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038fe:	e008      	b.n	8003912 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003900:	f7fe face 	bl	8001ea0 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	2b02      	cmp	r3, #2
 800390c:	d901      	bls.n	8003912 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800390e:	2303      	movs	r3, #3
 8003910:	e173      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003912:	4b0b      	ldr	r3, [pc, #44]	@ (8003940 <HAL_RCC_OscConfig+0x274>)
 8003914:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003916:	f003 0302 	and.w	r3, r3, #2
 800391a:	2b00      	cmp	r3, #0
 800391c:	d0f0      	beq.n	8003900 <HAL_RCC_OscConfig+0x234>
 800391e:	e01b      	b.n	8003958 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003920:	4b09      	ldr	r3, [pc, #36]	@ (8003948 <HAL_RCC_OscConfig+0x27c>)
 8003922:	2200      	movs	r2, #0
 8003924:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003926:	f7fe fabb 	bl	8001ea0 <HAL_GetTick>
 800392a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800392c:	e00e      	b.n	800394c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800392e:	f7fe fab7 	bl	8001ea0 <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	2b02      	cmp	r3, #2
 800393a:	d907      	bls.n	800394c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800393c:	2303      	movs	r3, #3
 800393e:	e15c      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
 8003940:	40023800 	.word	0x40023800
 8003944:	42470000 	.word	0x42470000
 8003948:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800394c:	4b8a      	ldr	r3, [pc, #552]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 800394e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003950:	f003 0302 	and.w	r3, r3, #2
 8003954:	2b00      	cmp	r3, #0
 8003956:	d1ea      	bne.n	800392e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0304 	and.w	r3, r3, #4
 8003960:	2b00      	cmp	r3, #0
 8003962:	f000 8097 	beq.w	8003a94 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003966:	2300      	movs	r3, #0
 8003968:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800396a:	4b83      	ldr	r3, [pc, #524]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 800396c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d10f      	bne.n	8003996 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003976:	2300      	movs	r3, #0
 8003978:	60bb      	str	r3, [r7, #8]
 800397a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 800397c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397e:	4a7e      	ldr	r2, [pc, #504]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003980:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003984:	6413      	str	r3, [r2, #64]	@ 0x40
 8003986:	4b7c      	ldr	r3, [pc, #496]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800398e:	60bb      	str	r3, [r7, #8]
 8003990:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003992:	2301      	movs	r3, #1
 8003994:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003996:	4b79      	ldr	r3, [pc, #484]	@ (8003b7c <HAL_RCC_OscConfig+0x4b0>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d118      	bne.n	80039d4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80039a2:	4b76      	ldr	r3, [pc, #472]	@ (8003b7c <HAL_RCC_OscConfig+0x4b0>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a75      	ldr	r2, [pc, #468]	@ (8003b7c <HAL_RCC_OscConfig+0x4b0>)
 80039a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039ae:	f7fe fa77 	bl	8001ea0 <HAL_GetTick>
 80039b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039b4:	e008      	b.n	80039c8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039b6:	f7fe fa73 	bl	8001ea0 <HAL_GetTick>
 80039ba:	4602      	mov	r2, r0
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	1ad3      	subs	r3, r2, r3
 80039c0:	2b02      	cmp	r3, #2
 80039c2:	d901      	bls.n	80039c8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e118      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039c8:	4b6c      	ldr	r3, [pc, #432]	@ (8003b7c <HAL_RCC_OscConfig+0x4b0>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d0f0      	beq.n	80039b6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d106      	bne.n	80039ea <HAL_RCC_OscConfig+0x31e>
 80039dc:	4b66      	ldr	r3, [pc, #408]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 80039de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e0:	4a65      	ldr	r2, [pc, #404]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 80039e2:	f043 0301 	orr.w	r3, r3, #1
 80039e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80039e8:	e01c      	b.n	8003a24 <HAL_RCC_OscConfig+0x358>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	2b05      	cmp	r3, #5
 80039f0:	d10c      	bne.n	8003a0c <HAL_RCC_OscConfig+0x340>
 80039f2:	4b61      	ldr	r3, [pc, #388]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 80039f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f6:	4a60      	ldr	r2, [pc, #384]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 80039f8:	f043 0304 	orr.w	r3, r3, #4
 80039fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80039fe:	4b5e      	ldr	r3, [pc, #376]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a02:	4a5d      	ldr	r2, [pc, #372]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003a04:	f043 0301 	orr.w	r3, r3, #1
 8003a08:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a0a:	e00b      	b.n	8003a24 <HAL_RCC_OscConfig+0x358>
 8003a0c:	4b5a      	ldr	r3, [pc, #360]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a10:	4a59      	ldr	r2, [pc, #356]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003a12:	f023 0301 	bic.w	r3, r3, #1
 8003a16:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a18:	4b57      	ldr	r3, [pc, #348]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003a1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a1c:	4a56      	ldr	r2, [pc, #344]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003a1e:	f023 0304 	bic.w	r3, r3, #4
 8003a22:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	689b      	ldr	r3, [r3, #8]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d015      	beq.n	8003a58 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a2c:	f7fe fa38 	bl	8001ea0 <HAL_GetTick>
 8003a30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a32:	e00a      	b.n	8003a4a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a34:	f7fe fa34 	bl	8001ea0 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e0d7      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a4a:	4b4b      	ldr	r3, [pc, #300]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0ee      	beq.n	8003a34 <HAL_RCC_OscConfig+0x368>
 8003a56:	e014      	b.n	8003a82 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a58:	f7fe fa22 	bl	8001ea0 <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a5e:	e00a      	b.n	8003a76 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a60:	f7fe fa1e 	bl	8001ea0 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d901      	bls.n	8003a76 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e0c1      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a76:	4b40      	ldr	r3, [pc, #256]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d1ee      	bne.n	8003a60 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a82:	7dfb      	ldrb	r3, [r7, #23]
 8003a84:	2b01      	cmp	r3, #1
 8003a86:	d105      	bne.n	8003a94 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a88:	4b3b      	ldr	r3, [pc, #236]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a8c:	4a3a      	ldr	r2, [pc, #232]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003a8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a92:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	f000 80ad 	beq.w	8003bf8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a9e:	4b36      	ldr	r3, [pc, #216]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	f003 030c 	and.w	r3, r3, #12
 8003aa6:	2b08      	cmp	r3, #8
 8003aa8:	d060      	beq.n	8003b6c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	2b02      	cmp	r3, #2
 8003ab0:	d145      	bne.n	8003b3e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ab2:	4b33      	ldr	r3, [pc, #204]	@ (8003b80 <HAL_RCC_OscConfig+0x4b4>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab8:	f7fe f9f2 	bl	8001ea0 <HAL_GetTick>
 8003abc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003abe:	e008      	b.n	8003ad2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ac0:	f7fe f9ee 	bl	8001ea0 <HAL_GetTick>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	1ad3      	subs	r3, r2, r3
 8003aca:	2b02      	cmp	r3, #2
 8003acc:	d901      	bls.n	8003ad2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	e093      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ad2:	4b29      	ldr	r3, [pc, #164]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1f0      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	69da      	ldr	r2, [r3, #28]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a1b      	ldr	r3, [r3, #32]
 8003ae6:	431a      	orrs	r2, r3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aec:	019b      	lsls	r3, r3, #6
 8003aee:	431a      	orrs	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003af4:	085b      	lsrs	r3, r3, #1
 8003af6:	3b01      	subs	r3, #1
 8003af8:	041b      	lsls	r3, r3, #16
 8003afa:	431a      	orrs	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b00:	061b      	lsls	r3, r3, #24
 8003b02:	431a      	orrs	r2, r3
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b08:	071b      	lsls	r3, r3, #28
 8003b0a:	491b      	ldr	r1, [pc, #108]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b10:	4b1b      	ldr	r3, [pc, #108]	@ (8003b80 <HAL_RCC_OscConfig+0x4b4>)
 8003b12:	2201      	movs	r2, #1
 8003b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b16:	f7fe f9c3 	bl	8001ea0 <HAL_GetTick>
 8003b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b1c:	e008      	b.n	8003b30 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b1e:	f7fe f9bf 	bl	8001ea0 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e064      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b30:	4b11      	ldr	r3, [pc, #68]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d0f0      	beq.n	8003b1e <HAL_RCC_OscConfig+0x452>
 8003b3c:	e05c      	b.n	8003bf8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b3e:	4b10      	ldr	r3, [pc, #64]	@ (8003b80 <HAL_RCC_OscConfig+0x4b4>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b44:	f7fe f9ac 	bl	8001ea0 <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b4a:	e008      	b.n	8003b5e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b4c:	f7fe f9a8 	bl	8001ea0 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e04d      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b5e:	4b06      	ldr	r3, [pc, #24]	@ (8003b78 <HAL_RCC_OscConfig+0x4ac>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1f0      	bne.n	8003b4c <HAL_RCC_OscConfig+0x480>
 8003b6a:	e045      	b.n	8003bf8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	699b      	ldr	r3, [r3, #24]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d107      	bne.n	8003b84 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e040      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
 8003b78:	40023800 	.word	0x40023800
 8003b7c:	40007000 	.word	0x40007000
 8003b80:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b84:	4b1f      	ldr	r3, [pc, #124]	@ (8003c04 <HAL_RCC_OscConfig+0x538>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d030      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d129      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d122      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	687a      	ldr	r2, [r7, #4]
 8003bb8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003bba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d119      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bca:	085b      	lsrs	r3, r3, #1
 8003bcc:	3b01      	subs	r3, #1
 8003bce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bd0:	429a      	cmp	r2, r3
 8003bd2:	d10f      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bde:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d107      	bne.n	8003bf4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bee:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bf0:	429a      	cmp	r2, r3
 8003bf2:	d001      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003bf4:	2301      	movs	r3, #1
 8003bf6:	e000      	b.n	8003bfa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3718      	adds	r7, #24
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	40023800 	.word	0x40023800

08003c08 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b082      	sub	sp, #8
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d101      	bne.n	8003c1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e07b      	b.n	8003d12 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d108      	bne.n	8003c34 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	685b      	ldr	r3, [r3, #4]
 8003c26:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c2a:	d009      	beq.n	8003c40 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	61da      	str	r2, [r3, #28]
 8003c32:	e005      	b.n	8003c40 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d106      	bne.n	8003c60 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2200      	movs	r2, #0
 8003c56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f7fd fb56 	bl	800130c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2202      	movs	r2, #2
 8003c64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681a      	ldr	r2, [r3, #0]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c76:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003c88:	431a      	orrs	r2, r3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c92:	431a      	orrs	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	691b      	ldr	r3, [r3, #16]
 8003c98:	f003 0302 	and.w	r3, r3, #2
 8003c9c:	431a      	orrs	r2, r3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	695b      	ldr	r3, [r3, #20]
 8003ca2:	f003 0301 	and.w	r3, r3, #1
 8003ca6:	431a      	orrs	r2, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	699b      	ldr	r3, [r3, #24]
 8003cac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003cb0:	431a      	orrs	r2, r3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	69db      	ldr	r3, [r3, #28]
 8003cb6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003cba:	431a      	orrs	r2, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a1b      	ldr	r3, [r3, #32]
 8003cc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cc4:	ea42 0103 	orr.w	r1, r2, r3
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ccc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	699b      	ldr	r3, [r3, #24]
 8003cdc:	0c1b      	lsrs	r3, r3, #16
 8003cde:	f003 0104 	and.w	r1, r3, #4
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce6:	f003 0210 	and.w	r2, r3, #16
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	69da      	ldr	r2, [r3, #28]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003d00:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2200      	movs	r2, #0
 8003d06:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003d10:	2300      	movs	r3, #0
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3708      	adds	r7, #8
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b082      	sub	sp, #8
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d101      	bne.n	8003d2c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e041      	b.n	8003db0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d32:	b2db      	uxtb	r3, r3
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d106      	bne.n	8003d46 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f7fd ff3f 	bl	8001bc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2202      	movs	r2, #2
 8003d4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	3304      	adds	r3, #4
 8003d56:	4619      	mov	r1, r3
 8003d58:	4610      	mov	r0, r2
 8003d5a:	f000 fc0d 	bl	8004578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2201      	movs	r2, #1
 8003d72:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2201      	movs	r2, #1
 8003d7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2201      	movs	r2, #1
 8003da2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3708      	adds	r7, #8
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b082      	sub	sp, #8
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d101      	bne.n	8003dca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e041      	b.n	8003e4e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d106      	bne.n	8003de4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f000 f839 	bl	8003e56 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2202      	movs	r2, #2
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	3304      	adds	r3, #4
 8003df4:	4619      	mov	r1, r3
 8003df6:	4610      	mov	r0, r2
 8003df8:	f000 fbbe 	bl	8004578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2201      	movs	r2, #1
 8003e20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2201      	movs	r2, #1
 8003e38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2201      	movs	r2, #1
 8003e40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3708      	adds	r7, #8
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}

08003e56 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003e56:	b480      	push	{r7}
 8003e58:	b083      	sub	sp, #12
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003e5e:	bf00      	nop
 8003e60:	370c      	adds	r7, #12
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
	...

08003e6c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b084      	sub	sp, #16
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d109      	bne.n	8003e90 <HAL_TIM_PWM_Start+0x24>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	2b01      	cmp	r3, #1
 8003e86:	bf14      	ite	ne
 8003e88:	2301      	movne	r3, #1
 8003e8a:	2300      	moveq	r3, #0
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	e022      	b.n	8003ed6 <HAL_TIM_PWM_Start+0x6a>
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	d109      	bne.n	8003eaa <HAL_TIM_PWM_Start+0x3e>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003e9c:	b2db      	uxtb	r3, r3
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	bf14      	ite	ne
 8003ea2:	2301      	movne	r3, #1
 8003ea4:	2300      	moveq	r3, #0
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	e015      	b.n	8003ed6 <HAL_TIM_PWM_Start+0x6a>
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	2b08      	cmp	r3, #8
 8003eae:	d109      	bne.n	8003ec4 <HAL_TIM_PWM_Start+0x58>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	2b01      	cmp	r3, #1
 8003eba:	bf14      	ite	ne
 8003ebc:	2301      	movne	r3, #1
 8003ebe:	2300      	moveq	r3, #0
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	e008      	b.n	8003ed6 <HAL_TIM_PWM_Start+0x6a>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	bf14      	ite	ne
 8003ed0:	2301      	movne	r3, #1
 8003ed2:	2300      	moveq	r3, #0
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d001      	beq.n	8003ede <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e07c      	b.n	8003fd8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d104      	bne.n	8003eee <HAL_TIM_PWM_Start+0x82>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2202      	movs	r2, #2
 8003ee8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003eec:	e013      	b.n	8003f16 <HAL_TIM_PWM_Start+0xaa>
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	2b04      	cmp	r3, #4
 8003ef2:	d104      	bne.n	8003efe <HAL_TIM_PWM_Start+0x92>
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2202      	movs	r2, #2
 8003ef8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003efc:	e00b      	b.n	8003f16 <HAL_TIM_PWM_Start+0xaa>
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	2b08      	cmp	r3, #8
 8003f02:	d104      	bne.n	8003f0e <HAL_TIM_PWM_Start+0xa2>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2202      	movs	r2, #2
 8003f08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003f0c:	e003      	b.n	8003f16 <HAL_TIM_PWM_Start+0xaa>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2202      	movs	r2, #2
 8003f12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	6839      	ldr	r1, [r7, #0]
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f000 fe1a 	bl	8004b58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a2d      	ldr	r2, [pc, #180]	@ (8003fe0 <HAL_TIM_PWM_Start+0x174>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d004      	beq.n	8003f38 <HAL_TIM_PWM_Start+0xcc>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a2c      	ldr	r2, [pc, #176]	@ (8003fe4 <HAL_TIM_PWM_Start+0x178>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d101      	bne.n	8003f3c <HAL_TIM_PWM_Start+0xd0>
 8003f38:	2301      	movs	r3, #1
 8003f3a:	e000      	b.n	8003f3e <HAL_TIM_PWM_Start+0xd2>
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d007      	beq.n	8003f52 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f50:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a22      	ldr	r2, [pc, #136]	@ (8003fe0 <HAL_TIM_PWM_Start+0x174>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d022      	beq.n	8003fa2 <HAL_TIM_PWM_Start+0x136>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f64:	d01d      	beq.n	8003fa2 <HAL_TIM_PWM_Start+0x136>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a1f      	ldr	r2, [pc, #124]	@ (8003fe8 <HAL_TIM_PWM_Start+0x17c>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d018      	beq.n	8003fa2 <HAL_TIM_PWM_Start+0x136>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a1d      	ldr	r2, [pc, #116]	@ (8003fec <HAL_TIM_PWM_Start+0x180>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d013      	beq.n	8003fa2 <HAL_TIM_PWM_Start+0x136>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a1c      	ldr	r2, [pc, #112]	@ (8003ff0 <HAL_TIM_PWM_Start+0x184>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d00e      	beq.n	8003fa2 <HAL_TIM_PWM_Start+0x136>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a16      	ldr	r2, [pc, #88]	@ (8003fe4 <HAL_TIM_PWM_Start+0x178>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d009      	beq.n	8003fa2 <HAL_TIM_PWM_Start+0x136>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a18      	ldr	r2, [pc, #96]	@ (8003ff4 <HAL_TIM_PWM_Start+0x188>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d004      	beq.n	8003fa2 <HAL_TIM_PWM_Start+0x136>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a16      	ldr	r2, [pc, #88]	@ (8003ff8 <HAL_TIM_PWM_Start+0x18c>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d111      	bne.n	8003fc6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	f003 0307 	and.w	r3, r3, #7
 8003fac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2b06      	cmp	r3, #6
 8003fb2:	d010      	beq.n	8003fd6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681a      	ldr	r2, [r3, #0]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f042 0201 	orr.w	r2, r2, #1
 8003fc2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fc4:	e007      	b.n	8003fd6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f042 0201 	orr.w	r2, r2, #1
 8003fd4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003fd6:	2300      	movs	r3, #0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3710      	adds	r7, #16
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	40010000 	.word	0x40010000
 8003fe4:	40010400 	.word	0x40010400
 8003fe8:	40000400 	.word	0x40000400
 8003fec:	40000800 	.word	0x40000800
 8003ff0:	40000c00 	.word	0x40000c00
 8003ff4:	40014000 	.word	0x40014000
 8003ff8:	40001800 	.word	0x40001800

08003ffc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b086      	sub	sp, #24
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d101      	bne.n	8004010 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e097      	b.n	8004140 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2b00      	cmp	r3, #0
 800401a:	d106      	bne.n	800402a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2200      	movs	r2, #0
 8004020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f7fd fe03 	bl	8001c30 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	2202      	movs	r2, #2
 800402e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	6812      	ldr	r2, [r2, #0]
 800403c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004040:	f023 0307 	bic.w	r3, r3, #7
 8004044:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	3304      	adds	r3, #4
 800404e:	4619      	mov	r1, r3
 8004050:	4610      	mov	r0, r2
 8004052:	f000 fa91 	bl	8004578 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	699b      	ldr	r3, [r3, #24]
 8004064:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	6a1b      	ldr	r3, [r3, #32]
 800406c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	697a      	ldr	r2, [r7, #20]
 8004074:	4313      	orrs	r3, r2
 8004076:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800407e:	f023 0303 	bic.w	r3, r3, #3
 8004082:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	689a      	ldr	r2, [r3, #8]
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	699b      	ldr	r3, [r3, #24]
 800408c:	021b      	lsls	r3, r3, #8
 800408e:	4313      	orrs	r3, r2
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	4313      	orrs	r3, r2
 8004094:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800409c:	f023 030c 	bic.w	r3, r3, #12
 80040a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80040a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80040ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	68da      	ldr	r2, [r3, #12]
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	69db      	ldr	r3, [r3, #28]
 80040b6:	021b      	lsls	r3, r3, #8
 80040b8:	4313      	orrs	r3, r2
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	4313      	orrs	r3, r2
 80040be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80040c0:	683b      	ldr	r3, [r7, #0]
 80040c2:	691b      	ldr	r3, [r3, #16]
 80040c4:	011a      	lsls	r2, r3, #4
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	031b      	lsls	r3, r3, #12
 80040cc:	4313      	orrs	r3, r2
 80040ce:	693a      	ldr	r2, [r7, #16]
 80040d0:	4313      	orrs	r3, r2
 80040d2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80040da:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80040e2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	685a      	ldr	r2, [r3, #4]
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	695b      	ldr	r3, [r3, #20]
 80040ec:	011b      	lsls	r3, r3, #4
 80040ee:	4313      	orrs	r3, r2
 80040f0:	68fa      	ldr	r2, [r7, #12]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	697a      	ldr	r2, [r7, #20]
 80040fc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	693a      	ldr	r2, [r7, #16]
 8004104:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	68fa      	ldr	r2, [r7, #12]
 800410c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2201      	movs	r2, #1
 8004112:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2201      	movs	r2, #1
 800411a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800413e:	2300      	movs	r3, #0
}
 8004140:	4618      	mov	r0, r3
 8004142:	3718      	adds	r7, #24
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004158:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004160:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004168:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004170:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d110      	bne.n	800419a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004178:	7bfb      	ldrb	r3, [r7, #15]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d102      	bne.n	8004184 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800417e:	7b7b      	ldrb	r3, [r7, #13]
 8004180:	2b01      	cmp	r3, #1
 8004182:	d001      	beq.n	8004188 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	e069      	b.n	800425c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2202      	movs	r2, #2
 800418c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2202      	movs	r2, #2
 8004194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004198:	e031      	b.n	80041fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	2b04      	cmp	r3, #4
 800419e:	d110      	bne.n	80041c2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80041a0:	7bbb      	ldrb	r3, [r7, #14]
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d102      	bne.n	80041ac <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80041a6:	7b3b      	ldrb	r3, [r7, #12]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d001      	beq.n	80041b0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e055      	b.n	800425c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2202      	movs	r2, #2
 80041b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2202      	movs	r2, #2
 80041bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041c0:	e01d      	b.n	80041fe <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80041c2:	7bfb      	ldrb	r3, [r7, #15]
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	d108      	bne.n	80041da <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80041c8:	7bbb      	ldrb	r3, [r7, #14]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d105      	bne.n	80041da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80041ce:	7b7b      	ldrb	r3, [r7, #13]
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d102      	bne.n	80041da <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80041d4:	7b3b      	ldrb	r3, [r7, #12]
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d001      	beq.n	80041de <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e03e      	b.n	800425c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2202      	movs	r2, #2
 80041e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2202      	movs	r2, #2
 80041ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2202      	movs	r2, #2
 80041f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2202      	movs	r2, #2
 80041fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d003      	beq.n	800420c <HAL_TIM_Encoder_Start+0xc4>
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	2b04      	cmp	r3, #4
 8004208:	d008      	beq.n	800421c <HAL_TIM_Encoder_Start+0xd4>
 800420a:	e00f      	b.n	800422c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	2201      	movs	r2, #1
 8004212:	2100      	movs	r1, #0
 8004214:	4618      	mov	r0, r3
 8004216:	f000 fc9f 	bl	8004b58 <TIM_CCxChannelCmd>
      break;
 800421a:	e016      	b.n	800424a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	2201      	movs	r2, #1
 8004222:	2104      	movs	r1, #4
 8004224:	4618      	mov	r0, r3
 8004226:	f000 fc97 	bl	8004b58 <TIM_CCxChannelCmd>
      break;
 800422a:	e00e      	b.n	800424a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2201      	movs	r2, #1
 8004232:	2100      	movs	r1, #0
 8004234:	4618      	mov	r0, r3
 8004236:	f000 fc8f 	bl	8004b58 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	2201      	movs	r2, #1
 8004240:	2104      	movs	r1, #4
 8004242:	4618      	mov	r0, r3
 8004244:	f000 fc88 	bl	8004b58 <TIM_CCxChannelCmd>
      break;
 8004248:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f042 0201 	orr.w	r2, r2, #1
 8004258:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	3710      	adds	r7, #16
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b086      	sub	sp, #24
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004270:	2300      	movs	r3, #0
 8004272:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800427a:	2b01      	cmp	r3, #1
 800427c:	d101      	bne.n	8004282 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800427e:	2302      	movs	r3, #2
 8004280:	e0ae      	b.n	80043e0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2b0c      	cmp	r3, #12
 800428e:	f200 809f 	bhi.w	80043d0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004292:	a201      	add	r2, pc, #4	@ (adr r2, 8004298 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004298:	080042cd 	.word	0x080042cd
 800429c:	080043d1 	.word	0x080043d1
 80042a0:	080043d1 	.word	0x080043d1
 80042a4:	080043d1 	.word	0x080043d1
 80042a8:	0800430d 	.word	0x0800430d
 80042ac:	080043d1 	.word	0x080043d1
 80042b0:	080043d1 	.word	0x080043d1
 80042b4:	080043d1 	.word	0x080043d1
 80042b8:	0800434f 	.word	0x0800434f
 80042bc:	080043d1 	.word	0x080043d1
 80042c0:	080043d1 	.word	0x080043d1
 80042c4:	080043d1 	.word	0x080043d1
 80042c8:	0800438f 	.word	0x0800438f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68b9      	ldr	r1, [r7, #8]
 80042d2:	4618      	mov	r0, r3
 80042d4:	f000 f9f6 	bl	80046c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	699a      	ldr	r2, [r3, #24]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f042 0208 	orr.w	r2, r2, #8
 80042e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	699a      	ldr	r2, [r3, #24]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f022 0204 	bic.w	r2, r2, #4
 80042f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	6999      	ldr	r1, [r3, #24]
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	691a      	ldr	r2, [r3, #16]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	430a      	orrs	r2, r1
 8004308:	619a      	str	r2, [r3, #24]
      break;
 800430a:	e064      	b.n	80043d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	68b9      	ldr	r1, [r7, #8]
 8004312:	4618      	mov	r0, r3
 8004314:	f000 fa46 	bl	80047a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	699a      	ldr	r2, [r3, #24]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004326:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	699a      	ldr	r2, [r3, #24]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004336:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	6999      	ldr	r1, [r3, #24]
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	021a      	lsls	r2, r3, #8
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	430a      	orrs	r2, r1
 800434a:	619a      	str	r2, [r3, #24]
      break;
 800434c:	e043      	b.n	80043d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	68b9      	ldr	r1, [r7, #8]
 8004354:	4618      	mov	r0, r3
 8004356:	f000 fa9b 	bl	8004890 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	69da      	ldr	r2, [r3, #28]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f042 0208 	orr.w	r2, r2, #8
 8004368:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	69da      	ldr	r2, [r3, #28]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f022 0204 	bic.w	r2, r2, #4
 8004378:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	69d9      	ldr	r1, [r3, #28]
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	691a      	ldr	r2, [r3, #16]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	430a      	orrs	r2, r1
 800438a:	61da      	str	r2, [r3, #28]
      break;
 800438c:	e023      	b.n	80043d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68b9      	ldr	r1, [r7, #8]
 8004394:	4618      	mov	r0, r3
 8004396:	f000 faef 	bl	8004978 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	69da      	ldr	r2, [r3, #28]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80043a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	69da      	ldr	r2, [r3, #28]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	69d9      	ldr	r1, [r3, #28]
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	691b      	ldr	r3, [r3, #16]
 80043c4:	021a      	lsls	r2, r3, #8
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	430a      	orrs	r2, r1
 80043cc:	61da      	str	r2, [r3, #28]
      break;
 80043ce:	e002      	b.n	80043d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80043d0:	2301      	movs	r3, #1
 80043d2:	75fb      	strb	r3, [r7, #23]
      break;
 80043d4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80043de:	7dfb      	ldrb	r3, [r7, #23]
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3718      	adds	r7, #24
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043f2:	2300      	movs	r3, #0
 80043f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d101      	bne.n	8004404 <HAL_TIM_ConfigClockSource+0x1c>
 8004400:	2302      	movs	r3, #2
 8004402:	e0b4      	b.n	800456e <HAL_TIM_ConfigClockSource+0x186>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2202      	movs	r2, #2
 8004410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004422:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004424:	68bb      	ldr	r3, [r7, #8]
 8004426:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800442a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68ba      	ldr	r2, [r7, #8]
 8004432:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800443c:	d03e      	beq.n	80044bc <HAL_TIM_ConfigClockSource+0xd4>
 800443e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004442:	f200 8087 	bhi.w	8004554 <HAL_TIM_ConfigClockSource+0x16c>
 8004446:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800444a:	f000 8086 	beq.w	800455a <HAL_TIM_ConfigClockSource+0x172>
 800444e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004452:	d87f      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x16c>
 8004454:	2b70      	cmp	r3, #112	@ 0x70
 8004456:	d01a      	beq.n	800448e <HAL_TIM_ConfigClockSource+0xa6>
 8004458:	2b70      	cmp	r3, #112	@ 0x70
 800445a:	d87b      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x16c>
 800445c:	2b60      	cmp	r3, #96	@ 0x60
 800445e:	d050      	beq.n	8004502 <HAL_TIM_ConfigClockSource+0x11a>
 8004460:	2b60      	cmp	r3, #96	@ 0x60
 8004462:	d877      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x16c>
 8004464:	2b50      	cmp	r3, #80	@ 0x50
 8004466:	d03c      	beq.n	80044e2 <HAL_TIM_ConfigClockSource+0xfa>
 8004468:	2b50      	cmp	r3, #80	@ 0x50
 800446a:	d873      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x16c>
 800446c:	2b40      	cmp	r3, #64	@ 0x40
 800446e:	d058      	beq.n	8004522 <HAL_TIM_ConfigClockSource+0x13a>
 8004470:	2b40      	cmp	r3, #64	@ 0x40
 8004472:	d86f      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x16c>
 8004474:	2b30      	cmp	r3, #48	@ 0x30
 8004476:	d064      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x15a>
 8004478:	2b30      	cmp	r3, #48	@ 0x30
 800447a:	d86b      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x16c>
 800447c:	2b20      	cmp	r3, #32
 800447e:	d060      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x15a>
 8004480:	2b20      	cmp	r3, #32
 8004482:	d867      	bhi.n	8004554 <HAL_TIM_ConfigClockSource+0x16c>
 8004484:	2b00      	cmp	r3, #0
 8004486:	d05c      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x15a>
 8004488:	2b10      	cmp	r3, #16
 800448a:	d05a      	beq.n	8004542 <HAL_TIM_ConfigClockSource+0x15a>
 800448c:	e062      	b.n	8004554 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800449e:	f000 fb3b 	bl	8004b18 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044aa:	68bb      	ldr	r3, [r7, #8]
 80044ac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80044b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	68ba      	ldr	r2, [r7, #8]
 80044b8:	609a      	str	r2, [r3, #8]
      break;
 80044ba:	e04f      	b.n	800455c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80044cc:	f000 fb24 	bl	8004b18 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689a      	ldr	r2, [r3, #8]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80044de:	609a      	str	r2, [r3, #8]
      break;
 80044e0:	e03c      	b.n	800455c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044ee:	461a      	mov	r2, r3
 80044f0:	f000 fa98 	bl	8004a24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2150      	movs	r1, #80	@ 0x50
 80044fa:	4618      	mov	r0, r3
 80044fc:	f000 faf1 	bl	8004ae2 <TIM_ITRx_SetConfig>
      break;
 8004500:	e02c      	b.n	800455c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800450e:	461a      	mov	r2, r3
 8004510:	f000 fab7 	bl	8004a82 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2160      	movs	r1, #96	@ 0x60
 800451a:	4618      	mov	r0, r3
 800451c:	f000 fae1 	bl	8004ae2 <TIM_ITRx_SetConfig>
      break;
 8004520:	e01c      	b.n	800455c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800452e:	461a      	mov	r2, r3
 8004530:	f000 fa78 	bl	8004a24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2140      	movs	r1, #64	@ 0x40
 800453a:	4618      	mov	r0, r3
 800453c:	f000 fad1 	bl	8004ae2 <TIM_ITRx_SetConfig>
      break;
 8004540:	e00c      	b.n	800455c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4619      	mov	r1, r3
 800454c:	4610      	mov	r0, r2
 800454e:	f000 fac8 	bl	8004ae2 <TIM_ITRx_SetConfig>
      break;
 8004552:	e003      	b.n	800455c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	73fb      	strb	r3, [r7, #15]
      break;
 8004558:	e000      	b.n	800455c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800455a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800456c:	7bfb      	ldrb	r3, [r7, #15]
}
 800456e:	4618      	mov	r0, r3
 8004570:	3710      	adds	r7, #16
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
	...

08004578 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004578:	b480      	push	{r7}
 800457a:	b085      	sub	sp, #20
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	4a43      	ldr	r2, [pc, #268]	@ (8004698 <TIM_Base_SetConfig+0x120>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d013      	beq.n	80045b8 <TIM_Base_SetConfig+0x40>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004596:	d00f      	beq.n	80045b8 <TIM_Base_SetConfig+0x40>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4a40      	ldr	r2, [pc, #256]	@ (800469c <TIM_Base_SetConfig+0x124>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d00b      	beq.n	80045b8 <TIM_Base_SetConfig+0x40>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4a3f      	ldr	r2, [pc, #252]	@ (80046a0 <TIM_Base_SetConfig+0x128>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d007      	beq.n	80045b8 <TIM_Base_SetConfig+0x40>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4a3e      	ldr	r2, [pc, #248]	@ (80046a4 <TIM_Base_SetConfig+0x12c>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d003      	beq.n	80045b8 <TIM_Base_SetConfig+0x40>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a3d      	ldr	r2, [pc, #244]	@ (80046a8 <TIM_Base_SetConfig+0x130>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d108      	bne.n	80045ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	68fa      	ldr	r2, [r7, #12]
 80045c6:	4313      	orrs	r3, r2
 80045c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	4a32      	ldr	r2, [pc, #200]	@ (8004698 <TIM_Base_SetConfig+0x120>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d02b      	beq.n	800462a <TIM_Base_SetConfig+0xb2>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045d8:	d027      	beq.n	800462a <TIM_Base_SetConfig+0xb2>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a2f      	ldr	r2, [pc, #188]	@ (800469c <TIM_Base_SetConfig+0x124>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d023      	beq.n	800462a <TIM_Base_SetConfig+0xb2>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a2e      	ldr	r2, [pc, #184]	@ (80046a0 <TIM_Base_SetConfig+0x128>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d01f      	beq.n	800462a <TIM_Base_SetConfig+0xb2>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a2d      	ldr	r2, [pc, #180]	@ (80046a4 <TIM_Base_SetConfig+0x12c>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d01b      	beq.n	800462a <TIM_Base_SetConfig+0xb2>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a2c      	ldr	r2, [pc, #176]	@ (80046a8 <TIM_Base_SetConfig+0x130>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d017      	beq.n	800462a <TIM_Base_SetConfig+0xb2>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a2b      	ldr	r2, [pc, #172]	@ (80046ac <TIM_Base_SetConfig+0x134>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d013      	beq.n	800462a <TIM_Base_SetConfig+0xb2>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a2a      	ldr	r2, [pc, #168]	@ (80046b0 <TIM_Base_SetConfig+0x138>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d00f      	beq.n	800462a <TIM_Base_SetConfig+0xb2>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a29      	ldr	r2, [pc, #164]	@ (80046b4 <TIM_Base_SetConfig+0x13c>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d00b      	beq.n	800462a <TIM_Base_SetConfig+0xb2>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a28      	ldr	r2, [pc, #160]	@ (80046b8 <TIM_Base_SetConfig+0x140>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d007      	beq.n	800462a <TIM_Base_SetConfig+0xb2>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a27      	ldr	r2, [pc, #156]	@ (80046bc <TIM_Base_SetConfig+0x144>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d003      	beq.n	800462a <TIM_Base_SetConfig+0xb2>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a26      	ldr	r2, [pc, #152]	@ (80046c0 <TIM_Base_SetConfig+0x148>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d108      	bne.n	800463c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004630:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	68fa      	ldr	r2, [r7, #12]
 8004638:	4313      	orrs	r3, r2
 800463a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	695b      	ldr	r3, [r3, #20]
 8004646:	4313      	orrs	r3, r2
 8004648:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	689a      	ldr	r2, [r3, #8]
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a0e      	ldr	r2, [pc, #56]	@ (8004698 <TIM_Base_SetConfig+0x120>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d003      	beq.n	800466a <TIM_Base_SetConfig+0xf2>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	4a10      	ldr	r2, [pc, #64]	@ (80046a8 <TIM_Base_SetConfig+0x130>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d103      	bne.n	8004672 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	691a      	ldr	r2, [r3, #16]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f043 0204 	orr.w	r2, r3, #4
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2201      	movs	r2, #1
 8004682:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	68fa      	ldr	r2, [r7, #12]
 8004688:	601a      	str	r2, [r3, #0]
}
 800468a:	bf00      	nop
 800468c:	3714      	adds	r7, #20
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr
 8004696:	bf00      	nop
 8004698:	40010000 	.word	0x40010000
 800469c:	40000400 	.word	0x40000400
 80046a0:	40000800 	.word	0x40000800
 80046a4:	40000c00 	.word	0x40000c00
 80046a8:	40010400 	.word	0x40010400
 80046ac:	40014000 	.word	0x40014000
 80046b0:	40014400 	.word	0x40014400
 80046b4:	40014800 	.word	0x40014800
 80046b8:	40001800 	.word	0x40001800
 80046bc:	40001c00 	.word	0x40001c00
 80046c0:	40002000 	.word	0x40002000

080046c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b087      	sub	sp, #28
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6a1b      	ldr	r3, [r3, #32]
 80046d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6a1b      	ldr	r3, [r3, #32]
 80046d8:	f023 0201 	bic.w	r2, r3, #1
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	699b      	ldr	r3, [r3, #24]
 80046ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f023 0303 	bic.w	r3, r3, #3
 80046fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	4313      	orrs	r3, r2
 8004704:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	f023 0302 	bic.w	r3, r3, #2
 800470c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	697a      	ldr	r2, [r7, #20]
 8004714:	4313      	orrs	r3, r2
 8004716:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a20      	ldr	r2, [pc, #128]	@ (800479c <TIM_OC1_SetConfig+0xd8>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d003      	beq.n	8004728 <TIM_OC1_SetConfig+0x64>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a1f      	ldr	r2, [pc, #124]	@ (80047a0 <TIM_OC1_SetConfig+0xdc>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d10c      	bne.n	8004742 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	f023 0308 	bic.w	r3, r3, #8
 800472e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	697a      	ldr	r2, [r7, #20]
 8004736:	4313      	orrs	r3, r2
 8004738:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	f023 0304 	bic.w	r3, r3, #4
 8004740:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a15      	ldr	r2, [pc, #84]	@ (800479c <TIM_OC1_SetConfig+0xd8>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d003      	beq.n	8004752 <TIM_OC1_SetConfig+0x8e>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a14      	ldr	r2, [pc, #80]	@ (80047a0 <TIM_OC1_SetConfig+0xdc>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d111      	bne.n	8004776 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004758:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004760:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	695b      	ldr	r3, [r3, #20]
 8004766:	693a      	ldr	r2, [r7, #16]
 8004768:	4313      	orrs	r3, r2
 800476a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	693a      	ldr	r2, [r7, #16]
 8004772:	4313      	orrs	r3, r2
 8004774:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	693a      	ldr	r2, [r7, #16]
 800477a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	68fa      	ldr	r2, [r7, #12]
 8004780:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	685a      	ldr	r2, [r3, #4]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	697a      	ldr	r2, [r7, #20]
 800478e:	621a      	str	r2, [r3, #32]
}
 8004790:	bf00      	nop
 8004792:	371c      	adds	r7, #28
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr
 800479c:	40010000 	.word	0x40010000
 80047a0:	40010400 	.word	0x40010400

080047a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b087      	sub	sp, #28
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6a1b      	ldr	r3, [r3, #32]
 80047b8:	f023 0210 	bic.w	r2, r3, #16
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	021b      	lsls	r3, r3, #8
 80047e2:	68fa      	ldr	r2, [r7, #12]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	f023 0320 	bic.w	r3, r3, #32
 80047ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	011b      	lsls	r3, r3, #4
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	4a22      	ldr	r2, [pc, #136]	@ (8004888 <TIM_OC2_SetConfig+0xe4>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d003      	beq.n	800480c <TIM_OC2_SetConfig+0x68>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a21      	ldr	r2, [pc, #132]	@ (800488c <TIM_OC2_SetConfig+0xe8>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d10d      	bne.n	8004828 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004812:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	011b      	lsls	r3, r3, #4
 800481a:	697a      	ldr	r2, [r7, #20]
 800481c:	4313      	orrs	r3, r2
 800481e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004826:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4a17      	ldr	r2, [pc, #92]	@ (8004888 <TIM_OC2_SetConfig+0xe4>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d003      	beq.n	8004838 <TIM_OC2_SetConfig+0x94>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	4a16      	ldr	r2, [pc, #88]	@ (800488c <TIM_OC2_SetConfig+0xe8>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d113      	bne.n	8004860 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800483e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004846:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	695b      	ldr	r3, [r3, #20]
 800484c:	009b      	lsls	r3, r3, #2
 800484e:	693a      	ldr	r2, [r7, #16]
 8004850:	4313      	orrs	r3, r2
 8004852:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	699b      	ldr	r3, [r3, #24]
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	693a      	ldr	r2, [r7, #16]
 800485c:	4313      	orrs	r3, r2
 800485e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	693a      	ldr	r2, [r7, #16]
 8004864:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	68fa      	ldr	r2, [r7, #12]
 800486a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	685a      	ldr	r2, [r3, #4]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	697a      	ldr	r2, [r7, #20]
 8004878:	621a      	str	r2, [r3, #32]
}
 800487a:	bf00      	nop
 800487c:	371c      	adds	r7, #28
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	40010000 	.word	0x40010000
 800488c:	40010400 	.word	0x40010400

08004890 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004890:	b480      	push	{r7}
 8004892:	b087      	sub	sp, #28
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a1b      	ldr	r3, [r3, #32]
 800489e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6a1b      	ldr	r3, [r3, #32]
 80048a4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	69db      	ldr	r3, [r3, #28]
 80048b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f023 0303 	bic.w	r3, r3, #3
 80048c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68fa      	ldr	r2, [r7, #12]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80048d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	021b      	lsls	r3, r3, #8
 80048e0:	697a      	ldr	r2, [r7, #20]
 80048e2:	4313      	orrs	r3, r2
 80048e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	4a21      	ldr	r2, [pc, #132]	@ (8004970 <TIM_OC3_SetConfig+0xe0>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d003      	beq.n	80048f6 <TIM_OC3_SetConfig+0x66>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4a20      	ldr	r2, [pc, #128]	@ (8004974 <TIM_OC3_SetConfig+0xe4>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d10d      	bne.n	8004912 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80048fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	68db      	ldr	r3, [r3, #12]
 8004902:	021b      	lsls	r3, r3, #8
 8004904:	697a      	ldr	r2, [r7, #20]
 8004906:	4313      	orrs	r3, r2
 8004908:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004910:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4a16      	ldr	r2, [pc, #88]	@ (8004970 <TIM_OC3_SetConfig+0xe0>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d003      	beq.n	8004922 <TIM_OC3_SetConfig+0x92>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	4a15      	ldr	r2, [pc, #84]	@ (8004974 <TIM_OC3_SetConfig+0xe4>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d113      	bne.n	800494a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004928:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004930:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	695b      	ldr	r3, [r3, #20]
 8004936:	011b      	lsls	r3, r3, #4
 8004938:	693a      	ldr	r2, [r7, #16]
 800493a:	4313      	orrs	r3, r2
 800493c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	699b      	ldr	r3, [r3, #24]
 8004942:	011b      	lsls	r3, r3, #4
 8004944:	693a      	ldr	r2, [r7, #16]
 8004946:	4313      	orrs	r3, r2
 8004948:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	693a      	ldr	r2, [r7, #16]
 800494e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	68fa      	ldr	r2, [r7, #12]
 8004954:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685a      	ldr	r2, [r3, #4]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	697a      	ldr	r2, [r7, #20]
 8004962:	621a      	str	r2, [r3, #32]
}
 8004964:	bf00      	nop
 8004966:	371c      	adds	r7, #28
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr
 8004970:	40010000 	.word	0x40010000
 8004974:	40010400 	.word	0x40010400

08004978 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004978:	b480      	push	{r7}
 800497a:	b087      	sub	sp, #28
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6a1b      	ldr	r3, [r3, #32]
 8004986:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a1b      	ldr	r3, [r3, #32]
 800498c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	685b      	ldr	r3, [r3, #4]
 8004998:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	69db      	ldr	r3, [r3, #28]
 800499e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	021b      	lsls	r3, r3, #8
 80049b6:	68fa      	ldr	r2, [r7, #12]
 80049b8:	4313      	orrs	r3, r2
 80049ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80049c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	689b      	ldr	r3, [r3, #8]
 80049c8:	031b      	lsls	r3, r3, #12
 80049ca:	693a      	ldr	r2, [r7, #16]
 80049cc:	4313      	orrs	r3, r2
 80049ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	4a12      	ldr	r2, [pc, #72]	@ (8004a1c <TIM_OC4_SetConfig+0xa4>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d003      	beq.n	80049e0 <TIM_OC4_SetConfig+0x68>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	4a11      	ldr	r2, [pc, #68]	@ (8004a20 <TIM_OC4_SetConfig+0xa8>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d109      	bne.n	80049f4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80049e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	695b      	ldr	r3, [r3, #20]
 80049ec:	019b      	lsls	r3, r3, #6
 80049ee:	697a      	ldr	r2, [r7, #20]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	697a      	ldr	r2, [r7, #20]
 80049f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	68fa      	ldr	r2, [r7, #12]
 80049fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	685a      	ldr	r2, [r3, #4]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	693a      	ldr	r2, [r7, #16]
 8004a0c:	621a      	str	r2, [r3, #32]
}
 8004a0e:	bf00      	nop
 8004a10:	371c      	adds	r7, #28
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	40010000 	.word	0x40010000
 8004a20:	40010400 	.word	0x40010400

08004a24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b087      	sub	sp, #28
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6a1b      	ldr	r3, [r3, #32]
 8004a34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6a1b      	ldr	r3, [r3, #32]
 8004a3a:	f023 0201 	bic.w	r2, r3, #1
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	011b      	lsls	r3, r3, #4
 8004a54:	693a      	ldr	r2, [r7, #16]
 8004a56:	4313      	orrs	r3, r2
 8004a58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	f023 030a 	bic.w	r3, r3, #10
 8004a60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a62:	697a      	ldr	r2, [r7, #20]
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	4313      	orrs	r3, r2
 8004a68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	693a      	ldr	r2, [r7, #16]
 8004a6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	697a      	ldr	r2, [r7, #20]
 8004a74:	621a      	str	r2, [r3, #32]
}
 8004a76:	bf00      	nop
 8004a78:	371c      	adds	r7, #28
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr

08004a82 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a82:	b480      	push	{r7}
 8004a84:	b087      	sub	sp, #28
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	60f8      	str	r0, [r7, #12]
 8004a8a:	60b9      	str	r1, [r7, #8]
 8004a8c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	6a1b      	ldr	r3, [r3, #32]
 8004a92:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6a1b      	ldr	r3, [r3, #32]
 8004a98:	f023 0210 	bic.w	r2, r3, #16
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	699b      	ldr	r3, [r3, #24]
 8004aa4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004aac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	031b      	lsls	r3, r3, #12
 8004ab2:	693a      	ldr	r2, [r7, #16]
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004abe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	011b      	lsls	r3, r3, #4
 8004ac4:	697a      	ldr	r2, [r7, #20]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	693a      	ldr	r2, [r7, #16]
 8004ace:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	697a      	ldr	r2, [r7, #20]
 8004ad4:	621a      	str	r2, [r3, #32]
}
 8004ad6:	bf00      	nop
 8004ad8:	371c      	adds	r7, #28
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr

08004ae2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ae2:	b480      	push	{r7}
 8004ae4:	b085      	sub	sp, #20
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	6078      	str	r0, [r7, #4]
 8004aea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004af8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004afa:	683a      	ldr	r2, [r7, #0]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	f043 0307 	orr.w	r3, r3, #7
 8004b04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	609a      	str	r2, [r3, #8]
}
 8004b0c:	bf00      	nop
 8004b0e:	3714      	adds	r7, #20
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b087      	sub	sp, #28
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	60f8      	str	r0, [r7, #12]
 8004b20:	60b9      	str	r1, [r7, #8]
 8004b22:	607a      	str	r2, [r7, #4]
 8004b24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	021a      	lsls	r2, r3, #8
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	431a      	orrs	r2, r3
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	697a      	ldr	r2, [r7, #20]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	697a      	ldr	r2, [r7, #20]
 8004b4a:	609a      	str	r2, [r3, #8]
}
 8004b4c:	bf00      	nop
 8004b4e:	371c      	adds	r7, #28
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr

08004b58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b087      	sub	sp, #28
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	60f8      	str	r0, [r7, #12]
 8004b60:	60b9      	str	r1, [r7, #8]
 8004b62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	f003 031f 	and.w	r3, r3, #31
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6a1a      	ldr	r2, [r3, #32]
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	43db      	mvns	r3, r3
 8004b7a:	401a      	ands	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6a1a      	ldr	r2, [r3, #32]
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	f003 031f 	and.w	r3, r3, #31
 8004b8a:	6879      	ldr	r1, [r7, #4]
 8004b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8004b90:	431a      	orrs	r2, r3
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	621a      	str	r2, [r3, #32]
}
 8004b96:	bf00      	nop
 8004b98:	371c      	adds	r7, #28
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
	...

08004ba4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b085      	sub	sp, #20
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d101      	bne.n	8004bbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bb8:	2302      	movs	r3, #2
 8004bba:	e05a      	b.n	8004c72 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2202      	movs	r2, #2
 8004bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004be2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68fa      	ldr	r2, [r7, #12]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a21      	ldr	r2, [pc, #132]	@ (8004c80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d022      	beq.n	8004c46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c08:	d01d      	beq.n	8004c46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a1d      	ldr	r2, [pc, #116]	@ (8004c84 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d018      	beq.n	8004c46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a1b      	ldr	r2, [pc, #108]	@ (8004c88 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d013      	beq.n	8004c46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a1a      	ldr	r2, [pc, #104]	@ (8004c8c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d00e      	beq.n	8004c46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a18      	ldr	r2, [pc, #96]	@ (8004c90 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d009      	beq.n	8004c46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a17      	ldr	r2, [pc, #92]	@ (8004c94 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d004      	beq.n	8004c46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a15      	ldr	r2, [pc, #84]	@ (8004c98 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d10c      	bne.n	8004c60 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	68ba      	ldr	r2, [r7, #8]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68ba      	ldr	r2, [r7, #8]
 8004c5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2201      	movs	r2, #1
 8004c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c70:	2300      	movs	r3, #0
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3714      	adds	r7, #20
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr
 8004c7e:	bf00      	nop
 8004c80:	40010000 	.word	0x40010000
 8004c84:	40000400 	.word	0x40000400
 8004c88:	40000800 	.word	0x40000800
 8004c8c:	40000c00 	.word	0x40000c00
 8004c90:	40010400 	.word	0x40010400
 8004c94:	40014000 	.word	0x40014000
 8004c98:	40001800 	.word	0x40001800

08004c9c <__cvt>:
 8004c9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ca0:	ec57 6b10 	vmov	r6, r7, d0
 8004ca4:	2f00      	cmp	r7, #0
 8004ca6:	460c      	mov	r4, r1
 8004ca8:	4619      	mov	r1, r3
 8004caa:	463b      	mov	r3, r7
 8004cac:	bfbb      	ittet	lt
 8004cae:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004cb2:	461f      	movlt	r7, r3
 8004cb4:	2300      	movge	r3, #0
 8004cb6:	232d      	movlt	r3, #45	@ 0x2d
 8004cb8:	700b      	strb	r3, [r1, #0]
 8004cba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004cbc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004cc0:	4691      	mov	r9, r2
 8004cc2:	f023 0820 	bic.w	r8, r3, #32
 8004cc6:	bfbc      	itt	lt
 8004cc8:	4632      	movlt	r2, r6
 8004cca:	4616      	movlt	r6, r2
 8004ccc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004cd0:	d005      	beq.n	8004cde <__cvt+0x42>
 8004cd2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004cd6:	d100      	bne.n	8004cda <__cvt+0x3e>
 8004cd8:	3401      	adds	r4, #1
 8004cda:	2102      	movs	r1, #2
 8004cdc:	e000      	b.n	8004ce0 <__cvt+0x44>
 8004cde:	2103      	movs	r1, #3
 8004ce0:	ab03      	add	r3, sp, #12
 8004ce2:	9301      	str	r3, [sp, #4]
 8004ce4:	ab02      	add	r3, sp, #8
 8004ce6:	9300      	str	r3, [sp, #0]
 8004ce8:	ec47 6b10 	vmov	d0, r6, r7
 8004cec:	4653      	mov	r3, sl
 8004cee:	4622      	mov	r2, r4
 8004cf0:	f000 fe3a 	bl	8005968 <_dtoa_r>
 8004cf4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004cf8:	4605      	mov	r5, r0
 8004cfa:	d119      	bne.n	8004d30 <__cvt+0x94>
 8004cfc:	f019 0f01 	tst.w	r9, #1
 8004d00:	d00e      	beq.n	8004d20 <__cvt+0x84>
 8004d02:	eb00 0904 	add.w	r9, r0, r4
 8004d06:	2200      	movs	r2, #0
 8004d08:	2300      	movs	r3, #0
 8004d0a:	4630      	mov	r0, r6
 8004d0c:	4639      	mov	r1, r7
 8004d0e:	f7fb fefb 	bl	8000b08 <__aeabi_dcmpeq>
 8004d12:	b108      	cbz	r0, 8004d18 <__cvt+0x7c>
 8004d14:	f8cd 900c 	str.w	r9, [sp, #12]
 8004d18:	2230      	movs	r2, #48	@ 0x30
 8004d1a:	9b03      	ldr	r3, [sp, #12]
 8004d1c:	454b      	cmp	r3, r9
 8004d1e:	d31e      	bcc.n	8004d5e <__cvt+0xc2>
 8004d20:	9b03      	ldr	r3, [sp, #12]
 8004d22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004d24:	1b5b      	subs	r3, r3, r5
 8004d26:	4628      	mov	r0, r5
 8004d28:	6013      	str	r3, [r2, #0]
 8004d2a:	b004      	add	sp, #16
 8004d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d30:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004d34:	eb00 0904 	add.w	r9, r0, r4
 8004d38:	d1e5      	bne.n	8004d06 <__cvt+0x6a>
 8004d3a:	7803      	ldrb	r3, [r0, #0]
 8004d3c:	2b30      	cmp	r3, #48	@ 0x30
 8004d3e:	d10a      	bne.n	8004d56 <__cvt+0xba>
 8004d40:	2200      	movs	r2, #0
 8004d42:	2300      	movs	r3, #0
 8004d44:	4630      	mov	r0, r6
 8004d46:	4639      	mov	r1, r7
 8004d48:	f7fb fede 	bl	8000b08 <__aeabi_dcmpeq>
 8004d4c:	b918      	cbnz	r0, 8004d56 <__cvt+0xba>
 8004d4e:	f1c4 0401 	rsb	r4, r4, #1
 8004d52:	f8ca 4000 	str.w	r4, [sl]
 8004d56:	f8da 3000 	ldr.w	r3, [sl]
 8004d5a:	4499      	add	r9, r3
 8004d5c:	e7d3      	b.n	8004d06 <__cvt+0x6a>
 8004d5e:	1c59      	adds	r1, r3, #1
 8004d60:	9103      	str	r1, [sp, #12]
 8004d62:	701a      	strb	r2, [r3, #0]
 8004d64:	e7d9      	b.n	8004d1a <__cvt+0x7e>

08004d66 <__exponent>:
 8004d66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d68:	2900      	cmp	r1, #0
 8004d6a:	bfba      	itte	lt
 8004d6c:	4249      	neglt	r1, r1
 8004d6e:	232d      	movlt	r3, #45	@ 0x2d
 8004d70:	232b      	movge	r3, #43	@ 0x2b
 8004d72:	2909      	cmp	r1, #9
 8004d74:	7002      	strb	r2, [r0, #0]
 8004d76:	7043      	strb	r3, [r0, #1]
 8004d78:	dd29      	ble.n	8004dce <__exponent+0x68>
 8004d7a:	f10d 0307 	add.w	r3, sp, #7
 8004d7e:	461d      	mov	r5, r3
 8004d80:	270a      	movs	r7, #10
 8004d82:	461a      	mov	r2, r3
 8004d84:	fbb1 f6f7 	udiv	r6, r1, r7
 8004d88:	fb07 1416 	mls	r4, r7, r6, r1
 8004d8c:	3430      	adds	r4, #48	@ 0x30
 8004d8e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004d92:	460c      	mov	r4, r1
 8004d94:	2c63      	cmp	r4, #99	@ 0x63
 8004d96:	f103 33ff 	add.w	r3, r3, #4294967295
 8004d9a:	4631      	mov	r1, r6
 8004d9c:	dcf1      	bgt.n	8004d82 <__exponent+0x1c>
 8004d9e:	3130      	adds	r1, #48	@ 0x30
 8004da0:	1e94      	subs	r4, r2, #2
 8004da2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004da6:	1c41      	adds	r1, r0, #1
 8004da8:	4623      	mov	r3, r4
 8004daa:	42ab      	cmp	r3, r5
 8004dac:	d30a      	bcc.n	8004dc4 <__exponent+0x5e>
 8004dae:	f10d 0309 	add.w	r3, sp, #9
 8004db2:	1a9b      	subs	r3, r3, r2
 8004db4:	42ac      	cmp	r4, r5
 8004db6:	bf88      	it	hi
 8004db8:	2300      	movhi	r3, #0
 8004dba:	3302      	adds	r3, #2
 8004dbc:	4403      	add	r3, r0
 8004dbe:	1a18      	subs	r0, r3, r0
 8004dc0:	b003      	add	sp, #12
 8004dc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dc4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004dc8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004dcc:	e7ed      	b.n	8004daa <__exponent+0x44>
 8004dce:	2330      	movs	r3, #48	@ 0x30
 8004dd0:	3130      	adds	r1, #48	@ 0x30
 8004dd2:	7083      	strb	r3, [r0, #2]
 8004dd4:	70c1      	strb	r1, [r0, #3]
 8004dd6:	1d03      	adds	r3, r0, #4
 8004dd8:	e7f1      	b.n	8004dbe <__exponent+0x58>
	...

08004ddc <_printf_float>:
 8004ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004de0:	b08d      	sub	sp, #52	@ 0x34
 8004de2:	460c      	mov	r4, r1
 8004de4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004de8:	4616      	mov	r6, r2
 8004dea:	461f      	mov	r7, r3
 8004dec:	4605      	mov	r5, r0
 8004dee:	f000 fcb9 	bl	8005764 <_localeconv_r>
 8004df2:	6803      	ldr	r3, [r0, #0]
 8004df4:	9304      	str	r3, [sp, #16]
 8004df6:	4618      	mov	r0, r3
 8004df8:	f7fb fa5a 	bl	80002b0 <strlen>
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e00:	f8d8 3000 	ldr.w	r3, [r8]
 8004e04:	9005      	str	r0, [sp, #20]
 8004e06:	3307      	adds	r3, #7
 8004e08:	f023 0307 	bic.w	r3, r3, #7
 8004e0c:	f103 0208 	add.w	r2, r3, #8
 8004e10:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004e14:	f8d4 b000 	ldr.w	fp, [r4]
 8004e18:	f8c8 2000 	str.w	r2, [r8]
 8004e1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004e20:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004e24:	9307      	str	r3, [sp, #28]
 8004e26:	f8cd 8018 	str.w	r8, [sp, #24]
 8004e2a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004e2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e32:	4b9c      	ldr	r3, [pc, #624]	@ (80050a4 <_printf_float+0x2c8>)
 8004e34:	f04f 32ff 	mov.w	r2, #4294967295
 8004e38:	f7fb fe98 	bl	8000b6c <__aeabi_dcmpun>
 8004e3c:	bb70      	cbnz	r0, 8004e9c <_printf_float+0xc0>
 8004e3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e42:	4b98      	ldr	r3, [pc, #608]	@ (80050a4 <_printf_float+0x2c8>)
 8004e44:	f04f 32ff 	mov.w	r2, #4294967295
 8004e48:	f7fb fe72 	bl	8000b30 <__aeabi_dcmple>
 8004e4c:	bb30      	cbnz	r0, 8004e9c <_printf_float+0xc0>
 8004e4e:	2200      	movs	r2, #0
 8004e50:	2300      	movs	r3, #0
 8004e52:	4640      	mov	r0, r8
 8004e54:	4649      	mov	r1, r9
 8004e56:	f7fb fe61 	bl	8000b1c <__aeabi_dcmplt>
 8004e5a:	b110      	cbz	r0, 8004e62 <_printf_float+0x86>
 8004e5c:	232d      	movs	r3, #45	@ 0x2d
 8004e5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e62:	4a91      	ldr	r2, [pc, #580]	@ (80050a8 <_printf_float+0x2cc>)
 8004e64:	4b91      	ldr	r3, [pc, #580]	@ (80050ac <_printf_float+0x2d0>)
 8004e66:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004e6a:	bf8c      	ite	hi
 8004e6c:	4690      	movhi	r8, r2
 8004e6e:	4698      	movls	r8, r3
 8004e70:	2303      	movs	r3, #3
 8004e72:	6123      	str	r3, [r4, #16]
 8004e74:	f02b 0304 	bic.w	r3, fp, #4
 8004e78:	6023      	str	r3, [r4, #0]
 8004e7a:	f04f 0900 	mov.w	r9, #0
 8004e7e:	9700      	str	r7, [sp, #0]
 8004e80:	4633      	mov	r3, r6
 8004e82:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004e84:	4621      	mov	r1, r4
 8004e86:	4628      	mov	r0, r5
 8004e88:	f000 f9d2 	bl	8005230 <_printf_common>
 8004e8c:	3001      	adds	r0, #1
 8004e8e:	f040 808d 	bne.w	8004fac <_printf_float+0x1d0>
 8004e92:	f04f 30ff 	mov.w	r0, #4294967295
 8004e96:	b00d      	add	sp, #52	@ 0x34
 8004e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e9c:	4642      	mov	r2, r8
 8004e9e:	464b      	mov	r3, r9
 8004ea0:	4640      	mov	r0, r8
 8004ea2:	4649      	mov	r1, r9
 8004ea4:	f7fb fe62 	bl	8000b6c <__aeabi_dcmpun>
 8004ea8:	b140      	cbz	r0, 8004ebc <_printf_float+0xe0>
 8004eaa:	464b      	mov	r3, r9
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	bfbc      	itt	lt
 8004eb0:	232d      	movlt	r3, #45	@ 0x2d
 8004eb2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004eb6:	4a7e      	ldr	r2, [pc, #504]	@ (80050b0 <_printf_float+0x2d4>)
 8004eb8:	4b7e      	ldr	r3, [pc, #504]	@ (80050b4 <_printf_float+0x2d8>)
 8004eba:	e7d4      	b.n	8004e66 <_printf_float+0x8a>
 8004ebc:	6863      	ldr	r3, [r4, #4]
 8004ebe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004ec2:	9206      	str	r2, [sp, #24]
 8004ec4:	1c5a      	adds	r2, r3, #1
 8004ec6:	d13b      	bne.n	8004f40 <_printf_float+0x164>
 8004ec8:	2306      	movs	r3, #6
 8004eca:	6063      	str	r3, [r4, #4]
 8004ecc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	6022      	str	r2, [r4, #0]
 8004ed4:	9303      	str	r3, [sp, #12]
 8004ed6:	ab0a      	add	r3, sp, #40	@ 0x28
 8004ed8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004edc:	ab09      	add	r3, sp, #36	@ 0x24
 8004ede:	9300      	str	r3, [sp, #0]
 8004ee0:	6861      	ldr	r1, [r4, #4]
 8004ee2:	ec49 8b10 	vmov	d0, r8, r9
 8004ee6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004eea:	4628      	mov	r0, r5
 8004eec:	f7ff fed6 	bl	8004c9c <__cvt>
 8004ef0:	9b06      	ldr	r3, [sp, #24]
 8004ef2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004ef4:	2b47      	cmp	r3, #71	@ 0x47
 8004ef6:	4680      	mov	r8, r0
 8004ef8:	d129      	bne.n	8004f4e <_printf_float+0x172>
 8004efa:	1cc8      	adds	r0, r1, #3
 8004efc:	db02      	blt.n	8004f04 <_printf_float+0x128>
 8004efe:	6863      	ldr	r3, [r4, #4]
 8004f00:	4299      	cmp	r1, r3
 8004f02:	dd41      	ble.n	8004f88 <_printf_float+0x1ac>
 8004f04:	f1aa 0a02 	sub.w	sl, sl, #2
 8004f08:	fa5f fa8a 	uxtb.w	sl, sl
 8004f0c:	3901      	subs	r1, #1
 8004f0e:	4652      	mov	r2, sl
 8004f10:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004f14:	9109      	str	r1, [sp, #36]	@ 0x24
 8004f16:	f7ff ff26 	bl	8004d66 <__exponent>
 8004f1a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004f1c:	1813      	adds	r3, r2, r0
 8004f1e:	2a01      	cmp	r2, #1
 8004f20:	4681      	mov	r9, r0
 8004f22:	6123      	str	r3, [r4, #16]
 8004f24:	dc02      	bgt.n	8004f2c <_printf_float+0x150>
 8004f26:	6822      	ldr	r2, [r4, #0]
 8004f28:	07d2      	lsls	r2, r2, #31
 8004f2a:	d501      	bpl.n	8004f30 <_printf_float+0x154>
 8004f2c:	3301      	adds	r3, #1
 8004f2e:	6123      	str	r3, [r4, #16]
 8004f30:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d0a2      	beq.n	8004e7e <_printf_float+0xa2>
 8004f38:	232d      	movs	r3, #45	@ 0x2d
 8004f3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f3e:	e79e      	b.n	8004e7e <_printf_float+0xa2>
 8004f40:	9a06      	ldr	r2, [sp, #24]
 8004f42:	2a47      	cmp	r2, #71	@ 0x47
 8004f44:	d1c2      	bne.n	8004ecc <_printf_float+0xf0>
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d1c0      	bne.n	8004ecc <_printf_float+0xf0>
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e7bd      	b.n	8004eca <_printf_float+0xee>
 8004f4e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004f52:	d9db      	bls.n	8004f0c <_printf_float+0x130>
 8004f54:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004f58:	d118      	bne.n	8004f8c <_printf_float+0x1b0>
 8004f5a:	2900      	cmp	r1, #0
 8004f5c:	6863      	ldr	r3, [r4, #4]
 8004f5e:	dd0b      	ble.n	8004f78 <_printf_float+0x19c>
 8004f60:	6121      	str	r1, [r4, #16]
 8004f62:	b913      	cbnz	r3, 8004f6a <_printf_float+0x18e>
 8004f64:	6822      	ldr	r2, [r4, #0]
 8004f66:	07d0      	lsls	r0, r2, #31
 8004f68:	d502      	bpl.n	8004f70 <_printf_float+0x194>
 8004f6a:	3301      	adds	r3, #1
 8004f6c:	440b      	add	r3, r1
 8004f6e:	6123      	str	r3, [r4, #16]
 8004f70:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004f72:	f04f 0900 	mov.w	r9, #0
 8004f76:	e7db      	b.n	8004f30 <_printf_float+0x154>
 8004f78:	b913      	cbnz	r3, 8004f80 <_printf_float+0x1a4>
 8004f7a:	6822      	ldr	r2, [r4, #0]
 8004f7c:	07d2      	lsls	r2, r2, #31
 8004f7e:	d501      	bpl.n	8004f84 <_printf_float+0x1a8>
 8004f80:	3302      	adds	r3, #2
 8004f82:	e7f4      	b.n	8004f6e <_printf_float+0x192>
 8004f84:	2301      	movs	r3, #1
 8004f86:	e7f2      	b.n	8004f6e <_printf_float+0x192>
 8004f88:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004f8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004f8e:	4299      	cmp	r1, r3
 8004f90:	db05      	blt.n	8004f9e <_printf_float+0x1c2>
 8004f92:	6823      	ldr	r3, [r4, #0]
 8004f94:	6121      	str	r1, [r4, #16]
 8004f96:	07d8      	lsls	r0, r3, #31
 8004f98:	d5ea      	bpl.n	8004f70 <_printf_float+0x194>
 8004f9a:	1c4b      	adds	r3, r1, #1
 8004f9c:	e7e7      	b.n	8004f6e <_printf_float+0x192>
 8004f9e:	2900      	cmp	r1, #0
 8004fa0:	bfd4      	ite	le
 8004fa2:	f1c1 0202 	rsble	r2, r1, #2
 8004fa6:	2201      	movgt	r2, #1
 8004fa8:	4413      	add	r3, r2
 8004faa:	e7e0      	b.n	8004f6e <_printf_float+0x192>
 8004fac:	6823      	ldr	r3, [r4, #0]
 8004fae:	055a      	lsls	r2, r3, #21
 8004fb0:	d407      	bmi.n	8004fc2 <_printf_float+0x1e6>
 8004fb2:	6923      	ldr	r3, [r4, #16]
 8004fb4:	4642      	mov	r2, r8
 8004fb6:	4631      	mov	r1, r6
 8004fb8:	4628      	mov	r0, r5
 8004fba:	47b8      	blx	r7
 8004fbc:	3001      	adds	r0, #1
 8004fbe:	d12b      	bne.n	8005018 <_printf_float+0x23c>
 8004fc0:	e767      	b.n	8004e92 <_printf_float+0xb6>
 8004fc2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004fc6:	f240 80dd 	bls.w	8005184 <_printf_float+0x3a8>
 8004fca:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004fce:	2200      	movs	r2, #0
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	f7fb fd99 	bl	8000b08 <__aeabi_dcmpeq>
 8004fd6:	2800      	cmp	r0, #0
 8004fd8:	d033      	beq.n	8005042 <_printf_float+0x266>
 8004fda:	4a37      	ldr	r2, [pc, #220]	@ (80050b8 <_printf_float+0x2dc>)
 8004fdc:	2301      	movs	r3, #1
 8004fde:	4631      	mov	r1, r6
 8004fe0:	4628      	mov	r0, r5
 8004fe2:	47b8      	blx	r7
 8004fe4:	3001      	adds	r0, #1
 8004fe6:	f43f af54 	beq.w	8004e92 <_printf_float+0xb6>
 8004fea:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004fee:	4543      	cmp	r3, r8
 8004ff0:	db02      	blt.n	8004ff8 <_printf_float+0x21c>
 8004ff2:	6823      	ldr	r3, [r4, #0]
 8004ff4:	07d8      	lsls	r0, r3, #31
 8004ff6:	d50f      	bpl.n	8005018 <_printf_float+0x23c>
 8004ff8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ffc:	4631      	mov	r1, r6
 8004ffe:	4628      	mov	r0, r5
 8005000:	47b8      	blx	r7
 8005002:	3001      	adds	r0, #1
 8005004:	f43f af45 	beq.w	8004e92 <_printf_float+0xb6>
 8005008:	f04f 0900 	mov.w	r9, #0
 800500c:	f108 38ff 	add.w	r8, r8, #4294967295
 8005010:	f104 0a1a 	add.w	sl, r4, #26
 8005014:	45c8      	cmp	r8, r9
 8005016:	dc09      	bgt.n	800502c <_printf_float+0x250>
 8005018:	6823      	ldr	r3, [r4, #0]
 800501a:	079b      	lsls	r3, r3, #30
 800501c:	f100 8103 	bmi.w	8005226 <_printf_float+0x44a>
 8005020:	68e0      	ldr	r0, [r4, #12]
 8005022:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005024:	4298      	cmp	r0, r3
 8005026:	bfb8      	it	lt
 8005028:	4618      	movlt	r0, r3
 800502a:	e734      	b.n	8004e96 <_printf_float+0xba>
 800502c:	2301      	movs	r3, #1
 800502e:	4652      	mov	r2, sl
 8005030:	4631      	mov	r1, r6
 8005032:	4628      	mov	r0, r5
 8005034:	47b8      	blx	r7
 8005036:	3001      	adds	r0, #1
 8005038:	f43f af2b 	beq.w	8004e92 <_printf_float+0xb6>
 800503c:	f109 0901 	add.w	r9, r9, #1
 8005040:	e7e8      	b.n	8005014 <_printf_float+0x238>
 8005042:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005044:	2b00      	cmp	r3, #0
 8005046:	dc39      	bgt.n	80050bc <_printf_float+0x2e0>
 8005048:	4a1b      	ldr	r2, [pc, #108]	@ (80050b8 <_printf_float+0x2dc>)
 800504a:	2301      	movs	r3, #1
 800504c:	4631      	mov	r1, r6
 800504e:	4628      	mov	r0, r5
 8005050:	47b8      	blx	r7
 8005052:	3001      	adds	r0, #1
 8005054:	f43f af1d 	beq.w	8004e92 <_printf_float+0xb6>
 8005058:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800505c:	ea59 0303 	orrs.w	r3, r9, r3
 8005060:	d102      	bne.n	8005068 <_printf_float+0x28c>
 8005062:	6823      	ldr	r3, [r4, #0]
 8005064:	07d9      	lsls	r1, r3, #31
 8005066:	d5d7      	bpl.n	8005018 <_printf_float+0x23c>
 8005068:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800506c:	4631      	mov	r1, r6
 800506e:	4628      	mov	r0, r5
 8005070:	47b8      	blx	r7
 8005072:	3001      	adds	r0, #1
 8005074:	f43f af0d 	beq.w	8004e92 <_printf_float+0xb6>
 8005078:	f04f 0a00 	mov.w	sl, #0
 800507c:	f104 0b1a 	add.w	fp, r4, #26
 8005080:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005082:	425b      	negs	r3, r3
 8005084:	4553      	cmp	r3, sl
 8005086:	dc01      	bgt.n	800508c <_printf_float+0x2b0>
 8005088:	464b      	mov	r3, r9
 800508a:	e793      	b.n	8004fb4 <_printf_float+0x1d8>
 800508c:	2301      	movs	r3, #1
 800508e:	465a      	mov	r2, fp
 8005090:	4631      	mov	r1, r6
 8005092:	4628      	mov	r0, r5
 8005094:	47b8      	blx	r7
 8005096:	3001      	adds	r0, #1
 8005098:	f43f aefb 	beq.w	8004e92 <_printf_float+0xb6>
 800509c:	f10a 0a01 	add.w	sl, sl, #1
 80050a0:	e7ee      	b.n	8005080 <_printf_float+0x2a4>
 80050a2:	bf00      	nop
 80050a4:	7fefffff 	.word	0x7fefffff
 80050a8:	080075d4 	.word	0x080075d4
 80050ac:	080075d0 	.word	0x080075d0
 80050b0:	080075dc 	.word	0x080075dc
 80050b4:	080075d8 	.word	0x080075d8
 80050b8:	080075e0 	.word	0x080075e0
 80050bc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80050be:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80050c2:	4553      	cmp	r3, sl
 80050c4:	bfa8      	it	ge
 80050c6:	4653      	movge	r3, sl
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	4699      	mov	r9, r3
 80050cc:	dc36      	bgt.n	800513c <_printf_float+0x360>
 80050ce:	f04f 0b00 	mov.w	fp, #0
 80050d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050d6:	f104 021a 	add.w	r2, r4, #26
 80050da:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80050dc:	9306      	str	r3, [sp, #24]
 80050de:	eba3 0309 	sub.w	r3, r3, r9
 80050e2:	455b      	cmp	r3, fp
 80050e4:	dc31      	bgt.n	800514a <_printf_float+0x36e>
 80050e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050e8:	459a      	cmp	sl, r3
 80050ea:	dc3a      	bgt.n	8005162 <_printf_float+0x386>
 80050ec:	6823      	ldr	r3, [r4, #0]
 80050ee:	07da      	lsls	r2, r3, #31
 80050f0:	d437      	bmi.n	8005162 <_printf_float+0x386>
 80050f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050f4:	ebaa 0903 	sub.w	r9, sl, r3
 80050f8:	9b06      	ldr	r3, [sp, #24]
 80050fa:	ebaa 0303 	sub.w	r3, sl, r3
 80050fe:	4599      	cmp	r9, r3
 8005100:	bfa8      	it	ge
 8005102:	4699      	movge	r9, r3
 8005104:	f1b9 0f00 	cmp.w	r9, #0
 8005108:	dc33      	bgt.n	8005172 <_printf_float+0x396>
 800510a:	f04f 0800 	mov.w	r8, #0
 800510e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005112:	f104 0b1a 	add.w	fp, r4, #26
 8005116:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005118:	ebaa 0303 	sub.w	r3, sl, r3
 800511c:	eba3 0309 	sub.w	r3, r3, r9
 8005120:	4543      	cmp	r3, r8
 8005122:	f77f af79 	ble.w	8005018 <_printf_float+0x23c>
 8005126:	2301      	movs	r3, #1
 8005128:	465a      	mov	r2, fp
 800512a:	4631      	mov	r1, r6
 800512c:	4628      	mov	r0, r5
 800512e:	47b8      	blx	r7
 8005130:	3001      	adds	r0, #1
 8005132:	f43f aeae 	beq.w	8004e92 <_printf_float+0xb6>
 8005136:	f108 0801 	add.w	r8, r8, #1
 800513a:	e7ec      	b.n	8005116 <_printf_float+0x33a>
 800513c:	4642      	mov	r2, r8
 800513e:	4631      	mov	r1, r6
 8005140:	4628      	mov	r0, r5
 8005142:	47b8      	blx	r7
 8005144:	3001      	adds	r0, #1
 8005146:	d1c2      	bne.n	80050ce <_printf_float+0x2f2>
 8005148:	e6a3      	b.n	8004e92 <_printf_float+0xb6>
 800514a:	2301      	movs	r3, #1
 800514c:	4631      	mov	r1, r6
 800514e:	4628      	mov	r0, r5
 8005150:	9206      	str	r2, [sp, #24]
 8005152:	47b8      	blx	r7
 8005154:	3001      	adds	r0, #1
 8005156:	f43f ae9c 	beq.w	8004e92 <_printf_float+0xb6>
 800515a:	9a06      	ldr	r2, [sp, #24]
 800515c:	f10b 0b01 	add.w	fp, fp, #1
 8005160:	e7bb      	b.n	80050da <_printf_float+0x2fe>
 8005162:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005166:	4631      	mov	r1, r6
 8005168:	4628      	mov	r0, r5
 800516a:	47b8      	blx	r7
 800516c:	3001      	adds	r0, #1
 800516e:	d1c0      	bne.n	80050f2 <_printf_float+0x316>
 8005170:	e68f      	b.n	8004e92 <_printf_float+0xb6>
 8005172:	9a06      	ldr	r2, [sp, #24]
 8005174:	464b      	mov	r3, r9
 8005176:	4442      	add	r2, r8
 8005178:	4631      	mov	r1, r6
 800517a:	4628      	mov	r0, r5
 800517c:	47b8      	blx	r7
 800517e:	3001      	adds	r0, #1
 8005180:	d1c3      	bne.n	800510a <_printf_float+0x32e>
 8005182:	e686      	b.n	8004e92 <_printf_float+0xb6>
 8005184:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005188:	f1ba 0f01 	cmp.w	sl, #1
 800518c:	dc01      	bgt.n	8005192 <_printf_float+0x3b6>
 800518e:	07db      	lsls	r3, r3, #31
 8005190:	d536      	bpl.n	8005200 <_printf_float+0x424>
 8005192:	2301      	movs	r3, #1
 8005194:	4642      	mov	r2, r8
 8005196:	4631      	mov	r1, r6
 8005198:	4628      	mov	r0, r5
 800519a:	47b8      	blx	r7
 800519c:	3001      	adds	r0, #1
 800519e:	f43f ae78 	beq.w	8004e92 <_printf_float+0xb6>
 80051a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80051a6:	4631      	mov	r1, r6
 80051a8:	4628      	mov	r0, r5
 80051aa:	47b8      	blx	r7
 80051ac:	3001      	adds	r0, #1
 80051ae:	f43f ae70 	beq.w	8004e92 <_printf_float+0xb6>
 80051b2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80051b6:	2200      	movs	r2, #0
 80051b8:	2300      	movs	r3, #0
 80051ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80051be:	f7fb fca3 	bl	8000b08 <__aeabi_dcmpeq>
 80051c2:	b9c0      	cbnz	r0, 80051f6 <_printf_float+0x41a>
 80051c4:	4653      	mov	r3, sl
 80051c6:	f108 0201 	add.w	r2, r8, #1
 80051ca:	4631      	mov	r1, r6
 80051cc:	4628      	mov	r0, r5
 80051ce:	47b8      	blx	r7
 80051d0:	3001      	adds	r0, #1
 80051d2:	d10c      	bne.n	80051ee <_printf_float+0x412>
 80051d4:	e65d      	b.n	8004e92 <_printf_float+0xb6>
 80051d6:	2301      	movs	r3, #1
 80051d8:	465a      	mov	r2, fp
 80051da:	4631      	mov	r1, r6
 80051dc:	4628      	mov	r0, r5
 80051de:	47b8      	blx	r7
 80051e0:	3001      	adds	r0, #1
 80051e2:	f43f ae56 	beq.w	8004e92 <_printf_float+0xb6>
 80051e6:	f108 0801 	add.w	r8, r8, #1
 80051ea:	45d0      	cmp	r8, sl
 80051ec:	dbf3      	blt.n	80051d6 <_printf_float+0x3fa>
 80051ee:	464b      	mov	r3, r9
 80051f0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80051f4:	e6df      	b.n	8004fb6 <_printf_float+0x1da>
 80051f6:	f04f 0800 	mov.w	r8, #0
 80051fa:	f104 0b1a 	add.w	fp, r4, #26
 80051fe:	e7f4      	b.n	80051ea <_printf_float+0x40e>
 8005200:	2301      	movs	r3, #1
 8005202:	4642      	mov	r2, r8
 8005204:	e7e1      	b.n	80051ca <_printf_float+0x3ee>
 8005206:	2301      	movs	r3, #1
 8005208:	464a      	mov	r2, r9
 800520a:	4631      	mov	r1, r6
 800520c:	4628      	mov	r0, r5
 800520e:	47b8      	blx	r7
 8005210:	3001      	adds	r0, #1
 8005212:	f43f ae3e 	beq.w	8004e92 <_printf_float+0xb6>
 8005216:	f108 0801 	add.w	r8, r8, #1
 800521a:	68e3      	ldr	r3, [r4, #12]
 800521c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800521e:	1a5b      	subs	r3, r3, r1
 8005220:	4543      	cmp	r3, r8
 8005222:	dcf0      	bgt.n	8005206 <_printf_float+0x42a>
 8005224:	e6fc      	b.n	8005020 <_printf_float+0x244>
 8005226:	f04f 0800 	mov.w	r8, #0
 800522a:	f104 0919 	add.w	r9, r4, #25
 800522e:	e7f4      	b.n	800521a <_printf_float+0x43e>

08005230 <_printf_common>:
 8005230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005234:	4616      	mov	r6, r2
 8005236:	4698      	mov	r8, r3
 8005238:	688a      	ldr	r2, [r1, #8]
 800523a:	690b      	ldr	r3, [r1, #16]
 800523c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005240:	4293      	cmp	r3, r2
 8005242:	bfb8      	it	lt
 8005244:	4613      	movlt	r3, r2
 8005246:	6033      	str	r3, [r6, #0]
 8005248:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800524c:	4607      	mov	r7, r0
 800524e:	460c      	mov	r4, r1
 8005250:	b10a      	cbz	r2, 8005256 <_printf_common+0x26>
 8005252:	3301      	adds	r3, #1
 8005254:	6033      	str	r3, [r6, #0]
 8005256:	6823      	ldr	r3, [r4, #0]
 8005258:	0699      	lsls	r1, r3, #26
 800525a:	bf42      	ittt	mi
 800525c:	6833      	ldrmi	r3, [r6, #0]
 800525e:	3302      	addmi	r3, #2
 8005260:	6033      	strmi	r3, [r6, #0]
 8005262:	6825      	ldr	r5, [r4, #0]
 8005264:	f015 0506 	ands.w	r5, r5, #6
 8005268:	d106      	bne.n	8005278 <_printf_common+0x48>
 800526a:	f104 0a19 	add.w	sl, r4, #25
 800526e:	68e3      	ldr	r3, [r4, #12]
 8005270:	6832      	ldr	r2, [r6, #0]
 8005272:	1a9b      	subs	r3, r3, r2
 8005274:	42ab      	cmp	r3, r5
 8005276:	dc26      	bgt.n	80052c6 <_printf_common+0x96>
 8005278:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800527c:	6822      	ldr	r2, [r4, #0]
 800527e:	3b00      	subs	r3, #0
 8005280:	bf18      	it	ne
 8005282:	2301      	movne	r3, #1
 8005284:	0692      	lsls	r2, r2, #26
 8005286:	d42b      	bmi.n	80052e0 <_printf_common+0xb0>
 8005288:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800528c:	4641      	mov	r1, r8
 800528e:	4638      	mov	r0, r7
 8005290:	47c8      	blx	r9
 8005292:	3001      	adds	r0, #1
 8005294:	d01e      	beq.n	80052d4 <_printf_common+0xa4>
 8005296:	6823      	ldr	r3, [r4, #0]
 8005298:	6922      	ldr	r2, [r4, #16]
 800529a:	f003 0306 	and.w	r3, r3, #6
 800529e:	2b04      	cmp	r3, #4
 80052a0:	bf02      	ittt	eq
 80052a2:	68e5      	ldreq	r5, [r4, #12]
 80052a4:	6833      	ldreq	r3, [r6, #0]
 80052a6:	1aed      	subeq	r5, r5, r3
 80052a8:	68a3      	ldr	r3, [r4, #8]
 80052aa:	bf0c      	ite	eq
 80052ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052b0:	2500      	movne	r5, #0
 80052b2:	4293      	cmp	r3, r2
 80052b4:	bfc4      	itt	gt
 80052b6:	1a9b      	subgt	r3, r3, r2
 80052b8:	18ed      	addgt	r5, r5, r3
 80052ba:	2600      	movs	r6, #0
 80052bc:	341a      	adds	r4, #26
 80052be:	42b5      	cmp	r5, r6
 80052c0:	d11a      	bne.n	80052f8 <_printf_common+0xc8>
 80052c2:	2000      	movs	r0, #0
 80052c4:	e008      	b.n	80052d8 <_printf_common+0xa8>
 80052c6:	2301      	movs	r3, #1
 80052c8:	4652      	mov	r2, sl
 80052ca:	4641      	mov	r1, r8
 80052cc:	4638      	mov	r0, r7
 80052ce:	47c8      	blx	r9
 80052d0:	3001      	adds	r0, #1
 80052d2:	d103      	bne.n	80052dc <_printf_common+0xac>
 80052d4:	f04f 30ff 	mov.w	r0, #4294967295
 80052d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052dc:	3501      	adds	r5, #1
 80052de:	e7c6      	b.n	800526e <_printf_common+0x3e>
 80052e0:	18e1      	adds	r1, r4, r3
 80052e2:	1c5a      	adds	r2, r3, #1
 80052e4:	2030      	movs	r0, #48	@ 0x30
 80052e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80052ea:	4422      	add	r2, r4
 80052ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80052f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80052f4:	3302      	adds	r3, #2
 80052f6:	e7c7      	b.n	8005288 <_printf_common+0x58>
 80052f8:	2301      	movs	r3, #1
 80052fa:	4622      	mov	r2, r4
 80052fc:	4641      	mov	r1, r8
 80052fe:	4638      	mov	r0, r7
 8005300:	47c8      	blx	r9
 8005302:	3001      	adds	r0, #1
 8005304:	d0e6      	beq.n	80052d4 <_printf_common+0xa4>
 8005306:	3601      	adds	r6, #1
 8005308:	e7d9      	b.n	80052be <_printf_common+0x8e>
	...

0800530c <_printf_i>:
 800530c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005310:	7e0f      	ldrb	r7, [r1, #24]
 8005312:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005314:	2f78      	cmp	r7, #120	@ 0x78
 8005316:	4691      	mov	r9, r2
 8005318:	4680      	mov	r8, r0
 800531a:	460c      	mov	r4, r1
 800531c:	469a      	mov	sl, r3
 800531e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005322:	d807      	bhi.n	8005334 <_printf_i+0x28>
 8005324:	2f62      	cmp	r7, #98	@ 0x62
 8005326:	d80a      	bhi.n	800533e <_printf_i+0x32>
 8005328:	2f00      	cmp	r7, #0
 800532a:	f000 80d1 	beq.w	80054d0 <_printf_i+0x1c4>
 800532e:	2f58      	cmp	r7, #88	@ 0x58
 8005330:	f000 80b8 	beq.w	80054a4 <_printf_i+0x198>
 8005334:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005338:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800533c:	e03a      	b.n	80053b4 <_printf_i+0xa8>
 800533e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005342:	2b15      	cmp	r3, #21
 8005344:	d8f6      	bhi.n	8005334 <_printf_i+0x28>
 8005346:	a101      	add	r1, pc, #4	@ (adr r1, 800534c <_printf_i+0x40>)
 8005348:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800534c:	080053a5 	.word	0x080053a5
 8005350:	080053b9 	.word	0x080053b9
 8005354:	08005335 	.word	0x08005335
 8005358:	08005335 	.word	0x08005335
 800535c:	08005335 	.word	0x08005335
 8005360:	08005335 	.word	0x08005335
 8005364:	080053b9 	.word	0x080053b9
 8005368:	08005335 	.word	0x08005335
 800536c:	08005335 	.word	0x08005335
 8005370:	08005335 	.word	0x08005335
 8005374:	08005335 	.word	0x08005335
 8005378:	080054b7 	.word	0x080054b7
 800537c:	080053e3 	.word	0x080053e3
 8005380:	08005471 	.word	0x08005471
 8005384:	08005335 	.word	0x08005335
 8005388:	08005335 	.word	0x08005335
 800538c:	080054d9 	.word	0x080054d9
 8005390:	08005335 	.word	0x08005335
 8005394:	080053e3 	.word	0x080053e3
 8005398:	08005335 	.word	0x08005335
 800539c:	08005335 	.word	0x08005335
 80053a0:	08005479 	.word	0x08005479
 80053a4:	6833      	ldr	r3, [r6, #0]
 80053a6:	1d1a      	adds	r2, r3, #4
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	6032      	str	r2, [r6, #0]
 80053ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80053b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80053b4:	2301      	movs	r3, #1
 80053b6:	e09c      	b.n	80054f2 <_printf_i+0x1e6>
 80053b8:	6833      	ldr	r3, [r6, #0]
 80053ba:	6820      	ldr	r0, [r4, #0]
 80053bc:	1d19      	adds	r1, r3, #4
 80053be:	6031      	str	r1, [r6, #0]
 80053c0:	0606      	lsls	r6, r0, #24
 80053c2:	d501      	bpl.n	80053c8 <_printf_i+0xbc>
 80053c4:	681d      	ldr	r5, [r3, #0]
 80053c6:	e003      	b.n	80053d0 <_printf_i+0xc4>
 80053c8:	0645      	lsls	r5, r0, #25
 80053ca:	d5fb      	bpl.n	80053c4 <_printf_i+0xb8>
 80053cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80053d0:	2d00      	cmp	r5, #0
 80053d2:	da03      	bge.n	80053dc <_printf_i+0xd0>
 80053d4:	232d      	movs	r3, #45	@ 0x2d
 80053d6:	426d      	negs	r5, r5
 80053d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053dc:	4858      	ldr	r0, [pc, #352]	@ (8005540 <_printf_i+0x234>)
 80053de:	230a      	movs	r3, #10
 80053e0:	e011      	b.n	8005406 <_printf_i+0xfa>
 80053e2:	6821      	ldr	r1, [r4, #0]
 80053e4:	6833      	ldr	r3, [r6, #0]
 80053e6:	0608      	lsls	r0, r1, #24
 80053e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80053ec:	d402      	bmi.n	80053f4 <_printf_i+0xe8>
 80053ee:	0649      	lsls	r1, r1, #25
 80053f0:	bf48      	it	mi
 80053f2:	b2ad      	uxthmi	r5, r5
 80053f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80053f6:	4852      	ldr	r0, [pc, #328]	@ (8005540 <_printf_i+0x234>)
 80053f8:	6033      	str	r3, [r6, #0]
 80053fa:	bf14      	ite	ne
 80053fc:	230a      	movne	r3, #10
 80053fe:	2308      	moveq	r3, #8
 8005400:	2100      	movs	r1, #0
 8005402:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005406:	6866      	ldr	r6, [r4, #4]
 8005408:	60a6      	str	r6, [r4, #8]
 800540a:	2e00      	cmp	r6, #0
 800540c:	db05      	blt.n	800541a <_printf_i+0x10e>
 800540e:	6821      	ldr	r1, [r4, #0]
 8005410:	432e      	orrs	r6, r5
 8005412:	f021 0104 	bic.w	r1, r1, #4
 8005416:	6021      	str	r1, [r4, #0]
 8005418:	d04b      	beq.n	80054b2 <_printf_i+0x1a6>
 800541a:	4616      	mov	r6, r2
 800541c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005420:	fb03 5711 	mls	r7, r3, r1, r5
 8005424:	5dc7      	ldrb	r7, [r0, r7]
 8005426:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800542a:	462f      	mov	r7, r5
 800542c:	42bb      	cmp	r3, r7
 800542e:	460d      	mov	r5, r1
 8005430:	d9f4      	bls.n	800541c <_printf_i+0x110>
 8005432:	2b08      	cmp	r3, #8
 8005434:	d10b      	bne.n	800544e <_printf_i+0x142>
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	07df      	lsls	r7, r3, #31
 800543a:	d508      	bpl.n	800544e <_printf_i+0x142>
 800543c:	6923      	ldr	r3, [r4, #16]
 800543e:	6861      	ldr	r1, [r4, #4]
 8005440:	4299      	cmp	r1, r3
 8005442:	bfde      	ittt	le
 8005444:	2330      	movle	r3, #48	@ 0x30
 8005446:	f806 3c01 	strble.w	r3, [r6, #-1]
 800544a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800544e:	1b92      	subs	r2, r2, r6
 8005450:	6122      	str	r2, [r4, #16]
 8005452:	f8cd a000 	str.w	sl, [sp]
 8005456:	464b      	mov	r3, r9
 8005458:	aa03      	add	r2, sp, #12
 800545a:	4621      	mov	r1, r4
 800545c:	4640      	mov	r0, r8
 800545e:	f7ff fee7 	bl	8005230 <_printf_common>
 8005462:	3001      	adds	r0, #1
 8005464:	d14a      	bne.n	80054fc <_printf_i+0x1f0>
 8005466:	f04f 30ff 	mov.w	r0, #4294967295
 800546a:	b004      	add	sp, #16
 800546c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005470:	6823      	ldr	r3, [r4, #0]
 8005472:	f043 0320 	orr.w	r3, r3, #32
 8005476:	6023      	str	r3, [r4, #0]
 8005478:	4832      	ldr	r0, [pc, #200]	@ (8005544 <_printf_i+0x238>)
 800547a:	2778      	movs	r7, #120	@ 0x78
 800547c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005480:	6823      	ldr	r3, [r4, #0]
 8005482:	6831      	ldr	r1, [r6, #0]
 8005484:	061f      	lsls	r7, r3, #24
 8005486:	f851 5b04 	ldr.w	r5, [r1], #4
 800548a:	d402      	bmi.n	8005492 <_printf_i+0x186>
 800548c:	065f      	lsls	r7, r3, #25
 800548e:	bf48      	it	mi
 8005490:	b2ad      	uxthmi	r5, r5
 8005492:	6031      	str	r1, [r6, #0]
 8005494:	07d9      	lsls	r1, r3, #31
 8005496:	bf44      	itt	mi
 8005498:	f043 0320 	orrmi.w	r3, r3, #32
 800549c:	6023      	strmi	r3, [r4, #0]
 800549e:	b11d      	cbz	r5, 80054a8 <_printf_i+0x19c>
 80054a0:	2310      	movs	r3, #16
 80054a2:	e7ad      	b.n	8005400 <_printf_i+0xf4>
 80054a4:	4826      	ldr	r0, [pc, #152]	@ (8005540 <_printf_i+0x234>)
 80054a6:	e7e9      	b.n	800547c <_printf_i+0x170>
 80054a8:	6823      	ldr	r3, [r4, #0]
 80054aa:	f023 0320 	bic.w	r3, r3, #32
 80054ae:	6023      	str	r3, [r4, #0]
 80054b0:	e7f6      	b.n	80054a0 <_printf_i+0x194>
 80054b2:	4616      	mov	r6, r2
 80054b4:	e7bd      	b.n	8005432 <_printf_i+0x126>
 80054b6:	6833      	ldr	r3, [r6, #0]
 80054b8:	6825      	ldr	r5, [r4, #0]
 80054ba:	6961      	ldr	r1, [r4, #20]
 80054bc:	1d18      	adds	r0, r3, #4
 80054be:	6030      	str	r0, [r6, #0]
 80054c0:	062e      	lsls	r6, r5, #24
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	d501      	bpl.n	80054ca <_printf_i+0x1be>
 80054c6:	6019      	str	r1, [r3, #0]
 80054c8:	e002      	b.n	80054d0 <_printf_i+0x1c4>
 80054ca:	0668      	lsls	r0, r5, #25
 80054cc:	d5fb      	bpl.n	80054c6 <_printf_i+0x1ba>
 80054ce:	8019      	strh	r1, [r3, #0]
 80054d0:	2300      	movs	r3, #0
 80054d2:	6123      	str	r3, [r4, #16]
 80054d4:	4616      	mov	r6, r2
 80054d6:	e7bc      	b.n	8005452 <_printf_i+0x146>
 80054d8:	6833      	ldr	r3, [r6, #0]
 80054da:	1d1a      	adds	r2, r3, #4
 80054dc:	6032      	str	r2, [r6, #0]
 80054de:	681e      	ldr	r6, [r3, #0]
 80054e0:	6862      	ldr	r2, [r4, #4]
 80054e2:	2100      	movs	r1, #0
 80054e4:	4630      	mov	r0, r6
 80054e6:	f7fa fe93 	bl	8000210 <memchr>
 80054ea:	b108      	cbz	r0, 80054f0 <_printf_i+0x1e4>
 80054ec:	1b80      	subs	r0, r0, r6
 80054ee:	6060      	str	r0, [r4, #4]
 80054f0:	6863      	ldr	r3, [r4, #4]
 80054f2:	6123      	str	r3, [r4, #16]
 80054f4:	2300      	movs	r3, #0
 80054f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054fa:	e7aa      	b.n	8005452 <_printf_i+0x146>
 80054fc:	6923      	ldr	r3, [r4, #16]
 80054fe:	4632      	mov	r2, r6
 8005500:	4649      	mov	r1, r9
 8005502:	4640      	mov	r0, r8
 8005504:	47d0      	blx	sl
 8005506:	3001      	adds	r0, #1
 8005508:	d0ad      	beq.n	8005466 <_printf_i+0x15a>
 800550a:	6823      	ldr	r3, [r4, #0]
 800550c:	079b      	lsls	r3, r3, #30
 800550e:	d413      	bmi.n	8005538 <_printf_i+0x22c>
 8005510:	68e0      	ldr	r0, [r4, #12]
 8005512:	9b03      	ldr	r3, [sp, #12]
 8005514:	4298      	cmp	r0, r3
 8005516:	bfb8      	it	lt
 8005518:	4618      	movlt	r0, r3
 800551a:	e7a6      	b.n	800546a <_printf_i+0x15e>
 800551c:	2301      	movs	r3, #1
 800551e:	4632      	mov	r2, r6
 8005520:	4649      	mov	r1, r9
 8005522:	4640      	mov	r0, r8
 8005524:	47d0      	blx	sl
 8005526:	3001      	adds	r0, #1
 8005528:	d09d      	beq.n	8005466 <_printf_i+0x15a>
 800552a:	3501      	adds	r5, #1
 800552c:	68e3      	ldr	r3, [r4, #12]
 800552e:	9903      	ldr	r1, [sp, #12]
 8005530:	1a5b      	subs	r3, r3, r1
 8005532:	42ab      	cmp	r3, r5
 8005534:	dcf2      	bgt.n	800551c <_printf_i+0x210>
 8005536:	e7eb      	b.n	8005510 <_printf_i+0x204>
 8005538:	2500      	movs	r5, #0
 800553a:	f104 0619 	add.w	r6, r4, #25
 800553e:	e7f5      	b.n	800552c <_printf_i+0x220>
 8005540:	080075e2 	.word	0x080075e2
 8005544:	080075f3 	.word	0x080075f3

08005548 <std>:
 8005548:	2300      	movs	r3, #0
 800554a:	b510      	push	{r4, lr}
 800554c:	4604      	mov	r4, r0
 800554e:	e9c0 3300 	strd	r3, r3, [r0]
 8005552:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005556:	6083      	str	r3, [r0, #8]
 8005558:	8181      	strh	r1, [r0, #12]
 800555a:	6643      	str	r3, [r0, #100]	@ 0x64
 800555c:	81c2      	strh	r2, [r0, #14]
 800555e:	6183      	str	r3, [r0, #24]
 8005560:	4619      	mov	r1, r3
 8005562:	2208      	movs	r2, #8
 8005564:	305c      	adds	r0, #92	@ 0x5c
 8005566:	f000 f8f4 	bl	8005752 <memset>
 800556a:	4b0d      	ldr	r3, [pc, #52]	@ (80055a0 <std+0x58>)
 800556c:	6263      	str	r3, [r4, #36]	@ 0x24
 800556e:	4b0d      	ldr	r3, [pc, #52]	@ (80055a4 <std+0x5c>)
 8005570:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005572:	4b0d      	ldr	r3, [pc, #52]	@ (80055a8 <std+0x60>)
 8005574:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005576:	4b0d      	ldr	r3, [pc, #52]	@ (80055ac <std+0x64>)
 8005578:	6323      	str	r3, [r4, #48]	@ 0x30
 800557a:	4b0d      	ldr	r3, [pc, #52]	@ (80055b0 <std+0x68>)
 800557c:	6224      	str	r4, [r4, #32]
 800557e:	429c      	cmp	r4, r3
 8005580:	d006      	beq.n	8005590 <std+0x48>
 8005582:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005586:	4294      	cmp	r4, r2
 8005588:	d002      	beq.n	8005590 <std+0x48>
 800558a:	33d0      	adds	r3, #208	@ 0xd0
 800558c:	429c      	cmp	r4, r3
 800558e:	d105      	bne.n	800559c <std+0x54>
 8005590:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005598:	f000 b958 	b.w	800584c <__retarget_lock_init_recursive>
 800559c:	bd10      	pop	{r4, pc}
 800559e:	bf00      	nop
 80055a0:	080056cd 	.word	0x080056cd
 80055a4:	080056ef 	.word	0x080056ef
 80055a8:	08005727 	.word	0x08005727
 80055ac:	0800574b 	.word	0x0800574b
 80055b0:	20000784 	.word	0x20000784

080055b4 <stdio_exit_handler>:
 80055b4:	4a02      	ldr	r2, [pc, #8]	@ (80055c0 <stdio_exit_handler+0xc>)
 80055b6:	4903      	ldr	r1, [pc, #12]	@ (80055c4 <stdio_exit_handler+0x10>)
 80055b8:	4803      	ldr	r0, [pc, #12]	@ (80055c8 <stdio_exit_handler+0x14>)
 80055ba:	f000 b869 	b.w	8005690 <_fwalk_sglue>
 80055be:	bf00      	nop
 80055c0:	2000000c 	.word	0x2000000c
 80055c4:	08006f05 	.word	0x08006f05
 80055c8:	2000001c 	.word	0x2000001c

080055cc <cleanup_stdio>:
 80055cc:	6841      	ldr	r1, [r0, #4]
 80055ce:	4b0c      	ldr	r3, [pc, #48]	@ (8005600 <cleanup_stdio+0x34>)
 80055d0:	4299      	cmp	r1, r3
 80055d2:	b510      	push	{r4, lr}
 80055d4:	4604      	mov	r4, r0
 80055d6:	d001      	beq.n	80055dc <cleanup_stdio+0x10>
 80055d8:	f001 fc94 	bl	8006f04 <_fflush_r>
 80055dc:	68a1      	ldr	r1, [r4, #8]
 80055de:	4b09      	ldr	r3, [pc, #36]	@ (8005604 <cleanup_stdio+0x38>)
 80055e0:	4299      	cmp	r1, r3
 80055e2:	d002      	beq.n	80055ea <cleanup_stdio+0x1e>
 80055e4:	4620      	mov	r0, r4
 80055e6:	f001 fc8d 	bl	8006f04 <_fflush_r>
 80055ea:	68e1      	ldr	r1, [r4, #12]
 80055ec:	4b06      	ldr	r3, [pc, #24]	@ (8005608 <cleanup_stdio+0x3c>)
 80055ee:	4299      	cmp	r1, r3
 80055f0:	d004      	beq.n	80055fc <cleanup_stdio+0x30>
 80055f2:	4620      	mov	r0, r4
 80055f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055f8:	f001 bc84 	b.w	8006f04 <_fflush_r>
 80055fc:	bd10      	pop	{r4, pc}
 80055fe:	bf00      	nop
 8005600:	20000784 	.word	0x20000784
 8005604:	200007ec 	.word	0x200007ec
 8005608:	20000854 	.word	0x20000854

0800560c <global_stdio_init.part.0>:
 800560c:	b510      	push	{r4, lr}
 800560e:	4b0b      	ldr	r3, [pc, #44]	@ (800563c <global_stdio_init.part.0+0x30>)
 8005610:	4c0b      	ldr	r4, [pc, #44]	@ (8005640 <global_stdio_init.part.0+0x34>)
 8005612:	4a0c      	ldr	r2, [pc, #48]	@ (8005644 <global_stdio_init.part.0+0x38>)
 8005614:	601a      	str	r2, [r3, #0]
 8005616:	4620      	mov	r0, r4
 8005618:	2200      	movs	r2, #0
 800561a:	2104      	movs	r1, #4
 800561c:	f7ff ff94 	bl	8005548 <std>
 8005620:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005624:	2201      	movs	r2, #1
 8005626:	2109      	movs	r1, #9
 8005628:	f7ff ff8e 	bl	8005548 <std>
 800562c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005630:	2202      	movs	r2, #2
 8005632:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005636:	2112      	movs	r1, #18
 8005638:	f7ff bf86 	b.w	8005548 <std>
 800563c:	200008bc 	.word	0x200008bc
 8005640:	20000784 	.word	0x20000784
 8005644:	080055b5 	.word	0x080055b5

08005648 <__sfp_lock_acquire>:
 8005648:	4801      	ldr	r0, [pc, #4]	@ (8005650 <__sfp_lock_acquire+0x8>)
 800564a:	f000 b900 	b.w	800584e <__retarget_lock_acquire_recursive>
 800564e:	bf00      	nop
 8005650:	200008c5 	.word	0x200008c5

08005654 <__sfp_lock_release>:
 8005654:	4801      	ldr	r0, [pc, #4]	@ (800565c <__sfp_lock_release+0x8>)
 8005656:	f000 b8fb 	b.w	8005850 <__retarget_lock_release_recursive>
 800565a:	bf00      	nop
 800565c:	200008c5 	.word	0x200008c5

08005660 <__sinit>:
 8005660:	b510      	push	{r4, lr}
 8005662:	4604      	mov	r4, r0
 8005664:	f7ff fff0 	bl	8005648 <__sfp_lock_acquire>
 8005668:	6a23      	ldr	r3, [r4, #32]
 800566a:	b11b      	cbz	r3, 8005674 <__sinit+0x14>
 800566c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005670:	f7ff bff0 	b.w	8005654 <__sfp_lock_release>
 8005674:	4b04      	ldr	r3, [pc, #16]	@ (8005688 <__sinit+0x28>)
 8005676:	6223      	str	r3, [r4, #32]
 8005678:	4b04      	ldr	r3, [pc, #16]	@ (800568c <__sinit+0x2c>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1f5      	bne.n	800566c <__sinit+0xc>
 8005680:	f7ff ffc4 	bl	800560c <global_stdio_init.part.0>
 8005684:	e7f2      	b.n	800566c <__sinit+0xc>
 8005686:	bf00      	nop
 8005688:	080055cd 	.word	0x080055cd
 800568c:	200008bc 	.word	0x200008bc

08005690 <_fwalk_sglue>:
 8005690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005694:	4607      	mov	r7, r0
 8005696:	4688      	mov	r8, r1
 8005698:	4614      	mov	r4, r2
 800569a:	2600      	movs	r6, #0
 800569c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80056a0:	f1b9 0901 	subs.w	r9, r9, #1
 80056a4:	d505      	bpl.n	80056b2 <_fwalk_sglue+0x22>
 80056a6:	6824      	ldr	r4, [r4, #0]
 80056a8:	2c00      	cmp	r4, #0
 80056aa:	d1f7      	bne.n	800569c <_fwalk_sglue+0xc>
 80056ac:	4630      	mov	r0, r6
 80056ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056b2:	89ab      	ldrh	r3, [r5, #12]
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d907      	bls.n	80056c8 <_fwalk_sglue+0x38>
 80056b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80056bc:	3301      	adds	r3, #1
 80056be:	d003      	beq.n	80056c8 <_fwalk_sglue+0x38>
 80056c0:	4629      	mov	r1, r5
 80056c2:	4638      	mov	r0, r7
 80056c4:	47c0      	blx	r8
 80056c6:	4306      	orrs	r6, r0
 80056c8:	3568      	adds	r5, #104	@ 0x68
 80056ca:	e7e9      	b.n	80056a0 <_fwalk_sglue+0x10>

080056cc <__sread>:
 80056cc:	b510      	push	{r4, lr}
 80056ce:	460c      	mov	r4, r1
 80056d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056d4:	f000 f86c 	bl	80057b0 <_read_r>
 80056d8:	2800      	cmp	r0, #0
 80056da:	bfab      	itete	ge
 80056dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80056de:	89a3      	ldrhlt	r3, [r4, #12]
 80056e0:	181b      	addge	r3, r3, r0
 80056e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80056e6:	bfac      	ite	ge
 80056e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80056ea:	81a3      	strhlt	r3, [r4, #12]
 80056ec:	bd10      	pop	{r4, pc}

080056ee <__swrite>:
 80056ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056f2:	461f      	mov	r7, r3
 80056f4:	898b      	ldrh	r3, [r1, #12]
 80056f6:	05db      	lsls	r3, r3, #23
 80056f8:	4605      	mov	r5, r0
 80056fa:	460c      	mov	r4, r1
 80056fc:	4616      	mov	r6, r2
 80056fe:	d505      	bpl.n	800570c <__swrite+0x1e>
 8005700:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005704:	2302      	movs	r3, #2
 8005706:	2200      	movs	r2, #0
 8005708:	f000 f840 	bl	800578c <_lseek_r>
 800570c:	89a3      	ldrh	r3, [r4, #12]
 800570e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005712:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005716:	81a3      	strh	r3, [r4, #12]
 8005718:	4632      	mov	r2, r6
 800571a:	463b      	mov	r3, r7
 800571c:	4628      	mov	r0, r5
 800571e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005722:	f000 b857 	b.w	80057d4 <_write_r>

08005726 <__sseek>:
 8005726:	b510      	push	{r4, lr}
 8005728:	460c      	mov	r4, r1
 800572a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800572e:	f000 f82d 	bl	800578c <_lseek_r>
 8005732:	1c43      	adds	r3, r0, #1
 8005734:	89a3      	ldrh	r3, [r4, #12]
 8005736:	bf15      	itete	ne
 8005738:	6560      	strne	r0, [r4, #84]	@ 0x54
 800573a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800573e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005742:	81a3      	strheq	r3, [r4, #12]
 8005744:	bf18      	it	ne
 8005746:	81a3      	strhne	r3, [r4, #12]
 8005748:	bd10      	pop	{r4, pc}

0800574a <__sclose>:
 800574a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800574e:	f000 b80d 	b.w	800576c <_close_r>

08005752 <memset>:
 8005752:	4402      	add	r2, r0
 8005754:	4603      	mov	r3, r0
 8005756:	4293      	cmp	r3, r2
 8005758:	d100      	bne.n	800575c <memset+0xa>
 800575a:	4770      	bx	lr
 800575c:	f803 1b01 	strb.w	r1, [r3], #1
 8005760:	e7f9      	b.n	8005756 <memset+0x4>
	...

08005764 <_localeconv_r>:
 8005764:	4800      	ldr	r0, [pc, #0]	@ (8005768 <_localeconv_r+0x4>)
 8005766:	4770      	bx	lr
 8005768:	20000158 	.word	0x20000158

0800576c <_close_r>:
 800576c:	b538      	push	{r3, r4, r5, lr}
 800576e:	4d06      	ldr	r5, [pc, #24]	@ (8005788 <_close_r+0x1c>)
 8005770:	2300      	movs	r3, #0
 8005772:	4604      	mov	r4, r0
 8005774:	4608      	mov	r0, r1
 8005776:	602b      	str	r3, [r5, #0]
 8005778:	f7fc f867 	bl	800184a <_close>
 800577c:	1c43      	adds	r3, r0, #1
 800577e:	d102      	bne.n	8005786 <_close_r+0x1a>
 8005780:	682b      	ldr	r3, [r5, #0]
 8005782:	b103      	cbz	r3, 8005786 <_close_r+0x1a>
 8005784:	6023      	str	r3, [r4, #0]
 8005786:	bd38      	pop	{r3, r4, r5, pc}
 8005788:	200008c0 	.word	0x200008c0

0800578c <_lseek_r>:
 800578c:	b538      	push	{r3, r4, r5, lr}
 800578e:	4d07      	ldr	r5, [pc, #28]	@ (80057ac <_lseek_r+0x20>)
 8005790:	4604      	mov	r4, r0
 8005792:	4608      	mov	r0, r1
 8005794:	4611      	mov	r1, r2
 8005796:	2200      	movs	r2, #0
 8005798:	602a      	str	r2, [r5, #0]
 800579a:	461a      	mov	r2, r3
 800579c:	f7fc f87c 	bl	8001898 <_lseek>
 80057a0:	1c43      	adds	r3, r0, #1
 80057a2:	d102      	bne.n	80057aa <_lseek_r+0x1e>
 80057a4:	682b      	ldr	r3, [r5, #0]
 80057a6:	b103      	cbz	r3, 80057aa <_lseek_r+0x1e>
 80057a8:	6023      	str	r3, [r4, #0]
 80057aa:	bd38      	pop	{r3, r4, r5, pc}
 80057ac:	200008c0 	.word	0x200008c0

080057b0 <_read_r>:
 80057b0:	b538      	push	{r3, r4, r5, lr}
 80057b2:	4d07      	ldr	r5, [pc, #28]	@ (80057d0 <_read_r+0x20>)
 80057b4:	4604      	mov	r4, r0
 80057b6:	4608      	mov	r0, r1
 80057b8:	4611      	mov	r1, r2
 80057ba:	2200      	movs	r2, #0
 80057bc:	602a      	str	r2, [r5, #0]
 80057be:	461a      	mov	r2, r3
 80057c0:	f7fc f80a 	bl	80017d8 <_read>
 80057c4:	1c43      	adds	r3, r0, #1
 80057c6:	d102      	bne.n	80057ce <_read_r+0x1e>
 80057c8:	682b      	ldr	r3, [r5, #0]
 80057ca:	b103      	cbz	r3, 80057ce <_read_r+0x1e>
 80057cc:	6023      	str	r3, [r4, #0]
 80057ce:	bd38      	pop	{r3, r4, r5, pc}
 80057d0:	200008c0 	.word	0x200008c0

080057d4 <_write_r>:
 80057d4:	b538      	push	{r3, r4, r5, lr}
 80057d6:	4d07      	ldr	r5, [pc, #28]	@ (80057f4 <_write_r+0x20>)
 80057d8:	4604      	mov	r4, r0
 80057da:	4608      	mov	r0, r1
 80057dc:	4611      	mov	r1, r2
 80057de:	2200      	movs	r2, #0
 80057e0:	602a      	str	r2, [r5, #0]
 80057e2:	461a      	mov	r2, r3
 80057e4:	f7fc f815 	bl	8001812 <_write>
 80057e8:	1c43      	adds	r3, r0, #1
 80057ea:	d102      	bne.n	80057f2 <_write_r+0x1e>
 80057ec:	682b      	ldr	r3, [r5, #0]
 80057ee:	b103      	cbz	r3, 80057f2 <_write_r+0x1e>
 80057f0:	6023      	str	r3, [r4, #0]
 80057f2:	bd38      	pop	{r3, r4, r5, pc}
 80057f4:	200008c0 	.word	0x200008c0

080057f8 <__errno>:
 80057f8:	4b01      	ldr	r3, [pc, #4]	@ (8005800 <__errno+0x8>)
 80057fa:	6818      	ldr	r0, [r3, #0]
 80057fc:	4770      	bx	lr
 80057fe:	bf00      	nop
 8005800:	20000018 	.word	0x20000018

08005804 <__libc_init_array>:
 8005804:	b570      	push	{r4, r5, r6, lr}
 8005806:	4d0d      	ldr	r5, [pc, #52]	@ (800583c <__libc_init_array+0x38>)
 8005808:	4c0d      	ldr	r4, [pc, #52]	@ (8005840 <__libc_init_array+0x3c>)
 800580a:	1b64      	subs	r4, r4, r5
 800580c:	10a4      	asrs	r4, r4, #2
 800580e:	2600      	movs	r6, #0
 8005810:	42a6      	cmp	r6, r4
 8005812:	d109      	bne.n	8005828 <__libc_init_array+0x24>
 8005814:	4d0b      	ldr	r5, [pc, #44]	@ (8005844 <__libc_init_array+0x40>)
 8005816:	4c0c      	ldr	r4, [pc, #48]	@ (8005848 <__libc_init_array+0x44>)
 8005818:	f001 fec2 	bl	80075a0 <_init>
 800581c:	1b64      	subs	r4, r4, r5
 800581e:	10a4      	asrs	r4, r4, #2
 8005820:	2600      	movs	r6, #0
 8005822:	42a6      	cmp	r6, r4
 8005824:	d105      	bne.n	8005832 <__libc_init_array+0x2e>
 8005826:	bd70      	pop	{r4, r5, r6, pc}
 8005828:	f855 3b04 	ldr.w	r3, [r5], #4
 800582c:	4798      	blx	r3
 800582e:	3601      	adds	r6, #1
 8005830:	e7ee      	b.n	8005810 <__libc_init_array+0xc>
 8005832:	f855 3b04 	ldr.w	r3, [r5], #4
 8005836:	4798      	blx	r3
 8005838:	3601      	adds	r6, #1
 800583a:	e7f2      	b.n	8005822 <__libc_init_array+0x1e>
 800583c:	0800794c 	.word	0x0800794c
 8005840:	0800794c 	.word	0x0800794c
 8005844:	0800794c 	.word	0x0800794c
 8005848:	08007950 	.word	0x08007950

0800584c <__retarget_lock_init_recursive>:
 800584c:	4770      	bx	lr

0800584e <__retarget_lock_acquire_recursive>:
 800584e:	4770      	bx	lr

08005850 <__retarget_lock_release_recursive>:
 8005850:	4770      	bx	lr

08005852 <quorem>:
 8005852:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005856:	6903      	ldr	r3, [r0, #16]
 8005858:	690c      	ldr	r4, [r1, #16]
 800585a:	42a3      	cmp	r3, r4
 800585c:	4607      	mov	r7, r0
 800585e:	db7e      	blt.n	800595e <quorem+0x10c>
 8005860:	3c01      	subs	r4, #1
 8005862:	f101 0814 	add.w	r8, r1, #20
 8005866:	00a3      	lsls	r3, r4, #2
 8005868:	f100 0514 	add.w	r5, r0, #20
 800586c:	9300      	str	r3, [sp, #0]
 800586e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005872:	9301      	str	r3, [sp, #4]
 8005874:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005878:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800587c:	3301      	adds	r3, #1
 800587e:	429a      	cmp	r2, r3
 8005880:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005884:	fbb2 f6f3 	udiv	r6, r2, r3
 8005888:	d32e      	bcc.n	80058e8 <quorem+0x96>
 800588a:	f04f 0a00 	mov.w	sl, #0
 800588e:	46c4      	mov	ip, r8
 8005890:	46ae      	mov	lr, r5
 8005892:	46d3      	mov	fp, sl
 8005894:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005898:	b298      	uxth	r0, r3
 800589a:	fb06 a000 	mla	r0, r6, r0, sl
 800589e:	0c02      	lsrs	r2, r0, #16
 80058a0:	0c1b      	lsrs	r3, r3, #16
 80058a2:	fb06 2303 	mla	r3, r6, r3, r2
 80058a6:	f8de 2000 	ldr.w	r2, [lr]
 80058aa:	b280      	uxth	r0, r0
 80058ac:	b292      	uxth	r2, r2
 80058ae:	1a12      	subs	r2, r2, r0
 80058b0:	445a      	add	r2, fp
 80058b2:	f8de 0000 	ldr.w	r0, [lr]
 80058b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80058c0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80058c4:	b292      	uxth	r2, r2
 80058c6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80058ca:	45e1      	cmp	r9, ip
 80058cc:	f84e 2b04 	str.w	r2, [lr], #4
 80058d0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80058d4:	d2de      	bcs.n	8005894 <quorem+0x42>
 80058d6:	9b00      	ldr	r3, [sp, #0]
 80058d8:	58eb      	ldr	r3, [r5, r3]
 80058da:	b92b      	cbnz	r3, 80058e8 <quorem+0x96>
 80058dc:	9b01      	ldr	r3, [sp, #4]
 80058de:	3b04      	subs	r3, #4
 80058e0:	429d      	cmp	r5, r3
 80058e2:	461a      	mov	r2, r3
 80058e4:	d32f      	bcc.n	8005946 <quorem+0xf4>
 80058e6:	613c      	str	r4, [r7, #16]
 80058e8:	4638      	mov	r0, r7
 80058ea:	f001 f97f 	bl	8006bec <__mcmp>
 80058ee:	2800      	cmp	r0, #0
 80058f0:	db25      	blt.n	800593e <quorem+0xec>
 80058f2:	4629      	mov	r1, r5
 80058f4:	2000      	movs	r0, #0
 80058f6:	f858 2b04 	ldr.w	r2, [r8], #4
 80058fa:	f8d1 c000 	ldr.w	ip, [r1]
 80058fe:	fa1f fe82 	uxth.w	lr, r2
 8005902:	fa1f f38c 	uxth.w	r3, ip
 8005906:	eba3 030e 	sub.w	r3, r3, lr
 800590a:	4403      	add	r3, r0
 800590c:	0c12      	lsrs	r2, r2, #16
 800590e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005912:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005916:	b29b      	uxth	r3, r3
 8005918:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800591c:	45c1      	cmp	r9, r8
 800591e:	f841 3b04 	str.w	r3, [r1], #4
 8005922:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005926:	d2e6      	bcs.n	80058f6 <quorem+0xa4>
 8005928:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800592c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005930:	b922      	cbnz	r2, 800593c <quorem+0xea>
 8005932:	3b04      	subs	r3, #4
 8005934:	429d      	cmp	r5, r3
 8005936:	461a      	mov	r2, r3
 8005938:	d30b      	bcc.n	8005952 <quorem+0x100>
 800593a:	613c      	str	r4, [r7, #16]
 800593c:	3601      	adds	r6, #1
 800593e:	4630      	mov	r0, r6
 8005940:	b003      	add	sp, #12
 8005942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005946:	6812      	ldr	r2, [r2, #0]
 8005948:	3b04      	subs	r3, #4
 800594a:	2a00      	cmp	r2, #0
 800594c:	d1cb      	bne.n	80058e6 <quorem+0x94>
 800594e:	3c01      	subs	r4, #1
 8005950:	e7c6      	b.n	80058e0 <quorem+0x8e>
 8005952:	6812      	ldr	r2, [r2, #0]
 8005954:	3b04      	subs	r3, #4
 8005956:	2a00      	cmp	r2, #0
 8005958:	d1ef      	bne.n	800593a <quorem+0xe8>
 800595a:	3c01      	subs	r4, #1
 800595c:	e7ea      	b.n	8005934 <quorem+0xe2>
 800595e:	2000      	movs	r0, #0
 8005960:	e7ee      	b.n	8005940 <quorem+0xee>
 8005962:	0000      	movs	r0, r0
 8005964:	0000      	movs	r0, r0
	...

08005968 <_dtoa_r>:
 8005968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800596c:	69c7      	ldr	r7, [r0, #28]
 800596e:	b097      	sub	sp, #92	@ 0x5c
 8005970:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005974:	ec55 4b10 	vmov	r4, r5, d0
 8005978:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800597a:	9107      	str	r1, [sp, #28]
 800597c:	4681      	mov	r9, r0
 800597e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005980:	9311      	str	r3, [sp, #68]	@ 0x44
 8005982:	b97f      	cbnz	r7, 80059a4 <_dtoa_r+0x3c>
 8005984:	2010      	movs	r0, #16
 8005986:	f000 fe09 	bl	800659c <malloc>
 800598a:	4602      	mov	r2, r0
 800598c:	f8c9 001c 	str.w	r0, [r9, #28]
 8005990:	b920      	cbnz	r0, 800599c <_dtoa_r+0x34>
 8005992:	4ba9      	ldr	r3, [pc, #676]	@ (8005c38 <_dtoa_r+0x2d0>)
 8005994:	21ef      	movs	r1, #239	@ 0xef
 8005996:	48a9      	ldr	r0, [pc, #676]	@ (8005c3c <_dtoa_r+0x2d4>)
 8005998:	f001 fafa 	bl	8006f90 <__assert_func>
 800599c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80059a0:	6007      	str	r7, [r0, #0]
 80059a2:	60c7      	str	r7, [r0, #12]
 80059a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80059a8:	6819      	ldr	r1, [r3, #0]
 80059aa:	b159      	cbz	r1, 80059c4 <_dtoa_r+0x5c>
 80059ac:	685a      	ldr	r2, [r3, #4]
 80059ae:	604a      	str	r2, [r1, #4]
 80059b0:	2301      	movs	r3, #1
 80059b2:	4093      	lsls	r3, r2
 80059b4:	608b      	str	r3, [r1, #8]
 80059b6:	4648      	mov	r0, r9
 80059b8:	f000 fee6 	bl	8006788 <_Bfree>
 80059bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80059c0:	2200      	movs	r2, #0
 80059c2:	601a      	str	r2, [r3, #0]
 80059c4:	1e2b      	subs	r3, r5, #0
 80059c6:	bfb9      	ittee	lt
 80059c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80059cc:	9305      	strlt	r3, [sp, #20]
 80059ce:	2300      	movge	r3, #0
 80059d0:	6033      	strge	r3, [r6, #0]
 80059d2:	9f05      	ldr	r7, [sp, #20]
 80059d4:	4b9a      	ldr	r3, [pc, #616]	@ (8005c40 <_dtoa_r+0x2d8>)
 80059d6:	bfbc      	itt	lt
 80059d8:	2201      	movlt	r2, #1
 80059da:	6032      	strlt	r2, [r6, #0]
 80059dc:	43bb      	bics	r3, r7
 80059de:	d112      	bne.n	8005a06 <_dtoa_r+0x9e>
 80059e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80059e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80059e6:	6013      	str	r3, [r2, #0]
 80059e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80059ec:	4323      	orrs	r3, r4
 80059ee:	f000 855a 	beq.w	80064a6 <_dtoa_r+0xb3e>
 80059f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80059f4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005c54 <_dtoa_r+0x2ec>
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	f000 855c 	beq.w	80064b6 <_dtoa_r+0xb4e>
 80059fe:	f10a 0303 	add.w	r3, sl, #3
 8005a02:	f000 bd56 	b.w	80064b2 <_dtoa_r+0xb4a>
 8005a06:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	ec51 0b17 	vmov	r0, r1, d7
 8005a10:	2300      	movs	r3, #0
 8005a12:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005a16:	f7fb f877 	bl	8000b08 <__aeabi_dcmpeq>
 8005a1a:	4680      	mov	r8, r0
 8005a1c:	b158      	cbz	r0, 8005a36 <_dtoa_r+0xce>
 8005a1e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005a20:	2301      	movs	r3, #1
 8005a22:	6013      	str	r3, [r2, #0]
 8005a24:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005a26:	b113      	cbz	r3, 8005a2e <_dtoa_r+0xc6>
 8005a28:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005a2a:	4b86      	ldr	r3, [pc, #536]	@ (8005c44 <_dtoa_r+0x2dc>)
 8005a2c:	6013      	str	r3, [r2, #0]
 8005a2e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005c58 <_dtoa_r+0x2f0>
 8005a32:	f000 bd40 	b.w	80064b6 <_dtoa_r+0xb4e>
 8005a36:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005a3a:	aa14      	add	r2, sp, #80	@ 0x50
 8005a3c:	a915      	add	r1, sp, #84	@ 0x54
 8005a3e:	4648      	mov	r0, r9
 8005a40:	f001 f984 	bl	8006d4c <__d2b>
 8005a44:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005a48:	9002      	str	r0, [sp, #8]
 8005a4a:	2e00      	cmp	r6, #0
 8005a4c:	d078      	beq.n	8005b40 <_dtoa_r+0x1d8>
 8005a4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a50:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005a54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005a5c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005a60:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005a64:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005a68:	4619      	mov	r1, r3
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	4b76      	ldr	r3, [pc, #472]	@ (8005c48 <_dtoa_r+0x2e0>)
 8005a6e:	f7fa fc2b 	bl	80002c8 <__aeabi_dsub>
 8005a72:	a36b      	add	r3, pc, #428	@ (adr r3, 8005c20 <_dtoa_r+0x2b8>)
 8005a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a78:	f7fa fdde 	bl	8000638 <__aeabi_dmul>
 8005a7c:	a36a      	add	r3, pc, #424	@ (adr r3, 8005c28 <_dtoa_r+0x2c0>)
 8005a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a82:	f7fa fc23 	bl	80002cc <__adddf3>
 8005a86:	4604      	mov	r4, r0
 8005a88:	4630      	mov	r0, r6
 8005a8a:	460d      	mov	r5, r1
 8005a8c:	f7fa fd6a 	bl	8000564 <__aeabi_i2d>
 8005a90:	a367      	add	r3, pc, #412	@ (adr r3, 8005c30 <_dtoa_r+0x2c8>)
 8005a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a96:	f7fa fdcf 	bl	8000638 <__aeabi_dmul>
 8005a9a:	4602      	mov	r2, r0
 8005a9c:	460b      	mov	r3, r1
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	4629      	mov	r1, r5
 8005aa2:	f7fa fc13 	bl	80002cc <__adddf3>
 8005aa6:	4604      	mov	r4, r0
 8005aa8:	460d      	mov	r5, r1
 8005aaa:	f7fb f875 	bl	8000b98 <__aeabi_d2iz>
 8005aae:	2200      	movs	r2, #0
 8005ab0:	4607      	mov	r7, r0
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	4620      	mov	r0, r4
 8005ab6:	4629      	mov	r1, r5
 8005ab8:	f7fb f830 	bl	8000b1c <__aeabi_dcmplt>
 8005abc:	b140      	cbz	r0, 8005ad0 <_dtoa_r+0x168>
 8005abe:	4638      	mov	r0, r7
 8005ac0:	f7fa fd50 	bl	8000564 <__aeabi_i2d>
 8005ac4:	4622      	mov	r2, r4
 8005ac6:	462b      	mov	r3, r5
 8005ac8:	f7fb f81e 	bl	8000b08 <__aeabi_dcmpeq>
 8005acc:	b900      	cbnz	r0, 8005ad0 <_dtoa_r+0x168>
 8005ace:	3f01      	subs	r7, #1
 8005ad0:	2f16      	cmp	r7, #22
 8005ad2:	d852      	bhi.n	8005b7a <_dtoa_r+0x212>
 8005ad4:	4b5d      	ldr	r3, [pc, #372]	@ (8005c4c <_dtoa_r+0x2e4>)
 8005ad6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ade:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005ae2:	f7fb f81b 	bl	8000b1c <__aeabi_dcmplt>
 8005ae6:	2800      	cmp	r0, #0
 8005ae8:	d049      	beq.n	8005b7e <_dtoa_r+0x216>
 8005aea:	3f01      	subs	r7, #1
 8005aec:	2300      	movs	r3, #0
 8005aee:	9310      	str	r3, [sp, #64]	@ 0x40
 8005af0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005af2:	1b9b      	subs	r3, r3, r6
 8005af4:	1e5a      	subs	r2, r3, #1
 8005af6:	bf45      	ittet	mi
 8005af8:	f1c3 0301 	rsbmi	r3, r3, #1
 8005afc:	9300      	strmi	r3, [sp, #0]
 8005afe:	2300      	movpl	r3, #0
 8005b00:	2300      	movmi	r3, #0
 8005b02:	9206      	str	r2, [sp, #24]
 8005b04:	bf54      	ite	pl
 8005b06:	9300      	strpl	r3, [sp, #0]
 8005b08:	9306      	strmi	r3, [sp, #24]
 8005b0a:	2f00      	cmp	r7, #0
 8005b0c:	db39      	blt.n	8005b82 <_dtoa_r+0x21a>
 8005b0e:	9b06      	ldr	r3, [sp, #24]
 8005b10:	970d      	str	r7, [sp, #52]	@ 0x34
 8005b12:	443b      	add	r3, r7
 8005b14:	9306      	str	r3, [sp, #24]
 8005b16:	2300      	movs	r3, #0
 8005b18:	9308      	str	r3, [sp, #32]
 8005b1a:	9b07      	ldr	r3, [sp, #28]
 8005b1c:	2b09      	cmp	r3, #9
 8005b1e:	d863      	bhi.n	8005be8 <_dtoa_r+0x280>
 8005b20:	2b05      	cmp	r3, #5
 8005b22:	bfc4      	itt	gt
 8005b24:	3b04      	subgt	r3, #4
 8005b26:	9307      	strgt	r3, [sp, #28]
 8005b28:	9b07      	ldr	r3, [sp, #28]
 8005b2a:	f1a3 0302 	sub.w	r3, r3, #2
 8005b2e:	bfcc      	ite	gt
 8005b30:	2400      	movgt	r4, #0
 8005b32:	2401      	movle	r4, #1
 8005b34:	2b03      	cmp	r3, #3
 8005b36:	d863      	bhi.n	8005c00 <_dtoa_r+0x298>
 8005b38:	e8df f003 	tbb	[pc, r3]
 8005b3c:	2b375452 	.word	0x2b375452
 8005b40:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005b44:	441e      	add	r6, r3
 8005b46:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005b4a:	2b20      	cmp	r3, #32
 8005b4c:	bfc1      	itttt	gt
 8005b4e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005b52:	409f      	lslgt	r7, r3
 8005b54:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005b58:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005b5c:	bfd6      	itet	le
 8005b5e:	f1c3 0320 	rsble	r3, r3, #32
 8005b62:	ea47 0003 	orrgt.w	r0, r7, r3
 8005b66:	fa04 f003 	lslle.w	r0, r4, r3
 8005b6a:	f7fa fceb 	bl	8000544 <__aeabi_ui2d>
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005b74:	3e01      	subs	r6, #1
 8005b76:	9212      	str	r2, [sp, #72]	@ 0x48
 8005b78:	e776      	b.n	8005a68 <_dtoa_r+0x100>
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e7b7      	b.n	8005aee <_dtoa_r+0x186>
 8005b7e:	9010      	str	r0, [sp, #64]	@ 0x40
 8005b80:	e7b6      	b.n	8005af0 <_dtoa_r+0x188>
 8005b82:	9b00      	ldr	r3, [sp, #0]
 8005b84:	1bdb      	subs	r3, r3, r7
 8005b86:	9300      	str	r3, [sp, #0]
 8005b88:	427b      	negs	r3, r7
 8005b8a:	9308      	str	r3, [sp, #32]
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	930d      	str	r3, [sp, #52]	@ 0x34
 8005b90:	e7c3      	b.n	8005b1a <_dtoa_r+0x1b2>
 8005b92:	2301      	movs	r3, #1
 8005b94:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b98:	eb07 0b03 	add.w	fp, r7, r3
 8005b9c:	f10b 0301 	add.w	r3, fp, #1
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	9303      	str	r3, [sp, #12]
 8005ba4:	bfb8      	it	lt
 8005ba6:	2301      	movlt	r3, #1
 8005ba8:	e006      	b.n	8005bb8 <_dtoa_r+0x250>
 8005baa:	2301      	movs	r3, #1
 8005bac:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	dd28      	ble.n	8005c06 <_dtoa_r+0x29e>
 8005bb4:	469b      	mov	fp, r3
 8005bb6:	9303      	str	r3, [sp, #12]
 8005bb8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005bbc:	2100      	movs	r1, #0
 8005bbe:	2204      	movs	r2, #4
 8005bc0:	f102 0514 	add.w	r5, r2, #20
 8005bc4:	429d      	cmp	r5, r3
 8005bc6:	d926      	bls.n	8005c16 <_dtoa_r+0x2ae>
 8005bc8:	6041      	str	r1, [r0, #4]
 8005bca:	4648      	mov	r0, r9
 8005bcc:	f000 fd9c 	bl	8006708 <_Balloc>
 8005bd0:	4682      	mov	sl, r0
 8005bd2:	2800      	cmp	r0, #0
 8005bd4:	d142      	bne.n	8005c5c <_dtoa_r+0x2f4>
 8005bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8005c50 <_dtoa_r+0x2e8>)
 8005bd8:	4602      	mov	r2, r0
 8005bda:	f240 11af 	movw	r1, #431	@ 0x1af
 8005bde:	e6da      	b.n	8005996 <_dtoa_r+0x2e>
 8005be0:	2300      	movs	r3, #0
 8005be2:	e7e3      	b.n	8005bac <_dtoa_r+0x244>
 8005be4:	2300      	movs	r3, #0
 8005be6:	e7d5      	b.n	8005b94 <_dtoa_r+0x22c>
 8005be8:	2401      	movs	r4, #1
 8005bea:	2300      	movs	r3, #0
 8005bec:	9307      	str	r3, [sp, #28]
 8005bee:	9409      	str	r4, [sp, #36]	@ 0x24
 8005bf0:	f04f 3bff 	mov.w	fp, #4294967295
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f8cd b00c 	str.w	fp, [sp, #12]
 8005bfa:	2312      	movs	r3, #18
 8005bfc:	920c      	str	r2, [sp, #48]	@ 0x30
 8005bfe:	e7db      	b.n	8005bb8 <_dtoa_r+0x250>
 8005c00:	2301      	movs	r3, #1
 8005c02:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c04:	e7f4      	b.n	8005bf0 <_dtoa_r+0x288>
 8005c06:	f04f 0b01 	mov.w	fp, #1
 8005c0a:	f8cd b00c 	str.w	fp, [sp, #12]
 8005c0e:	465b      	mov	r3, fp
 8005c10:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8005c14:	e7d0      	b.n	8005bb8 <_dtoa_r+0x250>
 8005c16:	3101      	adds	r1, #1
 8005c18:	0052      	lsls	r2, r2, #1
 8005c1a:	e7d1      	b.n	8005bc0 <_dtoa_r+0x258>
 8005c1c:	f3af 8000 	nop.w
 8005c20:	636f4361 	.word	0x636f4361
 8005c24:	3fd287a7 	.word	0x3fd287a7
 8005c28:	8b60c8b3 	.word	0x8b60c8b3
 8005c2c:	3fc68a28 	.word	0x3fc68a28
 8005c30:	509f79fb 	.word	0x509f79fb
 8005c34:	3fd34413 	.word	0x3fd34413
 8005c38:	08007611 	.word	0x08007611
 8005c3c:	08007628 	.word	0x08007628
 8005c40:	7ff00000 	.word	0x7ff00000
 8005c44:	080075e1 	.word	0x080075e1
 8005c48:	3ff80000 	.word	0x3ff80000
 8005c4c:	08007778 	.word	0x08007778
 8005c50:	08007680 	.word	0x08007680
 8005c54:	0800760d 	.word	0x0800760d
 8005c58:	080075e0 	.word	0x080075e0
 8005c5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005c60:	6018      	str	r0, [r3, #0]
 8005c62:	9b03      	ldr	r3, [sp, #12]
 8005c64:	2b0e      	cmp	r3, #14
 8005c66:	f200 80a1 	bhi.w	8005dac <_dtoa_r+0x444>
 8005c6a:	2c00      	cmp	r4, #0
 8005c6c:	f000 809e 	beq.w	8005dac <_dtoa_r+0x444>
 8005c70:	2f00      	cmp	r7, #0
 8005c72:	dd33      	ble.n	8005cdc <_dtoa_r+0x374>
 8005c74:	4b9c      	ldr	r3, [pc, #624]	@ (8005ee8 <_dtoa_r+0x580>)
 8005c76:	f007 020f 	and.w	r2, r7, #15
 8005c7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c7e:	ed93 7b00 	vldr	d7, [r3]
 8005c82:	05f8      	lsls	r0, r7, #23
 8005c84:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005c88:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005c8c:	d516      	bpl.n	8005cbc <_dtoa_r+0x354>
 8005c8e:	4b97      	ldr	r3, [pc, #604]	@ (8005eec <_dtoa_r+0x584>)
 8005c90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005c94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005c98:	f7fa fdf8 	bl	800088c <__aeabi_ddiv>
 8005c9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ca0:	f004 040f 	and.w	r4, r4, #15
 8005ca4:	2603      	movs	r6, #3
 8005ca6:	4d91      	ldr	r5, [pc, #580]	@ (8005eec <_dtoa_r+0x584>)
 8005ca8:	b954      	cbnz	r4, 8005cc0 <_dtoa_r+0x358>
 8005caa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005cae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cb2:	f7fa fdeb 	bl	800088c <__aeabi_ddiv>
 8005cb6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cba:	e028      	b.n	8005d0e <_dtoa_r+0x3a6>
 8005cbc:	2602      	movs	r6, #2
 8005cbe:	e7f2      	b.n	8005ca6 <_dtoa_r+0x33e>
 8005cc0:	07e1      	lsls	r1, r4, #31
 8005cc2:	d508      	bpl.n	8005cd6 <_dtoa_r+0x36e>
 8005cc4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005cc8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005ccc:	f7fa fcb4 	bl	8000638 <__aeabi_dmul>
 8005cd0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005cd4:	3601      	adds	r6, #1
 8005cd6:	1064      	asrs	r4, r4, #1
 8005cd8:	3508      	adds	r5, #8
 8005cda:	e7e5      	b.n	8005ca8 <_dtoa_r+0x340>
 8005cdc:	f000 80af 	beq.w	8005e3e <_dtoa_r+0x4d6>
 8005ce0:	427c      	negs	r4, r7
 8005ce2:	4b81      	ldr	r3, [pc, #516]	@ (8005ee8 <_dtoa_r+0x580>)
 8005ce4:	4d81      	ldr	r5, [pc, #516]	@ (8005eec <_dtoa_r+0x584>)
 8005ce6:	f004 020f 	and.w	r2, r4, #15
 8005cea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cf2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005cf6:	f7fa fc9f 	bl	8000638 <__aeabi_dmul>
 8005cfa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cfe:	1124      	asrs	r4, r4, #4
 8005d00:	2300      	movs	r3, #0
 8005d02:	2602      	movs	r6, #2
 8005d04:	2c00      	cmp	r4, #0
 8005d06:	f040 808f 	bne.w	8005e28 <_dtoa_r+0x4c0>
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d1d3      	bne.n	8005cb6 <_dtoa_r+0x34e>
 8005d0e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005d10:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	f000 8094 	beq.w	8005e42 <_dtoa_r+0x4da>
 8005d1a:	4b75      	ldr	r3, [pc, #468]	@ (8005ef0 <_dtoa_r+0x588>)
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	4620      	mov	r0, r4
 8005d20:	4629      	mov	r1, r5
 8005d22:	f7fa fefb 	bl	8000b1c <__aeabi_dcmplt>
 8005d26:	2800      	cmp	r0, #0
 8005d28:	f000 808b 	beq.w	8005e42 <_dtoa_r+0x4da>
 8005d2c:	9b03      	ldr	r3, [sp, #12]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	f000 8087 	beq.w	8005e42 <_dtoa_r+0x4da>
 8005d34:	f1bb 0f00 	cmp.w	fp, #0
 8005d38:	dd34      	ble.n	8005da4 <_dtoa_r+0x43c>
 8005d3a:	4620      	mov	r0, r4
 8005d3c:	4b6d      	ldr	r3, [pc, #436]	@ (8005ef4 <_dtoa_r+0x58c>)
 8005d3e:	2200      	movs	r2, #0
 8005d40:	4629      	mov	r1, r5
 8005d42:	f7fa fc79 	bl	8000638 <__aeabi_dmul>
 8005d46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d4a:	f107 38ff 	add.w	r8, r7, #4294967295
 8005d4e:	3601      	adds	r6, #1
 8005d50:	465c      	mov	r4, fp
 8005d52:	4630      	mov	r0, r6
 8005d54:	f7fa fc06 	bl	8000564 <__aeabi_i2d>
 8005d58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d5c:	f7fa fc6c 	bl	8000638 <__aeabi_dmul>
 8005d60:	4b65      	ldr	r3, [pc, #404]	@ (8005ef8 <_dtoa_r+0x590>)
 8005d62:	2200      	movs	r2, #0
 8005d64:	f7fa fab2 	bl	80002cc <__adddf3>
 8005d68:	4605      	mov	r5, r0
 8005d6a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005d6e:	2c00      	cmp	r4, #0
 8005d70:	d16a      	bne.n	8005e48 <_dtoa_r+0x4e0>
 8005d72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d76:	4b61      	ldr	r3, [pc, #388]	@ (8005efc <_dtoa_r+0x594>)
 8005d78:	2200      	movs	r2, #0
 8005d7a:	f7fa faa5 	bl	80002c8 <__aeabi_dsub>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	460b      	mov	r3, r1
 8005d82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005d86:	462a      	mov	r2, r5
 8005d88:	4633      	mov	r3, r6
 8005d8a:	f7fa fee5 	bl	8000b58 <__aeabi_dcmpgt>
 8005d8e:	2800      	cmp	r0, #0
 8005d90:	f040 8298 	bne.w	80062c4 <_dtoa_r+0x95c>
 8005d94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d98:	462a      	mov	r2, r5
 8005d9a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005d9e:	f7fa febd 	bl	8000b1c <__aeabi_dcmplt>
 8005da2:	bb38      	cbnz	r0, 8005df4 <_dtoa_r+0x48c>
 8005da4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005da8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005dac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	f2c0 8157 	blt.w	8006062 <_dtoa_r+0x6fa>
 8005db4:	2f0e      	cmp	r7, #14
 8005db6:	f300 8154 	bgt.w	8006062 <_dtoa_r+0x6fa>
 8005dba:	4b4b      	ldr	r3, [pc, #300]	@ (8005ee8 <_dtoa_r+0x580>)
 8005dbc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005dc0:	ed93 7b00 	vldr	d7, [r3]
 8005dc4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	ed8d 7b00 	vstr	d7, [sp]
 8005dcc:	f280 80e5 	bge.w	8005f9a <_dtoa_r+0x632>
 8005dd0:	9b03      	ldr	r3, [sp, #12]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f300 80e1 	bgt.w	8005f9a <_dtoa_r+0x632>
 8005dd8:	d10c      	bne.n	8005df4 <_dtoa_r+0x48c>
 8005dda:	4b48      	ldr	r3, [pc, #288]	@ (8005efc <_dtoa_r+0x594>)
 8005ddc:	2200      	movs	r2, #0
 8005dde:	ec51 0b17 	vmov	r0, r1, d7
 8005de2:	f7fa fc29 	bl	8000638 <__aeabi_dmul>
 8005de6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dea:	f7fa feab 	bl	8000b44 <__aeabi_dcmpge>
 8005dee:	2800      	cmp	r0, #0
 8005df0:	f000 8266 	beq.w	80062c0 <_dtoa_r+0x958>
 8005df4:	2400      	movs	r4, #0
 8005df6:	4625      	mov	r5, r4
 8005df8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005dfa:	4656      	mov	r6, sl
 8005dfc:	ea6f 0803 	mvn.w	r8, r3
 8005e00:	2700      	movs	r7, #0
 8005e02:	4621      	mov	r1, r4
 8005e04:	4648      	mov	r0, r9
 8005e06:	f000 fcbf 	bl	8006788 <_Bfree>
 8005e0a:	2d00      	cmp	r5, #0
 8005e0c:	f000 80bd 	beq.w	8005f8a <_dtoa_r+0x622>
 8005e10:	b12f      	cbz	r7, 8005e1e <_dtoa_r+0x4b6>
 8005e12:	42af      	cmp	r7, r5
 8005e14:	d003      	beq.n	8005e1e <_dtoa_r+0x4b6>
 8005e16:	4639      	mov	r1, r7
 8005e18:	4648      	mov	r0, r9
 8005e1a:	f000 fcb5 	bl	8006788 <_Bfree>
 8005e1e:	4629      	mov	r1, r5
 8005e20:	4648      	mov	r0, r9
 8005e22:	f000 fcb1 	bl	8006788 <_Bfree>
 8005e26:	e0b0      	b.n	8005f8a <_dtoa_r+0x622>
 8005e28:	07e2      	lsls	r2, r4, #31
 8005e2a:	d505      	bpl.n	8005e38 <_dtoa_r+0x4d0>
 8005e2c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005e30:	f7fa fc02 	bl	8000638 <__aeabi_dmul>
 8005e34:	3601      	adds	r6, #1
 8005e36:	2301      	movs	r3, #1
 8005e38:	1064      	asrs	r4, r4, #1
 8005e3a:	3508      	adds	r5, #8
 8005e3c:	e762      	b.n	8005d04 <_dtoa_r+0x39c>
 8005e3e:	2602      	movs	r6, #2
 8005e40:	e765      	b.n	8005d0e <_dtoa_r+0x3a6>
 8005e42:	9c03      	ldr	r4, [sp, #12]
 8005e44:	46b8      	mov	r8, r7
 8005e46:	e784      	b.n	8005d52 <_dtoa_r+0x3ea>
 8005e48:	4b27      	ldr	r3, [pc, #156]	@ (8005ee8 <_dtoa_r+0x580>)
 8005e4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005e4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005e50:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005e54:	4454      	add	r4, sl
 8005e56:	2900      	cmp	r1, #0
 8005e58:	d054      	beq.n	8005f04 <_dtoa_r+0x59c>
 8005e5a:	4929      	ldr	r1, [pc, #164]	@ (8005f00 <_dtoa_r+0x598>)
 8005e5c:	2000      	movs	r0, #0
 8005e5e:	f7fa fd15 	bl	800088c <__aeabi_ddiv>
 8005e62:	4633      	mov	r3, r6
 8005e64:	462a      	mov	r2, r5
 8005e66:	f7fa fa2f 	bl	80002c8 <__aeabi_dsub>
 8005e6a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005e6e:	4656      	mov	r6, sl
 8005e70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e74:	f7fa fe90 	bl	8000b98 <__aeabi_d2iz>
 8005e78:	4605      	mov	r5, r0
 8005e7a:	f7fa fb73 	bl	8000564 <__aeabi_i2d>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	460b      	mov	r3, r1
 8005e82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e86:	f7fa fa1f 	bl	80002c8 <__aeabi_dsub>
 8005e8a:	3530      	adds	r5, #48	@ 0x30
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	460b      	mov	r3, r1
 8005e90:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005e94:	f806 5b01 	strb.w	r5, [r6], #1
 8005e98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005e9c:	f7fa fe3e 	bl	8000b1c <__aeabi_dcmplt>
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	d172      	bne.n	8005f8a <_dtoa_r+0x622>
 8005ea4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ea8:	4911      	ldr	r1, [pc, #68]	@ (8005ef0 <_dtoa_r+0x588>)
 8005eaa:	2000      	movs	r0, #0
 8005eac:	f7fa fa0c 	bl	80002c8 <__aeabi_dsub>
 8005eb0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005eb4:	f7fa fe32 	bl	8000b1c <__aeabi_dcmplt>
 8005eb8:	2800      	cmp	r0, #0
 8005eba:	f040 80b4 	bne.w	8006026 <_dtoa_r+0x6be>
 8005ebe:	42a6      	cmp	r6, r4
 8005ec0:	f43f af70 	beq.w	8005da4 <_dtoa_r+0x43c>
 8005ec4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8005ef4 <_dtoa_r+0x58c>)
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f7fa fbb4 	bl	8000638 <__aeabi_dmul>
 8005ed0:	4b08      	ldr	r3, [pc, #32]	@ (8005ef4 <_dtoa_r+0x58c>)
 8005ed2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005edc:	f7fa fbac 	bl	8000638 <__aeabi_dmul>
 8005ee0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ee4:	e7c4      	b.n	8005e70 <_dtoa_r+0x508>
 8005ee6:	bf00      	nop
 8005ee8:	08007778 	.word	0x08007778
 8005eec:	08007750 	.word	0x08007750
 8005ef0:	3ff00000 	.word	0x3ff00000
 8005ef4:	40240000 	.word	0x40240000
 8005ef8:	401c0000 	.word	0x401c0000
 8005efc:	40140000 	.word	0x40140000
 8005f00:	3fe00000 	.word	0x3fe00000
 8005f04:	4631      	mov	r1, r6
 8005f06:	4628      	mov	r0, r5
 8005f08:	f7fa fb96 	bl	8000638 <__aeabi_dmul>
 8005f0c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005f10:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005f12:	4656      	mov	r6, sl
 8005f14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f18:	f7fa fe3e 	bl	8000b98 <__aeabi_d2iz>
 8005f1c:	4605      	mov	r5, r0
 8005f1e:	f7fa fb21 	bl	8000564 <__aeabi_i2d>
 8005f22:	4602      	mov	r2, r0
 8005f24:	460b      	mov	r3, r1
 8005f26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f2a:	f7fa f9cd 	bl	80002c8 <__aeabi_dsub>
 8005f2e:	3530      	adds	r5, #48	@ 0x30
 8005f30:	f806 5b01 	strb.w	r5, [r6], #1
 8005f34:	4602      	mov	r2, r0
 8005f36:	460b      	mov	r3, r1
 8005f38:	42a6      	cmp	r6, r4
 8005f3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005f3e:	f04f 0200 	mov.w	r2, #0
 8005f42:	d124      	bne.n	8005f8e <_dtoa_r+0x626>
 8005f44:	4baf      	ldr	r3, [pc, #700]	@ (8006204 <_dtoa_r+0x89c>)
 8005f46:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005f4a:	f7fa f9bf 	bl	80002cc <__adddf3>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	460b      	mov	r3, r1
 8005f52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f56:	f7fa fdff 	bl	8000b58 <__aeabi_dcmpgt>
 8005f5a:	2800      	cmp	r0, #0
 8005f5c:	d163      	bne.n	8006026 <_dtoa_r+0x6be>
 8005f5e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005f62:	49a8      	ldr	r1, [pc, #672]	@ (8006204 <_dtoa_r+0x89c>)
 8005f64:	2000      	movs	r0, #0
 8005f66:	f7fa f9af 	bl	80002c8 <__aeabi_dsub>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f72:	f7fa fdd3 	bl	8000b1c <__aeabi_dcmplt>
 8005f76:	2800      	cmp	r0, #0
 8005f78:	f43f af14 	beq.w	8005da4 <_dtoa_r+0x43c>
 8005f7c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005f7e:	1e73      	subs	r3, r6, #1
 8005f80:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005f82:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005f86:	2b30      	cmp	r3, #48	@ 0x30
 8005f88:	d0f8      	beq.n	8005f7c <_dtoa_r+0x614>
 8005f8a:	4647      	mov	r7, r8
 8005f8c:	e03b      	b.n	8006006 <_dtoa_r+0x69e>
 8005f8e:	4b9e      	ldr	r3, [pc, #632]	@ (8006208 <_dtoa_r+0x8a0>)
 8005f90:	f7fa fb52 	bl	8000638 <__aeabi_dmul>
 8005f94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f98:	e7bc      	b.n	8005f14 <_dtoa_r+0x5ac>
 8005f9a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005f9e:	4656      	mov	r6, sl
 8005fa0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005fa4:	4620      	mov	r0, r4
 8005fa6:	4629      	mov	r1, r5
 8005fa8:	f7fa fc70 	bl	800088c <__aeabi_ddiv>
 8005fac:	f7fa fdf4 	bl	8000b98 <__aeabi_d2iz>
 8005fb0:	4680      	mov	r8, r0
 8005fb2:	f7fa fad7 	bl	8000564 <__aeabi_i2d>
 8005fb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005fba:	f7fa fb3d 	bl	8000638 <__aeabi_dmul>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	460b      	mov	r3, r1
 8005fc2:	4620      	mov	r0, r4
 8005fc4:	4629      	mov	r1, r5
 8005fc6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005fca:	f7fa f97d 	bl	80002c8 <__aeabi_dsub>
 8005fce:	f806 4b01 	strb.w	r4, [r6], #1
 8005fd2:	9d03      	ldr	r5, [sp, #12]
 8005fd4:	eba6 040a 	sub.w	r4, r6, sl
 8005fd8:	42a5      	cmp	r5, r4
 8005fda:	4602      	mov	r2, r0
 8005fdc:	460b      	mov	r3, r1
 8005fde:	d133      	bne.n	8006048 <_dtoa_r+0x6e0>
 8005fe0:	f7fa f974 	bl	80002cc <__adddf3>
 8005fe4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005fe8:	4604      	mov	r4, r0
 8005fea:	460d      	mov	r5, r1
 8005fec:	f7fa fdb4 	bl	8000b58 <__aeabi_dcmpgt>
 8005ff0:	b9c0      	cbnz	r0, 8006024 <_dtoa_r+0x6bc>
 8005ff2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ff6:	4620      	mov	r0, r4
 8005ff8:	4629      	mov	r1, r5
 8005ffa:	f7fa fd85 	bl	8000b08 <__aeabi_dcmpeq>
 8005ffe:	b110      	cbz	r0, 8006006 <_dtoa_r+0x69e>
 8006000:	f018 0f01 	tst.w	r8, #1
 8006004:	d10e      	bne.n	8006024 <_dtoa_r+0x6bc>
 8006006:	9902      	ldr	r1, [sp, #8]
 8006008:	4648      	mov	r0, r9
 800600a:	f000 fbbd 	bl	8006788 <_Bfree>
 800600e:	2300      	movs	r3, #0
 8006010:	7033      	strb	r3, [r6, #0]
 8006012:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006014:	3701      	adds	r7, #1
 8006016:	601f      	str	r7, [r3, #0]
 8006018:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800601a:	2b00      	cmp	r3, #0
 800601c:	f000 824b 	beq.w	80064b6 <_dtoa_r+0xb4e>
 8006020:	601e      	str	r6, [r3, #0]
 8006022:	e248      	b.n	80064b6 <_dtoa_r+0xb4e>
 8006024:	46b8      	mov	r8, r7
 8006026:	4633      	mov	r3, r6
 8006028:	461e      	mov	r6, r3
 800602a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800602e:	2a39      	cmp	r2, #57	@ 0x39
 8006030:	d106      	bne.n	8006040 <_dtoa_r+0x6d8>
 8006032:	459a      	cmp	sl, r3
 8006034:	d1f8      	bne.n	8006028 <_dtoa_r+0x6c0>
 8006036:	2230      	movs	r2, #48	@ 0x30
 8006038:	f108 0801 	add.w	r8, r8, #1
 800603c:	f88a 2000 	strb.w	r2, [sl]
 8006040:	781a      	ldrb	r2, [r3, #0]
 8006042:	3201      	adds	r2, #1
 8006044:	701a      	strb	r2, [r3, #0]
 8006046:	e7a0      	b.n	8005f8a <_dtoa_r+0x622>
 8006048:	4b6f      	ldr	r3, [pc, #444]	@ (8006208 <_dtoa_r+0x8a0>)
 800604a:	2200      	movs	r2, #0
 800604c:	f7fa faf4 	bl	8000638 <__aeabi_dmul>
 8006050:	2200      	movs	r2, #0
 8006052:	2300      	movs	r3, #0
 8006054:	4604      	mov	r4, r0
 8006056:	460d      	mov	r5, r1
 8006058:	f7fa fd56 	bl	8000b08 <__aeabi_dcmpeq>
 800605c:	2800      	cmp	r0, #0
 800605e:	d09f      	beq.n	8005fa0 <_dtoa_r+0x638>
 8006060:	e7d1      	b.n	8006006 <_dtoa_r+0x69e>
 8006062:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006064:	2a00      	cmp	r2, #0
 8006066:	f000 80ea 	beq.w	800623e <_dtoa_r+0x8d6>
 800606a:	9a07      	ldr	r2, [sp, #28]
 800606c:	2a01      	cmp	r2, #1
 800606e:	f300 80cd 	bgt.w	800620c <_dtoa_r+0x8a4>
 8006072:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006074:	2a00      	cmp	r2, #0
 8006076:	f000 80c1 	beq.w	80061fc <_dtoa_r+0x894>
 800607a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800607e:	9c08      	ldr	r4, [sp, #32]
 8006080:	9e00      	ldr	r6, [sp, #0]
 8006082:	9a00      	ldr	r2, [sp, #0]
 8006084:	441a      	add	r2, r3
 8006086:	9200      	str	r2, [sp, #0]
 8006088:	9a06      	ldr	r2, [sp, #24]
 800608a:	2101      	movs	r1, #1
 800608c:	441a      	add	r2, r3
 800608e:	4648      	mov	r0, r9
 8006090:	9206      	str	r2, [sp, #24]
 8006092:	f000 fc2d 	bl	80068f0 <__i2b>
 8006096:	4605      	mov	r5, r0
 8006098:	b166      	cbz	r6, 80060b4 <_dtoa_r+0x74c>
 800609a:	9b06      	ldr	r3, [sp, #24]
 800609c:	2b00      	cmp	r3, #0
 800609e:	dd09      	ble.n	80060b4 <_dtoa_r+0x74c>
 80060a0:	42b3      	cmp	r3, r6
 80060a2:	9a00      	ldr	r2, [sp, #0]
 80060a4:	bfa8      	it	ge
 80060a6:	4633      	movge	r3, r6
 80060a8:	1ad2      	subs	r2, r2, r3
 80060aa:	9200      	str	r2, [sp, #0]
 80060ac:	9a06      	ldr	r2, [sp, #24]
 80060ae:	1af6      	subs	r6, r6, r3
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	9306      	str	r3, [sp, #24]
 80060b4:	9b08      	ldr	r3, [sp, #32]
 80060b6:	b30b      	cbz	r3, 80060fc <_dtoa_r+0x794>
 80060b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f000 80c6 	beq.w	800624c <_dtoa_r+0x8e4>
 80060c0:	2c00      	cmp	r4, #0
 80060c2:	f000 80c0 	beq.w	8006246 <_dtoa_r+0x8de>
 80060c6:	4629      	mov	r1, r5
 80060c8:	4622      	mov	r2, r4
 80060ca:	4648      	mov	r0, r9
 80060cc:	f000 fcc8 	bl	8006a60 <__pow5mult>
 80060d0:	9a02      	ldr	r2, [sp, #8]
 80060d2:	4601      	mov	r1, r0
 80060d4:	4605      	mov	r5, r0
 80060d6:	4648      	mov	r0, r9
 80060d8:	f000 fc20 	bl	800691c <__multiply>
 80060dc:	9902      	ldr	r1, [sp, #8]
 80060de:	4680      	mov	r8, r0
 80060e0:	4648      	mov	r0, r9
 80060e2:	f000 fb51 	bl	8006788 <_Bfree>
 80060e6:	9b08      	ldr	r3, [sp, #32]
 80060e8:	1b1b      	subs	r3, r3, r4
 80060ea:	9308      	str	r3, [sp, #32]
 80060ec:	f000 80b1 	beq.w	8006252 <_dtoa_r+0x8ea>
 80060f0:	9a08      	ldr	r2, [sp, #32]
 80060f2:	4641      	mov	r1, r8
 80060f4:	4648      	mov	r0, r9
 80060f6:	f000 fcb3 	bl	8006a60 <__pow5mult>
 80060fa:	9002      	str	r0, [sp, #8]
 80060fc:	2101      	movs	r1, #1
 80060fe:	4648      	mov	r0, r9
 8006100:	f000 fbf6 	bl	80068f0 <__i2b>
 8006104:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006106:	4604      	mov	r4, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	f000 81d8 	beq.w	80064be <_dtoa_r+0xb56>
 800610e:	461a      	mov	r2, r3
 8006110:	4601      	mov	r1, r0
 8006112:	4648      	mov	r0, r9
 8006114:	f000 fca4 	bl	8006a60 <__pow5mult>
 8006118:	9b07      	ldr	r3, [sp, #28]
 800611a:	2b01      	cmp	r3, #1
 800611c:	4604      	mov	r4, r0
 800611e:	f300 809f 	bgt.w	8006260 <_dtoa_r+0x8f8>
 8006122:	9b04      	ldr	r3, [sp, #16]
 8006124:	2b00      	cmp	r3, #0
 8006126:	f040 8097 	bne.w	8006258 <_dtoa_r+0x8f0>
 800612a:	9b05      	ldr	r3, [sp, #20]
 800612c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006130:	2b00      	cmp	r3, #0
 8006132:	f040 8093 	bne.w	800625c <_dtoa_r+0x8f4>
 8006136:	9b05      	ldr	r3, [sp, #20]
 8006138:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800613c:	0d1b      	lsrs	r3, r3, #20
 800613e:	051b      	lsls	r3, r3, #20
 8006140:	b133      	cbz	r3, 8006150 <_dtoa_r+0x7e8>
 8006142:	9b00      	ldr	r3, [sp, #0]
 8006144:	3301      	adds	r3, #1
 8006146:	9300      	str	r3, [sp, #0]
 8006148:	9b06      	ldr	r3, [sp, #24]
 800614a:	3301      	adds	r3, #1
 800614c:	9306      	str	r3, [sp, #24]
 800614e:	2301      	movs	r3, #1
 8006150:	9308      	str	r3, [sp, #32]
 8006152:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006154:	2b00      	cmp	r3, #0
 8006156:	f000 81b8 	beq.w	80064ca <_dtoa_r+0xb62>
 800615a:	6923      	ldr	r3, [r4, #16]
 800615c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006160:	6918      	ldr	r0, [r3, #16]
 8006162:	f000 fb79 	bl	8006858 <__hi0bits>
 8006166:	f1c0 0020 	rsb	r0, r0, #32
 800616a:	9b06      	ldr	r3, [sp, #24]
 800616c:	4418      	add	r0, r3
 800616e:	f010 001f 	ands.w	r0, r0, #31
 8006172:	f000 8082 	beq.w	800627a <_dtoa_r+0x912>
 8006176:	f1c0 0320 	rsb	r3, r0, #32
 800617a:	2b04      	cmp	r3, #4
 800617c:	dd73      	ble.n	8006266 <_dtoa_r+0x8fe>
 800617e:	9b00      	ldr	r3, [sp, #0]
 8006180:	f1c0 001c 	rsb	r0, r0, #28
 8006184:	4403      	add	r3, r0
 8006186:	9300      	str	r3, [sp, #0]
 8006188:	9b06      	ldr	r3, [sp, #24]
 800618a:	4403      	add	r3, r0
 800618c:	4406      	add	r6, r0
 800618e:	9306      	str	r3, [sp, #24]
 8006190:	9b00      	ldr	r3, [sp, #0]
 8006192:	2b00      	cmp	r3, #0
 8006194:	dd05      	ble.n	80061a2 <_dtoa_r+0x83a>
 8006196:	9902      	ldr	r1, [sp, #8]
 8006198:	461a      	mov	r2, r3
 800619a:	4648      	mov	r0, r9
 800619c:	f000 fcba 	bl	8006b14 <__lshift>
 80061a0:	9002      	str	r0, [sp, #8]
 80061a2:	9b06      	ldr	r3, [sp, #24]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	dd05      	ble.n	80061b4 <_dtoa_r+0x84c>
 80061a8:	4621      	mov	r1, r4
 80061aa:	461a      	mov	r2, r3
 80061ac:	4648      	mov	r0, r9
 80061ae:	f000 fcb1 	bl	8006b14 <__lshift>
 80061b2:	4604      	mov	r4, r0
 80061b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d061      	beq.n	800627e <_dtoa_r+0x916>
 80061ba:	9802      	ldr	r0, [sp, #8]
 80061bc:	4621      	mov	r1, r4
 80061be:	f000 fd15 	bl	8006bec <__mcmp>
 80061c2:	2800      	cmp	r0, #0
 80061c4:	da5b      	bge.n	800627e <_dtoa_r+0x916>
 80061c6:	2300      	movs	r3, #0
 80061c8:	9902      	ldr	r1, [sp, #8]
 80061ca:	220a      	movs	r2, #10
 80061cc:	4648      	mov	r0, r9
 80061ce:	f000 fafd 	bl	80067cc <__multadd>
 80061d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061d4:	9002      	str	r0, [sp, #8]
 80061d6:	f107 38ff 	add.w	r8, r7, #4294967295
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f000 8177 	beq.w	80064ce <_dtoa_r+0xb66>
 80061e0:	4629      	mov	r1, r5
 80061e2:	2300      	movs	r3, #0
 80061e4:	220a      	movs	r2, #10
 80061e6:	4648      	mov	r0, r9
 80061e8:	f000 faf0 	bl	80067cc <__multadd>
 80061ec:	f1bb 0f00 	cmp.w	fp, #0
 80061f0:	4605      	mov	r5, r0
 80061f2:	dc6f      	bgt.n	80062d4 <_dtoa_r+0x96c>
 80061f4:	9b07      	ldr	r3, [sp, #28]
 80061f6:	2b02      	cmp	r3, #2
 80061f8:	dc49      	bgt.n	800628e <_dtoa_r+0x926>
 80061fa:	e06b      	b.n	80062d4 <_dtoa_r+0x96c>
 80061fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80061fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006202:	e73c      	b.n	800607e <_dtoa_r+0x716>
 8006204:	3fe00000 	.word	0x3fe00000
 8006208:	40240000 	.word	0x40240000
 800620c:	9b03      	ldr	r3, [sp, #12]
 800620e:	1e5c      	subs	r4, r3, #1
 8006210:	9b08      	ldr	r3, [sp, #32]
 8006212:	42a3      	cmp	r3, r4
 8006214:	db09      	blt.n	800622a <_dtoa_r+0x8c2>
 8006216:	1b1c      	subs	r4, r3, r4
 8006218:	9b03      	ldr	r3, [sp, #12]
 800621a:	2b00      	cmp	r3, #0
 800621c:	f6bf af30 	bge.w	8006080 <_dtoa_r+0x718>
 8006220:	9b00      	ldr	r3, [sp, #0]
 8006222:	9a03      	ldr	r2, [sp, #12]
 8006224:	1a9e      	subs	r6, r3, r2
 8006226:	2300      	movs	r3, #0
 8006228:	e72b      	b.n	8006082 <_dtoa_r+0x71a>
 800622a:	9b08      	ldr	r3, [sp, #32]
 800622c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800622e:	9408      	str	r4, [sp, #32]
 8006230:	1ae3      	subs	r3, r4, r3
 8006232:	441a      	add	r2, r3
 8006234:	9e00      	ldr	r6, [sp, #0]
 8006236:	9b03      	ldr	r3, [sp, #12]
 8006238:	920d      	str	r2, [sp, #52]	@ 0x34
 800623a:	2400      	movs	r4, #0
 800623c:	e721      	b.n	8006082 <_dtoa_r+0x71a>
 800623e:	9c08      	ldr	r4, [sp, #32]
 8006240:	9e00      	ldr	r6, [sp, #0]
 8006242:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006244:	e728      	b.n	8006098 <_dtoa_r+0x730>
 8006246:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800624a:	e751      	b.n	80060f0 <_dtoa_r+0x788>
 800624c:	9a08      	ldr	r2, [sp, #32]
 800624e:	9902      	ldr	r1, [sp, #8]
 8006250:	e750      	b.n	80060f4 <_dtoa_r+0x78c>
 8006252:	f8cd 8008 	str.w	r8, [sp, #8]
 8006256:	e751      	b.n	80060fc <_dtoa_r+0x794>
 8006258:	2300      	movs	r3, #0
 800625a:	e779      	b.n	8006150 <_dtoa_r+0x7e8>
 800625c:	9b04      	ldr	r3, [sp, #16]
 800625e:	e777      	b.n	8006150 <_dtoa_r+0x7e8>
 8006260:	2300      	movs	r3, #0
 8006262:	9308      	str	r3, [sp, #32]
 8006264:	e779      	b.n	800615a <_dtoa_r+0x7f2>
 8006266:	d093      	beq.n	8006190 <_dtoa_r+0x828>
 8006268:	9a00      	ldr	r2, [sp, #0]
 800626a:	331c      	adds	r3, #28
 800626c:	441a      	add	r2, r3
 800626e:	9200      	str	r2, [sp, #0]
 8006270:	9a06      	ldr	r2, [sp, #24]
 8006272:	441a      	add	r2, r3
 8006274:	441e      	add	r6, r3
 8006276:	9206      	str	r2, [sp, #24]
 8006278:	e78a      	b.n	8006190 <_dtoa_r+0x828>
 800627a:	4603      	mov	r3, r0
 800627c:	e7f4      	b.n	8006268 <_dtoa_r+0x900>
 800627e:	9b03      	ldr	r3, [sp, #12]
 8006280:	2b00      	cmp	r3, #0
 8006282:	46b8      	mov	r8, r7
 8006284:	dc20      	bgt.n	80062c8 <_dtoa_r+0x960>
 8006286:	469b      	mov	fp, r3
 8006288:	9b07      	ldr	r3, [sp, #28]
 800628a:	2b02      	cmp	r3, #2
 800628c:	dd1e      	ble.n	80062cc <_dtoa_r+0x964>
 800628e:	f1bb 0f00 	cmp.w	fp, #0
 8006292:	f47f adb1 	bne.w	8005df8 <_dtoa_r+0x490>
 8006296:	4621      	mov	r1, r4
 8006298:	465b      	mov	r3, fp
 800629a:	2205      	movs	r2, #5
 800629c:	4648      	mov	r0, r9
 800629e:	f000 fa95 	bl	80067cc <__multadd>
 80062a2:	4601      	mov	r1, r0
 80062a4:	4604      	mov	r4, r0
 80062a6:	9802      	ldr	r0, [sp, #8]
 80062a8:	f000 fca0 	bl	8006bec <__mcmp>
 80062ac:	2800      	cmp	r0, #0
 80062ae:	f77f ada3 	ble.w	8005df8 <_dtoa_r+0x490>
 80062b2:	4656      	mov	r6, sl
 80062b4:	2331      	movs	r3, #49	@ 0x31
 80062b6:	f806 3b01 	strb.w	r3, [r6], #1
 80062ba:	f108 0801 	add.w	r8, r8, #1
 80062be:	e59f      	b.n	8005e00 <_dtoa_r+0x498>
 80062c0:	9c03      	ldr	r4, [sp, #12]
 80062c2:	46b8      	mov	r8, r7
 80062c4:	4625      	mov	r5, r4
 80062c6:	e7f4      	b.n	80062b2 <_dtoa_r+0x94a>
 80062c8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80062cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	f000 8101 	beq.w	80064d6 <_dtoa_r+0xb6e>
 80062d4:	2e00      	cmp	r6, #0
 80062d6:	dd05      	ble.n	80062e4 <_dtoa_r+0x97c>
 80062d8:	4629      	mov	r1, r5
 80062da:	4632      	mov	r2, r6
 80062dc:	4648      	mov	r0, r9
 80062de:	f000 fc19 	bl	8006b14 <__lshift>
 80062e2:	4605      	mov	r5, r0
 80062e4:	9b08      	ldr	r3, [sp, #32]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d05c      	beq.n	80063a4 <_dtoa_r+0xa3c>
 80062ea:	6869      	ldr	r1, [r5, #4]
 80062ec:	4648      	mov	r0, r9
 80062ee:	f000 fa0b 	bl	8006708 <_Balloc>
 80062f2:	4606      	mov	r6, r0
 80062f4:	b928      	cbnz	r0, 8006302 <_dtoa_r+0x99a>
 80062f6:	4b82      	ldr	r3, [pc, #520]	@ (8006500 <_dtoa_r+0xb98>)
 80062f8:	4602      	mov	r2, r0
 80062fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80062fe:	f7ff bb4a 	b.w	8005996 <_dtoa_r+0x2e>
 8006302:	692a      	ldr	r2, [r5, #16]
 8006304:	3202      	adds	r2, #2
 8006306:	0092      	lsls	r2, r2, #2
 8006308:	f105 010c 	add.w	r1, r5, #12
 800630c:	300c      	adds	r0, #12
 800630e:	f000 fe31 	bl	8006f74 <memcpy>
 8006312:	2201      	movs	r2, #1
 8006314:	4631      	mov	r1, r6
 8006316:	4648      	mov	r0, r9
 8006318:	f000 fbfc 	bl	8006b14 <__lshift>
 800631c:	f10a 0301 	add.w	r3, sl, #1
 8006320:	9300      	str	r3, [sp, #0]
 8006322:	eb0a 030b 	add.w	r3, sl, fp
 8006326:	9308      	str	r3, [sp, #32]
 8006328:	9b04      	ldr	r3, [sp, #16]
 800632a:	f003 0301 	and.w	r3, r3, #1
 800632e:	462f      	mov	r7, r5
 8006330:	9306      	str	r3, [sp, #24]
 8006332:	4605      	mov	r5, r0
 8006334:	9b00      	ldr	r3, [sp, #0]
 8006336:	9802      	ldr	r0, [sp, #8]
 8006338:	4621      	mov	r1, r4
 800633a:	f103 3bff 	add.w	fp, r3, #4294967295
 800633e:	f7ff fa88 	bl	8005852 <quorem>
 8006342:	4603      	mov	r3, r0
 8006344:	3330      	adds	r3, #48	@ 0x30
 8006346:	9003      	str	r0, [sp, #12]
 8006348:	4639      	mov	r1, r7
 800634a:	9802      	ldr	r0, [sp, #8]
 800634c:	9309      	str	r3, [sp, #36]	@ 0x24
 800634e:	f000 fc4d 	bl	8006bec <__mcmp>
 8006352:	462a      	mov	r2, r5
 8006354:	9004      	str	r0, [sp, #16]
 8006356:	4621      	mov	r1, r4
 8006358:	4648      	mov	r0, r9
 800635a:	f000 fc63 	bl	8006c24 <__mdiff>
 800635e:	68c2      	ldr	r2, [r0, #12]
 8006360:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006362:	4606      	mov	r6, r0
 8006364:	bb02      	cbnz	r2, 80063a8 <_dtoa_r+0xa40>
 8006366:	4601      	mov	r1, r0
 8006368:	9802      	ldr	r0, [sp, #8]
 800636a:	f000 fc3f 	bl	8006bec <__mcmp>
 800636e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006370:	4602      	mov	r2, r0
 8006372:	4631      	mov	r1, r6
 8006374:	4648      	mov	r0, r9
 8006376:	920c      	str	r2, [sp, #48]	@ 0x30
 8006378:	9309      	str	r3, [sp, #36]	@ 0x24
 800637a:	f000 fa05 	bl	8006788 <_Bfree>
 800637e:	9b07      	ldr	r3, [sp, #28]
 8006380:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006382:	9e00      	ldr	r6, [sp, #0]
 8006384:	ea42 0103 	orr.w	r1, r2, r3
 8006388:	9b06      	ldr	r3, [sp, #24]
 800638a:	4319      	orrs	r1, r3
 800638c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800638e:	d10d      	bne.n	80063ac <_dtoa_r+0xa44>
 8006390:	2b39      	cmp	r3, #57	@ 0x39
 8006392:	d027      	beq.n	80063e4 <_dtoa_r+0xa7c>
 8006394:	9a04      	ldr	r2, [sp, #16]
 8006396:	2a00      	cmp	r2, #0
 8006398:	dd01      	ble.n	800639e <_dtoa_r+0xa36>
 800639a:	9b03      	ldr	r3, [sp, #12]
 800639c:	3331      	adds	r3, #49	@ 0x31
 800639e:	f88b 3000 	strb.w	r3, [fp]
 80063a2:	e52e      	b.n	8005e02 <_dtoa_r+0x49a>
 80063a4:	4628      	mov	r0, r5
 80063a6:	e7b9      	b.n	800631c <_dtoa_r+0x9b4>
 80063a8:	2201      	movs	r2, #1
 80063aa:	e7e2      	b.n	8006372 <_dtoa_r+0xa0a>
 80063ac:	9904      	ldr	r1, [sp, #16]
 80063ae:	2900      	cmp	r1, #0
 80063b0:	db04      	blt.n	80063bc <_dtoa_r+0xa54>
 80063b2:	9807      	ldr	r0, [sp, #28]
 80063b4:	4301      	orrs	r1, r0
 80063b6:	9806      	ldr	r0, [sp, #24]
 80063b8:	4301      	orrs	r1, r0
 80063ba:	d120      	bne.n	80063fe <_dtoa_r+0xa96>
 80063bc:	2a00      	cmp	r2, #0
 80063be:	ddee      	ble.n	800639e <_dtoa_r+0xa36>
 80063c0:	9902      	ldr	r1, [sp, #8]
 80063c2:	9300      	str	r3, [sp, #0]
 80063c4:	2201      	movs	r2, #1
 80063c6:	4648      	mov	r0, r9
 80063c8:	f000 fba4 	bl	8006b14 <__lshift>
 80063cc:	4621      	mov	r1, r4
 80063ce:	9002      	str	r0, [sp, #8]
 80063d0:	f000 fc0c 	bl	8006bec <__mcmp>
 80063d4:	2800      	cmp	r0, #0
 80063d6:	9b00      	ldr	r3, [sp, #0]
 80063d8:	dc02      	bgt.n	80063e0 <_dtoa_r+0xa78>
 80063da:	d1e0      	bne.n	800639e <_dtoa_r+0xa36>
 80063dc:	07da      	lsls	r2, r3, #31
 80063de:	d5de      	bpl.n	800639e <_dtoa_r+0xa36>
 80063e0:	2b39      	cmp	r3, #57	@ 0x39
 80063e2:	d1da      	bne.n	800639a <_dtoa_r+0xa32>
 80063e4:	2339      	movs	r3, #57	@ 0x39
 80063e6:	f88b 3000 	strb.w	r3, [fp]
 80063ea:	4633      	mov	r3, r6
 80063ec:	461e      	mov	r6, r3
 80063ee:	3b01      	subs	r3, #1
 80063f0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80063f4:	2a39      	cmp	r2, #57	@ 0x39
 80063f6:	d04e      	beq.n	8006496 <_dtoa_r+0xb2e>
 80063f8:	3201      	adds	r2, #1
 80063fa:	701a      	strb	r2, [r3, #0]
 80063fc:	e501      	b.n	8005e02 <_dtoa_r+0x49a>
 80063fe:	2a00      	cmp	r2, #0
 8006400:	dd03      	ble.n	800640a <_dtoa_r+0xaa2>
 8006402:	2b39      	cmp	r3, #57	@ 0x39
 8006404:	d0ee      	beq.n	80063e4 <_dtoa_r+0xa7c>
 8006406:	3301      	adds	r3, #1
 8006408:	e7c9      	b.n	800639e <_dtoa_r+0xa36>
 800640a:	9a00      	ldr	r2, [sp, #0]
 800640c:	9908      	ldr	r1, [sp, #32]
 800640e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006412:	428a      	cmp	r2, r1
 8006414:	d028      	beq.n	8006468 <_dtoa_r+0xb00>
 8006416:	9902      	ldr	r1, [sp, #8]
 8006418:	2300      	movs	r3, #0
 800641a:	220a      	movs	r2, #10
 800641c:	4648      	mov	r0, r9
 800641e:	f000 f9d5 	bl	80067cc <__multadd>
 8006422:	42af      	cmp	r7, r5
 8006424:	9002      	str	r0, [sp, #8]
 8006426:	f04f 0300 	mov.w	r3, #0
 800642a:	f04f 020a 	mov.w	r2, #10
 800642e:	4639      	mov	r1, r7
 8006430:	4648      	mov	r0, r9
 8006432:	d107      	bne.n	8006444 <_dtoa_r+0xadc>
 8006434:	f000 f9ca 	bl	80067cc <__multadd>
 8006438:	4607      	mov	r7, r0
 800643a:	4605      	mov	r5, r0
 800643c:	9b00      	ldr	r3, [sp, #0]
 800643e:	3301      	adds	r3, #1
 8006440:	9300      	str	r3, [sp, #0]
 8006442:	e777      	b.n	8006334 <_dtoa_r+0x9cc>
 8006444:	f000 f9c2 	bl	80067cc <__multadd>
 8006448:	4629      	mov	r1, r5
 800644a:	4607      	mov	r7, r0
 800644c:	2300      	movs	r3, #0
 800644e:	220a      	movs	r2, #10
 8006450:	4648      	mov	r0, r9
 8006452:	f000 f9bb 	bl	80067cc <__multadd>
 8006456:	4605      	mov	r5, r0
 8006458:	e7f0      	b.n	800643c <_dtoa_r+0xad4>
 800645a:	f1bb 0f00 	cmp.w	fp, #0
 800645e:	bfcc      	ite	gt
 8006460:	465e      	movgt	r6, fp
 8006462:	2601      	movle	r6, #1
 8006464:	4456      	add	r6, sl
 8006466:	2700      	movs	r7, #0
 8006468:	9902      	ldr	r1, [sp, #8]
 800646a:	9300      	str	r3, [sp, #0]
 800646c:	2201      	movs	r2, #1
 800646e:	4648      	mov	r0, r9
 8006470:	f000 fb50 	bl	8006b14 <__lshift>
 8006474:	4621      	mov	r1, r4
 8006476:	9002      	str	r0, [sp, #8]
 8006478:	f000 fbb8 	bl	8006bec <__mcmp>
 800647c:	2800      	cmp	r0, #0
 800647e:	dcb4      	bgt.n	80063ea <_dtoa_r+0xa82>
 8006480:	d102      	bne.n	8006488 <_dtoa_r+0xb20>
 8006482:	9b00      	ldr	r3, [sp, #0]
 8006484:	07db      	lsls	r3, r3, #31
 8006486:	d4b0      	bmi.n	80063ea <_dtoa_r+0xa82>
 8006488:	4633      	mov	r3, r6
 800648a:	461e      	mov	r6, r3
 800648c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006490:	2a30      	cmp	r2, #48	@ 0x30
 8006492:	d0fa      	beq.n	800648a <_dtoa_r+0xb22>
 8006494:	e4b5      	b.n	8005e02 <_dtoa_r+0x49a>
 8006496:	459a      	cmp	sl, r3
 8006498:	d1a8      	bne.n	80063ec <_dtoa_r+0xa84>
 800649a:	2331      	movs	r3, #49	@ 0x31
 800649c:	f108 0801 	add.w	r8, r8, #1
 80064a0:	f88a 3000 	strb.w	r3, [sl]
 80064a4:	e4ad      	b.n	8005e02 <_dtoa_r+0x49a>
 80064a6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80064a8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006504 <_dtoa_r+0xb9c>
 80064ac:	b11b      	cbz	r3, 80064b6 <_dtoa_r+0xb4e>
 80064ae:	f10a 0308 	add.w	r3, sl, #8
 80064b2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80064b4:	6013      	str	r3, [r2, #0]
 80064b6:	4650      	mov	r0, sl
 80064b8:	b017      	add	sp, #92	@ 0x5c
 80064ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064be:	9b07      	ldr	r3, [sp, #28]
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	f77f ae2e 	ble.w	8006122 <_dtoa_r+0x7ba>
 80064c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80064c8:	9308      	str	r3, [sp, #32]
 80064ca:	2001      	movs	r0, #1
 80064cc:	e64d      	b.n	800616a <_dtoa_r+0x802>
 80064ce:	f1bb 0f00 	cmp.w	fp, #0
 80064d2:	f77f aed9 	ble.w	8006288 <_dtoa_r+0x920>
 80064d6:	4656      	mov	r6, sl
 80064d8:	9802      	ldr	r0, [sp, #8]
 80064da:	4621      	mov	r1, r4
 80064dc:	f7ff f9b9 	bl	8005852 <quorem>
 80064e0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80064e4:	f806 3b01 	strb.w	r3, [r6], #1
 80064e8:	eba6 020a 	sub.w	r2, r6, sl
 80064ec:	4593      	cmp	fp, r2
 80064ee:	ddb4      	ble.n	800645a <_dtoa_r+0xaf2>
 80064f0:	9902      	ldr	r1, [sp, #8]
 80064f2:	2300      	movs	r3, #0
 80064f4:	220a      	movs	r2, #10
 80064f6:	4648      	mov	r0, r9
 80064f8:	f000 f968 	bl	80067cc <__multadd>
 80064fc:	9002      	str	r0, [sp, #8]
 80064fe:	e7eb      	b.n	80064d8 <_dtoa_r+0xb70>
 8006500:	08007680 	.word	0x08007680
 8006504:	08007604 	.word	0x08007604

08006508 <_free_r>:
 8006508:	b538      	push	{r3, r4, r5, lr}
 800650a:	4605      	mov	r5, r0
 800650c:	2900      	cmp	r1, #0
 800650e:	d041      	beq.n	8006594 <_free_r+0x8c>
 8006510:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006514:	1f0c      	subs	r4, r1, #4
 8006516:	2b00      	cmp	r3, #0
 8006518:	bfb8      	it	lt
 800651a:	18e4      	addlt	r4, r4, r3
 800651c:	f000 f8e8 	bl	80066f0 <__malloc_lock>
 8006520:	4a1d      	ldr	r2, [pc, #116]	@ (8006598 <_free_r+0x90>)
 8006522:	6813      	ldr	r3, [r2, #0]
 8006524:	b933      	cbnz	r3, 8006534 <_free_r+0x2c>
 8006526:	6063      	str	r3, [r4, #4]
 8006528:	6014      	str	r4, [r2, #0]
 800652a:	4628      	mov	r0, r5
 800652c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006530:	f000 b8e4 	b.w	80066fc <__malloc_unlock>
 8006534:	42a3      	cmp	r3, r4
 8006536:	d908      	bls.n	800654a <_free_r+0x42>
 8006538:	6820      	ldr	r0, [r4, #0]
 800653a:	1821      	adds	r1, r4, r0
 800653c:	428b      	cmp	r3, r1
 800653e:	bf01      	itttt	eq
 8006540:	6819      	ldreq	r1, [r3, #0]
 8006542:	685b      	ldreq	r3, [r3, #4]
 8006544:	1809      	addeq	r1, r1, r0
 8006546:	6021      	streq	r1, [r4, #0]
 8006548:	e7ed      	b.n	8006526 <_free_r+0x1e>
 800654a:	461a      	mov	r2, r3
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	b10b      	cbz	r3, 8006554 <_free_r+0x4c>
 8006550:	42a3      	cmp	r3, r4
 8006552:	d9fa      	bls.n	800654a <_free_r+0x42>
 8006554:	6811      	ldr	r1, [r2, #0]
 8006556:	1850      	adds	r0, r2, r1
 8006558:	42a0      	cmp	r0, r4
 800655a:	d10b      	bne.n	8006574 <_free_r+0x6c>
 800655c:	6820      	ldr	r0, [r4, #0]
 800655e:	4401      	add	r1, r0
 8006560:	1850      	adds	r0, r2, r1
 8006562:	4283      	cmp	r3, r0
 8006564:	6011      	str	r1, [r2, #0]
 8006566:	d1e0      	bne.n	800652a <_free_r+0x22>
 8006568:	6818      	ldr	r0, [r3, #0]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	6053      	str	r3, [r2, #4]
 800656e:	4408      	add	r0, r1
 8006570:	6010      	str	r0, [r2, #0]
 8006572:	e7da      	b.n	800652a <_free_r+0x22>
 8006574:	d902      	bls.n	800657c <_free_r+0x74>
 8006576:	230c      	movs	r3, #12
 8006578:	602b      	str	r3, [r5, #0]
 800657a:	e7d6      	b.n	800652a <_free_r+0x22>
 800657c:	6820      	ldr	r0, [r4, #0]
 800657e:	1821      	adds	r1, r4, r0
 8006580:	428b      	cmp	r3, r1
 8006582:	bf04      	itt	eq
 8006584:	6819      	ldreq	r1, [r3, #0]
 8006586:	685b      	ldreq	r3, [r3, #4]
 8006588:	6063      	str	r3, [r4, #4]
 800658a:	bf04      	itt	eq
 800658c:	1809      	addeq	r1, r1, r0
 800658e:	6021      	streq	r1, [r4, #0]
 8006590:	6054      	str	r4, [r2, #4]
 8006592:	e7ca      	b.n	800652a <_free_r+0x22>
 8006594:	bd38      	pop	{r3, r4, r5, pc}
 8006596:	bf00      	nop
 8006598:	200008cc 	.word	0x200008cc

0800659c <malloc>:
 800659c:	4b02      	ldr	r3, [pc, #8]	@ (80065a8 <malloc+0xc>)
 800659e:	4601      	mov	r1, r0
 80065a0:	6818      	ldr	r0, [r3, #0]
 80065a2:	f000 b825 	b.w	80065f0 <_malloc_r>
 80065a6:	bf00      	nop
 80065a8:	20000018 	.word	0x20000018

080065ac <sbrk_aligned>:
 80065ac:	b570      	push	{r4, r5, r6, lr}
 80065ae:	4e0f      	ldr	r6, [pc, #60]	@ (80065ec <sbrk_aligned+0x40>)
 80065b0:	460c      	mov	r4, r1
 80065b2:	6831      	ldr	r1, [r6, #0]
 80065b4:	4605      	mov	r5, r0
 80065b6:	b911      	cbnz	r1, 80065be <sbrk_aligned+0x12>
 80065b8:	f000 fccc 	bl	8006f54 <_sbrk_r>
 80065bc:	6030      	str	r0, [r6, #0]
 80065be:	4621      	mov	r1, r4
 80065c0:	4628      	mov	r0, r5
 80065c2:	f000 fcc7 	bl	8006f54 <_sbrk_r>
 80065c6:	1c43      	adds	r3, r0, #1
 80065c8:	d103      	bne.n	80065d2 <sbrk_aligned+0x26>
 80065ca:	f04f 34ff 	mov.w	r4, #4294967295
 80065ce:	4620      	mov	r0, r4
 80065d0:	bd70      	pop	{r4, r5, r6, pc}
 80065d2:	1cc4      	adds	r4, r0, #3
 80065d4:	f024 0403 	bic.w	r4, r4, #3
 80065d8:	42a0      	cmp	r0, r4
 80065da:	d0f8      	beq.n	80065ce <sbrk_aligned+0x22>
 80065dc:	1a21      	subs	r1, r4, r0
 80065de:	4628      	mov	r0, r5
 80065e0:	f000 fcb8 	bl	8006f54 <_sbrk_r>
 80065e4:	3001      	adds	r0, #1
 80065e6:	d1f2      	bne.n	80065ce <sbrk_aligned+0x22>
 80065e8:	e7ef      	b.n	80065ca <sbrk_aligned+0x1e>
 80065ea:	bf00      	nop
 80065ec:	200008c8 	.word	0x200008c8

080065f0 <_malloc_r>:
 80065f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065f4:	1ccd      	adds	r5, r1, #3
 80065f6:	f025 0503 	bic.w	r5, r5, #3
 80065fa:	3508      	adds	r5, #8
 80065fc:	2d0c      	cmp	r5, #12
 80065fe:	bf38      	it	cc
 8006600:	250c      	movcc	r5, #12
 8006602:	2d00      	cmp	r5, #0
 8006604:	4606      	mov	r6, r0
 8006606:	db01      	blt.n	800660c <_malloc_r+0x1c>
 8006608:	42a9      	cmp	r1, r5
 800660a:	d904      	bls.n	8006616 <_malloc_r+0x26>
 800660c:	230c      	movs	r3, #12
 800660e:	6033      	str	r3, [r6, #0]
 8006610:	2000      	movs	r0, #0
 8006612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006616:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80066ec <_malloc_r+0xfc>
 800661a:	f000 f869 	bl	80066f0 <__malloc_lock>
 800661e:	f8d8 3000 	ldr.w	r3, [r8]
 8006622:	461c      	mov	r4, r3
 8006624:	bb44      	cbnz	r4, 8006678 <_malloc_r+0x88>
 8006626:	4629      	mov	r1, r5
 8006628:	4630      	mov	r0, r6
 800662a:	f7ff ffbf 	bl	80065ac <sbrk_aligned>
 800662e:	1c43      	adds	r3, r0, #1
 8006630:	4604      	mov	r4, r0
 8006632:	d158      	bne.n	80066e6 <_malloc_r+0xf6>
 8006634:	f8d8 4000 	ldr.w	r4, [r8]
 8006638:	4627      	mov	r7, r4
 800663a:	2f00      	cmp	r7, #0
 800663c:	d143      	bne.n	80066c6 <_malloc_r+0xd6>
 800663e:	2c00      	cmp	r4, #0
 8006640:	d04b      	beq.n	80066da <_malloc_r+0xea>
 8006642:	6823      	ldr	r3, [r4, #0]
 8006644:	4639      	mov	r1, r7
 8006646:	4630      	mov	r0, r6
 8006648:	eb04 0903 	add.w	r9, r4, r3
 800664c:	f000 fc82 	bl	8006f54 <_sbrk_r>
 8006650:	4581      	cmp	r9, r0
 8006652:	d142      	bne.n	80066da <_malloc_r+0xea>
 8006654:	6821      	ldr	r1, [r4, #0]
 8006656:	1a6d      	subs	r5, r5, r1
 8006658:	4629      	mov	r1, r5
 800665a:	4630      	mov	r0, r6
 800665c:	f7ff ffa6 	bl	80065ac <sbrk_aligned>
 8006660:	3001      	adds	r0, #1
 8006662:	d03a      	beq.n	80066da <_malloc_r+0xea>
 8006664:	6823      	ldr	r3, [r4, #0]
 8006666:	442b      	add	r3, r5
 8006668:	6023      	str	r3, [r4, #0]
 800666a:	f8d8 3000 	ldr.w	r3, [r8]
 800666e:	685a      	ldr	r2, [r3, #4]
 8006670:	bb62      	cbnz	r2, 80066cc <_malloc_r+0xdc>
 8006672:	f8c8 7000 	str.w	r7, [r8]
 8006676:	e00f      	b.n	8006698 <_malloc_r+0xa8>
 8006678:	6822      	ldr	r2, [r4, #0]
 800667a:	1b52      	subs	r2, r2, r5
 800667c:	d420      	bmi.n	80066c0 <_malloc_r+0xd0>
 800667e:	2a0b      	cmp	r2, #11
 8006680:	d917      	bls.n	80066b2 <_malloc_r+0xc2>
 8006682:	1961      	adds	r1, r4, r5
 8006684:	42a3      	cmp	r3, r4
 8006686:	6025      	str	r5, [r4, #0]
 8006688:	bf18      	it	ne
 800668a:	6059      	strne	r1, [r3, #4]
 800668c:	6863      	ldr	r3, [r4, #4]
 800668e:	bf08      	it	eq
 8006690:	f8c8 1000 	streq.w	r1, [r8]
 8006694:	5162      	str	r2, [r4, r5]
 8006696:	604b      	str	r3, [r1, #4]
 8006698:	4630      	mov	r0, r6
 800669a:	f000 f82f 	bl	80066fc <__malloc_unlock>
 800669e:	f104 000b 	add.w	r0, r4, #11
 80066a2:	1d23      	adds	r3, r4, #4
 80066a4:	f020 0007 	bic.w	r0, r0, #7
 80066a8:	1ac2      	subs	r2, r0, r3
 80066aa:	bf1c      	itt	ne
 80066ac:	1a1b      	subne	r3, r3, r0
 80066ae:	50a3      	strne	r3, [r4, r2]
 80066b0:	e7af      	b.n	8006612 <_malloc_r+0x22>
 80066b2:	6862      	ldr	r2, [r4, #4]
 80066b4:	42a3      	cmp	r3, r4
 80066b6:	bf0c      	ite	eq
 80066b8:	f8c8 2000 	streq.w	r2, [r8]
 80066bc:	605a      	strne	r2, [r3, #4]
 80066be:	e7eb      	b.n	8006698 <_malloc_r+0xa8>
 80066c0:	4623      	mov	r3, r4
 80066c2:	6864      	ldr	r4, [r4, #4]
 80066c4:	e7ae      	b.n	8006624 <_malloc_r+0x34>
 80066c6:	463c      	mov	r4, r7
 80066c8:	687f      	ldr	r7, [r7, #4]
 80066ca:	e7b6      	b.n	800663a <_malloc_r+0x4a>
 80066cc:	461a      	mov	r2, r3
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	42a3      	cmp	r3, r4
 80066d2:	d1fb      	bne.n	80066cc <_malloc_r+0xdc>
 80066d4:	2300      	movs	r3, #0
 80066d6:	6053      	str	r3, [r2, #4]
 80066d8:	e7de      	b.n	8006698 <_malloc_r+0xa8>
 80066da:	230c      	movs	r3, #12
 80066dc:	6033      	str	r3, [r6, #0]
 80066de:	4630      	mov	r0, r6
 80066e0:	f000 f80c 	bl	80066fc <__malloc_unlock>
 80066e4:	e794      	b.n	8006610 <_malloc_r+0x20>
 80066e6:	6005      	str	r5, [r0, #0]
 80066e8:	e7d6      	b.n	8006698 <_malloc_r+0xa8>
 80066ea:	bf00      	nop
 80066ec:	200008cc 	.word	0x200008cc

080066f0 <__malloc_lock>:
 80066f0:	4801      	ldr	r0, [pc, #4]	@ (80066f8 <__malloc_lock+0x8>)
 80066f2:	f7ff b8ac 	b.w	800584e <__retarget_lock_acquire_recursive>
 80066f6:	bf00      	nop
 80066f8:	200008c4 	.word	0x200008c4

080066fc <__malloc_unlock>:
 80066fc:	4801      	ldr	r0, [pc, #4]	@ (8006704 <__malloc_unlock+0x8>)
 80066fe:	f7ff b8a7 	b.w	8005850 <__retarget_lock_release_recursive>
 8006702:	bf00      	nop
 8006704:	200008c4 	.word	0x200008c4

08006708 <_Balloc>:
 8006708:	b570      	push	{r4, r5, r6, lr}
 800670a:	69c6      	ldr	r6, [r0, #28]
 800670c:	4604      	mov	r4, r0
 800670e:	460d      	mov	r5, r1
 8006710:	b976      	cbnz	r6, 8006730 <_Balloc+0x28>
 8006712:	2010      	movs	r0, #16
 8006714:	f7ff ff42 	bl	800659c <malloc>
 8006718:	4602      	mov	r2, r0
 800671a:	61e0      	str	r0, [r4, #28]
 800671c:	b920      	cbnz	r0, 8006728 <_Balloc+0x20>
 800671e:	4b18      	ldr	r3, [pc, #96]	@ (8006780 <_Balloc+0x78>)
 8006720:	4818      	ldr	r0, [pc, #96]	@ (8006784 <_Balloc+0x7c>)
 8006722:	216b      	movs	r1, #107	@ 0x6b
 8006724:	f000 fc34 	bl	8006f90 <__assert_func>
 8006728:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800672c:	6006      	str	r6, [r0, #0]
 800672e:	60c6      	str	r6, [r0, #12]
 8006730:	69e6      	ldr	r6, [r4, #28]
 8006732:	68f3      	ldr	r3, [r6, #12]
 8006734:	b183      	cbz	r3, 8006758 <_Balloc+0x50>
 8006736:	69e3      	ldr	r3, [r4, #28]
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800673e:	b9b8      	cbnz	r0, 8006770 <_Balloc+0x68>
 8006740:	2101      	movs	r1, #1
 8006742:	fa01 f605 	lsl.w	r6, r1, r5
 8006746:	1d72      	adds	r2, r6, #5
 8006748:	0092      	lsls	r2, r2, #2
 800674a:	4620      	mov	r0, r4
 800674c:	f000 fc3e 	bl	8006fcc <_calloc_r>
 8006750:	b160      	cbz	r0, 800676c <_Balloc+0x64>
 8006752:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006756:	e00e      	b.n	8006776 <_Balloc+0x6e>
 8006758:	2221      	movs	r2, #33	@ 0x21
 800675a:	2104      	movs	r1, #4
 800675c:	4620      	mov	r0, r4
 800675e:	f000 fc35 	bl	8006fcc <_calloc_r>
 8006762:	69e3      	ldr	r3, [r4, #28]
 8006764:	60f0      	str	r0, [r6, #12]
 8006766:	68db      	ldr	r3, [r3, #12]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1e4      	bne.n	8006736 <_Balloc+0x2e>
 800676c:	2000      	movs	r0, #0
 800676e:	bd70      	pop	{r4, r5, r6, pc}
 8006770:	6802      	ldr	r2, [r0, #0]
 8006772:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006776:	2300      	movs	r3, #0
 8006778:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800677c:	e7f7      	b.n	800676e <_Balloc+0x66>
 800677e:	bf00      	nop
 8006780:	08007611 	.word	0x08007611
 8006784:	08007691 	.word	0x08007691

08006788 <_Bfree>:
 8006788:	b570      	push	{r4, r5, r6, lr}
 800678a:	69c6      	ldr	r6, [r0, #28]
 800678c:	4605      	mov	r5, r0
 800678e:	460c      	mov	r4, r1
 8006790:	b976      	cbnz	r6, 80067b0 <_Bfree+0x28>
 8006792:	2010      	movs	r0, #16
 8006794:	f7ff ff02 	bl	800659c <malloc>
 8006798:	4602      	mov	r2, r0
 800679a:	61e8      	str	r0, [r5, #28]
 800679c:	b920      	cbnz	r0, 80067a8 <_Bfree+0x20>
 800679e:	4b09      	ldr	r3, [pc, #36]	@ (80067c4 <_Bfree+0x3c>)
 80067a0:	4809      	ldr	r0, [pc, #36]	@ (80067c8 <_Bfree+0x40>)
 80067a2:	218f      	movs	r1, #143	@ 0x8f
 80067a4:	f000 fbf4 	bl	8006f90 <__assert_func>
 80067a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80067ac:	6006      	str	r6, [r0, #0]
 80067ae:	60c6      	str	r6, [r0, #12]
 80067b0:	b13c      	cbz	r4, 80067c2 <_Bfree+0x3a>
 80067b2:	69eb      	ldr	r3, [r5, #28]
 80067b4:	6862      	ldr	r2, [r4, #4]
 80067b6:	68db      	ldr	r3, [r3, #12]
 80067b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80067bc:	6021      	str	r1, [r4, #0]
 80067be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80067c2:	bd70      	pop	{r4, r5, r6, pc}
 80067c4:	08007611 	.word	0x08007611
 80067c8:	08007691 	.word	0x08007691

080067cc <__multadd>:
 80067cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067d0:	690d      	ldr	r5, [r1, #16]
 80067d2:	4607      	mov	r7, r0
 80067d4:	460c      	mov	r4, r1
 80067d6:	461e      	mov	r6, r3
 80067d8:	f101 0c14 	add.w	ip, r1, #20
 80067dc:	2000      	movs	r0, #0
 80067de:	f8dc 3000 	ldr.w	r3, [ip]
 80067e2:	b299      	uxth	r1, r3
 80067e4:	fb02 6101 	mla	r1, r2, r1, r6
 80067e8:	0c1e      	lsrs	r6, r3, #16
 80067ea:	0c0b      	lsrs	r3, r1, #16
 80067ec:	fb02 3306 	mla	r3, r2, r6, r3
 80067f0:	b289      	uxth	r1, r1
 80067f2:	3001      	adds	r0, #1
 80067f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80067f8:	4285      	cmp	r5, r0
 80067fa:	f84c 1b04 	str.w	r1, [ip], #4
 80067fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006802:	dcec      	bgt.n	80067de <__multadd+0x12>
 8006804:	b30e      	cbz	r6, 800684a <__multadd+0x7e>
 8006806:	68a3      	ldr	r3, [r4, #8]
 8006808:	42ab      	cmp	r3, r5
 800680a:	dc19      	bgt.n	8006840 <__multadd+0x74>
 800680c:	6861      	ldr	r1, [r4, #4]
 800680e:	4638      	mov	r0, r7
 8006810:	3101      	adds	r1, #1
 8006812:	f7ff ff79 	bl	8006708 <_Balloc>
 8006816:	4680      	mov	r8, r0
 8006818:	b928      	cbnz	r0, 8006826 <__multadd+0x5a>
 800681a:	4602      	mov	r2, r0
 800681c:	4b0c      	ldr	r3, [pc, #48]	@ (8006850 <__multadd+0x84>)
 800681e:	480d      	ldr	r0, [pc, #52]	@ (8006854 <__multadd+0x88>)
 8006820:	21ba      	movs	r1, #186	@ 0xba
 8006822:	f000 fbb5 	bl	8006f90 <__assert_func>
 8006826:	6922      	ldr	r2, [r4, #16]
 8006828:	3202      	adds	r2, #2
 800682a:	f104 010c 	add.w	r1, r4, #12
 800682e:	0092      	lsls	r2, r2, #2
 8006830:	300c      	adds	r0, #12
 8006832:	f000 fb9f 	bl	8006f74 <memcpy>
 8006836:	4621      	mov	r1, r4
 8006838:	4638      	mov	r0, r7
 800683a:	f7ff ffa5 	bl	8006788 <_Bfree>
 800683e:	4644      	mov	r4, r8
 8006840:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006844:	3501      	adds	r5, #1
 8006846:	615e      	str	r6, [r3, #20]
 8006848:	6125      	str	r5, [r4, #16]
 800684a:	4620      	mov	r0, r4
 800684c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006850:	08007680 	.word	0x08007680
 8006854:	08007691 	.word	0x08007691

08006858 <__hi0bits>:
 8006858:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800685c:	4603      	mov	r3, r0
 800685e:	bf36      	itet	cc
 8006860:	0403      	lslcc	r3, r0, #16
 8006862:	2000      	movcs	r0, #0
 8006864:	2010      	movcc	r0, #16
 8006866:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800686a:	bf3c      	itt	cc
 800686c:	021b      	lslcc	r3, r3, #8
 800686e:	3008      	addcc	r0, #8
 8006870:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006874:	bf3c      	itt	cc
 8006876:	011b      	lslcc	r3, r3, #4
 8006878:	3004      	addcc	r0, #4
 800687a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800687e:	bf3c      	itt	cc
 8006880:	009b      	lslcc	r3, r3, #2
 8006882:	3002      	addcc	r0, #2
 8006884:	2b00      	cmp	r3, #0
 8006886:	db05      	blt.n	8006894 <__hi0bits+0x3c>
 8006888:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800688c:	f100 0001 	add.w	r0, r0, #1
 8006890:	bf08      	it	eq
 8006892:	2020      	moveq	r0, #32
 8006894:	4770      	bx	lr

08006896 <__lo0bits>:
 8006896:	6803      	ldr	r3, [r0, #0]
 8006898:	4602      	mov	r2, r0
 800689a:	f013 0007 	ands.w	r0, r3, #7
 800689e:	d00b      	beq.n	80068b8 <__lo0bits+0x22>
 80068a0:	07d9      	lsls	r1, r3, #31
 80068a2:	d421      	bmi.n	80068e8 <__lo0bits+0x52>
 80068a4:	0798      	lsls	r0, r3, #30
 80068a6:	bf49      	itett	mi
 80068a8:	085b      	lsrmi	r3, r3, #1
 80068aa:	089b      	lsrpl	r3, r3, #2
 80068ac:	2001      	movmi	r0, #1
 80068ae:	6013      	strmi	r3, [r2, #0]
 80068b0:	bf5c      	itt	pl
 80068b2:	6013      	strpl	r3, [r2, #0]
 80068b4:	2002      	movpl	r0, #2
 80068b6:	4770      	bx	lr
 80068b8:	b299      	uxth	r1, r3
 80068ba:	b909      	cbnz	r1, 80068c0 <__lo0bits+0x2a>
 80068bc:	0c1b      	lsrs	r3, r3, #16
 80068be:	2010      	movs	r0, #16
 80068c0:	b2d9      	uxtb	r1, r3
 80068c2:	b909      	cbnz	r1, 80068c8 <__lo0bits+0x32>
 80068c4:	3008      	adds	r0, #8
 80068c6:	0a1b      	lsrs	r3, r3, #8
 80068c8:	0719      	lsls	r1, r3, #28
 80068ca:	bf04      	itt	eq
 80068cc:	091b      	lsreq	r3, r3, #4
 80068ce:	3004      	addeq	r0, #4
 80068d0:	0799      	lsls	r1, r3, #30
 80068d2:	bf04      	itt	eq
 80068d4:	089b      	lsreq	r3, r3, #2
 80068d6:	3002      	addeq	r0, #2
 80068d8:	07d9      	lsls	r1, r3, #31
 80068da:	d403      	bmi.n	80068e4 <__lo0bits+0x4e>
 80068dc:	085b      	lsrs	r3, r3, #1
 80068de:	f100 0001 	add.w	r0, r0, #1
 80068e2:	d003      	beq.n	80068ec <__lo0bits+0x56>
 80068e4:	6013      	str	r3, [r2, #0]
 80068e6:	4770      	bx	lr
 80068e8:	2000      	movs	r0, #0
 80068ea:	4770      	bx	lr
 80068ec:	2020      	movs	r0, #32
 80068ee:	4770      	bx	lr

080068f0 <__i2b>:
 80068f0:	b510      	push	{r4, lr}
 80068f2:	460c      	mov	r4, r1
 80068f4:	2101      	movs	r1, #1
 80068f6:	f7ff ff07 	bl	8006708 <_Balloc>
 80068fa:	4602      	mov	r2, r0
 80068fc:	b928      	cbnz	r0, 800690a <__i2b+0x1a>
 80068fe:	4b05      	ldr	r3, [pc, #20]	@ (8006914 <__i2b+0x24>)
 8006900:	4805      	ldr	r0, [pc, #20]	@ (8006918 <__i2b+0x28>)
 8006902:	f240 1145 	movw	r1, #325	@ 0x145
 8006906:	f000 fb43 	bl	8006f90 <__assert_func>
 800690a:	2301      	movs	r3, #1
 800690c:	6144      	str	r4, [r0, #20]
 800690e:	6103      	str	r3, [r0, #16]
 8006910:	bd10      	pop	{r4, pc}
 8006912:	bf00      	nop
 8006914:	08007680 	.word	0x08007680
 8006918:	08007691 	.word	0x08007691

0800691c <__multiply>:
 800691c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006920:	4617      	mov	r7, r2
 8006922:	690a      	ldr	r2, [r1, #16]
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	429a      	cmp	r2, r3
 8006928:	bfa8      	it	ge
 800692a:	463b      	movge	r3, r7
 800692c:	4689      	mov	r9, r1
 800692e:	bfa4      	itt	ge
 8006930:	460f      	movge	r7, r1
 8006932:	4699      	movge	r9, r3
 8006934:	693d      	ldr	r5, [r7, #16]
 8006936:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	6879      	ldr	r1, [r7, #4]
 800693e:	eb05 060a 	add.w	r6, r5, sl
 8006942:	42b3      	cmp	r3, r6
 8006944:	b085      	sub	sp, #20
 8006946:	bfb8      	it	lt
 8006948:	3101      	addlt	r1, #1
 800694a:	f7ff fedd 	bl	8006708 <_Balloc>
 800694e:	b930      	cbnz	r0, 800695e <__multiply+0x42>
 8006950:	4602      	mov	r2, r0
 8006952:	4b41      	ldr	r3, [pc, #260]	@ (8006a58 <__multiply+0x13c>)
 8006954:	4841      	ldr	r0, [pc, #260]	@ (8006a5c <__multiply+0x140>)
 8006956:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800695a:	f000 fb19 	bl	8006f90 <__assert_func>
 800695e:	f100 0414 	add.w	r4, r0, #20
 8006962:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006966:	4623      	mov	r3, r4
 8006968:	2200      	movs	r2, #0
 800696a:	4573      	cmp	r3, lr
 800696c:	d320      	bcc.n	80069b0 <__multiply+0x94>
 800696e:	f107 0814 	add.w	r8, r7, #20
 8006972:	f109 0114 	add.w	r1, r9, #20
 8006976:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800697a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800697e:	9302      	str	r3, [sp, #8]
 8006980:	1beb      	subs	r3, r5, r7
 8006982:	3b15      	subs	r3, #21
 8006984:	f023 0303 	bic.w	r3, r3, #3
 8006988:	3304      	adds	r3, #4
 800698a:	3715      	adds	r7, #21
 800698c:	42bd      	cmp	r5, r7
 800698e:	bf38      	it	cc
 8006990:	2304      	movcc	r3, #4
 8006992:	9301      	str	r3, [sp, #4]
 8006994:	9b02      	ldr	r3, [sp, #8]
 8006996:	9103      	str	r1, [sp, #12]
 8006998:	428b      	cmp	r3, r1
 800699a:	d80c      	bhi.n	80069b6 <__multiply+0x9a>
 800699c:	2e00      	cmp	r6, #0
 800699e:	dd03      	ble.n	80069a8 <__multiply+0x8c>
 80069a0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d055      	beq.n	8006a54 <__multiply+0x138>
 80069a8:	6106      	str	r6, [r0, #16]
 80069aa:	b005      	add	sp, #20
 80069ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069b0:	f843 2b04 	str.w	r2, [r3], #4
 80069b4:	e7d9      	b.n	800696a <__multiply+0x4e>
 80069b6:	f8b1 a000 	ldrh.w	sl, [r1]
 80069ba:	f1ba 0f00 	cmp.w	sl, #0
 80069be:	d01f      	beq.n	8006a00 <__multiply+0xe4>
 80069c0:	46c4      	mov	ip, r8
 80069c2:	46a1      	mov	r9, r4
 80069c4:	2700      	movs	r7, #0
 80069c6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80069ca:	f8d9 3000 	ldr.w	r3, [r9]
 80069ce:	fa1f fb82 	uxth.w	fp, r2
 80069d2:	b29b      	uxth	r3, r3
 80069d4:	fb0a 330b 	mla	r3, sl, fp, r3
 80069d8:	443b      	add	r3, r7
 80069da:	f8d9 7000 	ldr.w	r7, [r9]
 80069de:	0c12      	lsrs	r2, r2, #16
 80069e0:	0c3f      	lsrs	r7, r7, #16
 80069e2:	fb0a 7202 	mla	r2, sl, r2, r7
 80069e6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069f0:	4565      	cmp	r5, ip
 80069f2:	f849 3b04 	str.w	r3, [r9], #4
 80069f6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80069fa:	d8e4      	bhi.n	80069c6 <__multiply+0xaa>
 80069fc:	9b01      	ldr	r3, [sp, #4]
 80069fe:	50e7      	str	r7, [r4, r3]
 8006a00:	9b03      	ldr	r3, [sp, #12]
 8006a02:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006a06:	3104      	adds	r1, #4
 8006a08:	f1b9 0f00 	cmp.w	r9, #0
 8006a0c:	d020      	beq.n	8006a50 <__multiply+0x134>
 8006a0e:	6823      	ldr	r3, [r4, #0]
 8006a10:	4647      	mov	r7, r8
 8006a12:	46a4      	mov	ip, r4
 8006a14:	f04f 0a00 	mov.w	sl, #0
 8006a18:	f8b7 b000 	ldrh.w	fp, [r7]
 8006a1c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006a20:	fb09 220b 	mla	r2, r9, fp, r2
 8006a24:	4452      	add	r2, sl
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a2c:	f84c 3b04 	str.w	r3, [ip], #4
 8006a30:	f857 3b04 	ldr.w	r3, [r7], #4
 8006a34:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a38:	f8bc 3000 	ldrh.w	r3, [ip]
 8006a3c:	fb09 330a 	mla	r3, r9, sl, r3
 8006a40:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006a44:	42bd      	cmp	r5, r7
 8006a46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a4a:	d8e5      	bhi.n	8006a18 <__multiply+0xfc>
 8006a4c:	9a01      	ldr	r2, [sp, #4]
 8006a4e:	50a3      	str	r3, [r4, r2]
 8006a50:	3404      	adds	r4, #4
 8006a52:	e79f      	b.n	8006994 <__multiply+0x78>
 8006a54:	3e01      	subs	r6, #1
 8006a56:	e7a1      	b.n	800699c <__multiply+0x80>
 8006a58:	08007680 	.word	0x08007680
 8006a5c:	08007691 	.word	0x08007691

08006a60 <__pow5mult>:
 8006a60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a64:	4615      	mov	r5, r2
 8006a66:	f012 0203 	ands.w	r2, r2, #3
 8006a6a:	4607      	mov	r7, r0
 8006a6c:	460e      	mov	r6, r1
 8006a6e:	d007      	beq.n	8006a80 <__pow5mult+0x20>
 8006a70:	4c25      	ldr	r4, [pc, #148]	@ (8006b08 <__pow5mult+0xa8>)
 8006a72:	3a01      	subs	r2, #1
 8006a74:	2300      	movs	r3, #0
 8006a76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006a7a:	f7ff fea7 	bl	80067cc <__multadd>
 8006a7e:	4606      	mov	r6, r0
 8006a80:	10ad      	asrs	r5, r5, #2
 8006a82:	d03d      	beq.n	8006b00 <__pow5mult+0xa0>
 8006a84:	69fc      	ldr	r4, [r7, #28]
 8006a86:	b97c      	cbnz	r4, 8006aa8 <__pow5mult+0x48>
 8006a88:	2010      	movs	r0, #16
 8006a8a:	f7ff fd87 	bl	800659c <malloc>
 8006a8e:	4602      	mov	r2, r0
 8006a90:	61f8      	str	r0, [r7, #28]
 8006a92:	b928      	cbnz	r0, 8006aa0 <__pow5mult+0x40>
 8006a94:	4b1d      	ldr	r3, [pc, #116]	@ (8006b0c <__pow5mult+0xac>)
 8006a96:	481e      	ldr	r0, [pc, #120]	@ (8006b10 <__pow5mult+0xb0>)
 8006a98:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006a9c:	f000 fa78 	bl	8006f90 <__assert_func>
 8006aa0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006aa4:	6004      	str	r4, [r0, #0]
 8006aa6:	60c4      	str	r4, [r0, #12]
 8006aa8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006aac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006ab0:	b94c      	cbnz	r4, 8006ac6 <__pow5mult+0x66>
 8006ab2:	f240 2171 	movw	r1, #625	@ 0x271
 8006ab6:	4638      	mov	r0, r7
 8006ab8:	f7ff ff1a 	bl	80068f0 <__i2b>
 8006abc:	2300      	movs	r3, #0
 8006abe:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ac2:	4604      	mov	r4, r0
 8006ac4:	6003      	str	r3, [r0, #0]
 8006ac6:	f04f 0900 	mov.w	r9, #0
 8006aca:	07eb      	lsls	r3, r5, #31
 8006acc:	d50a      	bpl.n	8006ae4 <__pow5mult+0x84>
 8006ace:	4631      	mov	r1, r6
 8006ad0:	4622      	mov	r2, r4
 8006ad2:	4638      	mov	r0, r7
 8006ad4:	f7ff ff22 	bl	800691c <__multiply>
 8006ad8:	4631      	mov	r1, r6
 8006ada:	4680      	mov	r8, r0
 8006adc:	4638      	mov	r0, r7
 8006ade:	f7ff fe53 	bl	8006788 <_Bfree>
 8006ae2:	4646      	mov	r6, r8
 8006ae4:	106d      	asrs	r5, r5, #1
 8006ae6:	d00b      	beq.n	8006b00 <__pow5mult+0xa0>
 8006ae8:	6820      	ldr	r0, [r4, #0]
 8006aea:	b938      	cbnz	r0, 8006afc <__pow5mult+0x9c>
 8006aec:	4622      	mov	r2, r4
 8006aee:	4621      	mov	r1, r4
 8006af0:	4638      	mov	r0, r7
 8006af2:	f7ff ff13 	bl	800691c <__multiply>
 8006af6:	6020      	str	r0, [r4, #0]
 8006af8:	f8c0 9000 	str.w	r9, [r0]
 8006afc:	4604      	mov	r4, r0
 8006afe:	e7e4      	b.n	8006aca <__pow5mult+0x6a>
 8006b00:	4630      	mov	r0, r6
 8006b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b06:	bf00      	nop
 8006b08:	08007744 	.word	0x08007744
 8006b0c:	08007611 	.word	0x08007611
 8006b10:	08007691 	.word	0x08007691

08006b14 <__lshift>:
 8006b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b18:	460c      	mov	r4, r1
 8006b1a:	6849      	ldr	r1, [r1, #4]
 8006b1c:	6923      	ldr	r3, [r4, #16]
 8006b1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006b22:	68a3      	ldr	r3, [r4, #8]
 8006b24:	4607      	mov	r7, r0
 8006b26:	4691      	mov	r9, r2
 8006b28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006b2c:	f108 0601 	add.w	r6, r8, #1
 8006b30:	42b3      	cmp	r3, r6
 8006b32:	db0b      	blt.n	8006b4c <__lshift+0x38>
 8006b34:	4638      	mov	r0, r7
 8006b36:	f7ff fde7 	bl	8006708 <_Balloc>
 8006b3a:	4605      	mov	r5, r0
 8006b3c:	b948      	cbnz	r0, 8006b52 <__lshift+0x3e>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	4b28      	ldr	r3, [pc, #160]	@ (8006be4 <__lshift+0xd0>)
 8006b42:	4829      	ldr	r0, [pc, #164]	@ (8006be8 <__lshift+0xd4>)
 8006b44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006b48:	f000 fa22 	bl	8006f90 <__assert_func>
 8006b4c:	3101      	adds	r1, #1
 8006b4e:	005b      	lsls	r3, r3, #1
 8006b50:	e7ee      	b.n	8006b30 <__lshift+0x1c>
 8006b52:	2300      	movs	r3, #0
 8006b54:	f100 0114 	add.w	r1, r0, #20
 8006b58:	f100 0210 	add.w	r2, r0, #16
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	4553      	cmp	r3, sl
 8006b60:	db33      	blt.n	8006bca <__lshift+0xb6>
 8006b62:	6920      	ldr	r0, [r4, #16]
 8006b64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b68:	f104 0314 	add.w	r3, r4, #20
 8006b6c:	f019 091f 	ands.w	r9, r9, #31
 8006b70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006b74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006b78:	d02b      	beq.n	8006bd2 <__lshift+0xbe>
 8006b7a:	f1c9 0e20 	rsb	lr, r9, #32
 8006b7e:	468a      	mov	sl, r1
 8006b80:	2200      	movs	r2, #0
 8006b82:	6818      	ldr	r0, [r3, #0]
 8006b84:	fa00 f009 	lsl.w	r0, r0, r9
 8006b88:	4310      	orrs	r0, r2
 8006b8a:	f84a 0b04 	str.w	r0, [sl], #4
 8006b8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b92:	459c      	cmp	ip, r3
 8006b94:	fa22 f20e 	lsr.w	r2, r2, lr
 8006b98:	d8f3      	bhi.n	8006b82 <__lshift+0x6e>
 8006b9a:	ebac 0304 	sub.w	r3, ip, r4
 8006b9e:	3b15      	subs	r3, #21
 8006ba0:	f023 0303 	bic.w	r3, r3, #3
 8006ba4:	3304      	adds	r3, #4
 8006ba6:	f104 0015 	add.w	r0, r4, #21
 8006baa:	4560      	cmp	r0, ip
 8006bac:	bf88      	it	hi
 8006bae:	2304      	movhi	r3, #4
 8006bb0:	50ca      	str	r2, [r1, r3]
 8006bb2:	b10a      	cbz	r2, 8006bb8 <__lshift+0xa4>
 8006bb4:	f108 0602 	add.w	r6, r8, #2
 8006bb8:	3e01      	subs	r6, #1
 8006bba:	4638      	mov	r0, r7
 8006bbc:	612e      	str	r6, [r5, #16]
 8006bbe:	4621      	mov	r1, r4
 8006bc0:	f7ff fde2 	bl	8006788 <_Bfree>
 8006bc4:	4628      	mov	r0, r5
 8006bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bca:	f842 0f04 	str.w	r0, [r2, #4]!
 8006bce:	3301      	adds	r3, #1
 8006bd0:	e7c5      	b.n	8006b5e <__lshift+0x4a>
 8006bd2:	3904      	subs	r1, #4
 8006bd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bd8:	f841 2f04 	str.w	r2, [r1, #4]!
 8006bdc:	459c      	cmp	ip, r3
 8006bde:	d8f9      	bhi.n	8006bd4 <__lshift+0xc0>
 8006be0:	e7ea      	b.n	8006bb8 <__lshift+0xa4>
 8006be2:	bf00      	nop
 8006be4:	08007680 	.word	0x08007680
 8006be8:	08007691 	.word	0x08007691

08006bec <__mcmp>:
 8006bec:	690a      	ldr	r2, [r1, #16]
 8006bee:	4603      	mov	r3, r0
 8006bf0:	6900      	ldr	r0, [r0, #16]
 8006bf2:	1a80      	subs	r0, r0, r2
 8006bf4:	b530      	push	{r4, r5, lr}
 8006bf6:	d10e      	bne.n	8006c16 <__mcmp+0x2a>
 8006bf8:	3314      	adds	r3, #20
 8006bfa:	3114      	adds	r1, #20
 8006bfc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006c00:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006c04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006c08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006c0c:	4295      	cmp	r5, r2
 8006c0e:	d003      	beq.n	8006c18 <__mcmp+0x2c>
 8006c10:	d205      	bcs.n	8006c1e <__mcmp+0x32>
 8006c12:	f04f 30ff 	mov.w	r0, #4294967295
 8006c16:	bd30      	pop	{r4, r5, pc}
 8006c18:	42a3      	cmp	r3, r4
 8006c1a:	d3f3      	bcc.n	8006c04 <__mcmp+0x18>
 8006c1c:	e7fb      	b.n	8006c16 <__mcmp+0x2a>
 8006c1e:	2001      	movs	r0, #1
 8006c20:	e7f9      	b.n	8006c16 <__mcmp+0x2a>
	...

08006c24 <__mdiff>:
 8006c24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c28:	4689      	mov	r9, r1
 8006c2a:	4606      	mov	r6, r0
 8006c2c:	4611      	mov	r1, r2
 8006c2e:	4648      	mov	r0, r9
 8006c30:	4614      	mov	r4, r2
 8006c32:	f7ff ffdb 	bl	8006bec <__mcmp>
 8006c36:	1e05      	subs	r5, r0, #0
 8006c38:	d112      	bne.n	8006c60 <__mdiff+0x3c>
 8006c3a:	4629      	mov	r1, r5
 8006c3c:	4630      	mov	r0, r6
 8006c3e:	f7ff fd63 	bl	8006708 <_Balloc>
 8006c42:	4602      	mov	r2, r0
 8006c44:	b928      	cbnz	r0, 8006c52 <__mdiff+0x2e>
 8006c46:	4b3f      	ldr	r3, [pc, #252]	@ (8006d44 <__mdiff+0x120>)
 8006c48:	f240 2137 	movw	r1, #567	@ 0x237
 8006c4c:	483e      	ldr	r0, [pc, #248]	@ (8006d48 <__mdiff+0x124>)
 8006c4e:	f000 f99f 	bl	8006f90 <__assert_func>
 8006c52:	2301      	movs	r3, #1
 8006c54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006c58:	4610      	mov	r0, r2
 8006c5a:	b003      	add	sp, #12
 8006c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c60:	bfbc      	itt	lt
 8006c62:	464b      	movlt	r3, r9
 8006c64:	46a1      	movlt	r9, r4
 8006c66:	4630      	mov	r0, r6
 8006c68:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006c6c:	bfba      	itte	lt
 8006c6e:	461c      	movlt	r4, r3
 8006c70:	2501      	movlt	r5, #1
 8006c72:	2500      	movge	r5, #0
 8006c74:	f7ff fd48 	bl	8006708 <_Balloc>
 8006c78:	4602      	mov	r2, r0
 8006c7a:	b918      	cbnz	r0, 8006c84 <__mdiff+0x60>
 8006c7c:	4b31      	ldr	r3, [pc, #196]	@ (8006d44 <__mdiff+0x120>)
 8006c7e:	f240 2145 	movw	r1, #581	@ 0x245
 8006c82:	e7e3      	b.n	8006c4c <__mdiff+0x28>
 8006c84:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006c88:	6926      	ldr	r6, [r4, #16]
 8006c8a:	60c5      	str	r5, [r0, #12]
 8006c8c:	f109 0310 	add.w	r3, r9, #16
 8006c90:	f109 0514 	add.w	r5, r9, #20
 8006c94:	f104 0e14 	add.w	lr, r4, #20
 8006c98:	f100 0b14 	add.w	fp, r0, #20
 8006c9c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006ca0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006ca4:	9301      	str	r3, [sp, #4]
 8006ca6:	46d9      	mov	r9, fp
 8006ca8:	f04f 0c00 	mov.w	ip, #0
 8006cac:	9b01      	ldr	r3, [sp, #4]
 8006cae:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006cb2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006cb6:	9301      	str	r3, [sp, #4]
 8006cb8:	fa1f f38a 	uxth.w	r3, sl
 8006cbc:	4619      	mov	r1, r3
 8006cbe:	b283      	uxth	r3, r0
 8006cc0:	1acb      	subs	r3, r1, r3
 8006cc2:	0c00      	lsrs	r0, r0, #16
 8006cc4:	4463      	add	r3, ip
 8006cc6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006cca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006cd4:	4576      	cmp	r6, lr
 8006cd6:	f849 3b04 	str.w	r3, [r9], #4
 8006cda:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006cde:	d8e5      	bhi.n	8006cac <__mdiff+0x88>
 8006ce0:	1b33      	subs	r3, r6, r4
 8006ce2:	3b15      	subs	r3, #21
 8006ce4:	f023 0303 	bic.w	r3, r3, #3
 8006ce8:	3415      	adds	r4, #21
 8006cea:	3304      	adds	r3, #4
 8006cec:	42a6      	cmp	r6, r4
 8006cee:	bf38      	it	cc
 8006cf0:	2304      	movcc	r3, #4
 8006cf2:	441d      	add	r5, r3
 8006cf4:	445b      	add	r3, fp
 8006cf6:	461e      	mov	r6, r3
 8006cf8:	462c      	mov	r4, r5
 8006cfa:	4544      	cmp	r4, r8
 8006cfc:	d30e      	bcc.n	8006d1c <__mdiff+0xf8>
 8006cfe:	f108 0103 	add.w	r1, r8, #3
 8006d02:	1b49      	subs	r1, r1, r5
 8006d04:	f021 0103 	bic.w	r1, r1, #3
 8006d08:	3d03      	subs	r5, #3
 8006d0a:	45a8      	cmp	r8, r5
 8006d0c:	bf38      	it	cc
 8006d0e:	2100      	movcc	r1, #0
 8006d10:	440b      	add	r3, r1
 8006d12:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006d16:	b191      	cbz	r1, 8006d3e <__mdiff+0x11a>
 8006d18:	6117      	str	r7, [r2, #16]
 8006d1a:	e79d      	b.n	8006c58 <__mdiff+0x34>
 8006d1c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006d20:	46e6      	mov	lr, ip
 8006d22:	0c08      	lsrs	r0, r1, #16
 8006d24:	fa1c fc81 	uxtah	ip, ip, r1
 8006d28:	4471      	add	r1, lr
 8006d2a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006d2e:	b289      	uxth	r1, r1
 8006d30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006d34:	f846 1b04 	str.w	r1, [r6], #4
 8006d38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006d3c:	e7dd      	b.n	8006cfa <__mdiff+0xd6>
 8006d3e:	3f01      	subs	r7, #1
 8006d40:	e7e7      	b.n	8006d12 <__mdiff+0xee>
 8006d42:	bf00      	nop
 8006d44:	08007680 	.word	0x08007680
 8006d48:	08007691 	.word	0x08007691

08006d4c <__d2b>:
 8006d4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006d50:	460f      	mov	r7, r1
 8006d52:	2101      	movs	r1, #1
 8006d54:	ec59 8b10 	vmov	r8, r9, d0
 8006d58:	4616      	mov	r6, r2
 8006d5a:	f7ff fcd5 	bl	8006708 <_Balloc>
 8006d5e:	4604      	mov	r4, r0
 8006d60:	b930      	cbnz	r0, 8006d70 <__d2b+0x24>
 8006d62:	4602      	mov	r2, r0
 8006d64:	4b23      	ldr	r3, [pc, #140]	@ (8006df4 <__d2b+0xa8>)
 8006d66:	4824      	ldr	r0, [pc, #144]	@ (8006df8 <__d2b+0xac>)
 8006d68:	f240 310f 	movw	r1, #783	@ 0x30f
 8006d6c:	f000 f910 	bl	8006f90 <__assert_func>
 8006d70:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006d74:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d78:	b10d      	cbz	r5, 8006d7e <__d2b+0x32>
 8006d7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d7e:	9301      	str	r3, [sp, #4]
 8006d80:	f1b8 0300 	subs.w	r3, r8, #0
 8006d84:	d023      	beq.n	8006dce <__d2b+0x82>
 8006d86:	4668      	mov	r0, sp
 8006d88:	9300      	str	r3, [sp, #0]
 8006d8a:	f7ff fd84 	bl	8006896 <__lo0bits>
 8006d8e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006d92:	b1d0      	cbz	r0, 8006dca <__d2b+0x7e>
 8006d94:	f1c0 0320 	rsb	r3, r0, #32
 8006d98:	fa02 f303 	lsl.w	r3, r2, r3
 8006d9c:	430b      	orrs	r3, r1
 8006d9e:	40c2      	lsrs	r2, r0
 8006da0:	6163      	str	r3, [r4, #20]
 8006da2:	9201      	str	r2, [sp, #4]
 8006da4:	9b01      	ldr	r3, [sp, #4]
 8006da6:	61a3      	str	r3, [r4, #24]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	bf0c      	ite	eq
 8006dac:	2201      	moveq	r2, #1
 8006dae:	2202      	movne	r2, #2
 8006db0:	6122      	str	r2, [r4, #16]
 8006db2:	b1a5      	cbz	r5, 8006dde <__d2b+0x92>
 8006db4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006db8:	4405      	add	r5, r0
 8006dba:	603d      	str	r5, [r7, #0]
 8006dbc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006dc0:	6030      	str	r0, [r6, #0]
 8006dc2:	4620      	mov	r0, r4
 8006dc4:	b003      	add	sp, #12
 8006dc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006dca:	6161      	str	r1, [r4, #20]
 8006dcc:	e7ea      	b.n	8006da4 <__d2b+0x58>
 8006dce:	a801      	add	r0, sp, #4
 8006dd0:	f7ff fd61 	bl	8006896 <__lo0bits>
 8006dd4:	9b01      	ldr	r3, [sp, #4]
 8006dd6:	6163      	str	r3, [r4, #20]
 8006dd8:	3020      	adds	r0, #32
 8006dda:	2201      	movs	r2, #1
 8006ddc:	e7e8      	b.n	8006db0 <__d2b+0x64>
 8006dde:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006de2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006de6:	6038      	str	r0, [r7, #0]
 8006de8:	6918      	ldr	r0, [r3, #16]
 8006dea:	f7ff fd35 	bl	8006858 <__hi0bits>
 8006dee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006df2:	e7e5      	b.n	8006dc0 <__d2b+0x74>
 8006df4:	08007680 	.word	0x08007680
 8006df8:	08007691 	.word	0x08007691

08006dfc <__sflush_r>:
 8006dfc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e04:	0716      	lsls	r6, r2, #28
 8006e06:	4605      	mov	r5, r0
 8006e08:	460c      	mov	r4, r1
 8006e0a:	d454      	bmi.n	8006eb6 <__sflush_r+0xba>
 8006e0c:	684b      	ldr	r3, [r1, #4]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	dc02      	bgt.n	8006e18 <__sflush_r+0x1c>
 8006e12:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	dd48      	ble.n	8006eaa <__sflush_r+0xae>
 8006e18:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e1a:	2e00      	cmp	r6, #0
 8006e1c:	d045      	beq.n	8006eaa <__sflush_r+0xae>
 8006e1e:	2300      	movs	r3, #0
 8006e20:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006e24:	682f      	ldr	r7, [r5, #0]
 8006e26:	6a21      	ldr	r1, [r4, #32]
 8006e28:	602b      	str	r3, [r5, #0]
 8006e2a:	d030      	beq.n	8006e8e <__sflush_r+0x92>
 8006e2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006e2e:	89a3      	ldrh	r3, [r4, #12]
 8006e30:	0759      	lsls	r1, r3, #29
 8006e32:	d505      	bpl.n	8006e40 <__sflush_r+0x44>
 8006e34:	6863      	ldr	r3, [r4, #4]
 8006e36:	1ad2      	subs	r2, r2, r3
 8006e38:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e3a:	b10b      	cbz	r3, 8006e40 <__sflush_r+0x44>
 8006e3c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e3e:	1ad2      	subs	r2, r2, r3
 8006e40:	2300      	movs	r3, #0
 8006e42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e44:	6a21      	ldr	r1, [r4, #32]
 8006e46:	4628      	mov	r0, r5
 8006e48:	47b0      	blx	r6
 8006e4a:	1c43      	adds	r3, r0, #1
 8006e4c:	89a3      	ldrh	r3, [r4, #12]
 8006e4e:	d106      	bne.n	8006e5e <__sflush_r+0x62>
 8006e50:	6829      	ldr	r1, [r5, #0]
 8006e52:	291d      	cmp	r1, #29
 8006e54:	d82b      	bhi.n	8006eae <__sflush_r+0xb2>
 8006e56:	4a2a      	ldr	r2, [pc, #168]	@ (8006f00 <__sflush_r+0x104>)
 8006e58:	40ca      	lsrs	r2, r1
 8006e5a:	07d6      	lsls	r6, r2, #31
 8006e5c:	d527      	bpl.n	8006eae <__sflush_r+0xb2>
 8006e5e:	2200      	movs	r2, #0
 8006e60:	6062      	str	r2, [r4, #4]
 8006e62:	04d9      	lsls	r1, r3, #19
 8006e64:	6922      	ldr	r2, [r4, #16]
 8006e66:	6022      	str	r2, [r4, #0]
 8006e68:	d504      	bpl.n	8006e74 <__sflush_r+0x78>
 8006e6a:	1c42      	adds	r2, r0, #1
 8006e6c:	d101      	bne.n	8006e72 <__sflush_r+0x76>
 8006e6e:	682b      	ldr	r3, [r5, #0]
 8006e70:	b903      	cbnz	r3, 8006e74 <__sflush_r+0x78>
 8006e72:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e74:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e76:	602f      	str	r7, [r5, #0]
 8006e78:	b1b9      	cbz	r1, 8006eaa <__sflush_r+0xae>
 8006e7a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e7e:	4299      	cmp	r1, r3
 8006e80:	d002      	beq.n	8006e88 <__sflush_r+0x8c>
 8006e82:	4628      	mov	r0, r5
 8006e84:	f7ff fb40 	bl	8006508 <_free_r>
 8006e88:	2300      	movs	r3, #0
 8006e8a:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e8c:	e00d      	b.n	8006eaa <__sflush_r+0xae>
 8006e8e:	2301      	movs	r3, #1
 8006e90:	4628      	mov	r0, r5
 8006e92:	47b0      	blx	r6
 8006e94:	4602      	mov	r2, r0
 8006e96:	1c50      	adds	r0, r2, #1
 8006e98:	d1c9      	bne.n	8006e2e <__sflush_r+0x32>
 8006e9a:	682b      	ldr	r3, [r5, #0]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d0c6      	beq.n	8006e2e <__sflush_r+0x32>
 8006ea0:	2b1d      	cmp	r3, #29
 8006ea2:	d001      	beq.n	8006ea8 <__sflush_r+0xac>
 8006ea4:	2b16      	cmp	r3, #22
 8006ea6:	d11e      	bne.n	8006ee6 <__sflush_r+0xea>
 8006ea8:	602f      	str	r7, [r5, #0]
 8006eaa:	2000      	movs	r0, #0
 8006eac:	e022      	b.n	8006ef4 <__sflush_r+0xf8>
 8006eae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eb2:	b21b      	sxth	r3, r3
 8006eb4:	e01b      	b.n	8006eee <__sflush_r+0xf2>
 8006eb6:	690f      	ldr	r7, [r1, #16]
 8006eb8:	2f00      	cmp	r7, #0
 8006eba:	d0f6      	beq.n	8006eaa <__sflush_r+0xae>
 8006ebc:	0793      	lsls	r3, r2, #30
 8006ebe:	680e      	ldr	r6, [r1, #0]
 8006ec0:	bf08      	it	eq
 8006ec2:	694b      	ldreq	r3, [r1, #20]
 8006ec4:	600f      	str	r7, [r1, #0]
 8006ec6:	bf18      	it	ne
 8006ec8:	2300      	movne	r3, #0
 8006eca:	eba6 0807 	sub.w	r8, r6, r7
 8006ece:	608b      	str	r3, [r1, #8]
 8006ed0:	f1b8 0f00 	cmp.w	r8, #0
 8006ed4:	dde9      	ble.n	8006eaa <__sflush_r+0xae>
 8006ed6:	6a21      	ldr	r1, [r4, #32]
 8006ed8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006eda:	4643      	mov	r3, r8
 8006edc:	463a      	mov	r2, r7
 8006ede:	4628      	mov	r0, r5
 8006ee0:	47b0      	blx	r6
 8006ee2:	2800      	cmp	r0, #0
 8006ee4:	dc08      	bgt.n	8006ef8 <__sflush_r+0xfc>
 8006ee6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eee:	81a3      	strh	r3, [r4, #12]
 8006ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ef8:	4407      	add	r7, r0
 8006efa:	eba8 0800 	sub.w	r8, r8, r0
 8006efe:	e7e7      	b.n	8006ed0 <__sflush_r+0xd4>
 8006f00:	20400001 	.word	0x20400001

08006f04 <_fflush_r>:
 8006f04:	b538      	push	{r3, r4, r5, lr}
 8006f06:	690b      	ldr	r3, [r1, #16]
 8006f08:	4605      	mov	r5, r0
 8006f0a:	460c      	mov	r4, r1
 8006f0c:	b913      	cbnz	r3, 8006f14 <_fflush_r+0x10>
 8006f0e:	2500      	movs	r5, #0
 8006f10:	4628      	mov	r0, r5
 8006f12:	bd38      	pop	{r3, r4, r5, pc}
 8006f14:	b118      	cbz	r0, 8006f1e <_fflush_r+0x1a>
 8006f16:	6a03      	ldr	r3, [r0, #32]
 8006f18:	b90b      	cbnz	r3, 8006f1e <_fflush_r+0x1a>
 8006f1a:	f7fe fba1 	bl	8005660 <__sinit>
 8006f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d0f3      	beq.n	8006f0e <_fflush_r+0xa>
 8006f26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006f28:	07d0      	lsls	r0, r2, #31
 8006f2a:	d404      	bmi.n	8006f36 <_fflush_r+0x32>
 8006f2c:	0599      	lsls	r1, r3, #22
 8006f2e:	d402      	bmi.n	8006f36 <_fflush_r+0x32>
 8006f30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f32:	f7fe fc8c 	bl	800584e <__retarget_lock_acquire_recursive>
 8006f36:	4628      	mov	r0, r5
 8006f38:	4621      	mov	r1, r4
 8006f3a:	f7ff ff5f 	bl	8006dfc <__sflush_r>
 8006f3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f40:	07da      	lsls	r2, r3, #31
 8006f42:	4605      	mov	r5, r0
 8006f44:	d4e4      	bmi.n	8006f10 <_fflush_r+0xc>
 8006f46:	89a3      	ldrh	r3, [r4, #12]
 8006f48:	059b      	lsls	r3, r3, #22
 8006f4a:	d4e1      	bmi.n	8006f10 <_fflush_r+0xc>
 8006f4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f4e:	f7fe fc7f 	bl	8005850 <__retarget_lock_release_recursive>
 8006f52:	e7dd      	b.n	8006f10 <_fflush_r+0xc>

08006f54 <_sbrk_r>:
 8006f54:	b538      	push	{r3, r4, r5, lr}
 8006f56:	4d06      	ldr	r5, [pc, #24]	@ (8006f70 <_sbrk_r+0x1c>)
 8006f58:	2300      	movs	r3, #0
 8006f5a:	4604      	mov	r4, r0
 8006f5c:	4608      	mov	r0, r1
 8006f5e:	602b      	str	r3, [r5, #0]
 8006f60:	f7fa fca8 	bl	80018b4 <_sbrk>
 8006f64:	1c43      	adds	r3, r0, #1
 8006f66:	d102      	bne.n	8006f6e <_sbrk_r+0x1a>
 8006f68:	682b      	ldr	r3, [r5, #0]
 8006f6a:	b103      	cbz	r3, 8006f6e <_sbrk_r+0x1a>
 8006f6c:	6023      	str	r3, [r4, #0]
 8006f6e:	bd38      	pop	{r3, r4, r5, pc}
 8006f70:	200008c0 	.word	0x200008c0

08006f74 <memcpy>:
 8006f74:	440a      	add	r2, r1
 8006f76:	4291      	cmp	r1, r2
 8006f78:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f7c:	d100      	bne.n	8006f80 <memcpy+0xc>
 8006f7e:	4770      	bx	lr
 8006f80:	b510      	push	{r4, lr}
 8006f82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f8a:	4291      	cmp	r1, r2
 8006f8c:	d1f9      	bne.n	8006f82 <memcpy+0xe>
 8006f8e:	bd10      	pop	{r4, pc}

08006f90 <__assert_func>:
 8006f90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006f92:	4614      	mov	r4, r2
 8006f94:	461a      	mov	r2, r3
 8006f96:	4b09      	ldr	r3, [pc, #36]	@ (8006fbc <__assert_func+0x2c>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4605      	mov	r5, r0
 8006f9c:	68d8      	ldr	r0, [r3, #12]
 8006f9e:	b14c      	cbz	r4, 8006fb4 <__assert_func+0x24>
 8006fa0:	4b07      	ldr	r3, [pc, #28]	@ (8006fc0 <__assert_func+0x30>)
 8006fa2:	9100      	str	r1, [sp, #0]
 8006fa4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006fa8:	4906      	ldr	r1, [pc, #24]	@ (8006fc4 <__assert_func+0x34>)
 8006faa:	462b      	mov	r3, r5
 8006fac:	f000 f842 	bl	8007034 <fiprintf>
 8006fb0:	f000 f852 	bl	8007058 <abort>
 8006fb4:	4b04      	ldr	r3, [pc, #16]	@ (8006fc8 <__assert_func+0x38>)
 8006fb6:	461c      	mov	r4, r3
 8006fb8:	e7f3      	b.n	8006fa2 <__assert_func+0x12>
 8006fba:	bf00      	nop
 8006fbc:	20000018 	.word	0x20000018
 8006fc0:	080076f4 	.word	0x080076f4
 8006fc4:	08007701 	.word	0x08007701
 8006fc8:	0800772f 	.word	0x0800772f

08006fcc <_calloc_r>:
 8006fcc:	b570      	push	{r4, r5, r6, lr}
 8006fce:	fba1 5402 	umull	r5, r4, r1, r2
 8006fd2:	b934      	cbnz	r4, 8006fe2 <_calloc_r+0x16>
 8006fd4:	4629      	mov	r1, r5
 8006fd6:	f7ff fb0b 	bl	80065f0 <_malloc_r>
 8006fda:	4606      	mov	r6, r0
 8006fdc:	b928      	cbnz	r0, 8006fea <_calloc_r+0x1e>
 8006fde:	4630      	mov	r0, r6
 8006fe0:	bd70      	pop	{r4, r5, r6, pc}
 8006fe2:	220c      	movs	r2, #12
 8006fe4:	6002      	str	r2, [r0, #0]
 8006fe6:	2600      	movs	r6, #0
 8006fe8:	e7f9      	b.n	8006fde <_calloc_r+0x12>
 8006fea:	462a      	mov	r2, r5
 8006fec:	4621      	mov	r1, r4
 8006fee:	f7fe fbb0 	bl	8005752 <memset>
 8006ff2:	e7f4      	b.n	8006fde <_calloc_r+0x12>

08006ff4 <__ascii_mbtowc>:
 8006ff4:	b082      	sub	sp, #8
 8006ff6:	b901      	cbnz	r1, 8006ffa <__ascii_mbtowc+0x6>
 8006ff8:	a901      	add	r1, sp, #4
 8006ffa:	b142      	cbz	r2, 800700e <__ascii_mbtowc+0x1a>
 8006ffc:	b14b      	cbz	r3, 8007012 <__ascii_mbtowc+0x1e>
 8006ffe:	7813      	ldrb	r3, [r2, #0]
 8007000:	600b      	str	r3, [r1, #0]
 8007002:	7812      	ldrb	r2, [r2, #0]
 8007004:	1e10      	subs	r0, r2, #0
 8007006:	bf18      	it	ne
 8007008:	2001      	movne	r0, #1
 800700a:	b002      	add	sp, #8
 800700c:	4770      	bx	lr
 800700e:	4610      	mov	r0, r2
 8007010:	e7fb      	b.n	800700a <__ascii_mbtowc+0x16>
 8007012:	f06f 0001 	mvn.w	r0, #1
 8007016:	e7f8      	b.n	800700a <__ascii_mbtowc+0x16>

08007018 <__ascii_wctomb>:
 8007018:	4603      	mov	r3, r0
 800701a:	4608      	mov	r0, r1
 800701c:	b141      	cbz	r1, 8007030 <__ascii_wctomb+0x18>
 800701e:	2aff      	cmp	r2, #255	@ 0xff
 8007020:	d904      	bls.n	800702c <__ascii_wctomb+0x14>
 8007022:	228a      	movs	r2, #138	@ 0x8a
 8007024:	601a      	str	r2, [r3, #0]
 8007026:	f04f 30ff 	mov.w	r0, #4294967295
 800702a:	4770      	bx	lr
 800702c:	700a      	strb	r2, [r1, #0]
 800702e:	2001      	movs	r0, #1
 8007030:	4770      	bx	lr
	...

08007034 <fiprintf>:
 8007034:	b40e      	push	{r1, r2, r3}
 8007036:	b503      	push	{r0, r1, lr}
 8007038:	4601      	mov	r1, r0
 800703a:	ab03      	add	r3, sp, #12
 800703c:	4805      	ldr	r0, [pc, #20]	@ (8007054 <fiprintf+0x20>)
 800703e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007042:	6800      	ldr	r0, [r0, #0]
 8007044:	9301      	str	r3, [sp, #4]
 8007046:	f000 f837 	bl	80070b8 <_vfiprintf_r>
 800704a:	b002      	add	sp, #8
 800704c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007050:	b003      	add	sp, #12
 8007052:	4770      	bx	lr
 8007054:	20000018 	.word	0x20000018

08007058 <abort>:
 8007058:	b508      	push	{r3, lr}
 800705a:	2006      	movs	r0, #6
 800705c:	f000 fa00 	bl	8007460 <raise>
 8007060:	2001      	movs	r0, #1
 8007062:	f7fa fbae 	bl	80017c2 <_exit>

08007066 <__sfputc_r>:
 8007066:	6893      	ldr	r3, [r2, #8]
 8007068:	3b01      	subs	r3, #1
 800706a:	2b00      	cmp	r3, #0
 800706c:	b410      	push	{r4}
 800706e:	6093      	str	r3, [r2, #8]
 8007070:	da08      	bge.n	8007084 <__sfputc_r+0x1e>
 8007072:	6994      	ldr	r4, [r2, #24]
 8007074:	42a3      	cmp	r3, r4
 8007076:	db01      	blt.n	800707c <__sfputc_r+0x16>
 8007078:	290a      	cmp	r1, #10
 800707a:	d103      	bne.n	8007084 <__sfputc_r+0x1e>
 800707c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007080:	f000 b932 	b.w	80072e8 <__swbuf_r>
 8007084:	6813      	ldr	r3, [r2, #0]
 8007086:	1c58      	adds	r0, r3, #1
 8007088:	6010      	str	r0, [r2, #0]
 800708a:	7019      	strb	r1, [r3, #0]
 800708c:	4608      	mov	r0, r1
 800708e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007092:	4770      	bx	lr

08007094 <__sfputs_r>:
 8007094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007096:	4606      	mov	r6, r0
 8007098:	460f      	mov	r7, r1
 800709a:	4614      	mov	r4, r2
 800709c:	18d5      	adds	r5, r2, r3
 800709e:	42ac      	cmp	r4, r5
 80070a0:	d101      	bne.n	80070a6 <__sfputs_r+0x12>
 80070a2:	2000      	movs	r0, #0
 80070a4:	e007      	b.n	80070b6 <__sfputs_r+0x22>
 80070a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070aa:	463a      	mov	r2, r7
 80070ac:	4630      	mov	r0, r6
 80070ae:	f7ff ffda 	bl	8007066 <__sfputc_r>
 80070b2:	1c43      	adds	r3, r0, #1
 80070b4:	d1f3      	bne.n	800709e <__sfputs_r+0xa>
 80070b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080070b8 <_vfiprintf_r>:
 80070b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070bc:	460d      	mov	r5, r1
 80070be:	b09d      	sub	sp, #116	@ 0x74
 80070c0:	4614      	mov	r4, r2
 80070c2:	4698      	mov	r8, r3
 80070c4:	4606      	mov	r6, r0
 80070c6:	b118      	cbz	r0, 80070d0 <_vfiprintf_r+0x18>
 80070c8:	6a03      	ldr	r3, [r0, #32]
 80070ca:	b90b      	cbnz	r3, 80070d0 <_vfiprintf_r+0x18>
 80070cc:	f7fe fac8 	bl	8005660 <__sinit>
 80070d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80070d2:	07d9      	lsls	r1, r3, #31
 80070d4:	d405      	bmi.n	80070e2 <_vfiprintf_r+0x2a>
 80070d6:	89ab      	ldrh	r3, [r5, #12]
 80070d8:	059a      	lsls	r2, r3, #22
 80070da:	d402      	bmi.n	80070e2 <_vfiprintf_r+0x2a>
 80070dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80070de:	f7fe fbb6 	bl	800584e <__retarget_lock_acquire_recursive>
 80070e2:	89ab      	ldrh	r3, [r5, #12]
 80070e4:	071b      	lsls	r3, r3, #28
 80070e6:	d501      	bpl.n	80070ec <_vfiprintf_r+0x34>
 80070e8:	692b      	ldr	r3, [r5, #16]
 80070ea:	b99b      	cbnz	r3, 8007114 <_vfiprintf_r+0x5c>
 80070ec:	4629      	mov	r1, r5
 80070ee:	4630      	mov	r0, r6
 80070f0:	f000 f938 	bl	8007364 <__swsetup_r>
 80070f4:	b170      	cbz	r0, 8007114 <_vfiprintf_r+0x5c>
 80070f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80070f8:	07dc      	lsls	r4, r3, #31
 80070fa:	d504      	bpl.n	8007106 <_vfiprintf_r+0x4e>
 80070fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007100:	b01d      	add	sp, #116	@ 0x74
 8007102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007106:	89ab      	ldrh	r3, [r5, #12]
 8007108:	0598      	lsls	r0, r3, #22
 800710a:	d4f7      	bmi.n	80070fc <_vfiprintf_r+0x44>
 800710c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800710e:	f7fe fb9f 	bl	8005850 <__retarget_lock_release_recursive>
 8007112:	e7f3      	b.n	80070fc <_vfiprintf_r+0x44>
 8007114:	2300      	movs	r3, #0
 8007116:	9309      	str	r3, [sp, #36]	@ 0x24
 8007118:	2320      	movs	r3, #32
 800711a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800711e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007122:	2330      	movs	r3, #48	@ 0x30
 8007124:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80072d4 <_vfiprintf_r+0x21c>
 8007128:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800712c:	f04f 0901 	mov.w	r9, #1
 8007130:	4623      	mov	r3, r4
 8007132:	469a      	mov	sl, r3
 8007134:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007138:	b10a      	cbz	r2, 800713e <_vfiprintf_r+0x86>
 800713a:	2a25      	cmp	r2, #37	@ 0x25
 800713c:	d1f9      	bne.n	8007132 <_vfiprintf_r+0x7a>
 800713e:	ebba 0b04 	subs.w	fp, sl, r4
 8007142:	d00b      	beq.n	800715c <_vfiprintf_r+0xa4>
 8007144:	465b      	mov	r3, fp
 8007146:	4622      	mov	r2, r4
 8007148:	4629      	mov	r1, r5
 800714a:	4630      	mov	r0, r6
 800714c:	f7ff ffa2 	bl	8007094 <__sfputs_r>
 8007150:	3001      	adds	r0, #1
 8007152:	f000 80a7 	beq.w	80072a4 <_vfiprintf_r+0x1ec>
 8007156:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007158:	445a      	add	r2, fp
 800715a:	9209      	str	r2, [sp, #36]	@ 0x24
 800715c:	f89a 3000 	ldrb.w	r3, [sl]
 8007160:	2b00      	cmp	r3, #0
 8007162:	f000 809f 	beq.w	80072a4 <_vfiprintf_r+0x1ec>
 8007166:	2300      	movs	r3, #0
 8007168:	f04f 32ff 	mov.w	r2, #4294967295
 800716c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007170:	f10a 0a01 	add.w	sl, sl, #1
 8007174:	9304      	str	r3, [sp, #16]
 8007176:	9307      	str	r3, [sp, #28]
 8007178:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800717c:	931a      	str	r3, [sp, #104]	@ 0x68
 800717e:	4654      	mov	r4, sl
 8007180:	2205      	movs	r2, #5
 8007182:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007186:	4853      	ldr	r0, [pc, #332]	@ (80072d4 <_vfiprintf_r+0x21c>)
 8007188:	f7f9 f842 	bl	8000210 <memchr>
 800718c:	9a04      	ldr	r2, [sp, #16]
 800718e:	b9d8      	cbnz	r0, 80071c8 <_vfiprintf_r+0x110>
 8007190:	06d1      	lsls	r1, r2, #27
 8007192:	bf44      	itt	mi
 8007194:	2320      	movmi	r3, #32
 8007196:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800719a:	0713      	lsls	r3, r2, #28
 800719c:	bf44      	itt	mi
 800719e:	232b      	movmi	r3, #43	@ 0x2b
 80071a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071a4:	f89a 3000 	ldrb.w	r3, [sl]
 80071a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80071aa:	d015      	beq.n	80071d8 <_vfiprintf_r+0x120>
 80071ac:	9a07      	ldr	r2, [sp, #28]
 80071ae:	4654      	mov	r4, sl
 80071b0:	2000      	movs	r0, #0
 80071b2:	f04f 0c0a 	mov.w	ip, #10
 80071b6:	4621      	mov	r1, r4
 80071b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071bc:	3b30      	subs	r3, #48	@ 0x30
 80071be:	2b09      	cmp	r3, #9
 80071c0:	d94b      	bls.n	800725a <_vfiprintf_r+0x1a2>
 80071c2:	b1b0      	cbz	r0, 80071f2 <_vfiprintf_r+0x13a>
 80071c4:	9207      	str	r2, [sp, #28]
 80071c6:	e014      	b.n	80071f2 <_vfiprintf_r+0x13a>
 80071c8:	eba0 0308 	sub.w	r3, r0, r8
 80071cc:	fa09 f303 	lsl.w	r3, r9, r3
 80071d0:	4313      	orrs	r3, r2
 80071d2:	9304      	str	r3, [sp, #16]
 80071d4:	46a2      	mov	sl, r4
 80071d6:	e7d2      	b.n	800717e <_vfiprintf_r+0xc6>
 80071d8:	9b03      	ldr	r3, [sp, #12]
 80071da:	1d19      	adds	r1, r3, #4
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	9103      	str	r1, [sp, #12]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	bfbb      	ittet	lt
 80071e4:	425b      	neglt	r3, r3
 80071e6:	f042 0202 	orrlt.w	r2, r2, #2
 80071ea:	9307      	strge	r3, [sp, #28]
 80071ec:	9307      	strlt	r3, [sp, #28]
 80071ee:	bfb8      	it	lt
 80071f0:	9204      	strlt	r2, [sp, #16]
 80071f2:	7823      	ldrb	r3, [r4, #0]
 80071f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80071f6:	d10a      	bne.n	800720e <_vfiprintf_r+0x156>
 80071f8:	7863      	ldrb	r3, [r4, #1]
 80071fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80071fc:	d132      	bne.n	8007264 <_vfiprintf_r+0x1ac>
 80071fe:	9b03      	ldr	r3, [sp, #12]
 8007200:	1d1a      	adds	r2, r3, #4
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	9203      	str	r2, [sp, #12]
 8007206:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800720a:	3402      	adds	r4, #2
 800720c:	9305      	str	r3, [sp, #20]
 800720e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80072e4 <_vfiprintf_r+0x22c>
 8007212:	7821      	ldrb	r1, [r4, #0]
 8007214:	2203      	movs	r2, #3
 8007216:	4650      	mov	r0, sl
 8007218:	f7f8 fffa 	bl	8000210 <memchr>
 800721c:	b138      	cbz	r0, 800722e <_vfiprintf_r+0x176>
 800721e:	9b04      	ldr	r3, [sp, #16]
 8007220:	eba0 000a 	sub.w	r0, r0, sl
 8007224:	2240      	movs	r2, #64	@ 0x40
 8007226:	4082      	lsls	r2, r0
 8007228:	4313      	orrs	r3, r2
 800722a:	3401      	adds	r4, #1
 800722c:	9304      	str	r3, [sp, #16]
 800722e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007232:	4829      	ldr	r0, [pc, #164]	@ (80072d8 <_vfiprintf_r+0x220>)
 8007234:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007238:	2206      	movs	r2, #6
 800723a:	f7f8 ffe9 	bl	8000210 <memchr>
 800723e:	2800      	cmp	r0, #0
 8007240:	d03f      	beq.n	80072c2 <_vfiprintf_r+0x20a>
 8007242:	4b26      	ldr	r3, [pc, #152]	@ (80072dc <_vfiprintf_r+0x224>)
 8007244:	bb1b      	cbnz	r3, 800728e <_vfiprintf_r+0x1d6>
 8007246:	9b03      	ldr	r3, [sp, #12]
 8007248:	3307      	adds	r3, #7
 800724a:	f023 0307 	bic.w	r3, r3, #7
 800724e:	3308      	adds	r3, #8
 8007250:	9303      	str	r3, [sp, #12]
 8007252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007254:	443b      	add	r3, r7
 8007256:	9309      	str	r3, [sp, #36]	@ 0x24
 8007258:	e76a      	b.n	8007130 <_vfiprintf_r+0x78>
 800725a:	fb0c 3202 	mla	r2, ip, r2, r3
 800725e:	460c      	mov	r4, r1
 8007260:	2001      	movs	r0, #1
 8007262:	e7a8      	b.n	80071b6 <_vfiprintf_r+0xfe>
 8007264:	2300      	movs	r3, #0
 8007266:	3401      	adds	r4, #1
 8007268:	9305      	str	r3, [sp, #20]
 800726a:	4619      	mov	r1, r3
 800726c:	f04f 0c0a 	mov.w	ip, #10
 8007270:	4620      	mov	r0, r4
 8007272:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007276:	3a30      	subs	r2, #48	@ 0x30
 8007278:	2a09      	cmp	r2, #9
 800727a:	d903      	bls.n	8007284 <_vfiprintf_r+0x1cc>
 800727c:	2b00      	cmp	r3, #0
 800727e:	d0c6      	beq.n	800720e <_vfiprintf_r+0x156>
 8007280:	9105      	str	r1, [sp, #20]
 8007282:	e7c4      	b.n	800720e <_vfiprintf_r+0x156>
 8007284:	fb0c 2101 	mla	r1, ip, r1, r2
 8007288:	4604      	mov	r4, r0
 800728a:	2301      	movs	r3, #1
 800728c:	e7f0      	b.n	8007270 <_vfiprintf_r+0x1b8>
 800728e:	ab03      	add	r3, sp, #12
 8007290:	9300      	str	r3, [sp, #0]
 8007292:	462a      	mov	r2, r5
 8007294:	4b12      	ldr	r3, [pc, #72]	@ (80072e0 <_vfiprintf_r+0x228>)
 8007296:	a904      	add	r1, sp, #16
 8007298:	4630      	mov	r0, r6
 800729a:	f7fd fd9f 	bl	8004ddc <_printf_float>
 800729e:	4607      	mov	r7, r0
 80072a0:	1c78      	adds	r0, r7, #1
 80072a2:	d1d6      	bne.n	8007252 <_vfiprintf_r+0x19a>
 80072a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072a6:	07d9      	lsls	r1, r3, #31
 80072a8:	d405      	bmi.n	80072b6 <_vfiprintf_r+0x1fe>
 80072aa:	89ab      	ldrh	r3, [r5, #12]
 80072ac:	059a      	lsls	r2, r3, #22
 80072ae:	d402      	bmi.n	80072b6 <_vfiprintf_r+0x1fe>
 80072b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072b2:	f7fe facd 	bl	8005850 <__retarget_lock_release_recursive>
 80072b6:	89ab      	ldrh	r3, [r5, #12]
 80072b8:	065b      	lsls	r3, r3, #25
 80072ba:	f53f af1f 	bmi.w	80070fc <_vfiprintf_r+0x44>
 80072be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072c0:	e71e      	b.n	8007100 <_vfiprintf_r+0x48>
 80072c2:	ab03      	add	r3, sp, #12
 80072c4:	9300      	str	r3, [sp, #0]
 80072c6:	462a      	mov	r2, r5
 80072c8:	4b05      	ldr	r3, [pc, #20]	@ (80072e0 <_vfiprintf_r+0x228>)
 80072ca:	a904      	add	r1, sp, #16
 80072cc:	4630      	mov	r0, r6
 80072ce:	f7fe f81d 	bl	800530c <_printf_i>
 80072d2:	e7e4      	b.n	800729e <_vfiprintf_r+0x1e6>
 80072d4:	08007730 	.word	0x08007730
 80072d8:	0800773a 	.word	0x0800773a
 80072dc:	08004ddd 	.word	0x08004ddd
 80072e0:	08007095 	.word	0x08007095
 80072e4:	08007736 	.word	0x08007736

080072e8 <__swbuf_r>:
 80072e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ea:	460e      	mov	r6, r1
 80072ec:	4614      	mov	r4, r2
 80072ee:	4605      	mov	r5, r0
 80072f0:	b118      	cbz	r0, 80072fa <__swbuf_r+0x12>
 80072f2:	6a03      	ldr	r3, [r0, #32]
 80072f4:	b90b      	cbnz	r3, 80072fa <__swbuf_r+0x12>
 80072f6:	f7fe f9b3 	bl	8005660 <__sinit>
 80072fa:	69a3      	ldr	r3, [r4, #24]
 80072fc:	60a3      	str	r3, [r4, #8]
 80072fe:	89a3      	ldrh	r3, [r4, #12]
 8007300:	071a      	lsls	r2, r3, #28
 8007302:	d501      	bpl.n	8007308 <__swbuf_r+0x20>
 8007304:	6923      	ldr	r3, [r4, #16]
 8007306:	b943      	cbnz	r3, 800731a <__swbuf_r+0x32>
 8007308:	4621      	mov	r1, r4
 800730a:	4628      	mov	r0, r5
 800730c:	f000 f82a 	bl	8007364 <__swsetup_r>
 8007310:	b118      	cbz	r0, 800731a <__swbuf_r+0x32>
 8007312:	f04f 37ff 	mov.w	r7, #4294967295
 8007316:	4638      	mov	r0, r7
 8007318:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800731a:	6823      	ldr	r3, [r4, #0]
 800731c:	6922      	ldr	r2, [r4, #16]
 800731e:	1a98      	subs	r0, r3, r2
 8007320:	6963      	ldr	r3, [r4, #20]
 8007322:	b2f6      	uxtb	r6, r6
 8007324:	4283      	cmp	r3, r0
 8007326:	4637      	mov	r7, r6
 8007328:	dc05      	bgt.n	8007336 <__swbuf_r+0x4e>
 800732a:	4621      	mov	r1, r4
 800732c:	4628      	mov	r0, r5
 800732e:	f7ff fde9 	bl	8006f04 <_fflush_r>
 8007332:	2800      	cmp	r0, #0
 8007334:	d1ed      	bne.n	8007312 <__swbuf_r+0x2a>
 8007336:	68a3      	ldr	r3, [r4, #8]
 8007338:	3b01      	subs	r3, #1
 800733a:	60a3      	str	r3, [r4, #8]
 800733c:	6823      	ldr	r3, [r4, #0]
 800733e:	1c5a      	adds	r2, r3, #1
 8007340:	6022      	str	r2, [r4, #0]
 8007342:	701e      	strb	r6, [r3, #0]
 8007344:	6962      	ldr	r2, [r4, #20]
 8007346:	1c43      	adds	r3, r0, #1
 8007348:	429a      	cmp	r2, r3
 800734a:	d004      	beq.n	8007356 <__swbuf_r+0x6e>
 800734c:	89a3      	ldrh	r3, [r4, #12]
 800734e:	07db      	lsls	r3, r3, #31
 8007350:	d5e1      	bpl.n	8007316 <__swbuf_r+0x2e>
 8007352:	2e0a      	cmp	r6, #10
 8007354:	d1df      	bne.n	8007316 <__swbuf_r+0x2e>
 8007356:	4621      	mov	r1, r4
 8007358:	4628      	mov	r0, r5
 800735a:	f7ff fdd3 	bl	8006f04 <_fflush_r>
 800735e:	2800      	cmp	r0, #0
 8007360:	d0d9      	beq.n	8007316 <__swbuf_r+0x2e>
 8007362:	e7d6      	b.n	8007312 <__swbuf_r+0x2a>

08007364 <__swsetup_r>:
 8007364:	b538      	push	{r3, r4, r5, lr}
 8007366:	4b29      	ldr	r3, [pc, #164]	@ (800740c <__swsetup_r+0xa8>)
 8007368:	4605      	mov	r5, r0
 800736a:	6818      	ldr	r0, [r3, #0]
 800736c:	460c      	mov	r4, r1
 800736e:	b118      	cbz	r0, 8007378 <__swsetup_r+0x14>
 8007370:	6a03      	ldr	r3, [r0, #32]
 8007372:	b90b      	cbnz	r3, 8007378 <__swsetup_r+0x14>
 8007374:	f7fe f974 	bl	8005660 <__sinit>
 8007378:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800737c:	0719      	lsls	r1, r3, #28
 800737e:	d422      	bmi.n	80073c6 <__swsetup_r+0x62>
 8007380:	06da      	lsls	r2, r3, #27
 8007382:	d407      	bmi.n	8007394 <__swsetup_r+0x30>
 8007384:	2209      	movs	r2, #9
 8007386:	602a      	str	r2, [r5, #0]
 8007388:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800738c:	81a3      	strh	r3, [r4, #12]
 800738e:	f04f 30ff 	mov.w	r0, #4294967295
 8007392:	e033      	b.n	80073fc <__swsetup_r+0x98>
 8007394:	0758      	lsls	r0, r3, #29
 8007396:	d512      	bpl.n	80073be <__swsetup_r+0x5a>
 8007398:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800739a:	b141      	cbz	r1, 80073ae <__swsetup_r+0x4a>
 800739c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80073a0:	4299      	cmp	r1, r3
 80073a2:	d002      	beq.n	80073aa <__swsetup_r+0x46>
 80073a4:	4628      	mov	r0, r5
 80073a6:	f7ff f8af 	bl	8006508 <_free_r>
 80073aa:	2300      	movs	r3, #0
 80073ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80073ae:	89a3      	ldrh	r3, [r4, #12]
 80073b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80073b4:	81a3      	strh	r3, [r4, #12]
 80073b6:	2300      	movs	r3, #0
 80073b8:	6063      	str	r3, [r4, #4]
 80073ba:	6923      	ldr	r3, [r4, #16]
 80073bc:	6023      	str	r3, [r4, #0]
 80073be:	89a3      	ldrh	r3, [r4, #12]
 80073c0:	f043 0308 	orr.w	r3, r3, #8
 80073c4:	81a3      	strh	r3, [r4, #12]
 80073c6:	6923      	ldr	r3, [r4, #16]
 80073c8:	b94b      	cbnz	r3, 80073de <__swsetup_r+0x7a>
 80073ca:	89a3      	ldrh	r3, [r4, #12]
 80073cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80073d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073d4:	d003      	beq.n	80073de <__swsetup_r+0x7a>
 80073d6:	4621      	mov	r1, r4
 80073d8:	4628      	mov	r0, r5
 80073da:	f000 f883 	bl	80074e4 <__smakebuf_r>
 80073de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073e2:	f013 0201 	ands.w	r2, r3, #1
 80073e6:	d00a      	beq.n	80073fe <__swsetup_r+0x9a>
 80073e8:	2200      	movs	r2, #0
 80073ea:	60a2      	str	r2, [r4, #8]
 80073ec:	6962      	ldr	r2, [r4, #20]
 80073ee:	4252      	negs	r2, r2
 80073f0:	61a2      	str	r2, [r4, #24]
 80073f2:	6922      	ldr	r2, [r4, #16]
 80073f4:	b942      	cbnz	r2, 8007408 <__swsetup_r+0xa4>
 80073f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80073fa:	d1c5      	bne.n	8007388 <__swsetup_r+0x24>
 80073fc:	bd38      	pop	{r3, r4, r5, pc}
 80073fe:	0799      	lsls	r1, r3, #30
 8007400:	bf58      	it	pl
 8007402:	6962      	ldrpl	r2, [r4, #20]
 8007404:	60a2      	str	r2, [r4, #8]
 8007406:	e7f4      	b.n	80073f2 <__swsetup_r+0x8e>
 8007408:	2000      	movs	r0, #0
 800740a:	e7f7      	b.n	80073fc <__swsetup_r+0x98>
 800740c:	20000018 	.word	0x20000018

08007410 <_raise_r>:
 8007410:	291f      	cmp	r1, #31
 8007412:	b538      	push	{r3, r4, r5, lr}
 8007414:	4605      	mov	r5, r0
 8007416:	460c      	mov	r4, r1
 8007418:	d904      	bls.n	8007424 <_raise_r+0x14>
 800741a:	2316      	movs	r3, #22
 800741c:	6003      	str	r3, [r0, #0]
 800741e:	f04f 30ff 	mov.w	r0, #4294967295
 8007422:	bd38      	pop	{r3, r4, r5, pc}
 8007424:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007426:	b112      	cbz	r2, 800742e <_raise_r+0x1e>
 8007428:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800742c:	b94b      	cbnz	r3, 8007442 <_raise_r+0x32>
 800742e:	4628      	mov	r0, r5
 8007430:	f000 f830 	bl	8007494 <_getpid_r>
 8007434:	4622      	mov	r2, r4
 8007436:	4601      	mov	r1, r0
 8007438:	4628      	mov	r0, r5
 800743a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800743e:	f000 b817 	b.w	8007470 <_kill_r>
 8007442:	2b01      	cmp	r3, #1
 8007444:	d00a      	beq.n	800745c <_raise_r+0x4c>
 8007446:	1c59      	adds	r1, r3, #1
 8007448:	d103      	bne.n	8007452 <_raise_r+0x42>
 800744a:	2316      	movs	r3, #22
 800744c:	6003      	str	r3, [r0, #0]
 800744e:	2001      	movs	r0, #1
 8007450:	e7e7      	b.n	8007422 <_raise_r+0x12>
 8007452:	2100      	movs	r1, #0
 8007454:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007458:	4620      	mov	r0, r4
 800745a:	4798      	blx	r3
 800745c:	2000      	movs	r0, #0
 800745e:	e7e0      	b.n	8007422 <_raise_r+0x12>

08007460 <raise>:
 8007460:	4b02      	ldr	r3, [pc, #8]	@ (800746c <raise+0xc>)
 8007462:	4601      	mov	r1, r0
 8007464:	6818      	ldr	r0, [r3, #0]
 8007466:	f7ff bfd3 	b.w	8007410 <_raise_r>
 800746a:	bf00      	nop
 800746c:	20000018 	.word	0x20000018

08007470 <_kill_r>:
 8007470:	b538      	push	{r3, r4, r5, lr}
 8007472:	4d07      	ldr	r5, [pc, #28]	@ (8007490 <_kill_r+0x20>)
 8007474:	2300      	movs	r3, #0
 8007476:	4604      	mov	r4, r0
 8007478:	4608      	mov	r0, r1
 800747a:	4611      	mov	r1, r2
 800747c:	602b      	str	r3, [r5, #0]
 800747e:	f7fa f990 	bl	80017a2 <_kill>
 8007482:	1c43      	adds	r3, r0, #1
 8007484:	d102      	bne.n	800748c <_kill_r+0x1c>
 8007486:	682b      	ldr	r3, [r5, #0]
 8007488:	b103      	cbz	r3, 800748c <_kill_r+0x1c>
 800748a:	6023      	str	r3, [r4, #0]
 800748c:	bd38      	pop	{r3, r4, r5, pc}
 800748e:	bf00      	nop
 8007490:	200008c0 	.word	0x200008c0

08007494 <_getpid_r>:
 8007494:	f7fa b97d 	b.w	8001792 <_getpid>

08007498 <__swhatbuf_r>:
 8007498:	b570      	push	{r4, r5, r6, lr}
 800749a:	460c      	mov	r4, r1
 800749c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074a0:	2900      	cmp	r1, #0
 80074a2:	b096      	sub	sp, #88	@ 0x58
 80074a4:	4615      	mov	r5, r2
 80074a6:	461e      	mov	r6, r3
 80074a8:	da0d      	bge.n	80074c6 <__swhatbuf_r+0x2e>
 80074aa:	89a3      	ldrh	r3, [r4, #12]
 80074ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80074b0:	f04f 0100 	mov.w	r1, #0
 80074b4:	bf14      	ite	ne
 80074b6:	2340      	movne	r3, #64	@ 0x40
 80074b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80074bc:	2000      	movs	r0, #0
 80074be:	6031      	str	r1, [r6, #0]
 80074c0:	602b      	str	r3, [r5, #0]
 80074c2:	b016      	add	sp, #88	@ 0x58
 80074c4:	bd70      	pop	{r4, r5, r6, pc}
 80074c6:	466a      	mov	r2, sp
 80074c8:	f000 f848 	bl	800755c <_fstat_r>
 80074cc:	2800      	cmp	r0, #0
 80074ce:	dbec      	blt.n	80074aa <__swhatbuf_r+0x12>
 80074d0:	9901      	ldr	r1, [sp, #4]
 80074d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80074d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80074da:	4259      	negs	r1, r3
 80074dc:	4159      	adcs	r1, r3
 80074de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80074e2:	e7eb      	b.n	80074bc <__swhatbuf_r+0x24>

080074e4 <__smakebuf_r>:
 80074e4:	898b      	ldrh	r3, [r1, #12]
 80074e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074e8:	079d      	lsls	r5, r3, #30
 80074ea:	4606      	mov	r6, r0
 80074ec:	460c      	mov	r4, r1
 80074ee:	d507      	bpl.n	8007500 <__smakebuf_r+0x1c>
 80074f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80074f4:	6023      	str	r3, [r4, #0]
 80074f6:	6123      	str	r3, [r4, #16]
 80074f8:	2301      	movs	r3, #1
 80074fa:	6163      	str	r3, [r4, #20]
 80074fc:	b003      	add	sp, #12
 80074fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007500:	ab01      	add	r3, sp, #4
 8007502:	466a      	mov	r2, sp
 8007504:	f7ff ffc8 	bl	8007498 <__swhatbuf_r>
 8007508:	9f00      	ldr	r7, [sp, #0]
 800750a:	4605      	mov	r5, r0
 800750c:	4639      	mov	r1, r7
 800750e:	4630      	mov	r0, r6
 8007510:	f7ff f86e 	bl	80065f0 <_malloc_r>
 8007514:	b948      	cbnz	r0, 800752a <__smakebuf_r+0x46>
 8007516:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800751a:	059a      	lsls	r2, r3, #22
 800751c:	d4ee      	bmi.n	80074fc <__smakebuf_r+0x18>
 800751e:	f023 0303 	bic.w	r3, r3, #3
 8007522:	f043 0302 	orr.w	r3, r3, #2
 8007526:	81a3      	strh	r3, [r4, #12]
 8007528:	e7e2      	b.n	80074f0 <__smakebuf_r+0xc>
 800752a:	89a3      	ldrh	r3, [r4, #12]
 800752c:	6020      	str	r0, [r4, #0]
 800752e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007532:	81a3      	strh	r3, [r4, #12]
 8007534:	9b01      	ldr	r3, [sp, #4]
 8007536:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800753a:	b15b      	cbz	r3, 8007554 <__smakebuf_r+0x70>
 800753c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007540:	4630      	mov	r0, r6
 8007542:	f000 f81d 	bl	8007580 <_isatty_r>
 8007546:	b128      	cbz	r0, 8007554 <__smakebuf_r+0x70>
 8007548:	89a3      	ldrh	r3, [r4, #12]
 800754a:	f023 0303 	bic.w	r3, r3, #3
 800754e:	f043 0301 	orr.w	r3, r3, #1
 8007552:	81a3      	strh	r3, [r4, #12]
 8007554:	89a3      	ldrh	r3, [r4, #12]
 8007556:	431d      	orrs	r5, r3
 8007558:	81a5      	strh	r5, [r4, #12]
 800755a:	e7cf      	b.n	80074fc <__smakebuf_r+0x18>

0800755c <_fstat_r>:
 800755c:	b538      	push	{r3, r4, r5, lr}
 800755e:	4d07      	ldr	r5, [pc, #28]	@ (800757c <_fstat_r+0x20>)
 8007560:	2300      	movs	r3, #0
 8007562:	4604      	mov	r4, r0
 8007564:	4608      	mov	r0, r1
 8007566:	4611      	mov	r1, r2
 8007568:	602b      	str	r3, [r5, #0]
 800756a:	f7fa f97a 	bl	8001862 <_fstat>
 800756e:	1c43      	adds	r3, r0, #1
 8007570:	d102      	bne.n	8007578 <_fstat_r+0x1c>
 8007572:	682b      	ldr	r3, [r5, #0]
 8007574:	b103      	cbz	r3, 8007578 <_fstat_r+0x1c>
 8007576:	6023      	str	r3, [r4, #0]
 8007578:	bd38      	pop	{r3, r4, r5, pc}
 800757a:	bf00      	nop
 800757c:	200008c0 	.word	0x200008c0

08007580 <_isatty_r>:
 8007580:	b538      	push	{r3, r4, r5, lr}
 8007582:	4d06      	ldr	r5, [pc, #24]	@ (800759c <_isatty_r+0x1c>)
 8007584:	2300      	movs	r3, #0
 8007586:	4604      	mov	r4, r0
 8007588:	4608      	mov	r0, r1
 800758a:	602b      	str	r3, [r5, #0]
 800758c:	f7fa f979 	bl	8001882 <_isatty>
 8007590:	1c43      	adds	r3, r0, #1
 8007592:	d102      	bne.n	800759a <_isatty_r+0x1a>
 8007594:	682b      	ldr	r3, [r5, #0]
 8007596:	b103      	cbz	r3, 800759a <_isatty_r+0x1a>
 8007598:	6023      	str	r3, [r4, #0]
 800759a:	bd38      	pop	{r3, r4, r5, pc}
 800759c:	200008c0 	.word	0x200008c0

080075a0 <_init>:
 80075a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075a2:	bf00      	nop
 80075a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075a6:	bc08      	pop	{r3}
 80075a8:	469e      	mov	lr, r3
 80075aa:	4770      	bx	lr

080075ac <_fini>:
 80075ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075ae:	bf00      	nop
 80075b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075b2:	bc08      	pop	{r3}
 80075b4:	469e      	mov	lr, r3
 80075b6:	4770      	bx	lr
