<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>System: DEBUG - DRAM Bandwidth Statistics</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<link rel="search" href="../../search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="System"/>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
<link href="../../doxygen-ambarella.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../Ambarella.png"/></td>
  <td id="projectalign">
   <div id="projectname">System<span id="projectnumber">&#160;Cooper_1.6.0 (CV72 &amp; CV3) @ 2024.07.10 14:12:44</span>
   </div>
   <div id="projectbrief">placeholder</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,true,'search.html','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('d9/dea/page_sys_dram_stat.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div><div class="header">
  <div class="headertitle"><div class="title">DEBUG - DRAM Bandwidth Statistics </div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><h1><a class="anchor" id="section_dram_bandwidth_statistics_features"></a>
1. DRAM Bandwidth Statistics Features</h1>
<p >When the system is running, user usually pay a lot of attention to the CPUs status, in fact, the dynamic random access memory (DRAM) loading status is also important to users. when the bandwidth resources are tight, users need to adjust the loading of the running case according to the system running status in time. However, the real system is very complicated that there are many DRAM clients interacting with memory at the same time. It is difficult to monitor the behavior of each client at the upper level. For this request, DRAM bandwidth statistics tool is very useful to help users monitor the real-time status of the system and allocate system resources. The DRAM bandwidth statistics tool can obtain some inherent properties of DRAM such as type, bit width, clock and so on. It can also perform statistics on the behavior of all memory clients at a certain time, and calculate their bandwidth and the percentage of maximum throughput. The bandwidth result can help users obtain the real interaction situation of each DRAM clients intuitively, and the percentage result can tell users the proportion of each client's total system resources and the system margin.</p>
<h2><a class="anchor" id="dram_bandwidth_statistics_preparations"></a>
1.1 Preparations</h2>
<p >To enable DRAM bandwidth tool environment needs below steps:</p>
<dl class="section note"><dt>Note</dt><dd>To use DRAM bandwidth tool, Arm® Trust Zone® must be enabled, but secure boot and secure operating system (OS) must be disabled.</dd></dl>
<ul>
<li>For Cooper Amba build: Enable ATF module to start DRAM statistics, these options below are only for CV5/CV52, not for CV72 config.</li>
</ul>
<div class="fragment"><div class="line">build $ make menuconfig</div>
<div class="line">  [*] boot ---&gt;</div>
<div class="line">    [*] amboot (boot/ambamk)  ---&gt;</div>
<div class="line">      Ambarella Firmware Configuration ---&gt;</div>
<div class="line">        Memory Options ---&gt;</div>
<div class="line">               (0x01800000) AMBoot starting address</div>
<div class="line">               (0x00008000) AMBoot bootloader stack size</div>
<div class="line">               (0x00080000) AMBoot bootloader heap size</div>
<div class="line">               (0x00000000) Device Tree start address</div>
<div class="line">               (0x00A00000) Initrd start address</div>
<div class="line">               (0x04000000) Firmware programmer starting address</div>
<div class="line">        AMBoot Options ---&gt;</div>
<div class="line">          [*] Boot with TrustZone ---&gt;</div>
<div class="line">                     [ ]   Secure Boot with Signature</div>
<div class="line">                     [*]   Secure DTB with Signature (SOC Firmware Config)</div>
<div class="line">                     [ ]     Reload DTB in PTB partiton</div>
<div class="line">                     [ ]   Boot with trusted OS(OPTEE)</div>
<div class="line">     tee  ---&gt;</div>
<div class="line">        [*] arm-tf (boot/tee/ambamk)</div>
<div class="line">  -*- board (boards) ---&gt;</div>
<div class="line">    Memory ---&gt;</div>
<div class="line">      (0x02000000) Kernel start address</div>
</div><!-- fragment --><p> Load DRAM statistic module into kernel </p><div class="fragment"><div class="line">build $ make menuconfig</div>
<div class="line">  drv_modules ---&gt;</div>
<div class="line">      platform ---&gt;</div>
<div class="line">          [*] kernel-module-ambdram-statis (drv_modules/platform/dram_statis)</div>
</div><!-- fragment --><ul>
<li>For Cooper Yocto build: Enable ATF module to start DRAM statistics, these options below are only for CV5/CV52, not for CV72 config.</li>
</ul>
<div class="fragment"><div class="line">build $ make menuconfig</div>
<div class="line">  meta-ambabsp ---&gt;</div>
<div class="line">    recipes-bsp ---&gt;</div>
<div class="line">      [*] boot (meta-ambabsp/recipes-bsp/boot) ---&gt;</div>
<div class="line">        Ambarella Firmware Configuration ---&gt;</div>
<div class="line">          Memory Options ---&gt;</div>
<div class="line">               (0x01000000) AMBoot bootloader starting address</div>
<div class="line">               (0x04000000) Firmware programmer starting address</div>
<div class="line">          AMBoot Options ---&gt;</div>
<div class="line">            [*] Boot with TrustZone ---&gt;</div>
<div class="line">                     [ ]   Secure Boot with Signature</div>
<div class="line">                     [*]   Secure DTB with Signature (SOC Firmware Config)</div>
<div class="line">                     [ ]     Reload DTB in PTB partiton</div>
<div class="line">                     [ ]   Boot with trusted OS(OPTEE)</div>
<div class="line">     tee  ---&gt;</div>
<div class="line">        [*] arm-tf (boot/tee/ambamk)</div>
<div class="line">      -*- board (meta-ambabsp/recipes-bsp/board) ---&gt;</div>
<div class="line">        Memory ---&gt;</div>
<div class="line">          (0x02000000) Kernel start address</div>
</div><!-- fragment --><p> Load DRAM statistic module into kernel </p><div class="fragment"><div class="line">build $ make menuconfig</div>
<div class="line">  meta-ambabsp ---&gt;</div>
<div class="line">    recipes-dbgtool ---&gt;</div>
<div class="line">      [*] kernel-module-ambdram-statis (meta-ambabsp/recipes-dbgtool/kernel-module-ambdram-statis)</div>
</div><!-- fragment --><h2><a class="anchor" id="dram_bandwidth_statistics_configuration"></a>
1.2 Configuration</h2>
<p >The DRAM bandwidth statistics tools have three parameters: duration time, interval time, and verbose switch.<br  />
 Users need to specify a duration time so that the DRAM tool will last for such a long time to do statistics. And the tool calculates the result of every interval if the interval time is set more than 0. Users can get statistical details if verbose switch is on.</p>
<p >Users can configure them using the command below: </p><div class="fragment"><div class="line">board # modprobe ambdram_statis</div>
<div class="line">board # echo duration=M interval=N verbose=0/1 &gt; /proc/ambarella/dram_statistics</div>
</div><!-- fragment --><ol type="1">
<li>The unit of "M" is "ms", the default value is 1000 ms.</li>
<li>The unit of "N" is "ms", the default value is 0 ms.</li>
<li>Verbose can only be set to 0 or 1, it is used to configure whether to output statistical details.</li>
<li>If M is not divisible by N, M will be set a multiple of N automatically.</li>
</ol>
<h2><a class="anchor" id="dram_bandwidth_statistics_result"></a>
1.3 Statistics Result</h2>
<p >If users run the DRAM bandwidth statistics tool, a result can be got as below after the duration time delay.<br  />
 The result contains 7 sections: [Usage], [DRAM Info], [Average BW], [Minimal BW among each interval], [Maximal Total BW among each interval], [Interval BW], and [Statistics Info].</p>
<div class="fragment"><div class="line">[Usage]</div>
<div class="line">  echo duration=M interval=N verbose=0/1 &gt; /proc/ambarella/dram_statistics</div>
<div class="line">    M: statistical time in ms, now M=100</div>
<div class="line">    N: statistics in every N ms, 0ms means no interval, now N=10</div>
<div class="line"> </div>
<div class="line">[DRAM Info]</div>
<div class="line">  LPDDR5 with 64-<a class="code hl_variableRef" target="_blank" href="../../../video/d4/daa/vin__init_8c.html#ad1e28a1a66a25529b0b61b9ca4e66d44">bits</a> @ 2808MHz, Burst Size: 64, theory BW: 42846 <a class="code hl_defineRef" target="_blank" href="../../../driver/d6/d56/iav__utils_8h.html#aa6b38d492364d98453284934ed7caee9">MB</a>/s</div>
<div class="line"> </div>
<div class="line">[Average BW]</div>
<div class="line">  Module                Bandwidth(In MB/s)              Percent</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         0.933                   0.002</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  ENET                           0.008                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            0.942                   0.002</div>
<div class="line"> </div>
<div class="line">[Minimal BW among each interval]</div>
<div class="line">  Module                Bandwidth(In MB/s)              Percent</div>
<div class="line">  -----------</div>
<div class="line">  [Cortex]                       0.375                   0.000</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  ENET                           0.000                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            0.375                   0.000</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         4.591                   0.010</div>
<div class="line">  [DSP]                          0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  ENET                           0.000                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            4.591                   0.010</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         4.591                   0.010</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  [VP]                           0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  ENET                           0.000                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            4.591                   0.010</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         4.591                   0.010</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  [GDMA]                         0.000                   0.000</div>
<div class="line">  ENET                           0.000                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            4.591                   0.010</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         4.591                   0.010</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  [ENET]                         0.000                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            4.591                   0.010</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         4.591                   0.010</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  ENET                           0.000                   0.000</div>
<div class="line">  [Other]                        0.000                   0.000</div>
<div class="line">  All                            4.591                   0.010</div>
<div class="line">  -----------</div>
<div class="line"> </div>
<div class="line">[Maximal Total BW among each interval]</div>
<div class="line">  Module                Bandwidth(In MB/s)              Percent</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         4.591                   0.010</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  ENET                           0.000                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            4.591                   0.010</div>
<div class="line"> </div>
<div class="line">[Interval BW]</div>
<div class="line">  Module                Bandwidth(In MB/s)              Percent</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         4.591                   0.010</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  ENET                           0.000                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            4.591                   0.010</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         0.387                   0.000</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  ENET                           0.000                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            0.387                   0.000</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         0.396                   0.000</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  ENET                           0.000                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            0.396                   0.000</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         0.375                   0.000</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  ENET                           0.000                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            0.375                   0.000</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         0.371                   0.000</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  ENET                           0.000                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            0.371                   0.000</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         0.375                   0.000</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  ENET                           0.000                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            0.375                   0.000</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         0.371                   0.000</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  ENET                           0.000                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            0.371                   0.000</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         0.375                   0.000</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  ENET                           0.000                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            0.375                   0.000</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         0.371                   0.000</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  ENET                           0.000                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            0.371                   0.000</div>
<div class="line">  -----------</div>
<div class="line">  Cortex                         1.601                   0.003</div>
<div class="line">  DSP                            0.000                   0.000</div>
<div class="line">  VP                             0.000                   0.000</div>
<div class="line">  GDMA                           0.000                   0.000</div>
<div class="line">  ENET                           0.084                   0.000</div>
<div class="line">  Other                          0.000                   0.000</div>
<div class="line">  All                            1.685                   0.003</div>
<div class="line">  -----------</div>
<div class="line"> </div>
<div class="line"> </div>
<div class="line">[Statistics Info]</div>
<div class="line">  ID     ClientName        Request           Burst       MaskBurst</div>
<div class="line">   0           AXI0           1086            1074              57</div>
<div class="line">   1           AXI1            363             363               0</div>
<div class="line">   2        L2CACHE              0               0               0</div>
<div class="line">   3           USB3              0               0               0</div>
<div class="line">   4           PCIE              0               0               0</div>
<div class="line">   5          ENET0              0               0               0</div>
<div class="line">   6          ENET1              6              12               1</div>
<div class="line">   7           FDMA              0               0               0</div>
<div class="line">   8         SDAXI0              0               0               0</div>
<div class="line">   9         SDAXI1              0               0               0</div>
<div class="line">  10         SDAHB0              0               0               0</div>
<div class="line">  11       USB(DEV)              0               0               0</div>
<div class="line">  12       ARM_DMA0              0               0               0</div>
<div class="line">  13       ARM_DMA1              0               0               0</div>
<div class="line">  14          CANC0              0               0               0</div>
<div class="line">  15           GDMA              0               0               0</div>
<div class="line">  16         ORCME0              0               0               0</div>
<div class="line">  17         ORCME1              0               0               0</div>
<div class="line">  18       ORCCODE0              0               0               0</div>
<div class="line">  19       ORCCODE1              0               0               0</div>
<div class="line">  20          ORCVP              0               0               0</div>
<div class="line">  21        SMEM_WR              0               0               0</div>
<div class="line">  22        SMEM_RD              0               0               0</div>
<div class="line">  23          VMEM0              0               0               0</div>
<div class="line">  24           DBSE              0               0               0</div>
<div class="line"> </div>
<div class="line">  BANK  Bank0   Bank1   Bank2   Bank3   Bank4   Bank5   Bank6   Bank7</div>
<div class="line">  Open  39      21      17      24      22      21      20      16</div>
<div class="line"> </div>
<div class="line">  RW Toggle: 316</div>
<div class="line"> </div>
<div class="line"> </div>
<div class="line"> [perf info]</div>
<div class="line"> page miss counter = 2098</div>
<div class="line"> bg conflict counter = 15743</div>
<div class="line"> die <span class="keywordflow">switch</span> counter = 0</div>
<div class="line"> dtte         stall = 0</div>
<div class="line"> wready       stall = 23654</div>
<div class="line"> cready       stall = 148172</div>
<div class="ttc" id="aiav__utils_8h_html_aa6b38d492364d98453284934ed7caee9"><div class="ttname"><a href="../../../driver/d6/d56/iav__utils_8h.html#aa6b38d492364d98453284934ed7caee9">MB</a></div><div class="ttdeci">#define MB</div></div>
<div class="ttc" id="avin__init_8c_html_ad1e28a1a66a25529b0b61b9ca4e66d44"><div class="ttname"><a href="../../../video/d4/daa/vin__init_8c.html#ad1e28a1a66a25529b0b61b9ca4e66d44">bits</a></div><div class="ttdeci">int bits</div></div>
</div><!-- fragment --><p >Whether the result section is shown depending on the parameter value, the dependencies are as follows： </p><a class="anchor" id="dram statistics result section"></a>
<table class="doxtable">
<caption></caption>
<tr>
<td></td><th>verbose = 0 </th><th>verbose = 1 </th></tr>
<tr>
<th>interval = 0 </th><td>[Usage]<br  />
 [DRAM Info]<br  />
 [Average BW]<br  />
 </td><td>[Usage]<br  />
 [DRAM Info]<br  />
 [Average BW]<br  />
 [Statistics Info]<br  />
 </td></tr>
<tr>
<th>interval &gt;0 </th><td>[Usage]<br  />
 [DRAM Info]<br  />
 [Average BW]<br  />
 [Minimal BW among each interval]<br  />
 [Maximal Total BW among each interval]<br  />
 </td><td>[Usage]<br  />
 [DRAM Info]<br  />
 [Average BW]<br  />
 [Minimal BW among each interval]<br  />
 [Maximal Total BW among each interval]<br  />
 [Interval BW]<br  />
 [Statistics Info]<br  />
 </td></tr>
</table>
<h3><a class="anchor" id="dram_bandwidth_statistics_result_usage"></a>
1.3.1 Usage</h3>
<div class="image">
<img src="../../dram_statistics_usage_archv6.jpg" alt=""/>
<div class="caption">
Figure 1-1. DRAM Statistics Usage.</div></div>
<p> Usage section is belong to basic part, it is mainly to inform the configuration of the parameters and how to use this feature.</p>
<h3><a class="anchor" id="dram_bandwidth_statistics_result_dram_info"></a>
1.3.2 DRAM Info</h3>
<div class="image">
<img src="../../dram_statistics_dram_info_archv6.jpg" alt=""/>
<div class="caption">
Dram Statistics Dram Info</div></div>
<p> DRAM Info section belongs to the basic part, it is mainly to inform the DRAM basic information such as "DRAM type"，"DRAM bits" and so on in the format as below: </p><div class="fragment"><div class="line">board# <span class="stringliteral">&quot;DRAM type&quot;</span> with <span class="stringliteral">&quot;DRAM Bits&quot;</span>-<a class="code hl_variableRef" target="_blank" href="../../../video/d4/daa/vin__init_8c.html#ad1e28a1a66a25529b0b61b9ca4e66d44">bits</a> @ <span class="stringliteral">&quot;DRAM Clock&quot;</span> MHz, Burst Size: <span class="stringliteral">&quot;Burst Size&quot;</span>, theory BW: <span class="stringliteral">&quot;DRAM Theory Total Bandwidth&quot;</span> <a class="code hl_defineRef" target="_blank" href="../../../driver/d6/d56/iav__utils_8h.html#aa6b38d492364d98453284934ed7caee9">MB</a>/s</div>
</div><!-- fragment --><p> such as </p><div class="fragment"><div class="line">board#  LPDDR5 with 64-<a class="code hl_variableRef" target="_blank" href="../../../video/d4/daa/vin__init_8c.html#ad1e28a1a66a25529b0b61b9ca4e66d44">bits</a> @ 2808MHz, Burst Size: 64, theory BW: 42846 <a class="code hl_defineRef" target="_blank" href="../../../driver/d6/d56/iav__utils_8h.html#aa6b38d492364d98453284934ed7caee9">MB</a>/s</div>
</div><!-- fragment --><ol type="1">
<li>"DRAM type" is the type property of dram including "LPDDR5", "LPDDR4" and "DDR4".</li>
<li>"DRAM Bits" is the bit width property of dram including "64" and "32".</li>
<li>"DRAM Clock" is the clock property of dram such as "2808 MHz","1800 Mhz" and so on.</li>
<li>"Burst Size" is the burst size of dram, it depends on "DRAM type".</li>
<li>"DRAM Theory Total Bandwidth" is the maximum tranfer count in theory with these DRAM parameters. It can be calculated as below: <div class="fragment"><div class="line">DRAM Theory Total Bandwidth = DRAM Clock (Hz) * DRAM Bits (<span class="keywordtype">byte</span>) * 2</div>
</div><!-- fragment --></li>
</ol>
<h3><a class="anchor" id="dram_bandwidth_statistics_result_average_bw"></a>
1.3.3 Average BW</h3>
<div class="image">
<img src="../../dram_statistics_average_bw_archv6.jpg" alt=""/>
<div class="caption">
Figure 1-2. DRAM Statistics Average Bandwidth.</div></div>
<p> Average BW section belongs to the basic part, it informs the average bandwidth status for different modules during the measurement period.</p><ol type="1">
<li>"Cortex" module is for Arm loading status.</li>
<li>"DSP" module is for image digital signal processing (IDSP) and video digital signal processor (VDSP), including ORCME, ORCCODE, SMEM.</li>
<li>"VP" module is for computer vision (CV) engine loading status, including ORCVP, ORCL2CACHE, VMEM0 and so on.</li>
<li>"GDMA" module is for graphics direct memory access (GDMA) loading status.</li>
<li>"Other" module include all the other client such as SDXC, USB, CAN and so on.</li>
<li>"Bandwidth (In MB/s)" is calculated according to the total statistical transfer data volume and the duration of statistics.</li>
</ol>
<h3><a class="anchor" id="dram_bandwidth_statistics_result_minimal"></a>
1.3.4 Minimal BW among Each Interval</h3>
<div class="image">
<img src="../../dram_statistics_minimal_interval_archv6.jpg" alt=""/>
<div class="caption">
Figure 1-3. DRAM Statistics Minimal Bandwidth.</div></div>
<p> Minimal BW among each interval section is only shown when the interval parameter &gt; 0, it records the bandwidth of different modules in which time period is the minimal in the whole measurement cycle, and shows the bandwidth results of all modules of corresponding time period.</p>
<h3><a class="anchor" id="dram_bandwidth_statistics_result_maximal"></a>
1.3.5 Maximal BW among Each Interval</h3>
<div class="image">
<img src="../../dram_statistics_maximal_interval_archv6.jpg" alt=""/>
<div class="caption">
Figure 1-4. DRAM Statistics Maximal Bandwidth.</div></div>
<p> Maximal Total BW among each interval section is only shown when the interval parameter &gt; 0, and it shows the maximal bandwidth value of total bandwidth.</p>
<dl class="section note"><dt>Note</dt><dd>The presentation modes of maximal BW is different from minimal BW.</dd></dl>
<h3><a class="anchor" id="dram_bandwidth_statistics_result_interval"></a>
1.3.6 Interval BW</h3>
<div class="image">
<img src="../../dram_statistics_interval_bw_archv6.jpg" alt=""/>
<div class="caption">
Figure 1-5. DRAM Statistics Interval Bandwidth.</div></div>
<p> Interval bandwidth shows the bandwidth statistics result of every interval in all the duration period.</p>
<h3><a class="anchor" id="dram_bandwidth_statistics_result_statistics"></a>
1.3.7 Statistics Info</h3>
<div class="image">
<img src="../../dram_statistics_statistics_archv6.jpg" alt=""/>
<div class="caption">
Figure 1-6. DRAM Statistics Info.</div></div>
<p >Statistics Info shows the total statistical transfer data volume and the duration of statistics. It shows the request number, burst number, maskburst number of different client and the bank status.</p>
<hr  />
<h1><a class="anchor" id="section_dram_bandwitdh_statistics_examples"></a>
2. DRAM Bandwidth Statistics Example</h1>
<h2><a class="anchor" id="example_dram_bandwitdh_statistics_example1"></a>
Example 1: 1080p encode case</h2>
<p >First, initialize the EVK board to load the essential drivers and microcode, and start 3A statistic if the following command was not executed previously. Then, put the image audio video (IAV) driver into "preview" state and wait it to enter the stable state for a while .</p>
<div class="fragment"><div class="line">board# init.sh --na;modprobe imx274_mipi vinc_id=8 bus_id=3</div>
<div class="line">board# test_aaa_service -a &amp;</div>
<div class="line">board# test_encode --resource-cfg /usr/share/ambarella/lua_scripts/cv5_vin0_1080p_linear.lua --vout-cfg /usr/share/ambarella/lua_scripts/vout_hdmi.lua #(in console 2)</div>
<div class="line">board# test_encode -A -h 1080p -b 0 -e</div>
</div><!-- fragment --><p >Next, start DRAM bandwidth statistics tool. </p><div class="fragment"><div class="line">board# modprobe ambdram_statis</div>
<div class="line">board# echo duration=5000 interval=1000 verbose=1 &gt; /proc/ambarella/dram_statistics</div>
<div class="line">board# cat /proc/ambarella/dram_statistics</div>
</div><!-- fragment --><p >Last, a DRAM bandwidth statistics result is got.</p>
<h2><a class="anchor" id="example_dram_bandwitdh_statistics_example2"></a>
Example 2: memcpy 1M buffer</h2>
<div class="fragment"><div class="line">board# modprobe ambdram_statis</div>
<div class="line">board# echo duration=5000 interval=1000 verbose=1 &gt; /proc/ambarella/dram_statistics</div>
<div class="line">board# cat /proc/ambarella/dram_statistics &amp; test_memcpy -s 0x100000 -c 0 -t 1</div>
</div><!-- fragment --> </div></div><!-- contents -->
</div><!-- PageDoc -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
