INFO:sim:172 - Generating IP...
Resolving generics for 'Gem_firefly'...
Applying external generics to 'Gem_firefly'...
Delivering associated files for 'Gem_firefly'...
WARNING:sim - Component v6_gtxwizard_v1_12 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'Gem_firefly'...
WARNING:sim - Overwriting existing file
   C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/doc
   /ug516_v6_gtxwizard.pdf with file from view xilinx_documentation
Delivered 2 files into directory
C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6vlx240t.nph' in environment
C:\Xilinx\14.7\ISE_DS\ISE\.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
WARNING:sim - The chosen IP does not support an SYM schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: Gem_firefly.xco
XMDF file found: Gem_firefly_xmdf.tcl
Adding
C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/exampl
e_design/frame_gen.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/ex
   ample_design/frame_gen.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/exampl
e_design/frame_check.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/ex
   ample_design/frame_check.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/exampl
e_design/gem_firefly_top.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/ex
   ample_design/gem_firefly_top.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/gem_firefly_gtx.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/gem_firefly_gt
   x.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/gem_firefly.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/gem_firefly.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/exampl
e_design/gtx_attributes.ucf -view all -origin_type created
Adding
C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/exampl
e_design/Gem_firefly_top.ucf -view all -origin_type created
Adding
C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/implem
ent/data_vio.ngc -view all -origin_type created
Checking file
"C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/imple
ment/data_vio.ngc" for project device match ...
WARNING:coreutil - WARNING:ProjectMgmt - The file
   "C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/im
      plement/data_vio.ngc" device information, xc6vlx75t-ff784-2, does not
   match
      the current project device, xc6vlx240tff1156-1.
   Adding
   C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/imp
   lement/icon.ngc -view all -origin_type created
Checking file
"C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/imple
ment/icon.ngc" for project device match ...
WARNING:ProjectMgmt - The file
   "C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/im
   plement/icon.ngc" device information, 6vlx75tff784-2, does not match the
   current project device, xc6vlx240tff1156-1.
Adding
C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/implem
ent/ila.ngc -view all -origin_type created
Checking file
"C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/imple
ment/ila.ngc" for project device match ...
WARNING:coreutil - WARNING:ProjectMgmt - Failed to confirm that part information
   for the file
   "C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly/im
      plement/ila.ngc" matches the current project settings.
Adding
C:/Users/Jerry/Documents/PRBS_LED_OTMB2019/ipcore_dir/tmp/_cg/Gem_firefly.veo
-view all -origin_type imported
WARNING:coreutil - WARNING: This core does not have a top level called
   "/Gem_firefly"
WARNING:coreutil - WARNING: Top level has been set to "/Gem_firefly_top"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Gem_firefly'.
