From bd12d4c5b5107cd153cd5fd427cb9a169a8bed19 Mon Sep 17 00:00:00 2001
From: "Nguyen Van Tu [FGA.AIS]" <TuNV16@fsoft.com.vn>
Date: Wed, 7 Nov 2018 16:32:07 +0700
Subject: [PATCH 030/628] ARM: dts: r8a7745: multimedia ip blocks use sysc
 power domain

Signed-off-by: Nguyen Van Linh [FGA.BU13] <LinhNV25@fsoft.com.vn>
Signed-off-by: vietn <vietn@fsoft.com.vn>
Signed-off-by: Nguyen Van Tu [FGA.AIS] <TuNV16@fsoft.com.vn>
---
 arch/arm/boot/dts/r8a7745.dtsi | 15 ++++++++-------
 1 file changed, 8 insertions(+), 7 deletions(-)

diff --git a/arch/arm/boot/dts/r8a7745.dtsi b/arch/arm/boot/dts/r8a7745.dtsi
index 5ebeff6..b194d06 100644
--- a/arch/arm/boot/dts/r8a7745.dtsi
+++ b/arch/arm/boot/dts/r8a7745.dtsi
@@ -11,6 +11,7 @@
 #include <dt-bindings/interrupt-controller/irq.h>
 #include <dt-bindings/interrupt-controller/arm-gic.h>
 #include <dt-bindings/clock/r8a7745-clock.h>
+#include <dt-bindings/power/r8a7745-sysc.h>
 
 / {
 	compatible = "renesas,r8a7745";
@@ -929,7 +930,7 @@
 			interrupts = <0 258 IRQ_TYPE_LEVEL_HIGH>,
 				<0 259 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&mstp1_clks R8A7745_CLK_VCP0>;
-			power-domains = <&cpg_clocks>;
+			power-domains = <&sysc R8A7745_PD_ALWAYS_ON>;
 			renesas,#ch = <0>;
 		};
 
@@ -937,7 +938,7 @@
 			compatible = "renesas,vpc0";
 			reg = <0 0xfe908000 0 0x90>;
 			clocks = <&mstp1_clks R8A7745_CLK_VPC0>;
-			power-domains = <&cpg_clocks>;
+			power-domains = <&sysc R8A7745_PD_ALWAYS_ON>;
 			renesas,#ch = <0>;
 		};
 
@@ -945,7 +946,7 @@
 			compatible = "renesas,vpc1";
 			reg = <0 0xfe918000 0 0x90>;
 			/* clocks = <&mstp1_clks R8A7745_CLK_VPC1>; */
-			power-domains = <&cpg_clocks>;
+			power-domains = <&sysc R8A7745_PD_ALWAYS_ON>;
 			renesas,#ch = <0>;
 		};
 
@@ -953,7 +954,7 @@
 			compatible = "renesas,vpc0xy";
 			reg = <0 0xfe960380 0 0x4>;
 			/* clocks = <&mstp1_clks R8A7745_CLK_VPC0>; */
-			power-domains = <&cpg_clocks>;
+			power-domains = <&sysc R8A7745_PD_ALWAYS_ON>;
 			renesas,#ch = <0>;
 		};
 
@@ -961,7 +962,7 @@
 			compatible = "renesas,vpc1xy";
 			reg = <0 0xfe960384 0 0x4>;
 			/* #clocks = <&mstp1_clks R8A7745_CLK_VPC1>; */
-			power-domains = <&cpg_clocks>;
+			power-domains = <&sysc R8A7745_PD_ALWAYS_ON>;
 			renesas,#ch = <0>;
 		};
 
@@ -1354,7 +1355,7 @@
 			reg = <0 0xfea00000 0 0x0200>;
 			interrupts = <0 285 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&mstp1_clks R8A7745_CLK_2DDMAC>;
-			power-domains = <&cpg_clocks>;
+			power-domains = <&sysc R8A7745_PD_ALWAYS_ON>;
 		};
 
 		vsp@fe928000 {
@@ -1390,7 +1391,7 @@
 			reg = <0 0xfe940000 0 0x2400>;
 			interrupts = <0 262 IRQ_TYPE_LEVEL_HIGH>;
 			clocks = <&mstp1_clks R8A7745_CLK_FDP1_0>;
-			power-domains = <&cpg_clocks>;
+			power-domains = <&sysc R8A7745_PD_ALWAYS_ON>;
 		};
 
 		du: display@feb00000 {
-- 
2.7.4

