# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ssc_proj_test.srcs/sources_1/new/PMUL_B.vhd" \
"../../../../ssc_proj_test.srcs/sources_1/new/PMUL_W.vhd" \
"../../../../ssc_proj_test.srcs/sources_1/new/fullAdder.vhd" \
"../../../../ssc_proj_test.srcs/sim_1/new/TB_PMUL_W.vhd" \

# Do not sort compile order
nosort
