<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p755" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_755{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_755{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_755{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_755{left:70px;bottom:851px;letter-spacing:0.12px;}
#t5_755{left:156px;bottom:851px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t6_755{left:70px;bottom:826px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_755{left:70px;bottom:810px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t8_755{left:70px;bottom:793px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#t9_755{left:70px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_755{left:70px;bottom:759px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_755{left:70px;bottom:735px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#tc_755{left:70px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_755{left:70px;bottom:694px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#te_755{left:70px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_755{left:70px;bottom:660px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#tg_755{left:70px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_755{left:70px;bottom:619px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_755{left:70px;bottom:602px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tj_755{left:70px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#tk_755{left:70px;bottom:568px;letter-spacing:-0.17px;word-spacing:-1.42px;}
#tl_755{left:70px;bottom:551px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tm_755{left:70px;bottom:501px;letter-spacing:-0.09px;}
#tn_755{left:156px;bottom:501px;letter-spacing:-0.1px;word-spacing:0.02px;}
#to_755{left:70px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#tp_755{left:70px;bottom:460px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tq_755{left:70px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#tr_755{left:70px;bottom:427px;letter-spacing:-0.17px;word-spacing:-1.03px;}
#ts_755{left:70px;bottom:410px;letter-spacing:-0.17px;word-spacing:-0.94px;}
#tt_755{left:70px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#tu_755{left:70px;bottom:377px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_755{left:70px;bottom:222px;letter-spacing:-0.16px;word-spacing:-1.18px;}
#tw_755{left:652px;bottom:222px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#tx_755{left:773px;bottom:222px;letter-spacing:-0.13px;word-spacing:-1.16px;}
#ty_755{left:70px;bottom:205px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_755{left:70px;bottom:189px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_755{left:235px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t11_755{left:330px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t12_755{left:76px;bottom:1063px;letter-spacing:-0.09px;}
#t13_755{left:176px;bottom:1063px;letter-spacing:-0.1px;}
#t14_755{left:229px;bottom:1063px;letter-spacing:-0.12px;}
#t15_755{left:76px;bottom:1039px;letter-spacing:-0.11px;}
#t16_755{left:76px;bottom:1022px;letter-spacing:-0.12px;}
#t17_755{left:176px;bottom:1039px;letter-spacing:-0.13px;}
#t18_755{left:229px;bottom:1039px;letter-spacing:-0.11px;}
#t19_755{left:76px;bottom:998px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1a_755{left:176px;bottom:998px;letter-spacing:-0.18px;}
#t1b_755{left:229px;bottom:998px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t1c_755{left:278px;bottom:998px;letter-spacing:-0.11px;}
#t1d_755{left:229px;bottom:981px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_755{left:229px;bottom:959px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1f_755{left:294px;bottom:959px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1g_755{left:229px;bottom:938px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1h_755{left:321px;bottom:938px;letter-spacing:-0.11px;}
#t1i_755{left:229px;bottom:921px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_755{left:76px;bottom:897px;letter-spacing:-0.13px;}
#t1k_755{left:176px;bottom:897px;letter-spacing:-0.15px;}
#t1l_755{left:229px;bottom:897px;letter-spacing:-0.13px;}
#t1m_755{left:292px;bottom:332px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1n_755{left:388px;bottom:332px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1o_755{left:77px;bottom:309px;letter-spacing:-0.15px;}
#t1p_755{left:201px;bottom:309px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1q_755{left:326px;bottom:309px;letter-spacing:-0.13px;}
#t1r_755{left:503px;bottom:309px;letter-spacing:-0.14px;}
#t1s_755{left:77px;bottom:285px;letter-spacing:-0.16px;}
#t1t_755{left:201px;bottom:285px;letter-spacing:-0.17px;}
#t1u_755{left:326px;bottom:285px;letter-spacing:-0.16px;}
#t1v_755{left:503px;bottom:285px;letter-spacing:-0.14px;}
#t1w_755{left:77px;bottom:260px;letter-spacing:-0.16px;}
#t1x_755{left:201px;bottom:260px;letter-spacing:-0.16px;}
#t1y_755{left:326px;bottom:260px;letter-spacing:-0.16px;}
#t1z_755{left:503px;bottom:260px;letter-spacing:-0.14px;}

.s1_755{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_755{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_755{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_755{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_755{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_755{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_755{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts755" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg755Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg755" style="-webkit-user-select: none;"><object width="935" height="1210" data="755/755.svg" type="image/svg+xml" id="pdf755" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_755" class="t s1_755">Vol. 3B </span><span id="t2_755" class="t s1_755">20-41 </span>
<span id="t3_755" class="t s2_755">PERFORMANCE MONITORING </span>
<span id="t4_755" class="t s3_755">20.3.4.4.4 </span><span id="t5_755" class="t s3_755">Precise Distribution of Instructions Retired (PDIR) </span>
<span id="t6_755" class="t s4_755">Upon triggering a PEBS assist, there will be a finite delay between the time the counter overflows and when the </span>
<span id="t7_755" class="t s4_755">microcode starts to carry out its data collection obligations. INST_RETIRED is a very common event that is used to </span>
<span id="t8_755" class="t s4_755">sample where performance bottleneck happened and to help identify its location in instruction address space. Even </span>
<span id="t9_755" class="t s4_755">if the delay is constant in core clock space, it invariably manifest as variable “skids” in instruction address space. </span>
<span id="ta_755" class="t s4_755">This creates a challenge for programmers to profile a workload and pinpoint the location of bottlenecks. </span>
<span id="tb_755" class="t s4_755">The core PMU in processors based on Sandy Bridge microarchitecture include a facility referred to as precise distri- </span>
<span id="tc_755" class="t s4_755">bution of Instruction Retired (PDIR). </span>
<span id="td_755" class="t s4_755">The PDIR facility mitigates the “skid” problem by providing an early indication of when the INST_RETIRED counter </span>
<span id="te_755" class="t s4_755">is about to overflow, allowing the machine to more precisely trap on the instruction that actually caused the </span>
<span id="tf_755" class="t s4_755">counter overflow. On processors based on Sandy Bridge microarchitecture, skid is significantly reduced and can be </span>
<span id="tg_755" class="t s4_755">as little as one instruction. On future implementations, PDIR may eliminate skid. </span>
<span id="th_755" class="t s4_755">PDIR applies only to the INST_RETIRED.ALL precise event, and processors based on Sandy Bridge microarchitec- </span>
<span id="ti_755" class="t s4_755">ture must use IA32_PMC1 with PerfEvtSel1 property configured and bit 1 in the IA32_PEBS_ENABLE set to 1. </span>
<span id="tj_755" class="t s4_755">INST_RETIRED.ALL is a non-architectural performance event, it is not supported in prior generation microarchitec- </span>
<span id="tk_755" class="t s4_755">tures. Additionally, on processors with CPUID DisplayFamily_DisplayModel signatures of 06_2A and 06_2D, the tool </span>
<span id="tl_755" class="t s4_755">that programs PDIR should quiesce the rest of the programmable counters in the core when PDIR is active. </span>
<span id="tm_755" class="t s5_755">20.3.4.5 </span><span id="tn_755" class="t s5_755">Off-core Response Performance Monitoring </span>
<span id="to_755" class="t s4_755">The core PMU in processors based on Sandy Bridge microarchitecture provides off-core response facility similar to </span>
<span id="tp_755" class="t s4_755">prior generation. Off-core response can be programmed only with a specific pair of event select and counter MSR, </span>
<span id="tq_755" class="t s4_755">and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the off-core </span>
<span id="tr_755" class="t s4_755">transaction. Two event codes are dedicated for off-core response event programming. Each event code for off-core </span>
<span id="ts_755" class="t s4_755">response monitoring requires programming an associated configuration MSR, MSR_OFFCORE_RSP_x. Table 20-15 </span>
<span id="tt_755" class="t s4_755">lists the event code, mask value and additional off-core configuration MSR that must be programmed to count off- </span>
<span id="tu_755" class="t s4_755">core response events using IA32_PMCx. </span>
<span id="tv_755" class="t s4_755">The layout of MSR_OFFCORE_RSP_0 and MSR_OFFCORE_RSP_1 are shown in Figure </span><span id="tw_755" class="t s4_755">20-30 and Figure </span><span id="tx_755" class="t s4_755">20-31. Bits </span>
<span id="ty_755" class="t s4_755">15:0 specifies the request type of a transaction request to the uncore. Bits 30:16 specifies supplier information, </span>
<span id="tz_755" class="t s4_755">bits 37:31 specifies snoop response information. </span>
<span id="t10_755" class="t s3_755">Table 20-14. </span><span id="t11_755" class="t s3_755">Layout of Precise Store Information In PEBS Record </span>
<span id="t12_755" class="t s6_755">Field </span><span id="t13_755" class="t s6_755">Offset </span><span id="t14_755" class="t s6_755">Description </span>
<span id="t15_755" class="t s7_755">Store Data </span>
<span id="t16_755" class="t s7_755">Linear Address </span>
<span id="t17_755" class="t s7_755">98H </span><span id="t18_755" class="t s7_755">The linear address of the destination of the store. </span>
<span id="t19_755" class="t s7_755">Store Status </span><span id="t1a_755" class="t s7_755">A0H </span><span id="t1b_755" class="t s6_755">L1D Hit </span><span id="t1c_755" class="t s7_755">(Bit 0): The store hit the data cache closest to the core (lowest latency cache) if this bit is set, </span>
<span id="t1d_755" class="t s7_755">otherwise the store missed the data cache. </span>
<span id="t1e_755" class="t s6_755">STLB Miss </span><span id="t1f_755" class="t s7_755">(bit 4): The store missed the STLB if set, otherwise the store hit the STLB </span>
<span id="t1g_755" class="t s6_755">Locked Access </span><span id="t1h_755" class="t s7_755">(bit 5): The store was part of a locked access if set, otherwise the store was not part of a </span>
<span id="t1i_755" class="t s7_755">locked access. </span>
<span id="t1j_755" class="t s7_755">Reserved </span><span id="t1k_755" class="t s7_755">A8H </span><span id="t1l_755" class="t s7_755">Reserved </span>
<span id="t1m_755" class="t s3_755">Table 20-15. </span><span id="t1n_755" class="t s3_755">Off-Core Response Event Encoding </span>
<span id="t1o_755" class="t s6_755">Counter </span><span id="t1p_755" class="t s6_755">Event code </span><span id="t1q_755" class="t s6_755">UMask </span><span id="t1r_755" class="t s6_755">Required Off-core Response MSR </span>
<span id="t1s_755" class="t s7_755">PMC0-3 </span><span id="t1t_755" class="t s7_755">B7H </span><span id="t1u_755" class="t s7_755">01H </span><span id="t1v_755" class="t s7_755">MSR_OFFCORE_RSP_0 (address 1A6H) </span>
<span id="t1w_755" class="t s7_755">PMC0-3 </span><span id="t1x_755" class="t s7_755">BBH </span><span id="t1y_755" class="t s7_755">01H </span><span id="t1z_755" class="t s7_755">MSR_OFFCORE_RSP_1 (address 1A7H) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
