Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Sep 15 18:23:37 2024
| Host         : LAPTOP-3HRAKL57 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: oh/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.964        0.000                      0                   27        0.562        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.964        0.000                      0                   27        0.562        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.562ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 oh/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 2.233ns (55.164%)  route 1.815ns (44.836%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.151    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  oh/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.858     6.465    oh/r_counter[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.121 r  oh/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.121    oh/r_counter0_carry_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  oh/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.235    oh/r_counter0_carry__0_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  oh/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.349    oh/r_counter0_carry__1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  oh/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.463    oh/r_counter0_carry__2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  oh/r_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.577    oh/r_counter0_carry__3_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.911 r  oh/r_counter0_carry__4/O[1]
                         net (fo=1, routed)           0.957     8.868    oh/data0[22]
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.331     9.199 r  oh/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.199    oh/r_counter_0[22]
    SLICE_X1Y19          FDCE                                         r  oh/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    14.849    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  oh/r_counter_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)        0.075    15.163    oh/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  5.964    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 oh/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.966ns (24.681%)  route 2.948ns (75.319%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 f  oh/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.814     6.384    oh/r_counter[15]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.299     6.683 r  oh/r_counter[25]_i_3/O
                         net (fo=1, routed)           0.949     7.631    oh/r_counter[25]_i_3_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.755 r  oh/r_counter[25]_i_2/O
                         net (fo=26, routed)          1.185     8.940    oh/r_counter[25]_i_2_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     9.064 r  oh/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.064    oh/r_counter_0[6]
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511    14.852    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[6]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.031    15.146    oh/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 oh/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.966ns (24.694%)  route 2.946ns (75.306%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 f  oh/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.814     6.384    oh/r_counter[15]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.299     6.683 r  oh/r_counter[25]_i_3/O
                         net (fo=1, routed)           0.949     7.631    oh/r_counter[25]_i_3_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.755 r  oh/r_counter[25]_i_2/O
                         net (fo=26, routed)          1.183     8.938    oh/r_counter[25]_i_2_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     9.062 r  oh/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.062    oh/r_counter_0[11]
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511    14.852    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[11]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.029    15.144    oh/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 oh/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.994ns (25.216%)  route 2.948ns (74.784%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 f  oh/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.814     6.384    oh/r_counter[15]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.299     6.683 r  oh/r_counter[25]_i_3/O
                         net (fo=1, routed)           0.949     7.631    oh/r_counter[25]_i_3_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.755 r  oh/r_counter[25]_i_2/O
                         net (fo=26, routed)          1.185     8.940    oh/r_counter[25]_i_2_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.152     9.092 r  oh/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.092    oh/r_counter_0[7]
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511    14.852    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[7]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.075    15.190    oh/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.100ns  (required time - arrival time)
  Source:                 oh/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.994ns (25.229%)  route 2.946ns (74.771%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 f  oh/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.814     6.384    oh/r_counter[15]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.299     6.683 r  oh/r_counter[25]_i_3/O
                         net (fo=1, routed)           0.949     7.631    oh/r_counter[25]_i_3_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.755 r  oh/r_counter[25]_i_2/O
                         net (fo=26, routed)          1.183     8.938    oh/r_counter[25]_i_2_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.152     9.090 r  oh/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.090    oh/r_counter_0[15]
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511    14.852    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[15]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.075    15.190    oh/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  6.100    

Slack (MET) :             6.111ns  (required time - arrival time)
  Source:                 oh/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 2.231ns (57.196%)  route 1.670ns (42.804%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.151    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  oh/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.858     6.465    oh/r_counter[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.121 r  oh/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.121    oh/r_counter0_carry_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  oh/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.235    oh/r_counter0_carry__0_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  oh/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.349    oh/r_counter0_carry__1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  oh/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.463    oh/r_counter0_carry__2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  oh/r_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.577    oh/r_counter0_carry__3_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  oh/r_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.691    oh/r_counter0_carry__4_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.913 r  oh/r_counter0_carry__5/O[0]
                         net (fo=1, routed)           0.812     8.725    oh/data0[25]
    SLICE_X1Y20          LUT2 (Prop_lut2_I1_O)        0.327     9.052 r  oh/r_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.052    oh/r_counter_0[25]
    SLICE_X1Y20          FDCE                                         r  oh/r_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    14.849    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  oh/r_counter_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDCE (Setup_fdce_C_D)        0.075    15.163    oh/r_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  6.111    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 oh/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 2.217ns (57.125%)  route 1.664ns (42.875%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.151    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  oh/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.858     6.465    oh/r_counter[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.121 r  oh/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.121    oh/r_counter0_carry_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  oh/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.235    oh/r_counter0_carry__0_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  oh/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.349    oh/r_counter0_carry__1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  oh/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.463    oh/r_counter0_carry__2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  oh/r_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.577    oh/r_counter0_carry__3_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.890 r  oh/r_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.806     8.696    oh/data0[24]
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.336     9.032 r  oh/r_counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.032    oh/r_counter_0[24]
    SLICE_X1Y19          FDCE                                         r  oh/r_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    14.849    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  oh/r_counter_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)        0.075    15.163    oh/r_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 oh/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 0.966ns (25.661%)  route 2.799ns (74.339%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.629     5.150    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.419     5.569 f  oh/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.814     6.384    oh/r_counter[15]
    SLICE_X1Y19          LUT4 (Prop_lut4_I0_O)        0.299     6.683 r  oh/r_counter[25]_i_3/O
                         net (fo=1, routed)           0.949     7.631    oh/r_counter[25]_i_3_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     7.755 r  oh/r_counter[25]_i_2/O
                         net (fo=26, routed)          1.035     8.791    oh/r_counter[25]_i_2_n_0
    SLICE_X1Y20          LUT2 (Prop_lut2_I0_O)        0.124     8.915 r  oh/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.915    oh/r_counter_0[17]
    SLICE_X1Y20          FDCE                                         r  oh/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    14.849    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  oh/r_counter_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDCE (Setup_fdce_C_D)        0.031    15.119    oh/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  6.204    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 oh/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 2.139ns (56.184%)  route 1.668ns (43.816%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.151    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  oh/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.858     6.465    oh/r_counter[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.121 r  oh/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.121    oh/r_counter0_carry_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  oh/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.235    oh/r_counter0_carry__0_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  oh/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.349    oh/r_counter0_carry__1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  oh/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.463    oh/r_counter0_carry__2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  oh/r_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.577    oh/r_counter0_carry__3_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.816 r  oh/r_counter0_carry__4/O[2]
                         net (fo=1, routed)           0.811     8.626    oh/data0[23]
    SLICE_X1Y20          LUT2 (Prop_lut2_I1_O)        0.332     8.958 r  oh/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     8.958    oh/r_counter_0[23]
    SLICE_X1Y20          FDCE                                         r  oh/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    14.849    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  oh/r_counter_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDCE (Setup_fdce_C_D)        0.075    15.163    oh/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 oh/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 2.117ns (55.937%)  route 1.668ns (44.063%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.630     5.151    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  oh/r_counter_reg[1]/Q
                         net (fo=2, routed)           0.858     6.465    oh/r_counter[1]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.121 r  oh/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.121    oh/r_counter0_carry_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  oh/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.235    oh/r_counter0_carry__0_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  oh/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.349    oh/r_counter0_carry__1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.463 r  oh/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.463    oh/r_counter0_carry__2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  oh/r_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.577    oh/r_counter0_carry__3_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.799 r  oh/r_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.810     8.609    oh/data0[21]
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.327     8.936 r  oh/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     8.936    oh/r_counter_0[21]
    SLICE_X1Y19          FDCE                                         r  oh/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.508    14.849    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  oh/r_counter_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)        0.075    15.163    oh/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 oh/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.359ns (54.879%)  route 0.295ns (45.121%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.473    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  oh/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.070     1.685    oh/r_counter[4]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.793 r  oh/r_counter0_carry/O[3]
                         net (fo=1, routed)           0.225     2.017    oh/data0[4]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.110     2.127 r  oh/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.127    oh/r_counter_0[4]
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDCE (Hold_fdce_C_D)         0.092     1.565    oh/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 oh/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.209ns (30.143%)  route 0.484ns (69.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.472    oh/clk_100MHz_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  oh/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 f  oh/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.484     2.120    oh/r_counter[0]
    SLICE_X2Y17          LUT1 (Prop_lut1_I0_O)        0.045     2.165 r  oh/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.165    oh/r_counter_0[0]
    SLICE_X2Y17          FDCE                                         r  oh/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    oh/clk_100MHz_IBUF_BUFG
    SLICE_X2Y17          FDCE                                         r  oh/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.120     1.592    oh/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 oh/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.398ns (57.636%)  route 0.293ns (42.364%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.473    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.128     1.601 r  oh/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.133     1.734    oh/r_counter[3]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     1.899 r  oh/r_counter0_carry/O[2]
                         net (fo=1, routed)           0.159     2.059    oh/data0[3]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.105     2.164 r  oh/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.164    oh/r_counter_0[3]
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDCE (Hold_fdce_C_D)         0.107     1.580    oh/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 oh/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.472ns (67.085%)  route 0.232ns (32.915%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.473    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  oh/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.070     1.685    oh/r_counter[4]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.845 r  oh/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.845    oh/r_counter0_carry_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.910 r  oh/r_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.161     2.071    oh/data0[7]
    SLICE_X1Y17          LUT2 (Prop_lut2_I1_O)        0.106     2.177 r  oh/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.177    oh/r_counter_0[7]
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[7]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.107     1.593    oh/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 oh/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.399ns (58.904%)  route 0.278ns (41.096%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.587     1.470    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  oh/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  oh/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.131     1.742    oh/r_counter[13]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.893 r  oh/r_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.147     2.041    oh/data0[14]
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.107     2.148 r  oh/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.148    oh/r_counter_0[14]
    SLICE_X1Y19          FDCE                                         r  oh/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.856     1.983    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  oh/r_counter_reg[14]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDCE (Hold_fdce_C_D)         0.092     1.562    oh/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 oh/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.499ns (69.609%)  route 0.218ns (30.391%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.473    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  oh/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.070     1.685    oh/r_counter[4]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.845 r  oh/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.845    oh/r_counter0_carry_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     1.936 r  oh/r_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.147     2.083    oh/data0[6]
    SLICE_X1Y17          LUT2 (Prop_lut2_I1_O)        0.107     2.190 r  oh/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.190    oh/r_counter_0[6]
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[6]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.092     1.578    oh/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 oh/r_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.513ns (70.960%)  route 0.210ns (29.040%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.473    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  oh/r_counter_reg[4]/Q
                         net (fo=2, routed)           0.070     1.685    oh/r_counter[4]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.845 r  oh/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.845    oh/r_counter0_carry_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.884 r  oh/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.884    oh/r_counter0_carry__0_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.949 r  oh/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.140     2.088    oh/data0[11]
    SLICE_X1Y17          LUT2 (Prop_lut2_I1_O)        0.108     2.196 r  oh/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.196    oh/r_counter_0[11]
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[11]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.091     1.577    oh/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 oh/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.363ns (51.078%)  route 0.348ns (48.922%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.587     1.470    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  oh/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  oh/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.131     1.742    oh/r_counter[13]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.857 r  oh/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.217     2.074    oh/data0[13]
    SLICE_X1Y19          LUT2 (Prop_lut2_I1_O)        0.107     2.181 r  oh/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     2.181    oh/r_counter_0[13]
    SLICE_X1Y19          FDCE                                         r  oh/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.856     1.983    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  oh/r_counter_reg[13]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDCE (Hold_fdce_C_D)         0.091     1.561    oh/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 oh/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.402ns (54.895%)  route 0.330ns (45.105%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.472    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  oh/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.131     1.732    oh/r_counter[15]
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     1.897 r  oh/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.199     2.095    oh/data0[15]
    SLICE_X1Y17          LUT2 (Prop_lut2_I1_O)        0.109     2.204 r  oh/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.204    oh/r_counter_0[15]
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  oh/r_counter_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.107     1.579    oh/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 oh/r_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oh/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.358ns (48.484%)  route 0.380ns (51.516%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.473    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  oh/r_counter_reg[2]/Q
                         net (fo=2, routed)           0.181     1.795    oh/r_counter[2]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.905 r  oh/r_counter0_carry/O[1]
                         net (fo=1, routed)           0.199     2.105    oh/data0[2]
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.107     2.212 r  oh/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.212    oh/r_counter_0[2]
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    oh/clk_100MHz_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  oh/r_counter_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDCE (Hold_fdce_C_D)         0.091     1.564    oh/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.647    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    oh/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    oh/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y19    oh/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    oh/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    oh/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    oh/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    oh/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    oh/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y19    oh/r_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    oh/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    oh/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    oh/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    oh/r_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    oh/r_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y19    oh/r_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    oh/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    oh/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    oh/r_counter_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    oh/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    oh/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    oh/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    oh/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    oh/r_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    oh/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    oh/r_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    oh/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    oh/r_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    oh/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    oh/r_counter_reg[4]/C



