NUMBER 100 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 100
ARG notrace False

Solving...

Access: 0  MISS FirstIn ->          [0] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 2  MISS FirstIn ->       [0, 2] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 3  MISS FirstIn ->    [0, 2, 3] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 3  HIT  FirstIn ->    [0, 2, 3] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 3  HIT  FirstIn ->    [0, 2, 3] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 2  HIT  FirstIn ->    [0, 2, 3] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 4  MISS FirstIn ->    [2, 3, 4] <- Lastin  Replaced:0 [Hits:3 Misses:4]
Access: 2  HIT  FirstIn ->    [2, 3, 4] <- Lastin  Replaced:- [Hits:4 Misses:4]
Access: 0  MISS FirstIn ->    [3, 4, 0] <- Lastin  Replaced:2 [Hits:4 Misses:5]
Access: 2  MISS FirstIn ->    [4, 0, 2] <- Lastin  Replaced:3 [Hits:4 Misses:6]
Access: 0  HIT  FirstIn ->    [4, 0, 2] <- Lastin  Replaced:- [Hits:5 Misses:6]
Access: 4  HIT  FirstIn ->    [4, 0, 2] <- Lastin  Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 100
ARG notrace False

Solving...

Access: 0  MISS LRU ->          [0] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 2  MISS LRU ->       [0, 2] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 3  MISS LRU ->    [0, 2, 3] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 3  HIT  LRU ->    [0, 2, 3] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 3  HIT  LRU ->    [0, 2, 3] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 2  HIT  LRU ->    [0, 3, 2] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 4  MISS LRU ->    [3, 2, 4] <- MRU Replaced:0 [Hits:3 Misses:4]
Access: 2  HIT  LRU ->    [3, 4, 2] <- MRU Replaced:- [Hits:4 Misses:4]
Access: 0  MISS LRU ->    [4, 2, 0] <- MRU Replaced:3 [Hits:4 Misses:5]
Access: 2  HIT  LRU ->    [4, 0, 2] <- MRU Replaced:- [Hits:5 Misses:5]
Access: 0  HIT  LRU ->    [4, 2, 0] <- MRU Replaced:- [Hits:6 Misses:5]
Access: 4  HIT  LRU ->    [2, 0, 4] <- MRU Replaced:- [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

NUMBER 101 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 101
ARG notrace False

Solving...

Access: 2  MISS FirstIn ->          [2] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 0  MISS FirstIn ->       [2, 0] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 4  MISS FirstIn ->    [2, 0, 4] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 4  HIT  FirstIn ->    [2, 0, 4] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 2  HIT  FirstIn ->    [2, 0, 4] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 3  MISS FirstIn ->    [0, 4, 3] <- Lastin  Replaced:2 [Hits:2 Misses:4]
Access: 1  MISS FirstIn ->    [4, 3, 1] <- Lastin  Replaced:0 [Hits:2 Misses:5]
Access: 1  HIT  FirstIn ->    [4, 3, 1] <- Lastin  Replaced:- [Hits:3 Misses:5]
Access: 1  HIT  FirstIn ->    [4, 3, 1] <- Lastin  Replaced:- [Hits:4 Misses:5]
Access: 3  HIT  FirstIn ->    [4, 3, 1] <- Lastin  Replaced:- [Hits:5 Misses:5]
Access: 1  HIT  FirstIn ->    [4, 3, 1] <- Lastin  Replaced:- [Hits:6 Misses:5]
Access: 4  HIT  FirstIn ->    [4, 3, 1] <- Lastin  Replaced:- [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 101
ARG notrace False

Solving...

Access: 2  MISS LRU ->          [2] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 0  MISS LRU ->       [2, 0] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 4  MISS LRU ->    [2, 0, 4] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 4  HIT  LRU ->    [2, 0, 4] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 2  HIT  LRU ->    [0, 4, 2] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 3  MISS LRU ->    [4, 2, 3] <- MRU Replaced:0 [Hits:2 Misses:4]
Access: 1  MISS LRU ->    [2, 3, 1] <- MRU Replaced:4 [Hits:2 Misses:5]
Access: 1  HIT  LRU ->    [2, 3, 1] <- MRU Replaced:- [Hits:3 Misses:5]
Access: 1  HIT  LRU ->    [2, 3, 1] <- MRU Replaced:- [Hits:4 Misses:5]
Access: 3  HIT  LRU ->    [2, 1, 3] <- MRU Replaced:- [Hits:5 Misses:5]
Access: 1  HIT  LRU ->    [2, 3, 1] <- MRU Replaced:- [Hits:6 Misses:5]
Access: 4  MISS LRU ->    [3, 1, 4] <- MRU Replaced:2 [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

NUMBER 102 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 102
ARG notrace False

Solving...

Access: 0  MISS FirstIn ->          [0] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 3  MISS FirstIn ->       [0, 3] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 0  HIT  FirstIn ->       [0, 3] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 3  HIT  FirstIn ->       [0, 3] <- Lastin  Replaced:- [Hits:2 Misses:2]
Access: 3  HIT  FirstIn ->       [0, 3] <- Lastin  Replaced:- [Hits:3 Misses:2]
Access: 1  MISS FirstIn ->    [0, 3, 1] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 3  HIT  FirstIn ->    [0, 3, 1] <- Lastin  Replaced:- [Hits:4 Misses:3]
Access: 2  MISS FirstIn ->    [3, 1, 2] <- Lastin  Replaced:0 [Hits:4 Misses:4]
Access: 0  MISS FirstIn ->    [1, 2, 0] <- Lastin  Replaced:3 [Hits:4 Misses:5]
Access: 2  HIT  FirstIn ->    [1, 2, 0] <- Lastin  Replaced:- [Hits:5 Misses:5]
Access: 3  MISS FirstIn ->    [2, 0, 3] <- Lastin  Replaced:1 [Hits:5 Misses:6]
Access: 2  HIT  FirstIn ->    [2, 0, 3] <- Lastin  Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 102
ARG notrace False

Solving...

Access: 0  MISS LRU ->          [0] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 3  MISS LRU ->       [0, 3] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 0  HIT  LRU ->       [3, 0] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 3  HIT  LRU ->       [0, 3] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 3  HIT  LRU ->       [0, 3] <- MRU Replaced:- [Hits:3 Misses:2]
Access: 1  MISS LRU ->    [0, 3, 1] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 3  HIT  LRU ->    [0, 1, 3] <- MRU Replaced:- [Hits:4 Misses:3]
Access: 2  MISS LRU ->    [1, 3, 2] <- MRU Replaced:0 [Hits:4 Misses:4]
Access: 0  MISS LRU ->    [3, 2, 0] <- MRU Replaced:1 [Hits:4 Misses:5]
Access: 2  HIT  LRU ->    [3, 0, 2] <- MRU Replaced:- [Hits:5 Misses:5]
Access: 3  HIT  LRU ->    [0, 2, 3] <- MRU Replaced:- [Hits:6 Misses:5]
Access: 2  HIT  LRU ->    [0, 3, 2] <- MRU Replaced:- [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

NUMBER 103 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 103
ARG notrace False

Solving...

Access: 4  MISS FirstIn ->          [4] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 2  MISS FirstIn ->       [4, 2] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 3  MISS FirstIn ->    [4, 2, 3] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 3  HIT  FirstIn ->    [4, 2, 3] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 1  MISS FirstIn ->    [2, 3, 1] <- Lastin  Replaced:4 [Hits:1 Misses:4]
Access: 0  MISS FirstIn ->    [3, 1, 0] <- Lastin  Replaced:2 [Hits:1 Misses:5]
Access: 3  HIT  FirstIn ->    [3, 1, 0] <- Lastin  Replaced:- [Hits:2 Misses:5]
Access: 0  HIT  FirstIn ->    [3, 1, 0] <- Lastin  Replaced:- [Hits:3 Misses:5]
Access: 1  HIT  FirstIn ->    [3, 1, 0] <- Lastin  Replaced:- [Hits:4 Misses:5]
Access: 4  MISS FirstIn ->    [1, 0, 4] <- Lastin  Replaced:3 [Hits:4 Misses:6]
Access: 4  HIT  FirstIn ->    [1, 0, 4] <- Lastin  Replaced:- [Hits:5 Misses:6]
Access: 0  HIT  FirstIn ->    [1, 0, 4] <- Lastin  Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 103
ARG notrace False

Solving...

Access: 4  MISS LRU ->          [4] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 2  MISS LRU ->       [4, 2] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 3  MISS LRU ->    [4, 2, 3] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 3  HIT  LRU ->    [4, 2, 3] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 1  MISS LRU ->    [2, 3, 1] <- MRU Replaced:4 [Hits:1 Misses:4]
Access: 0  MISS LRU ->    [3, 1, 0] <- MRU Replaced:2 [Hits:1 Misses:5]
Access: 3  HIT  LRU ->    [1, 0, 3] <- MRU Replaced:- [Hits:2 Misses:5]
Access: 0  HIT  LRU ->    [1, 3, 0] <- MRU Replaced:- [Hits:3 Misses:5]
Access: 1  HIT  LRU ->    [3, 0, 1] <- MRU Replaced:- [Hits:4 Misses:5]
Access: 4  MISS LRU ->    [0, 1, 4] <- MRU Replaced:3 [Hits:4 Misses:6]
Access: 4  HIT  LRU ->    [0, 1, 4] <- MRU Replaced:- [Hits:5 Misses:6]
Access: 0  HIT  LRU ->    [1, 4, 0] <- MRU Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

NUMBER 104 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 104
ARG notrace False

Solving...

Access: 4  MISS FirstIn ->          [4] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 4  HIT  FirstIn ->          [4] <- Lastin  Replaced:- [Hits:1 Misses:1]
Access: 3  MISS FirstIn ->       [4, 3] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 1  MISS FirstIn ->    [4, 3, 1] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 1  HIT  FirstIn ->    [4, 3, 1] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 3  HIT  FirstIn ->    [4, 3, 1] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 4  HIT  FirstIn ->    [4, 3, 1] <- Lastin  Replaced:- [Hits:4 Misses:3]
Access: 0  MISS FirstIn ->    [3, 1, 0] <- Lastin  Replaced:4 [Hits:4 Misses:4]
Access: 0  HIT  FirstIn ->    [3, 1, 0] <- Lastin  Replaced:- [Hits:5 Misses:4]
Access: 4  MISS FirstIn ->    [1, 0, 4] <- Lastin  Replaced:3 [Hits:5 Misses:5]
Access: 0  HIT  FirstIn ->    [1, 0, 4] <- Lastin  Replaced:- [Hits:6 Misses:5]
Access: 3  MISS FirstIn ->    [0, 4, 3] <- Lastin  Replaced:1 [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 104
ARG notrace False

Solving...

Access: 4  MISS LRU ->          [4] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 4  HIT  LRU ->          [4] <- MRU Replaced:- [Hits:1 Misses:1]
Access: 3  MISS LRU ->       [4, 3] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 1  MISS LRU ->    [4, 3, 1] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 1  HIT  LRU ->    [4, 3, 1] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 3  HIT  LRU ->    [4, 1, 3] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 4  HIT  LRU ->    [1, 3, 4] <- MRU Replaced:- [Hits:4 Misses:3]
Access: 0  MISS LRU ->    [3, 4, 0] <- MRU Replaced:1 [Hits:4 Misses:4]
Access: 0  HIT  LRU ->    [3, 4, 0] <- MRU Replaced:- [Hits:5 Misses:4]
Access: 4  HIT  LRU ->    [3, 0, 4] <- MRU Replaced:- [Hits:6 Misses:4]
Access: 0  HIT  LRU ->    [3, 4, 0] <- MRU Replaced:- [Hits:7 Misses:4]
Access: 3  HIT  LRU ->    [4, 0, 3] <- MRU Replaced:- [Hits:8 Misses:4]

FINALSTATS hits 8   misses 4   hitrate 66.67

NUMBER 105 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 105
ARG notrace False

Solving...

Access: 4  MISS FirstIn ->          [4] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 1  MISS FirstIn ->       [4, 1] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 3  MISS FirstIn ->    [4, 1, 3] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 4  HIT  FirstIn ->    [4, 1, 3] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 1  HIT  FirstIn ->    [4, 1, 3] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 3  HIT  FirstIn ->    [4, 1, 3] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 1  HIT  FirstIn ->    [4, 1, 3] <- Lastin  Replaced:- [Hits:4 Misses:3]
Access: 0  MISS FirstIn ->    [1, 3, 0] <- Lastin  Replaced:4 [Hits:4 Misses:4]
Access: 1  HIT  FirstIn ->    [1, 3, 0] <- Lastin  Replaced:- [Hits:5 Misses:4]
Access: 3  HIT  FirstIn ->    [1, 3, 0] <- Lastin  Replaced:- [Hits:6 Misses:4]
Access: 0  HIT  FirstIn ->    [1, 3, 0] <- Lastin  Replaced:- [Hits:7 Misses:4]
Access: 3  HIT  FirstIn ->    [1, 3, 0] <- Lastin  Replaced:- [Hits:8 Misses:4]

FINALSTATS hits 8   misses 4   hitrate 66.67

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 105
ARG notrace False

Solving...

Access: 4  MISS LRU ->          [4] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 1  MISS LRU ->       [4, 1] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 3  MISS LRU ->    [4, 1, 3] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 4  HIT  LRU ->    [1, 3, 4] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 1  HIT  LRU ->    [3, 4, 1] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 3  HIT  LRU ->    [4, 1, 3] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 1  HIT  LRU ->    [4, 3, 1] <- MRU Replaced:- [Hits:4 Misses:3]
Access: 0  MISS LRU ->    [3, 1, 0] <- MRU Replaced:4 [Hits:4 Misses:4]
Access: 1  HIT  LRU ->    [3, 0, 1] <- MRU Replaced:- [Hits:5 Misses:4]
Access: 3  HIT  LRU ->    [0, 1, 3] <- MRU Replaced:- [Hits:6 Misses:4]
Access: 0  HIT  LRU ->    [1, 3, 0] <- MRU Replaced:- [Hits:7 Misses:4]
Access: 3  HIT  LRU ->    [1, 0, 3] <- MRU Replaced:- [Hits:8 Misses:4]

FINALSTATS hits 8   misses 4   hitrate 66.67

NUMBER 106 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 106
ARG notrace False

Solving...

Access: 3  MISS FirstIn ->          [3] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 4  MISS FirstIn ->       [3, 4] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 0  MISS FirstIn ->    [3, 4, 0] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 4  HIT  FirstIn ->    [3, 4, 0] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 4  HIT  FirstIn ->    [3, 4, 0] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 0  HIT  FirstIn ->    [3, 4, 0] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 4  HIT  FirstIn ->    [3, 4, 0] <- Lastin  Replaced:- [Hits:4 Misses:3]
Access: 4  HIT  FirstIn ->    [3, 4, 0] <- Lastin  Replaced:- [Hits:5 Misses:3]
Access: 0  HIT  FirstIn ->    [3, 4, 0] <- Lastin  Replaced:- [Hits:6 Misses:3]
Access: 4  HIT  FirstIn ->    [3, 4, 0] <- Lastin  Replaced:- [Hits:7 Misses:3]
Access: 1  MISS FirstIn ->    [4, 0, 1] <- Lastin  Replaced:3 [Hits:7 Misses:4]
Access: 2  MISS FirstIn ->    [0, 1, 2] <- Lastin  Replaced:4 [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 106
ARG notrace False

Solving...

Access: 3  MISS LRU ->          [3] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 4  MISS LRU ->       [3, 4] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 0  MISS LRU ->    [3, 4, 0] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 4  HIT  LRU ->    [3, 0, 4] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 4  HIT  LRU ->    [3, 0, 4] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 0  HIT  LRU ->    [3, 4, 0] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 4  HIT  LRU ->    [3, 0, 4] <- MRU Replaced:- [Hits:4 Misses:3]
Access: 4  HIT  LRU ->    [3, 0, 4] <- MRU Replaced:- [Hits:5 Misses:3]
Access: 0  HIT  LRU ->    [3, 4, 0] <- MRU Replaced:- [Hits:6 Misses:3]
Access: 4  HIT  LRU ->    [3, 0, 4] <- MRU Replaced:- [Hits:7 Misses:3]
Access: 1  MISS LRU ->    [0, 4, 1] <- MRU Replaced:3 [Hits:7 Misses:4]
Access: 2  MISS LRU ->    [4, 1, 2] <- MRU Replaced:0 [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

NUMBER 107 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 107
ARG notrace False

Solving...

Access: 1  MISS FirstIn ->          [1] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 2  MISS FirstIn ->       [1, 2] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 4  MISS FirstIn ->    [1, 2, 4] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 3  MISS FirstIn ->    [2, 4, 3] <- Lastin  Replaced:1 [Hits:0 Misses:4]
Access: 2  HIT  FirstIn ->    [2, 4, 3] <- Lastin  Replaced:- [Hits:1 Misses:4]
Access: 1  MISS FirstIn ->    [4, 3, 1] <- Lastin  Replaced:2 [Hits:1 Misses:5]
Access: 0  MISS FirstIn ->    [3, 1, 0] <- Lastin  Replaced:4 [Hits:1 Misses:6]
Access: 4  MISS FirstIn ->    [1, 0, 4] <- Lastin  Replaced:3 [Hits:1 Misses:7]
Access: 3  MISS FirstIn ->    [0, 4, 3] <- Lastin  Replaced:1 [Hits:1 Misses:8]
Access: 1  MISS FirstIn ->    [4, 3, 1] <- Lastin  Replaced:0 [Hits:1 Misses:9]
Access: 2  MISS FirstIn ->    [3, 1, 2] <- Lastin  Replaced:4 [Hits:1 Misses:10]
Access: 3  HIT  FirstIn ->    [3, 1, 2] <- Lastin  Replaced:- [Hits:2 Misses:10]

FINALSTATS hits 2   misses 10   hitrate 16.67

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 107
ARG notrace False

Solving...

Access: 1  MISS LRU ->          [1] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 2  MISS LRU ->       [1, 2] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 4  MISS LRU ->    [1, 2, 4] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 3  MISS LRU ->    [2, 4, 3] <- MRU Replaced:1 [Hits:0 Misses:4]
Access: 2  HIT  LRU ->    [4, 3, 2] <- MRU Replaced:- [Hits:1 Misses:4]
Access: 1  MISS LRU ->    [3, 2, 1] <- MRU Replaced:4 [Hits:1 Misses:5]
Access: 0  MISS LRU ->    [2, 1, 0] <- MRU Replaced:3 [Hits:1 Misses:6]
Access: 4  MISS LRU ->    [1, 0, 4] <- MRU Replaced:2 [Hits:1 Misses:7]
Access: 3  MISS LRU ->    [0, 4, 3] <- MRU Replaced:1 [Hits:1 Misses:8]
Access: 1  MISS LRU ->    [4, 3, 1] <- MRU Replaced:0 [Hits:1 Misses:9]
Access: 2  MISS LRU ->    [3, 1, 2] <- MRU Replaced:4 [Hits:1 Misses:10]
Access: 3  HIT  LRU ->    [1, 2, 3] <- MRU Replaced:- [Hits:2 Misses:10]

FINALSTATS hits 2   misses 10   hitrate 16.67

NUMBER 108 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 108
ARG notrace False

Solving...

Access: 0  MISS FirstIn ->          [0] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 4  MISS FirstIn ->       [0, 4] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 4  HIT  FirstIn ->       [0, 4] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 1  MISS FirstIn ->    [0, 4, 1] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 1  HIT  FirstIn ->    [0, 4, 1] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 0  HIT  FirstIn ->    [0, 4, 1] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 0  HIT  FirstIn ->    [0, 4, 1] <- Lastin  Replaced:- [Hits:4 Misses:3]
Access: 1  HIT  FirstIn ->    [0, 4, 1] <- Lastin  Replaced:- [Hits:5 Misses:3]
Access: 1  HIT  FirstIn ->    [0, 4, 1] <- Lastin  Replaced:- [Hits:6 Misses:3]
Access: 4  HIT  FirstIn ->    [0, 4, 1] <- Lastin  Replaced:- [Hits:7 Misses:3]
Access: 0  HIT  FirstIn ->    [0, 4, 1] <- Lastin  Replaced:- [Hits:8 Misses:3]
Access: 0  HIT  FirstIn ->    [0, 4, 1] <- Lastin  Replaced:- [Hits:9 Misses:3]

FINALSTATS hits 9   misses 3   hitrate 75.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 108
ARG notrace False

Solving...

Access: 0  MISS LRU ->          [0] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 4  MISS LRU ->       [0, 4] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 4  HIT  LRU ->       [0, 4] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 1  MISS LRU ->    [0, 4, 1] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 1  HIT  LRU ->    [0, 4, 1] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 0  HIT  LRU ->    [4, 1, 0] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 0  HIT  LRU ->    [4, 1, 0] <- MRU Replaced:- [Hits:4 Misses:3]
Access: 1  HIT  LRU ->    [4, 0, 1] <- MRU Replaced:- [Hits:5 Misses:3]
Access: 1  HIT  LRU ->    [4, 0, 1] <- MRU Replaced:- [Hits:6 Misses:3]
Access: 4  HIT  LRU ->    [0, 1, 4] <- MRU Replaced:- [Hits:7 Misses:3]
Access: 0  HIT  LRU ->    [1, 4, 0] <- MRU Replaced:- [Hits:8 Misses:3]
Access: 0  HIT  LRU ->    [1, 4, 0] <- MRU Replaced:- [Hits:9 Misses:3]

FINALSTATS hits 9   misses 3   hitrate 75.00

NUMBER 109 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 109
ARG notrace False

Solving...

Access: 1  MISS FirstIn ->          [1] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 2  MISS FirstIn ->       [1, 2] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 2  HIT  FirstIn ->       [1, 2] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 0  MISS FirstIn ->    [1, 2, 0] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 2  HIT  FirstIn ->    [1, 2, 0] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 4  MISS FirstIn ->    [2, 0, 4] <- Lastin  Replaced:1 [Hits:2 Misses:4]
Access: 2  HIT  FirstIn ->    [2, 0, 4] <- Lastin  Replaced:- [Hits:3 Misses:4]
Access: 2  HIT  FirstIn ->    [2, 0, 4] <- Lastin  Replaced:- [Hits:4 Misses:4]
Access: 3  MISS FirstIn ->    [0, 4, 3] <- Lastin  Replaced:2 [Hits:4 Misses:5]
Access: 2  MISS FirstIn ->    [4, 3, 2] <- Lastin  Replaced:0 [Hits:4 Misses:6]
Access: 1  MISS FirstIn ->    [3, 2, 1] <- Lastin  Replaced:4 [Hits:4 Misses:7]
Access: 4  MISS FirstIn ->    [2, 1, 4] <- Lastin  Replaced:3 [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 109
ARG notrace False

Solving...

Access: 1  MISS LRU ->          [1] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 2  MISS LRU ->       [1, 2] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 2  HIT  LRU ->       [1, 2] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 0  MISS LRU ->    [1, 2, 0] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 2  HIT  LRU ->    [1, 0, 2] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 4  MISS LRU ->    [0, 2, 4] <- MRU Replaced:1 [Hits:2 Misses:4]
Access: 2  HIT  LRU ->    [0, 4, 2] <- MRU Replaced:- [Hits:3 Misses:4]
Access: 2  HIT  LRU ->    [0, 4, 2] <- MRU Replaced:- [Hits:4 Misses:4]
Access: 3  MISS LRU ->    [4, 2, 3] <- MRU Replaced:0 [Hits:4 Misses:5]
Access: 2  HIT  LRU ->    [4, 3, 2] <- MRU Replaced:- [Hits:5 Misses:5]
Access: 1  MISS LRU ->    [3, 2, 1] <- MRU Replaced:4 [Hits:5 Misses:6]
Access: 4  MISS LRU ->    [2, 1, 4] <- MRU Replaced:3 [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

NUMBER 110 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 110
ARG notrace False

Solving...

Access: 4  MISS FirstIn ->          [4] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 1  MISS FirstIn ->       [4, 1] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 4  HIT  FirstIn ->       [4, 1] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 1  HIT  FirstIn ->       [4, 1] <- Lastin  Replaced:- [Hits:2 Misses:2]
Access: 2  MISS FirstIn ->    [4, 1, 2] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 1  HIT  FirstIn ->    [4, 1, 2] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 2  HIT  FirstIn ->    [4, 1, 2] <- Lastin  Replaced:- [Hits:4 Misses:3]
Access: 0  MISS FirstIn ->    [1, 2, 0] <- Lastin  Replaced:4 [Hits:4 Misses:4]
Access: 2  HIT  FirstIn ->    [1, 2, 0] <- Lastin  Replaced:- [Hits:5 Misses:4]
Access: 1  HIT  FirstIn ->    [1, 2, 0] <- Lastin  Replaced:- [Hits:6 Misses:4]
Access: 0  HIT  FirstIn ->    [1, 2, 0] <- Lastin  Replaced:- [Hits:7 Misses:4]
Access: 4  MISS FirstIn ->    [2, 0, 4] <- Lastin  Replaced:1 [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 110
ARG notrace False

Solving...

Access: 4  MISS LRU ->          [4] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 1  MISS LRU ->       [4, 1] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 4  HIT  LRU ->       [1, 4] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 1  HIT  LRU ->       [4, 1] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 2  MISS LRU ->    [4, 1, 2] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 1  HIT  LRU ->    [4, 2, 1] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 2  HIT  LRU ->    [4, 1, 2] <- MRU Replaced:- [Hits:4 Misses:3]
Access: 0  MISS LRU ->    [1, 2, 0] <- MRU Replaced:4 [Hits:4 Misses:4]
Access: 2  HIT  LRU ->    [1, 0, 2] <- MRU Replaced:- [Hits:5 Misses:4]
Access: 1  HIT  LRU ->    [0, 2, 1] <- MRU Replaced:- [Hits:6 Misses:4]
Access: 0  HIT  LRU ->    [2, 1, 0] <- MRU Replaced:- [Hits:7 Misses:4]
Access: 4  MISS LRU ->    [1, 0, 4] <- MRU Replaced:2 [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

NUMBER 111 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 111
ARG notrace False

Solving...

Access: 4  MISS FirstIn ->          [4] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 1  MISS FirstIn ->       [4, 1] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 4  HIT  FirstIn ->       [4, 1] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 2  MISS FirstIn ->    [4, 1, 2] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 1  HIT  FirstIn ->    [4, 1, 2] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 3  MISS FirstIn ->    [1, 2, 3] <- Lastin  Replaced:4 [Hits:2 Misses:4]
Access: 0  MISS FirstIn ->    [2, 3, 0] <- Lastin  Replaced:1 [Hits:2 Misses:5]
Access: 0  HIT  FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:3 Misses:5]
Access: 2  HIT  FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:4 Misses:5]
Access: 1  MISS FirstIn ->    [3, 0, 1] <- Lastin  Replaced:2 [Hits:4 Misses:6]
Access: 3  HIT  FirstIn ->    [3, 0, 1] <- Lastin  Replaced:- [Hits:5 Misses:6]
Access: 2  MISS FirstIn ->    [0, 1, 2] <- Lastin  Replaced:3 [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 111
ARG notrace False

Solving...

Access: 4  MISS LRU ->          [4] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 1  MISS LRU ->       [4, 1] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 4  HIT  LRU ->       [1, 4] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 2  MISS LRU ->    [1, 4, 2] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 1  HIT  LRU ->    [4, 2, 1] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 3  MISS LRU ->    [2, 1, 3] <- MRU Replaced:4 [Hits:2 Misses:4]
Access: 0  MISS LRU ->    [1, 3, 0] <- MRU Replaced:2 [Hits:2 Misses:5]
Access: 0  HIT  LRU ->    [1, 3, 0] <- MRU Replaced:- [Hits:3 Misses:5]
Access: 2  MISS LRU ->    [3, 0, 2] <- MRU Replaced:1 [Hits:3 Misses:6]
Access: 1  MISS LRU ->    [0, 2, 1] <- MRU Replaced:3 [Hits:3 Misses:7]
Access: 3  MISS LRU ->    [2, 1, 3] <- MRU Replaced:0 [Hits:3 Misses:8]
Access: 2  HIT  LRU ->    [1, 3, 2] <- MRU Replaced:- [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

NUMBER 112 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 112
ARG notrace False

Solving...

Access: 2  MISS FirstIn ->          [2] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 3  MISS FirstIn ->       [2, 3] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 3  HIT  FirstIn ->       [2, 3] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 3  HIT  FirstIn ->       [2, 3] <- Lastin  Replaced:- [Hits:2 Misses:2]
Access: 4  MISS FirstIn ->    [2, 3, 4] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 3  HIT  FirstIn ->    [2, 3, 4] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 0  MISS FirstIn ->    [3, 4, 0] <- Lastin  Replaced:2 [Hits:3 Misses:4]
Access: 1  MISS FirstIn ->    [4, 0, 1] <- Lastin  Replaced:3 [Hits:3 Misses:5]
Access: 2  MISS FirstIn ->    [0, 1, 2] <- Lastin  Replaced:4 [Hits:3 Misses:6]
Access: 1  HIT  FirstIn ->    [0, 1, 2] <- Lastin  Replaced:- [Hits:4 Misses:6]
Access: 4  MISS FirstIn ->    [1, 2, 4] <- Lastin  Replaced:0 [Hits:4 Misses:7]
Access: 3  MISS FirstIn ->    [2, 4, 3] <- Lastin  Replaced:1 [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 112
ARG notrace False

Solving...

Access: 2  MISS LRU ->          [2] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 3  MISS LRU ->       [2, 3] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 3  HIT  LRU ->       [2, 3] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 3  HIT  LRU ->       [2, 3] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 4  MISS LRU ->    [2, 3, 4] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 3  HIT  LRU ->    [2, 4, 3] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 0  MISS LRU ->    [4, 3, 0] <- MRU Replaced:2 [Hits:3 Misses:4]
Access: 1  MISS LRU ->    [3, 0, 1] <- MRU Replaced:4 [Hits:3 Misses:5]
Access: 2  MISS LRU ->    [0, 1, 2] <- MRU Replaced:3 [Hits:3 Misses:6]
Access: 1  HIT  LRU ->    [0, 2, 1] <- MRU Replaced:- [Hits:4 Misses:6]
Access: 4  MISS LRU ->    [2, 1, 4] <- MRU Replaced:0 [Hits:4 Misses:7]
Access: 3  MISS LRU ->    [1, 4, 3] <- MRU Replaced:2 [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

NUMBER 113 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 113
ARG notrace False

Solving...

Access: 0  MISS FirstIn ->          [0] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 4  MISS FirstIn ->       [0, 4] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 3  MISS FirstIn ->    [0, 4, 3] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 0  HIT  FirstIn ->    [0, 4, 3] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 2  MISS FirstIn ->    [4, 3, 2] <- Lastin  Replaced:0 [Hits:1 Misses:4]
Access: 1  MISS FirstIn ->    [3, 2, 1] <- Lastin  Replaced:4 [Hits:1 Misses:5]
Access: 4  MISS FirstIn ->    [2, 1, 4] <- Lastin  Replaced:3 [Hits:1 Misses:6]
Access: 4  HIT  FirstIn ->    [2, 1, 4] <- Lastin  Replaced:- [Hits:2 Misses:6]
Access: 1  HIT  FirstIn ->    [2, 1, 4] <- Lastin  Replaced:- [Hits:3 Misses:6]
Access: 2  HIT  FirstIn ->    [2, 1, 4] <- Lastin  Replaced:- [Hits:4 Misses:6]
Access: 2  HIT  FirstIn ->    [2, 1, 4] <- Lastin  Replaced:- [Hits:5 Misses:6]
Access: 1  HIT  FirstIn ->    [2, 1, 4] <- Lastin  Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 113
ARG notrace False

Solving...

Access: 0  MISS LRU ->          [0] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 4  MISS LRU ->       [0, 4] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 3  MISS LRU ->    [0, 4, 3] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 0  HIT  LRU ->    [4, 3, 0] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 2  MISS LRU ->    [3, 0, 2] <- MRU Replaced:4 [Hits:1 Misses:4]
Access: 1  MISS LRU ->    [0, 2, 1] <- MRU Replaced:3 [Hits:1 Misses:5]
Access: 4  MISS LRU ->    [2, 1, 4] <- MRU Replaced:0 [Hits:1 Misses:6]
Access: 4  HIT  LRU ->    [2, 1, 4] <- MRU Replaced:- [Hits:2 Misses:6]
Access: 1  HIT  LRU ->    [2, 4, 1] <- MRU Replaced:- [Hits:3 Misses:6]
Access: 2  HIT  LRU ->    [4, 1, 2] <- MRU Replaced:- [Hits:4 Misses:6]
Access: 2  HIT  LRU ->    [4, 1, 2] <- MRU Replaced:- [Hits:5 Misses:6]
Access: 1  HIT  LRU ->    [4, 2, 1] <- MRU Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

NUMBER 114 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 114
ARG notrace False

Solving...

Access: 1  MISS FirstIn ->          [1] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 0  MISS FirstIn ->       [1, 0] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 3  MISS FirstIn ->    [1, 0, 3] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 1  HIT  FirstIn ->    [1, 0, 3] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 3  HIT  FirstIn ->    [1, 0, 3] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 0  HIT  FirstIn ->    [1, 0, 3] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 4  MISS FirstIn ->    [0, 3, 4] <- Lastin  Replaced:1 [Hits:3 Misses:4]
Access: 3  HIT  FirstIn ->    [0, 3, 4] <- Lastin  Replaced:- [Hits:4 Misses:4]
Access: 1  MISS FirstIn ->    [3, 4, 1] <- Lastin  Replaced:0 [Hits:4 Misses:5]
Access: 0  MISS FirstIn ->    [4, 1, 0] <- Lastin  Replaced:3 [Hits:4 Misses:6]
Access: 4  HIT  FirstIn ->    [4, 1, 0] <- Lastin  Replaced:- [Hits:5 Misses:6]
Access: 4  HIT  FirstIn ->    [4, 1, 0] <- Lastin  Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 114
ARG notrace False

Solving...

Access: 1  MISS LRU ->          [1] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 0  MISS LRU ->       [1, 0] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 3  MISS LRU ->    [1, 0, 3] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 1  HIT  LRU ->    [0, 3, 1] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 3  HIT  LRU ->    [0, 1, 3] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 0  HIT  LRU ->    [1, 3, 0] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 4  MISS LRU ->    [3, 0, 4] <- MRU Replaced:1 [Hits:3 Misses:4]
Access: 3  HIT  LRU ->    [0, 4, 3] <- MRU Replaced:- [Hits:4 Misses:4]
Access: 1  MISS LRU ->    [4, 3, 1] <- MRU Replaced:0 [Hits:4 Misses:5]
Access: 0  MISS LRU ->    [3, 1, 0] <- MRU Replaced:4 [Hits:4 Misses:6]
Access: 4  MISS LRU ->    [1, 0, 4] <- MRU Replaced:3 [Hits:4 Misses:7]
Access: 4  HIT  LRU ->    [1, 0, 4] <- MRU Replaced:- [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

NUMBER 115 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 115
ARG notrace False

Solving...

Access: 4  MISS FirstIn ->          [4] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 0  MISS FirstIn ->       [4, 0] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 0  HIT  FirstIn ->       [4, 0] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 0  HIT  FirstIn ->       [4, 0] <- Lastin  Replaced:- [Hits:2 Misses:2]
Access: 3  MISS FirstIn ->    [4, 0, 3] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 4  HIT  FirstIn ->    [4, 0, 3] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 4  HIT  FirstIn ->    [4, 0, 3] <- Lastin  Replaced:- [Hits:4 Misses:3]
Access: 3  HIT  FirstIn ->    [4, 0, 3] <- Lastin  Replaced:- [Hits:5 Misses:3]
Access: 3  HIT  FirstIn ->    [4, 0, 3] <- Lastin  Replaced:- [Hits:6 Misses:3]
Access: 3  HIT  FirstIn ->    [4, 0, 3] <- Lastin  Replaced:- [Hits:7 Misses:3]
Access: 2  MISS FirstIn ->    [0, 3, 2] <- Lastin  Replaced:4 [Hits:7 Misses:4]
Access: 2  HIT  FirstIn ->    [0, 3, 2] <- Lastin  Replaced:- [Hits:8 Misses:4]

FINALSTATS hits 8   misses 4   hitrate 66.67

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 115
ARG notrace False

Solving...

Access: 4  MISS LRU ->          [4] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 0  MISS LRU ->       [4, 0] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 0  HIT  LRU ->       [4, 0] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 0  HIT  LRU ->       [4, 0] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 3  MISS LRU ->    [4, 0, 3] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 4  HIT  LRU ->    [0, 3, 4] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 4  HIT  LRU ->    [0, 3, 4] <- MRU Replaced:- [Hits:4 Misses:3]
Access: 3  HIT  LRU ->    [0, 4, 3] <- MRU Replaced:- [Hits:5 Misses:3]
Access: 3  HIT  LRU ->    [0, 4, 3] <- MRU Replaced:- [Hits:6 Misses:3]
Access: 3  HIT  LRU ->    [0, 4, 3] <- MRU Replaced:- [Hits:7 Misses:3]
Access: 2  MISS LRU ->    [4, 3, 2] <- MRU Replaced:0 [Hits:7 Misses:4]
Access: 2  HIT  LRU ->    [4, 3, 2] <- MRU Replaced:- [Hits:8 Misses:4]

FINALSTATS hits 8   misses 4   hitrate 66.67

NUMBER 116 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 116
ARG notrace False

Solving...

Access: 4  MISS FirstIn ->          [4] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 2  MISS FirstIn ->       [4, 2] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 3  MISS FirstIn ->    [4, 2, 3] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 0  MISS FirstIn ->    [2, 3, 0] <- Lastin  Replaced:4 [Hits:0 Misses:4]
Access: 3  HIT  FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:1 Misses:4]
Access: 3  HIT  FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:2 Misses:4]
Access: 2  HIT  FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:3 Misses:4]
Access: 2  HIT  FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:4 Misses:4]
Access: 1  MISS FirstIn ->    [3, 0, 1] <- Lastin  Replaced:2 [Hits:4 Misses:5]
Access: 2  MISS FirstIn ->    [0, 1, 2] <- Lastin  Replaced:3 [Hits:4 Misses:6]
Access: 2  HIT  FirstIn ->    [0, 1, 2] <- Lastin  Replaced:- [Hits:5 Misses:6]
Access: 4  MISS FirstIn ->    [1, 2, 4] <- Lastin  Replaced:0 [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 116
ARG notrace False

Solving...

Access: 4  MISS LRU ->          [4] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 2  MISS LRU ->       [4, 2] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 3  MISS LRU ->    [4, 2, 3] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 0  MISS LRU ->    [2, 3, 0] <- MRU Replaced:4 [Hits:0 Misses:4]
Access: 3  HIT  LRU ->    [2, 0, 3] <- MRU Replaced:- [Hits:1 Misses:4]
Access: 3  HIT  LRU ->    [2, 0, 3] <- MRU Replaced:- [Hits:2 Misses:4]
Access: 2  HIT  LRU ->    [0, 3, 2] <- MRU Replaced:- [Hits:3 Misses:4]
Access: 2  HIT  LRU ->    [0, 3, 2] <- MRU Replaced:- [Hits:4 Misses:4]
Access: 1  MISS LRU ->    [3, 2, 1] <- MRU Replaced:0 [Hits:4 Misses:5]
Access: 2  HIT  LRU ->    [3, 1, 2] <- MRU Replaced:- [Hits:5 Misses:5]
Access: 2  HIT  LRU ->    [3, 1, 2] <- MRU Replaced:- [Hits:6 Misses:5]
Access: 4  MISS LRU ->    [1, 2, 4] <- MRU Replaced:3 [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

NUMBER 117 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 117
ARG notrace False

Solving...

Access: 1  MISS FirstIn ->          [1] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 0  MISS FirstIn ->       [1, 0] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 1  HIT  FirstIn ->       [1, 0] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 0  HIT  FirstIn ->       [1, 0] <- Lastin  Replaced:- [Hits:2 Misses:2]
Access: 2  MISS FirstIn ->    [1, 0, 2] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 0  HIT  FirstIn ->    [1, 0, 2] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 2  HIT  FirstIn ->    [1, 0, 2] <- Lastin  Replaced:- [Hits:4 Misses:3]
Access: 2  HIT  FirstIn ->    [1, 0, 2] <- Lastin  Replaced:- [Hits:5 Misses:3]
Access: 1  HIT  FirstIn ->    [1, 0, 2] <- Lastin  Replaced:- [Hits:6 Misses:3]
Access: 4  MISS FirstIn ->    [0, 2, 4] <- Lastin  Replaced:1 [Hits:6 Misses:4]
Access: 0  HIT  FirstIn ->    [0, 2, 4] <- Lastin  Replaced:- [Hits:7 Misses:4]
Access: 4  HIT  FirstIn ->    [0, 2, 4] <- Lastin  Replaced:- [Hits:8 Misses:4]

FINALSTATS hits 8   misses 4   hitrate 66.67

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 117
ARG notrace False

Solving...

Access: 1  MISS LRU ->          [1] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 0  MISS LRU ->       [1, 0] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 1  HIT  LRU ->       [0, 1] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 0  HIT  LRU ->       [1, 0] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 2  MISS LRU ->    [1, 0, 2] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 0  HIT  LRU ->    [1, 2, 0] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 2  HIT  LRU ->    [1, 0, 2] <- MRU Replaced:- [Hits:4 Misses:3]
Access: 2  HIT  LRU ->    [1, 0, 2] <- MRU Replaced:- [Hits:5 Misses:3]
Access: 1  HIT  LRU ->    [0, 2, 1] <- MRU Replaced:- [Hits:6 Misses:3]
Access: 4  MISS LRU ->    [2, 1, 4] <- MRU Replaced:0 [Hits:6 Misses:4]
Access: 0  MISS LRU ->    [1, 4, 0] <- MRU Replaced:2 [Hits:6 Misses:5]
Access: 4  HIT  LRU ->    [1, 0, 4] <- MRU Replaced:- [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

NUMBER 118 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 118
ARG notrace False

Solving...

Access: 3  MISS FirstIn ->          [3] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 0  MISS FirstIn ->       [3, 0] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 0  HIT  FirstIn ->       [3, 0] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 1  MISS FirstIn ->    [3, 0, 1] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 3  HIT  FirstIn ->    [3, 0, 1] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 1  HIT  FirstIn ->    [3, 0, 1] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 4  MISS FirstIn ->    [0, 1, 4] <- Lastin  Replaced:3 [Hits:3 Misses:4]
Access: 3  MISS FirstIn ->    [1, 4, 3] <- Lastin  Replaced:0 [Hits:3 Misses:5]
Access: 2  MISS FirstIn ->    [4, 3, 2] <- Lastin  Replaced:1 [Hits:3 Misses:6]
Access: 3  HIT  FirstIn ->    [4, 3, 2] <- Lastin  Replaced:- [Hits:4 Misses:6]
Access: 2  HIT  FirstIn ->    [4, 3, 2] <- Lastin  Replaced:- [Hits:5 Misses:6]
Access: 2  HIT  FirstIn ->    [4, 3, 2] <- Lastin  Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 118
ARG notrace False

Solving...

Access: 3  MISS LRU ->          [3] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 0  MISS LRU ->       [3, 0] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 0  HIT  LRU ->       [3, 0] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 1  MISS LRU ->    [3, 0, 1] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 3  HIT  LRU ->    [0, 1, 3] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 1  HIT  LRU ->    [0, 3, 1] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 4  MISS LRU ->    [3, 1, 4] <- MRU Replaced:0 [Hits:3 Misses:4]
Access: 3  HIT  LRU ->    [1, 4, 3] <- MRU Replaced:- [Hits:4 Misses:4]
Access: 2  MISS LRU ->    [4, 3, 2] <- MRU Replaced:1 [Hits:4 Misses:5]
Access: 3  HIT  LRU ->    [4, 2, 3] <- MRU Replaced:- [Hits:5 Misses:5]
Access: 2  HIT  LRU ->    [4, 3, 2] <- MRU Replaced:- [Hits:6 Misses:5]
Access: 2  HIT  LRU ->    [4, 3, 2] <- MRU Replaced:- [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

NUMBER 119 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 119
ARG notrace False

Solving...

Access: 4  MISS FirstIn ->          [4] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 0  MISS FirstIn ->       [4, 0] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 3  MISS FirstIn ->    [4, 0, 3] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 2  MISS FirstIn ->    [0, 3, 2] <- Lastin  Replaced:4 [Hits:0 Misses:4]
Access: 4  MISS FirstIn ->    [3, 2, 4] <- Lastin  Replaced:0 [Hits:0 Misses:5]
Access: 2  HIT  FirstIn ->    [3, 2, 4] <- Lastin  Replaced:- [Hits:1 Misses:5]
Access: 2  HIT  FirstIn ->    [3, 2, 4] <- Lastin  Replaced:- [Hits:2 Misses:5]
Access: 0  MISS FirstIn ->    [2, 4, 0] <- Lastin  Replaced:3 [Hits:2 Misses:6]
Access: 2  HIT  FirstIn ->    [2, 4, 0] <- Lastin  Replaced:- [Hits:3 Misses:6]
Access: 4  HIT  FirstIn ->    [2, 4, 0] <- Lastin  Replaced:- [Hits:4 Misses:6]
Access: 4  HIT  FirstIn ->    [2, 4, 0] <- Lastin  Replaced:- [Hits:5 Misses:6]
Access: 1  MISS FirstIn ->    [4, 0, 1] <- Lastin  Replaced:2 [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 119
ARG notrace False

Solving...

Access: 4  MISS LRU ->          [4] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 0  MISS LRU ->       [4, 0] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 3  MISS LRU ->    [4, 0, 3] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 2  MISS LRU ->    [0, 3, 2] <- MRU Replaced:4 [Hits:0 Misses:4]
Access: 4  MISS LRU ->    [3, 2, 4] <- MRU Replaced:0 [Hits:0 Misses:5]
Access: 2  HIT  LRU ->    [3, 4, 2] <- MRU Replaced:- [Hits:1 Misses:5]
Access: 2  HIT  LRU ->    [3, 4, 2] <- MRU Replaced:- [Hits:2 Misses:5]
Access: 0  MISS LRU ->    [4, 2, 0] <- MRU Replaced:3 [Hits:2 Misses:6]
Access: 2  HIT  LRU ->    [4, 0, 2] <- MRU Replaced:- [Hits:3 Misses:6]
Access: 4  HIT  LRU ->    [0, 2, 4] <- MRU Replaced:- [Hits:4 Misses:6]
Access: 4  HIT  LRU ->    [0, 2, 4] <- MRU Replaced:- [Hits:5 Misses:6]
Access: 1  MISS LRU ->    [2, 4, 1] <- MRU Replaced:0 [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

NUMBER 120 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 120
ARG notrace False

Solving...

Access: 2  MISS FirstIn ->          [2] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 0  MISS FirstIn ->       [2, 0] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 4  MISS FirstIn ->    [2, 0, 4] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 3  MISS FirstIn ->    [0, 4, 3] <- Lastin  Replaced:2 [Hits:0 Misses:4]
Access: 2  MISS FirstIn ->    [4, 3, 2] <- Lastin  Replaced:0 [Hits:0 Misses:5]
Access: 4  HIT  FirstIn ->    [4, 3, 2] <- Lastin  Replaced:- [Hits:1 Misses:5]
Access: 0  MISS FirstIn ->    [3, 2, 0] <- Lastin  Replaced:4 [Hits:1 Misses:6]
Access: 3  HIT  FirstIn ->    [3, 2, 0] <- Lastin  Replaced:- [Hits:2 Misses:6]
Access: 1  MISS FirstIn ->    [2, 0, 1] <- Lastin  Replaced:3 [Hits:2 Misses:7]
Access: 1  HIT  FirstIn ->    [2, 0, 1] <- Lastin  Replaced:- [Hits:3 Misses:7]
Access: 1  HIT  FirstIn ->    [2, 0, 1] <- Lastin  Replaced:- [Hits:4 Misses:7]
Access: 3  MISS FirstIn ->    [0, 1, 3] <- Lastin  Replaced:2 [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 120
ARG notrace False

Solving...

Access: 2  MISS LRU ->          [2] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 0  MISS LRU ->       [2, 0] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 4  MISS LRU ->    [2, 0, 4] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 3  MISS LRU ->    [0, 4, 3] <- MRU Replaced:2 [Hits:0 Misses:4]
Access: 2  MISS LRU ->    [4, 3, 2] <- MRU Replaced:0 [Hits:0 Misses:5]
Access: 4  HIT  LRU ->    [3, 2, 4] <- MRU Replaced:- [Hits:1 Misses:5]
Access: 0  MISS LRU ->    [2, 4, 0] <- MRU Replaced:3 [Hits:1 Misses:6]
Access: 3  MISS LRU ->    [4, 0, 3] <- MRU Replaced:2 [Hits:1 Misses:7]
Access: 1  MISS LRU ->    [0, 3, 1] <- MRU Replaced:4 [Hits:1 Misses:8]
Access: 1  HIT  LRU ->    [0, 3, 1] <- MRU Replaced:- [Hits:2 Misses:8]
Access: 1  HIT  LRU ->    [0, 3, 1] <- MRU Replaced:- [Hits:3 Misses:8]
Access: 3  HIT  LRU ->    [0, 1, 3] <- MRU Replaced:- [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

NUMBER 121 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 121
ARG notrace False

Solving...

Access: 0  MISS FirstIn ->          [0] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 2  MISS FirstIn ->       [0, 2] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 1  MISS FirstIn ->    [0, 2, 1] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 4  MISS FirstIn ->    [2, 1, 4] <- Lastin  Replaced:0 [Hits:0 Misses:4]
Access: 3  MISS FirstIn ->    [1, 4, 3] <- Lastin  Replaced:2 [Hits:0 Misses:5]
Access: 2  MISS FirstIn ->    [4, 3, 2] <- Lastin  Replaced:1 [Hits:0 Misses:6]
Access: 4  HIT  FirstIn ->    [4, 3, 2] <- Lastin  Replaced:- [Hits:1 Misses:6]
Access: 1  MISS FirstIn ->    [3, 2, 1] <- Lastin  Replaced:4 [Hits:1 Misses:7]
Access: 4  MISS FirstIn ->    [2, 1, 4] <- Lastin  Replaced:3 [Hits:1 Misses:8]
Access: 2  HIT  FirstIn ->    [2, 1, 4] <- Lastin  Replaced:- [Hits:2 Misses:8]
Access: 3  MISS FirstIn ->    [1, 4, 3] <- Lastin  Replaced:2 [Hits:2 Misses:9]
Access: 4  HIT  FirstIn ->    [1, 4, 3] <- Lastin  Replaced:- [Hits:3 Misses:9]

FINALSTATS hits 3   misses 9   hitrate 25.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 121
ARG notrace False

Solving...

Access: 0  MISS LRU ->          [0] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 2  MISS LRU ->       [0, 2] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 1  MISS LRU ->    [0, 2, 1] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 4  MISS LRU ->    [2, 1, 4] <- MRU Replaced:0 [Hits:0 Misses:4]
Access: 3  MISS LRU ->    [1, 4, 3] <- MRU Replaced:2 [Hits:0 Misses:5]
Access: 2  MISS LRU ->    [4, 3, 2] <- MRU Replaced:1 [Hits:0 Misses:6]
Access: 4  HIT  LRU ->    [3, 2, 4] <- MRU Replaced:- [Hits:1 Misses:6]
Access: 1  MISS LRU ->    [2, 4, 1] <- MRU Replaced:3 [Hits:1 Misses:7]
Access: 4  HIT  LRU ->    [2, 1, 4] <- MRU Replaced:- [Hits:2 Misses:7]
Access: 2  HIT  LRU ->    [1, 4, 2] <- MRU Replaced:- [Hits:3 Misses:7]
Access: 3  MISS LRU ->    [4, 2, 3] <- MRU Replaced:1 [Hits:3 Misses:8]
Access: 4  HIT  LRU ->    [2, 3, 4] <- MRU Replaced:- [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

NUMBER 122 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 122
ARG notrace False

Solving...

Access: 2  MISS FirstIn ->          [2] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 2  HIT  FirstIn ->          [2] <- Lastin  Replaced:- [Hits:1 Misses:1]
Access: 1  MISS FirstIn ->       [2, 1] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 4  MISS FirstIn ->    [2, 1, 4] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 3  MISS FirstIn ->    [1, 4, 3] <- Lastin  Replaced:2 [Hits:1 Misses:4]
Access: 3  HIT  FirstIn ->    [1, 4, 3] <- Lastin  Replaced:- [Hits:2 Misses:4]
Access: 2  MISS FirstIn ->    [4, 3, 2] <- Lastin  Replaced:1 [Hits:2 Misses:5]
Access: 4  HIT  FirstIn ->    [4, 3, 2] <- Lastin  Replaced:- [Hits:3 Misses:5]
Access: 3  HIT  FirstIn ->    [4, 3, 2] <- Lastin  Replaced:- [Hits:4 Misses:5]
Access: 2  HIT  FirstIn ->    [4, 3, 2] <- Lastin  Replaced:- [Hits:5 Misses:5]
Access: 0  MISS FirstIn ->    [3, 2, 0] <- Lastin  Replaced:4 [Hits:5 Misses:6]
Access: 2  HIT  FirstIn ->    [3, 2, 0] <- Lastin  Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 122
ARG notrace False

Solving...

Access: 2  MISS LRU ->          [2] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 2  HIT  LRU ->          [2] <- MRU Replaced:- [Hits:1 Misses:1]
Access: 1  MISS LRU ->       [2, 1] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 4  MISS LRU ->    [2, 1, 4] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 3  MISS LRU ->    [1, 4, 3] <- MRU Replaced:2 [Hits:1 Misses:4]
Access: 3  HIT  LRU ->    [1, 4, 3] <- MRU Replaced:- [Hits:2 Misses:4]
Access: 2  MISS LRU ->    [4, 3, 2] <- MRU Replaced:1 [Hits:2 Misses:5]
Access: 4  HIT  LRU ->    [3, 2, 4] <- MRU Replaced:- [Hits:3 Misses:5]
Access: 3  HIT  LRU ->    [2, 4, 3] <- MRU Replaced:- [Hits:4 Misses:5]
Access: 2  HIT  LRU ->    [4, 3, 2] <- MRU Replaced:- [Hits:5 Misses:5]
Access: 0  MISS LRU ->    [3, 2, 0] <- MRU Replaced:4 [Hits:5 Misses:6]
Access: 2  HIT  LRU ->    [3, 0, 2] <- MRU Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

NUMBER 123 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 123
ARG notrace False

Solving...

Access: 0  MISS FirstIn ->          [0] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 0  HIT  FirstIn ->          [0] <- Lastin  Replaced:- [Hits:1 Misses:1]
Access: 2  MISS FirstIn ->       [0, 2] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 0  HIT  FirstIn ->       [0, 2] <- Lastin  Replaced:- [Hits:2 Misses:2]
Access: 4  MISS FirstIn ->    [0, 2, 4] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 0  HIT  FirstIn ->    [0, 2, 4] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 2  HIT  FirstIn ->    [0, 2, 4] <- Lastin  Replaced:- [Hits:4 Misses:3]
Access: 1  MISS FirstIn ->    [2, 4, 1] <- Lastin  Replaced:0 [Hits:4 Misses:4]
Access: 4  HIT  FirstIn ->    [2, 4, 1] <- Lastin  Replaced:- [Hits:5 Misses:4]
Access: 0  MISS FirstIn ->    [4, 1, 0] <- Lastin  Replaced:2 [Hits:5 Misses:5]
Access: 1  HIT  FirstIn ->    [4, 1, 0] <- Lastin  Replaced:- [Hits:6 Misses:5]
Access: 1  HIT  FirstIn ->    [4, 1, 0] <- Lastin  Replaced:- [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 123
ARG notrace False

Solving...

Access: 0  MISS LRU ->          [0] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 0  HIT  LRU ->          [0] <- MRU Replaced:- [Hits:1 Misses:1]
Access: 2  MISS LRU ->       [0, 2] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 0  HIT  LRU ->       [2, 0] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 4  MISS LRU ->    [2, 0, 4] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 0  HIT  LRU ->    [2, 4, 0] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 2  HIT  LRU ->    [4, 0, 2] <- MRU Replaced:- [Hits:4 Misses:3]
Access: 1  MISS LRU ->    [0, 2, 1] <- MRU Replaced:4 [Hits:4 Misses:4]
Access: 4  MISS LRU ->    [2, 1, 4] <- MRU Replaced:0 [Hits:4 Misses:5]
Access: 0  MISS LRU ->    [1, 4, 0] <- MRU Replaced:2 [Hits:4 Misses:6]
Access: 1  HIT  LRU ->    [4, 0, 1] <- MRU Replaced:- [Hits:5 Misses:6]
Access: 1  HIT  LRU ->    [4, 0, 1] <- MRU Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

NUMBER 124 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 124
ARG notrace False

Solving...

Access: 4  MISS FirstIn ->          [4] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 2  MISS FirstIn ->       [4, 2] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 0  MISS FirstIn ->    [4, 2, 0] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 4  HIT  FirstIn ->    [4, 2, 0] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 2  HIT  FirstIn ->    [4, 2, 0] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 3  MISS FirstIn ->    [2, 0, 3] <- Lastin  Replaced:4 [Hits:2 Misses:4]
Access: 0  HIT  FirstIn ->    [2, 0, 3] <- Lastin  Replaced:- [Hits:3 Misses:4]
Access: 0  HIT  FirstIn ->    [2, 0, 3] <- Lastin  Replaced:- [Hits:4 Misses:4]
Access: 4  MISS FirstIn ->    [0, 3, 4] <- Lastin  Replaced:2 [Hits:4 Misses:5]
Access: 4  HIT  FirstIn ->    [0, 3, 4] <- Lastin  Replaced:- [Hits:5 Misses:5]
Access: 0  HIT  FirstIn ->    [0, 3, 4] <- Lastin  Replaced:- [Hits:6 Misses:5]
Access: 2  MISS FirstIn ->    [3, 4, 2] <- Lastin  Replaced:0 [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 124
ARG notrace False

Solving...

Access: 4  MISS LRU ->          [4] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 2  MISS LRU ->       [4, 2] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 0  MISS LRU ->    [4, 2, 0] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 4  HIT  LRU ->    [2, 0, 4] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 2  HIT  LRU ->    [0, 4, 2] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 3  MISS LRU ->    [4, 2, 3] <- MRU Replaced:0 [Hits:2 Misses:4]
Access: 0  MISS LRU ->    [2, 3, 0] <- MRU Replaced:4 [Hits:2 Misses:5]
Access: 0  HIT  LRU ->    [2, 3, 0] <- MRU Replaced:- [Hits:3 Misses:5]
Access: 4  MISS LRU ->    [3, 0, 4] <- MRU Replaced:2 [Hits:3 Misses:6]
Access: 4  HIT  LRU ->    [3, 0, 4] <- MRU Replaced:- [Hits:4 Misses:6]
Access: 0  HIT  LRU ->    [3, 4, 0] <- MRU Replaced:- [Hits:5 Misses:6]
Access: 2  MISS LRU ->    [4, 0, 2] <- MRU Replaced:3 [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

NUMBER 125 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 125
ARG notrace False

Solving...

Access: 4  MISS FirstIn ->          [4] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 1  MISS FirstIn ->       [4, 1] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 4  HIT  FirstIn ->       [4, 1] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 1  HIT  FirstIn ->       [4, 1] <- Lastin  Replaced:- [Hits:2 Misses:2]
Access: 3  MISS FirstIn ->    [4, 1, 3] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 1  HIT  FirstIn ->    [4, 1, 3] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 3  HIT  FirstIn ->    [4, 1, 3] <- Lastin  Replaced:- [Hits:4 Misses:3]
Access: 3  HIT  FirstIn ->    [4, 1, 3] <- Lastin  Replaced:- [Hits:5 Misses:3]
Access: 0  MISS FirstIn ->    [1, 3, 0] <- Lastin  Replaced:4 [Hits:5 Misses:4]
Access: 3  HIT  FirstIn ->    [1, 3, 0] <- Lastin  Replaced:- [Hits:6 Misses:4]
Access: 0  HIT  FirstIn ->    [1, 3, 0] <- Lastin  Replaced:- [Hits:7 Misses:4]
Access: 2  MISS FirstIn ->    [3, 0, 2] <- Lastin  Replaced:1 [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 125
ARG notrace False

Solving...

Access: 4  MISS LRU ->          [4] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 1  MISS LRU ->       [4, 1] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 4  HIT  LRU ->       [1, 4] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 1  HIT  LRU ->       [4, 1] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 3  MISS LRU ->    [4, 1, 3] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 1  HIT  LRU ->    [4, 3, 1] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 3  HIT  LRU ->    [4, 1, 3] <- MRU Replaced:- [Hits:4 Misses:3]
Access: 3  HIT  LRU ->    [4, 1, 3] <- MRU Replaced:- [Hits:5 Misses:3]
Access: 0  MISS LRU ->    [1, 3, 0] <- MRU Replaced:4 [Hits:5 Misses:4]
Access: 3  HIT  LRU ->    [1, 0, 3] <- MRU Replaced:- [Hits:6 Misses:4]
Access: 0  HIT  LRU ->    [1, 3, 0] <- MRU Replaced:- [Hits:7 Misses:4]
Access: 2  MISS LRU ->    [3, 0, 2] <- MRU Replaced:1 [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

NUMBER 126 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 126
ARG notrace False

Solving...

Access: 2  MISS FirstIn ->          [2] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 2  HIT  FirstIn ->          [2] <- Lastin  Replaced:- [Hits:1 Misses:1]
Access: 2  HIT  FirstIn ->          [2] <- Lastin  Replaced:- [Hits:2 Misses:1]
Access: 3  MISS FirstIn ->       [2, 3] <- Lastin  Replaced:- [Hits:2 Misses:2]
Access: 2  HIT  FirstIn ->       [2, 3] <- Lastin  Replaced:- [Hits:3 Misses:2]
Access: 2  HIT  FirstIn ->       [2, 3] <- Lastin  Replaced:- [Hits:4 Misses:2]
Access: 0  MISS FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:4 Misses:3]
Access: 0  HIT  FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:5 Misses:3]
Access: 3  HIT  FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:6 Misses:3]
Access: 0  HIT  FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:7 Misses:3]
Access: 3  HIT  FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:8 Misses:3]
Access: 2  HIT  FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:9 Misses:3]

FINALSTATS hits 9   misses 3   hitrate 75.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 126
ARG notrace False

Solving...

Access: 2  MISS LRU ->          [2] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 2  HIT  LRU ->          [2] <- MRU Replaced:- [Hits:1 Misses:1]
Access: 2  HIT  LRU ->          [2] <- MRU Replaced:- [Hits:2 Misses:1]
Access: 3  MISS LRU ->       [2, 3] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 2  HIT  LRU ->       [3, 2] <- MRU Replaced:- [Hits:3 Misses:2]
Access: 2  HIT  LRU ->       [3, 2] <- MRU Replaced:- [Hits:4 Misses:2]
Access: 0  MISS LRU ->    [3, 2, 0] <- MRU Replaced:- [Hits:4 Misses:3]
Access: 0  HIT  LRU ->    [3, 2, 0] <- MRU Replaced:- [Hits:5 Misses:3]
Access: 3  HIT  LRU ->    [2, 0, 3] <- MRU Replaced:- [Hits:6 Misses:3]
Access: 0  HIT  LRU ->    [2, 3, 0] <- MRU Replaced:- [Hits:7 Misses:3]
Access: 3  HIT  LRU ->    [2, 0, 3] <- MRU Replaced:- [Hits:8 Misses:3]
Access: 2  HIT  LRU ->    [0, 3, 2] <- MRU Replaced:- [Hits:9 Misses:3]

FINALSTATS hits 9   misses 3   hitrate 75.00

NUMBER 127 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 127
ARG notrace False

Solving...

Access: 0  MISS FirstIn ->          [0] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 3  MISS FirstIn ->       [0, 3] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 2  MISS FirstIn ->    [0, 3, 2] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 0  HIT  FirstIn ->    [0, 3, 2] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 0  HIT  FirstIn ->    [0, 3, 2] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 4  MISS FirstIn ->    [3, 2, 4] <- Lastin  Replaced:0 [Hits:2 Misses:4]
Access: 2  HIT  FirstIn ->    [3, 2, 4] <- Lastin  Replaced:- [Hits:3 Misses:4]
Access: 1  MISS FirstIn ->    [2, 4, 1] <- Lastin  Replaced:3 [Hits:3 Misses:5]
Access: 3  MISS FirstIn ->    [4, 1, 3] <- Lastin  Replaced:2 [Hits:3 Misses:6]
Access: 4  HIT  FirstIn ->    [4, 1, 3] <- Lastin  Replaced:- [Hits:4 Misses:6]
Access: 1  HIT  FirstIn ->    [4, 1, 3] <- Lastin  Replaced:- [Hits:5 Misses:6]
Access: 4  HIT  FirstIn ->    [4, 1, 3] <- Lastin  Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 127
ARG notrace False

Solving...

Access: 0  MISS LRU ->          [0] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 3  MISS LRU ->       [0, 3] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 2  MISS LRU ->    [0, 3, 2] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 0  HIT  LRU ->    [3, 2, 0] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 0  HIT  LRU ->    [3, 2, 0] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 4  MISS LRU ->    [2, 0, 4] <- MRU Replaced:3 [Hits:2 Misses:4]
Access: 2  HIT  LRU ->    [0, 4, 2] <- MRU Replaced:- [Hits:3 Misses:4]
Access: 1  MISS LRU ->    [4, 2, 1] <- MRU Replaced:0 [Hits:3 Misses:5]
Access: 3  MISS LRU ->    [2, 1, 3] <- MRU Replaced:4 [Hits:3 Misses:6]
Access: 4  MISS LRU ->    [1, 3, 4] <- MRU Replaced:2 [Hits:3 Misses:7]
Access: 1  HIT  LRU ->    [3, 4, 1] <- MRU Replaced:- [Hits:4 Misses:7]
Access: 4  HIT  LRU ->    [3, 1, 4] <- MRU Replaced:- [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

NUMBER 128 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 128
ARG notrace False

Solving...

Access: 4  MISS FirstIn ->          [4] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 1  MISS FirstIn ->       [4, 1] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 2  MISS FirstIn ->    [4, 1, 2] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 0  MISS FirstIn ->    [1, 2, 0] <- Lastin  Replaced:4 [Hits:0 Misses:4]
Access: 0  HIT  FirstIn ->    [1, 2, 0] <- Lastin  Replaced:- [Hits:1 Misses:4]
Access: 0  HIT  FirstIn ->    [1, 2, 0] <- Lastin  Replaced:- [Hits:2 Misses:4]
Access: 3  MISS FirstIn ->    [2, 0, 3] <- Lastin  Replaced:1 [Hits:2 Misses:5]
Access: 1  MISS FirstIn ->    [0, 3, 1] <- Lastin  Replaced:2 [Hits:2 Misses:6]
Access: 3  HIT  FirstIn ->    [0, 3, 1] <- Lastin  Replaced:- [Hits:3 Misses:6]
Access: 3  HIT  FirstIn ->    [0, 3, 1] <- Lastin  Replaced:- [Hits:4 Misses:6]
Access: 2  MISS FirstIn ->    [3, 1, 2] <- Lastin  Replaced:0 [Hits:4 Misses:7]
Access: 0  MISS FirstIn ->    [1, 2, 0] <- Lastin  Replaced:3 [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 128
ARG notrace False

Solving...

Access: 4  MISS LRU ->          [4] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 1  MISS LRU ->       [4, 1] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 2  MISS LRU ->    [4, 1, 2] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 0  MISS LRU ->    [1, 2, 0] <- MRU Replaced:4 [Hits:0 Misses:4]
Access: 0  HIT  LRU ->    [1, 2, 0] <- MRU Replaced:- [Hits:1 Misses:4]
Access: 0  HIT  LRU ->    [1, 2, 0] <- MRU Replaced:- [Hits:2 Misses:4]
Access: 3  MISS LRU ->    [2, 0, 3] <- MRU Replaced:1 [Hits:2 Misses:5]
Access: 1  MISS LRU ->    [0, 3, 1] <- MRU Replaced:2 [Hits:2 Misses:6]
Access: 3  HIT  LRU ->    [0, 1, 3] <- MRU Replaced:- [Hits:3 Misses:6]
Access: 3  HIT  LRU ->    [0, 1, 3] <- MRU Replaced:- [Hits:4 Misses:6]
Access: 2  MISS LRU ->    [1, 3, 2] <- MRU Replaced:0 [Hits:4 Misses:7]
Access: 0  MISS LRU ->    [3, 2, 0] <- MRU Replaced:1 [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

NUMBER 129 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 129
ARG notrace False

Solving...

Access: 2  MISS FirstIn ->          [2] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 3  MISS FirstIn ->       [2, 3] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 1  MISS FirstIn ->    [2, 3, 1] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 4  MISS FirstIn ->    [3, 1, 4] <- Lastin  Replaced:2 [Hits:0 Misses:4]
Access: 4  HIT  FirstIn ->    [3, 1, 4] <- Lastin  Replaced:- [Hits:1 Misses:4]
Access: 4  HIT  FirstIn ->    [3, 1, 4] <- Lastin  Replaced:- [Hits:2 Misses:4]
Access: 3  HIT  FirstIn ->    [3, 1, 4] <- Lastin  Replaced:- [Hits:3 Misses:4]
Access: 1  HIT  FirstIn ->    [3, 1, 4] <- Lastin  Replaced:- [Hits:4 Misses:4]
Access: 4  HIT  FirstIn ->    [3, 1, 4] <- Lastin  Replaced:- [Hits:5 Misses:4]
Access: 0  MISS FirstIn ->    [1, 4, 0] <- Lastin  Replaced:3 [Hits:5 Misses:5]
Access: 2  MISS FirstIn ->    [4, 0, 2] <- Lastin  Replaced:1 [Hits:5 Misses:6]
Access: 0  HIT  FirstIn ->    [4, 0, 2] <- Lastin  Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 129
ARG notrace False

Solving...

Access: 2  MISS LRU ->          [2] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 3  MISS LRU ->       [2, 3] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 1  MISS LRU ->    [2, 3, 1] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 4  MISS LRU ->    [3, 1, 4] <- MRU Replaced:2 [Hits:0 Misses:4]
Access: 4  HIT  LRU ->    [3, 1, 4] <- MRU Replaced:- [Hits:1 Misses:4]
Access: 4  HIT  LRU ->    [3, 1, 4] <- MRU Replaced:- [Hits:2 Misses:4]
Access: 3  HIT  LRU ->    [1, 4, 3] <- MRU Replaced:- [Hits:3 Misses:4]
Access: 1  HIT  LRU ->    [4, 3, 1] <- MRU Replaced:- [Hits:4 Misses:4]
Access: 4  HIT  LRU ->    [3, 1, 4] <- MRU Replaced:- [Hits:5 Misses:4]
Access: 0  MISS LRU ->    [1, 4, 0] <- MRU Replaced:3 [Hits:5 Misses:5]
Access: 2  MISS LRU ->    [4, 0, 2] <- MRU Replaced:1 [Hits:5 Misses:6]
Access: 0  HIT  LRU ->    [4, 2, 0] <- MRU Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

NUMBER 130 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 130
ARG notrace False

Solving...

Access: 2  MISS FirstIn ->          [2] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 1  MISS FirstIn ->       [2, 1] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 3  MISS FirstIn ->    [2, 1, 3] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 3  HIT  FirstIn ->    [2, 1, 3] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 3  HIT  FirstIn ->    [2, 1, 3] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 0  MISS FirstIn ->    [1, 3, 0] <- Lastin  Replaced:2 [Hits:2 Misses:4]
Access: 1  HIT  FirstIn ->    [1, 3, 0] <- Lastin  Replaced:- [Hits:3 Misses:4]
Access: 1  HIT  FirstIn ->    [1, 3, 0] <- Lastin  Replaced:- [Hits:4 Misses:4]
Access: 4  MISS FirstIn ->    [3, 0, 4] <- Lastin  Replaced:1 [Hits:4 Misses:5]
Access: 3  HIT  FirstIn ->    [3, 0, 4] <- Lastin  Replaced:- [Hits:5 Misses:5]
Access: 2  MISS FirstIn ->    [0, 4, 2] <- Lastin  Replaced:3 [Hits:5 Misses:6]
Access: 3  MISS FirstIn ->    [4, 2, 3] <- Lastin  Replaced:0 [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 130
ARG notrace False

Solving...

Access: 2  MISS LRU ->          [2] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 1  MISS LRU ->       [2, 1] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 3  MISS LRU ->    [2, 1, 3] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 3  HIT  LRU ->    [2, 1, 3] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 3  HIT  LRU ->    [2, 1, 3] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 0  MISS LRU ->    [1, 3, 0] <- MRU Replaced:2 [Hits:2 Misses:4]
Access: 1  HIT  LRU ->    [3, 0, 1] <- MRU Replaced:- [Hits:3 Misses:4]
Access: 1  HIT  LRU ->    [3, 0, 1] <- MRU Replaced:- [Hits:4 Misses:4]
Access: 4  MISS LRU ->    [0, 1, 4] <- MRU Replaced:3 [Hits:4 Misses:5]
Access: 3  MISS LRU ->    [1, 4, 3] <- MRU Replaced:0 [Hits:4 Misses:6]
Access: 2  MISS LRU ->    [4, 3, 2] <- MRU Replaced:1 [Hits:4 Misses:7]
Access: 3  HIT  LRU ->    [4, 2, 3] <- MRU Replaced:- [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

NUMBER 131 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 131
ARG notrace False

Solving...

Access: 1  MISS FirstIn ->          [1] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 3  MISS FirstIn ->       [1, 3] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 0  MISS FirstIn ->    [1, 3, 0] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 1  HIT  FirstIn ->    [1, 3, 0] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 1  HIT  FirstIn ->    [1, 3, 0] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 4  MISS FirstIn ->    [3, 0, 4] <- Lastin  Replaced:1 [Hits:2 Misses:4]
Access: 1  MISS FirstIn ->    [0, 4, 1] <- Lastin  Replaced:3 [Hits:2 Misses:5]
Access: 2  MISS FirstIn ->    [4, 1, 2] <- Lastin  Replaced:0 [Hits:2 Misses:6]
Access: 0  MISS FirstIn ->    [1, 2, 0] <- Lastin  Replaced:4 [Hits:2 Misses:7]
Access: 0  HIT  FirstIn ->    [1, 2, 0] <- Lastin  Replaced:- [Hits:3 Misses:7]
Access: 3  MISS FirstIn ->    [2, 0, 3] <- Lastin  Replaced:1 [Hits:3 Misses:8]
Access: 2  HIT  FirstIn ->    [2, 0, 3] <- Lastin  Replaced:- [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 131
ARG notrace False

Solving...

Access: 1  MISS LRU ->          [1] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 3  MISS LRU ->       [1, 3] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 0  MISS LRU ->    [1, 3, 0] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 1  HIT  LRU ->    [3, 0, 1] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 1  HIT  LRU ->    [3, 0, 1] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 4  MISS LRU ->    [0, 1, 4] <- MRU Replaced:3 [Hits:2 Misses:4]
Access: 1  HIT  LRU ->    [0, 4, 1] <- MRU Replaced:- [Hits:3 Misses:4]
Access: 2  MISS LRU ->    [4, 1, 2] <- MRU Replaced:0 [Hits:3 Misses:5]
Access: 0  MISS LRU ->    [1, 2, 0] <- MRU Replaced:4 [Hits:3 Misses:6]
Access: 0  HIT  LRU ->    [1, 2, 0] <- MRU Replaced:- [Hits:4 Misses:6]
Access: 3  MISS LRU ->    [2, 0, 3] <- MRU Replaced:1 [Hits:4 Misses:7]
Access: 2  HIT  LRU ->    [0, 3, 2] <- MRU Replaced:- [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

NUMBER 132 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 132
ARG notrace False

Solving...

Access: 2  MISS FirstIn ->          [2] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 2  HIT  FirstIn ->          [2] <- Lastin  Replaced:- [Hits:1 Misses:1]
Access: 4  MISS FirstIn ->       [2, 4] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 4  HIT  FirstIn ->       [2, 4] <- Lastin  Replaced:- [Hits:2 Misses:2]
Access: 1  MISS FirstIn ->    [2, 4, 1] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 4  HIT  FirstIn ->    [2, 4, 1] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 4  HIT  FirstIn ->    [2, 4, 1] <- Lastin  Replaced:- [Hits:4 Misses:3]
Access: 4  HIT  FirstIn ->    [2, 4, 1] <- Lastin  Replaced:- [Hits:5 Misses:3]
Access: 0  MISS FirstIn ->    [4, 1, 0] <- Lastin  Replaced:2 [Hits:5 Misses:4]
Access: 4  HIT  FirstIn ->    [4, 1, 0] <- Lastin  Replaced:- [Hits:6 Misses:4]
Access: 1  HIT  FirstIn ->    [4, 1, 0] <- Lastin  Replaced:- [Hits:7 Misses:4]
Access: 3  MISS FirstIn ->    [1, 0, 3] <- Lastin  Replaced:4 [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 132
ARG notrace False

Solving...

Access: 2  MISS LRU ->          [2] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 2  HIT  LRU ->          [2] <- MRU Replaced:- [Hits:1 Misses:1]
Access: 4  MISS LRU ->       [2, 4] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 4  HIT  LRU ->       [2, 4] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 1  MISS LRU ->    [2, 4, 1] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 4  HIT  LRU ->    [2, 1, 4] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 4  HIT  LRU ->    [2, 1, 4] <- MRU Replaced:- [Hits:4 Misses:3]
Access: 4  HIT  LRU ->    [2, 1, 4] <- MRU Replaced:- [Hits:5 Misses:3]
Access: 0  MISS LRU ->    [1, 4, 0] <- MRU Replaced:2 [Hits:5 Misses:4]
Access: 4  HIT  LRU ->    [1, 0, 4] <- MRU Replaced:- [Hits:6 Misses:4]
Access: 1  HIT  LRU ->    [0, 4, 1] <- MRU Replaced:- [Hits:7 Misses:4]
Access: 3  MISS LRU ->    [4, 1, 3] <- MRU Replaced:0 [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

NUMBER 133 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 133
ARG notrace False

Solving...

Access: 2  MISS FirstIn ->          [2] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 2  HIT  FirstIn ->          [2] <- Lastin  Replaced:- [Hits:1 Misses:1]
Access: 3  MISS FirstIn ->       [2, 3] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 4  MISS FirstIn ->    [2, 3, 4] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 1  MISS FirstIn ->    [3, 4, 1] <- Lastin  Replaced:2 [Hits:1 Misses:4]
Access: 2  MISS FirstIn ->    [4, 1, 2] <- Lastin  Replaced:3 [Hits:1 Misses:5]
Access: 3  MISS FirstIn ->    [1, 2, 3] <- Lastin  Replaced:4 [Hits:1 Misses:6]
Access: 3  HIT  FirstIn ->    [1, 2, 3] <- Lastin  Replaced:- [Hits:2 Misses:6]
Access: 4  MISS FirstIn ->    [2, 3, 4] <- Lastin  Replaced:1 [Hits:2 Misses:7]
Access: 3  HIT  FirstIn ->    [2, 3, 4] <- Lastin  Replaced:- [Hits:3 Misses:7]
Access: 4  HIT  FirstIn ->    [2, 3, 4] <- Lastin  Replaced:- [Hits:4 Misses:7]
Access: 3  HIT  FirstIn ->    [2, 3, 4] <- Lastin  Replaced:- [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 133
ARG notrace False

Solving...

Access: 2  MISS LRU ->          [2] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 2  HIT  LRU ->          [2] <- MRU Replaced:- [Hits:1 Misses:1]
Access: 3  MISS LRU ->       [2, 3] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 4  MISS LRU ->    [2, 3, 4] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 1  MISS LRU ->    [3, 4, 1] <- MRU Replaced:2 [Hits:1 Misses:4]
Access: 2  MISS LRU ->    [4, 1, 2] <- MRU Replaced:3 [Hits:1 Misses:5]
Access: 3  MISS LRU ->    [1, 2, 3] <- MRU Replaced:4 [Hits:1 Misses:6]
Access: 3  HIT  LRU ->    [1, 2, 3] <- MRU Replaced:- [Hits:2 Misses:6]
Access: 4  MISS LRU ->    [2, 3, 4] <- MRU Replaced:1 [Hits:2 Misses:7]
Access: 3  HIT  LRU ->    [2, 4, 3] <- MRU Replaced:- [Hits:3 Misses:7]
Access: 4  HIT  LRU ->    [2, 3, 4] <- MRU Replaced:- [Hits:4 Misses:7]
Access: 3  HIT  LRU ->    [2, 4, 3] <- MRU Replaced:- [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

NUMBER 134 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 134
ARG notrace False

Solving...

Access: 2  MISS FirstIn ->          [2] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 0  MISS FirstIn ->       [2, 0] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 4  MISS FirstIn ->    [2, 0, 4] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 4  HIT  FirstIn ->    [2, 0, 4] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 3  MISS FirstIn ->    [0, 4, 3] <- Lastin  Replaced:2 [Hits:1 Misses:4]
Access: 4  HIT  FirstIn ->    [0, 4, 3] <- Lastin  Replaced:- [Hits:2 Misses:4]
Access: 0  HIT  FirstIn ->    [0, 4, 3] <- Lastin  Replaced:- [Hits:3 Misses:4]
Access: 3  HIT  FirstIn ->    [0, 4, 3] <- Lastin  Replaced:- [Hits:4 Misses:4]
Access: 0  HIT  FirstIn ->    [0, 4, 3] <- Lastin  Replaced:- [Hits:5 Misses:4]
Access: 1  MISS FirstIn ->    [4, 3, 1] <- Lastin  Replaced:0 [Hits:5 Misses:5]
Access: 2  MISS FirstIn ->    [3, 1, 2] <- Lastin  Replaced:4 [Hits:5 Misses:6]
Access: 1  HIT  FirstIn ->    [3, 1, 2] <- Lastin  Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 134
ARG notrace False

Solving...

Access: 2  MISS LRU ->          [2] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 0  MISS LRU ->       [2, 0] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 4  MISS LRU ->    [2, 0, 4] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 4  HIT  LRU ->    [2, 0, 4] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 3  MISS LRU ->    [0, 4, 3] <- MRU Replaced:2 [Hits:1 Misses:4]
Access: 4  HIT  LRU ->    [0, 3, 4] <- MRU Replaced:- [Hits:2 Misses:4]
Access: 0  HIT  LRU ->    [3, 4, 0] <- MRU Replaced:- [Hits:3 Misses:4]
Access: 3  HIT  LRU ->    [4, 0, 3] <- MRU Replaced:- [Hits:4 Misses:4]
Access: 0  HIT  LRU ->    [4, 3, 0] <- MRU Replaced:- [Hits:5 Misses:4]
Access: 1  MISS LRU ->    [3, 0, 1] <- MRU Replaced:4 [Hits:5 Misses:5]
Access: 2  MISS LRU ->    [0, 1, 2] <- MRU Replaced:3 [Hits:5 Misses:6]
Access: 1  HIT  LRU ->    [0, 2, 1] <- MRU Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

NUMBER 135 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 135
ARG notrace False

Solving...

Access: 3  MISS FirstIn ->          [3] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 3  HIT  FirstIn ->          [3] <- Lastin  Replaced:- [Hits:1 Misses:1]
Access: 2  MISS FirstIn ->       [3, 2] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 2  HIT  FirstIn ->       [3, 2] <- Lastin  Replaced:- [Hits:2 Misses:2]
Access: 4  MISS FirstIn ->    [3, 2, 4] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 0  MISS FirstIn ->    [2, 4, 0] <- Lastin  Replaced:3 [Hits:2 Misses:4]
Access: 1  MISS FirstIn ->    [4, 0, 1] <- Lastin  Replaced:2 [Hits:2 Misses:5]
Access: 2  MISS FirstIn ->    [0, 1, 2] <- Lastin  Replaced:4 [Hits:2 Misses:6]
Access: 0  HIT  FirstIn ->    [0, 1, 2] <- Lastin  Replaced:- [Hits:3 Misses:6]
Access: 3  MISS FirstIn ->    [1, 2, 3] <- Lastin  Replaced:0 [Hits:3 Misses:7]
Access: 1  HIT  FirstIn ->    [1, 2, 3] <- Lastin  Replaced:- [Hits:4 Misses:7]
Access: 4  MISS FirstIn ->    [2, 3, 4] <- Lastin  Replaced:1 [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 135
ARG notrace False

Solving...

Access: 3  MISS LRU ->          [3] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 3  HIT  LRU ->          [3] <- MRU Replaced:- [Hits:1 Misses:1]
Access: 2  MISS LRU ->       [3, 2] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 2  HIT  LRU ->       [3, 2] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 4  MISS LRU ->    [3, 2, 4] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 0  MISS LRU ->    [2, 4, 0] <- MRU Replaced:3 [Hits:2 Misses:4]
Access: 1  MISS LRU ->    [4, 0, 1] <- MRU Replaced:2 [Hits:2 Misses:5]
Access: 2  MISS LRU ->    [0, 1, 2] <- MRU Replaced:4 [Hits:2 Misses:6]
Access: 0  HIT  LRU ->    [1, 2, 0] <- MRU Replaced:- [Hits:3 Misses:6]
Access: 3  MISS LRU ->    [2, 0, 3] <- MRU Replaced:1 [Hits:3 Misses:7]
Access: 1  MISS LRU ->    [0, 3, 1] <- MRU Replaced:2 [Hits:3 Misses:8]
Access: 4  MISS LRU ->    [3, 1, 4] <- MRU Replaced:0 [Hits:3 Misses:9]

FINALSTATS hits 3   misses 9   hitrate 25.00

NUMBER 136 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 136
ARG notrace False

Solving...

Access: 2  MISS FirstIn ->          [2] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 2  HIT  FirstIn ->          [2] <- Lastin  Replaced:- [Hits:1 Misses:1]
Access: 2  HIT  FirstIn ->          [2] <- Lastin  Replaced:- [Hits:2 Misses:1]
Access: 3  MISS FirstIn ->       [2, 3] <- Lastin  Replaced:- [Hits:2 Misses:2]
Access: 2  HIT  FirstIn ->       [2, 3] <- Lastin  Replaced:- [Hits:3 Misses:2]
Access: 0  MISS FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 3  HIT  FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:4 Misses:3]
Access: 0  HIT  FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:5 Misses:3]
Access: 4  MISS FirstIn ->    [3, 0, 4] <- Lastin  Replaced:2 [Hits:5 Misses:4]
Access: 3  HIT  FirstIn ->    [3, 0, 4] <- Lastin  Replaced:- [Hits:6 Misses:4]
Access: 0  HIT  FirstIn ->    [3, 0, 4] <- Lastin  Replaced:- [Hits:7 Misses:4]
Access: 0  HIT  FirstIn ->    [3, 0, 4] <- Lastin  Replaced:- [Hits:8 Misses:4]

FINALSTATS hits 8   misses 4   hitrate 66.67

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 136
ARG notrace False

Solving...

Access: 2  MISS LRU ->          [2] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 2  HIT  LRU ->          [2] <- MRU Replaced:- [Hits:1 Misses:1]
Access: 2  HIT  LRU ->          [2] <- MRU Replaced:- [Hits:2 Misses:1]
Access: 3  MISS LRU ->       [2, 3] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 2  HIT  LRU ->       [3, 2] <- MRU Replaced:- [Hits:3 Misses:2]
Access: 0  MISS LRU ->    [3, 2, 0] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 3  HIT  LRU ->    [2, 0, 3] <- MRU Replaced:- [Hits:4 Misses:3]
Access: 0  HIT  LRU ->    [2, 3, 0] <- MRU Replaced:- [Hits:5 Misses:3]
Access: 4  MISS LRU ->    [3, 0, 4] <- MRU Replaced:2 [Hits:5 Misses:4]
Access: 3  HIT  LRU ->    [0, 4, 3] <- MRU Replaced:- [Hits:6 Misses:4]
Access: 0  HIT  LRU ->    [4, 3, 0] <- MRU Replaced:- [Hits:7 Misses:4]
Access: 0  HIT  LRU ->    [4, 3, 0] <- MRU Replaced:- [Hits:8 Misses:4]

FINALSTATS hits 8   misses 4   hitrate 66.67

NUMBER 137 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 137
ARG notrace False

Solving...

Access: 0  MISS FirstIn ->          [0] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 2  MISS FirstIn ->       [0, 2] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 4  MISS FirstIn ->    [0, 2, 4] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 1  MISS FirstIn ->    [2, 4, 1] <- Lastin  Replaced:0 [Hits:0 Misses:4]
Access: 1  HIT  FirstIn ->    [2, 4, 1] <- Lastin  Replaced:- [Hits:1 Misses:4]
Access: 4  HIT  FirstIn ->    [2, 4, 1] <- Lastin  Replaced:- [Hits:2 Misses:4]
Access: 4  HIT  FirstIn ->    [2, 4, 1] <- Lastin  Replaced:- [Hits:3 Misses:4]
Access: 2  HIT  FirstIn ->    [2, 4, 1] <- Lastin  Replaced:- [Hits:4 Misses:4]
Access: 4  HIT  FirstIn ->    [2, 4, 1] <- Lastin  Replaced:- [Hits:5 Misses:4]
Access: 4  HIT  FirstIn ->    [2, 4, 1] <- Lastin  Replaced:- [Hits:6 Misses:4]
Access: 2  HIT  FirstIn ->    [2, 4, 1] <- Lastin  Replaced:- [Hits:7 Misses:4]
Access: 0  MISS FirstIn ->    [4, 1, 0] <- Lastin  Replaced:2 [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 137
ARG notrace False

Solving...

Access: 0  MISS LRU ->          [0] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 2  MISS LRU ->       [0, 2] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 4  MISS LRU ->    [0, 2, 4] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 1  MISS LRU ->    [2, 4, 1] <- MRU Replaced:0 [Hits:0 Misses:4]
Access: 1  HIT  LRU ->    [2, 4, 1] <- MRU Replaced:- [Hits:1 Misses:4]
Access: 4  HIT  LRU ->    [2, 1, 4] <- MRU Replaced:- [Hits:2 Misses:4]
Access: 4  HIT  LRU ->    [2, 1, 4] <- MRU Replaced:- [Hits:3 Misses:4]
Access: 2  HIT  LRU ->    [1, 4, 2] <- MRU Replaced:- [Hits:4 Misses:4]
Access: 4  HIT  LRU ->    [1, 2, 4] <- MRU Replaced:- [Hits:5 Misses:4]
Access: 4  HIT  LRU ->    [1, 2, 4] <- MRU Replaced:- [Hits:6 Misses:4]
Access: 2  HIT  LRU ->    [1, 4, 2] <- MRU Replaced:- [Hits:7 Misses:4]
Access: 0  MISS LRU ->    [4, 2, 0] <- MRU Replaced:1 [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

NUMBER 138 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 138
ARG notrace False

Solving...

Access: 0  MISS FirstIn ->          [0] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 2  MISS FirstIn ->       [0, 2] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 3  MISS FirstIn ->    [0, 2, 3] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 1  MISS FirstIn ->    [2, 3, 1] <- Lastin  Replaced:0 [Hits:0 Misses:4]
Access: 4  MISS FirstIn ->    [3, 1, 4] <- Lastin  Replaced:2 [Hits:0 Misses:5]
Access: 1  HIT  FirstIn ->    [3, 1, 4] <- Lastin  Replaced:- [Hits:1 Misses:5]
Access: 0  MISS FirstIn ->    [1, 4, 0] <- Lastin  Replaced:3 [Hits:1 Misses:6]
Access: 2  MISS FirstIn ->    [4, 0, 2] <- Lastin  Replaced:1 [Hits:1 Misses:7]
Access: 1  MISS FirstIn ->    [0, 2, 1] <- Lastin  Replaced:4 [Hits:1 Misses:8]
Access: 3  MISS FirstIn ->    [2, 1, 3] <- Lastin  Replaced:0 [Hits:1 Misses:9]
Access: 4  MISS FirstIn ->    [1, 3, 4] <- Lastin  Replaced:2 [Hits:1 Misses:10]
Access: 4  HIT  FirstIn ->    [1, 3, 4] <- Lastin  Replaced:- [Hits:2 Misses:10]

FINALSTATS hits 2   misses 10   hitrate 16.67

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 138
ARG notrace False

Solving...

Access: 0  MISS LRU ->          [0] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 2  MISS LRU ->       [0, 2] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 3  MISS LRU ->    [0, 2, 3] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 1  MISS LRU ->    [2, 3, 1] <- MRU Replaced:0 [Hits:0 Misses:4]
Access: 4  MISS LRU ->    [3, 1, 4] <- MRU Replaced:2 [Hits:0 Misses:5]
Access: 1  HIT  LRU ->    [3, 4, 1] <- MRU Replaced:- [Hits:1 Misses:5]
Access: 0  MISS LRU ->    [4, 1, 0] <- MRU Replaced:3 [Hits:1 Misses:6]
Access: 2  MISS LRU ->    [1, 0, 2] <- MRU Replaced:4 [Hits:1 Misses:7]
Access: 1  HIT  LRU ->    [0, 2, 1] <- MRU Replaced:- [Hits:2 Misses:7]
Access: 3  MISS LRU ->    [2, 1, 3] <- MRU Replaced:0 [Hits:2 Misses:8]
Access: 4  MISS LRU ->    [1, 3, 4] <- MRU Replaced:2 [Hits:2 Misses:9]
Access: 4  HIT  LRU ->    [1, 3, 4] <- MRU Replaced:- [Hits:3 Misses:9]

FINALSTATS hits 3   misses 9   hitrate 25.00

NUMBER 139 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 139
ARG notrace False

Solving...

Access: 0  MISS FirstIn ->          [0] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 3  MISS FirstIn ->       [0, 3] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 2  MISS FirstIn ->    [0, 3, 2] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 4  MISS FirstIn ->    [3, 2, 4] <- Lastin  Replaced:0 [Hits:0 Misses:4]
Access: 4  HIT  FirstIn ->    [3, 2, 4] <- Lastin  Replaced:- [Hits:1 Misses:4]
Access: 3  HIT  FirstIn ->    [3, 2, 4] <- Lastin  Replaced:- [Hits:2 Misses:4]
Access: 3  HIT  FirstIn ->    [3, 2, 4] <- Lastin  Replaced:- [Hits:3 Misses:4]
Access: 2  HIT  FirstIn ->    [3, 2, 4] <- Lastin  Replaced:- [Hits:4 Misses:4]
Access: 2  HIT  FirstIn ->    [3, 2, 4] <- Lastin  Replaced:- [Hits:5 Misses:4]
Access: 4  HIT  FirstIn ->    [3, 2, 4] <- Lastin  Replaced:- [Hits:6 Misses:4]
Access: 3  HIT  FirstIn ->    [3, 2, 4] <- Lastin  Replaced:- [Hits:7 Misses:4]
Access: 1  MISS FirstIn ->    [2, 4, 1] <- Lastin  Replaced:3 [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 139
ARG notrace False

Solving...

Access: 0  MISS LRU ->          [0] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 3  MISS LRU ->       [0, 3] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 2  MISS LRU ->    [0, 3, 2] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 4  MISS LRU ->    [3, 2, 4] <- MRU Replaced:0 [Hits:0 Misses:4]
Access: 4  HIT  LRU ->    [3, 2, 4] <- MRU Replaced:- [Hits:1 Misses:4]
Access: 3  HIT  LRU ->    [2, 4, 3] <- MRU Replaced:- [Hits:2 Misses:4]
Access: 3  HIT  LRU ->    [2, 4, 3] <- MRU Replaced:- [Hits:3 Misses:4]
Access: 2  HIT  LRU ->    [4, 3, 2] <- MRU Replaced:- [Hits:4 Misses:4]
Access: 2  HIT  LRU ->    [4, 3, 2] <- MRU Replaced:- [Hits:5 Misses:4]
Access: 4  HIT  LRU ->    [3, 2, 4] <- MRU Replaced:- [Hits:6 Misses:4]
Access: 3  HIT  LRU ->    [2, 4, 3] <- MRU Replaced:- [Hits:7 Misses:4]
Access: 1  MISS LRU ->    [4, 3, 1] <- MRU Replaced:2 [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

NUMBER 140 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 140
ARG notrace False

Solving...

Access: 3  MISS FirstIn ->          [3] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 0  MISS FirstIn ->       [3, 0] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 1  MISS FirstIn ->    [3, 0, 1] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 2  MISS FirstIn ->    [0, 1, 2] <- Lastin  Replaced:3 [Hits:0 Misses:4]
Access: 0  HIT  FirstIn ->    [0, 1, 2] <- Lastin  Replaced:- [Hits:1 Misses:4]
Access: 3  MISS FirstIn ->    [1, 2, 3] <- Lastin  Replaced:0 [Hits:1 Misses:5]
Access: 0  MISS FirstIn ->    [2, 3, 0] <- Lastin  Replaced:1 [Hits:1 Misses:6]
Access: 0  HIT  FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:2 Misses:6]
Access: 3  HIT  FirstIn ->    [2, 3, 0] <- Lastin  Replaced:- [Hits:3 Misses:6]
Access: 4  MISS FirstIn ->    [3, 0, 4] <- Lastin  Replaced:2 [Hits:3 Misses:7]
Access: 1  MISS FirstIn ->    [0, 4, 1] <- Lastin  Replaced:3 [Hits:3 Misses:8]
Access: 4  HIT  FirstIn ->    [0, 4, 1] <- Lastin  Replaced:- [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 140
ARG notrace False

Solving...

Access: 3  MISS LRU ->          [3] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 0  MISS LRU ->       [3, 0] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 1  MISS LRU ->    [3, 0, 1] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 2  MISS LRU ->    [0, 1, 2] <- MRU Replaced:3 [Hits:0 Misses:4]
Access: 0  HIT  LRU ->    [1, 2, 0] <- MRU Replaced:- [Hits:1 Misses:4]
Access: 3  MISS LRU ->    [2, 0, 3] <- MRU Replaced:1 [Hits:1 Misses:5]
Access: 0  HIT  LRU ->    [2, 3, 0] <- MRU Replaced:- [Hits:2 Misses:5]
Access: 0  HIT  LRU ->    [2, 3, 0] <- MRU Replaced:- [Hits:3 Misses:5]
Access: 3  HIT  LRU ->    [2, 0, 3] <- MRU Replaced:- [Hits:4 Misses:5]
Access: 4  MISS LRU ->    [0, 3, 4] <- MRU Replaced:2 [Hits:4 Misses:6]
Access: 1  MISS LRU ->    [3, 4, 1] <- MRU Replaced:0 [Hits:4 Misses:7]
Access: 4  HIT  LRU ->    [3, 1, 4] <- MRU Replaced:- [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

NUMBER 141 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 141
ARG notrace False

Solving...

Access: 2  MISS FirstIn ->          [2] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 0  MISS FirstIn ->       [2, 0] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 3  MISS FirstIn ->    [2, 0, 3] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 0  HIT  FirstIn ->    [2, 0, 3] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 3  HIT  FirstIn ->    [2, 0, 3] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 0  HIT  FirstIn ->    [2, 0, 3] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 1  MISS FirstIn ->    [0, 3, 1] <- Lastin  Replaced:2 [Hits:3 Misses:4]
Access: 2  MISS FirstIn ->    [3, 1, 2] <- Lastin  Replaced:0 [Hits:3 Misses:5]
Access: 3  HIT  FirstIn ->    [3, 1, 2] <- Lastin  Replaced:- [Hits:4 Misses:5]
Access: 4  MISS FirstIn ->    [1, 2, 4] <- Lastin  Replaced:3 [Hits:4 Misses:6]
Access: 2  HIT  FirstIn ->    [1, 2, 4] <- Lastin  Replaced:- [Hits:5 Misses:6]
Access: 1  HIT  FirstIn ->    [1, 2, 4] <- Lastin  Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 141
ARG notrace False

Solving...

Access: 2  MISS LRU ->          [2] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 0  MISS LRU ->       [2, 0] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 3  MISS LRU ->    [2, 0, 3] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 0  HIT  LRU ->    [2, 3, 0] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 3  HIT  LRU ->    [2, 0, 3] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 0  HIT  LRU ->    [2, 3, 0] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 1  MISS LRU ->    [3, 0, 1] <- MRU Replaced:2 [Hits:3 Misses:4]
Access: 2  MISS LRU ->    [0, 1, 2] <- MRU Replaced:3 [Hits:3 Misses:5]
Access: 3  MISS LRU ->    [1, 2, 3] <- MRU Replaced:0 [Hits:3 Misses:6]
Access: 4  MISS LRU ->    [2, 3, 4] <- MRU Replaced:1 [Hits:3 Misses:7]
Access: 2  HIT  LRU ->    [3, 4, 2] <- MRU Replaced:- [Hits:4 Misses:7]
Access: 1  MISS LRU ->    [4, 2, 1] <- MRU Replaced:3 [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

NUMBER 142 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 142
ARG notrace False

Solving...

Access: 2  MISS FirstIn ->          [2] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 3  MISS FirstIn ->       [2, 3] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 2  HIT  FirstIn ->       [2, 3] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 2  HIT  FirstIn ->       [2, 3] <- Lastin  Replaced:- [Hits:2 Misses:2]
Access: 1  MISS FirstIn ->    [2, 3, 1] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 4  MISS FirstIn ->    [3, 1, 4] <- Lastin  Replaced:2 [Hits:2 Misses:4]
Access: 1  HIT  FirstIn ->    [3, 1, 4] <- Lastin  Replaced:- [Hits:3 Misses:4]
Access: 0  MISS FirstIn ->    [1, 4, 0] <- Lastin  Replaced:3 [Hits:3 Misses:5]
Access: 0  HIT  FirstIn ->    [1, 4, 0] <- Lastin  Replaced:- [Hits:4 Misses:5]
Access: 2  MISS FirstIn ->    [4, 0, 2] <- Lastin  Replaced:1 [Hits:4 Misses:6]
Access: 4  HIT  FirstIn ->    [4, 0, 2] <- Lastin  Replaced:- [Hits:5 Misses:6]
Access: 2  HIT  FirstIn ->    [4, 0, 2] <- Lastin  Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 142
ARG notrace False

Solving...

Access: 2  MISS LRU ->          [2] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 3  MISS LRU ->       [2, 3] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 2  HIT  LRU ->       [3, 2] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 2  HIT  LRU ->       [3, 2] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 1  MISS LRU ->    [3, 2, 1] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 4  MISS LRU ->    [2, 1, 4] <- MRU Replaced:3 [Hits:2 Misses:4]
Access: 1  HIT  LRU ->    [2, 4, 1] <- MRU Replaced:- [Hits:3 Misses:4]
Access: 0  MISS LRU ->    [4, 1, 0] <- MRU Replaced:2 [Hits:3 Misses:5]
Access: 0  HIT  LRU ->    [4, 1, 0] <- MRU Replaced:- [Hits:4 Misses:5]
Access: 2  MISS LRU ->    [1, 0, 2] <- MRU Replaced:4 [Hits:4 Misses:6]
Access: 4  MISS LRU ->    [0, 2, 4] <- MRU Replaced:1 [Hits:4 Misses:7]
Access: 2  HIT  LRU ->    [0, 4, 2] <- MRU Replaced:- [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

NUMBER 143 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 143
ARG notrace False

Solving...

Access: 4  MISS FirstIn ->          [4] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 4  HIT  FirstIn ->          [4] <- Lastin  Replaced:- [Hits:1 Misses:1]
Access: 0  MISS FirstIn ->       [4, 0] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 1  MISS FirstIn ->    [4, 0, 1] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 1  HIT  FirstIn ->    [4, 0, 1] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 3  MISS FirstIn ->    [0, 1, 3] <- Lastin  Replaced:4 [Hits:2 Misses:4]
Access: 2  MISS FirstIn ->    [1, 3, 2] <- Lastin  Replaced:0 [Hits:2 Misses:5]
Access: 2  HIT  FirstIn ->    [1, 3, 2] <- Lastin  Replaced:- [Hits:3 Misses:5]
Access: 3  HIT  FirstIn ->    [1, 3, 2] <- Lastin  Replaced:- [Hits:4 Misses:5]
Access: 2  HIT  FirstIn ->    [1, 3, 2] <- Lastin  Replaced:- [Hits:5 Misses:5]
Access: 4  MISS FirstIn ->    [3, 2, 4] <- Lastin  Replaced:1 [Hits:5 Misses:6]
Access: 0  MISS FirstIn ->    [2, 4, 0] <- Lastin  Replaced:3 [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 143
ARG notrace False

Solving...

Access: 4  MISS LRU ->          [4] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 4  HIT  LRU ->          [4] <- MRU Replaced:- [Hits:1 Misses:1]
Access: 0  MISS LRU ->       [4, 0] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 1  MISS LRU ->    [4, 0, 1] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 1  HIT  LRU ->    [4, 0, 1] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 3  MISS LRU ->    [0, 1, 3] <- MRU Replaced:4 [Hits:2 Misses:4]
Access: 2  MISS LRU ->    [1, 3, 2] <- MRU Replaced:0 [Hits:2 Misses:5]
Access: 2  HIT  LRU ->    [1, 3, 2] <- MRU Replaced:- [Hits:3 Misses:5]
Access: 3  HIT  LRU ->    [1, 2, 3] <- MRU Replaced:- [Hits:4 Misses:5]
Access: 2  HIT  LRU ->    [1, 3, 2] <- MRU Replaced:- [Hits:5 Misses:5]
Access: 4  MISS LRU ->    [3, 2, 4] <- MRU Replaced:1 [Hits:5 Misses:6]
Access: 0  MISS LRU ->    [2, 4, 0] <- MRU Replaced:3 [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

NUMBER 144 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 144
ARG notrace False

Solving...

Access: 2  MISS FirstIn ->          [2] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 2  HIT  FirstIn ->          [2] <- Lastin  Replaced:- [Hits:1 Misses:1]
Access: 4  MISS FirstIn ->       [2, 4] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 3  MISS FirstIn ->    [2, 4, 3] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 4  HIT  FirstIn ->    [2, 4, 3] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 0  MISS FirstIn ->    [4, 3, 0] <- Lastin  Replaced:2 [Hits:2 Misses:4]
Access: 2  MISS FirstIn ->    [3, 0, 2] <- Lastin  Replaced:4 [Hits:2 Misses:5]
Access: 2  HIT  FirstIn ->    [3, 0, 2] <- Lastin  Replaced:- [Hits:3 Misses:5]
Access: 2  HIT  FirstIn ->    [3, 0, 2] <- Lastin  Replaced:- [Hits:4 Misses:5]
Access: 0  HIT  FirstIn ->    [3, 0, 2] <- Lastin  Replaced:- [Hits:5 Misses:5]
Access: 2  HIT  FirstIn ->    [3, 0, 2] <- Lastin  Replaced:- [Hits:6 Misses:5]
Access: 2  HIT  FirstIn ->    [3, 0, 2] <- Lastin  Replaced:- [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 144
ARG notrace False

Solving...

Access: 2  MISS LRU ->          [2] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 2  HIT  LRU ->          [2] <- MRU Replaced:- [Hits:1 Misses:1]
Access: 4  MISS LRU ->       [2, 4] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 3  MISS LRU ->    [2, 4, 3] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 4  HIT  LRU ->    [2, 3, 4] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 0  MISS LRU ->    [3, 4, 0] <- MRU Replaced:2 [Hits:2 Misses:4]
Access: 2  MISS LRU ->    [4, 0, 2] <- MRU Replaced:3 [Hits:2 Misses:5]
Access: 2  HIT  LRU ->    [4, 0, 2] <- MRU Replaced:- [Hits:3 Misses:5]
Access: 2  HIT  LRU ->    [4, 0, 2] <- MRU Replaced:- [Hits:4 Misses:5]
Access: 0  HIT  LRU ->    [4, 2, 0] <- MRU Replaced:- [Hits:5 Misses:5]
Access: 2  HIT  LRU ->    [4, 0, 2] <- MRU Replaced:- [Hits:6 Misses:5]
Access: 2  HIT  LRU ->    [4, 0, 2] <- MRU Replaced:- [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

NUMBER 145 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 145
ARG notrace False

Solving...

Access: 4  MISS FirstIn ->          [4] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 4  HIT  FirstIn ->          [4] <- Lastin  Replaced:- [Hits:1 Misses:1]
Access: 4  HIT  FirstIn ->          [4] <- Lastin  Replaced:- [Hits:2 Misses:1]
Access: 0  MISS FirstIn ->       [4, 0] <- Lastin  Replaced:- [Hits:2 Misses:2]
Access: 0  HIT  FirstIn ->       [4, 0] <- Lastin  Replaced:- [Hits:3 Misses:2]
Access: 1  MISS FirstIn ->    [4, 0, 1] <- Lastin  Replaced:- [Hits:3 Misses:3]
Access: 3  MISS FirstIn ->    [0, 1, 3] <- Lastin  Replaced:4 [Hits:3 Misses:4]
Access: 3  HIT  FirstIn ->    [0, 1, 3] <- Lastin  Replaced:- [Hits:4 Misses:4]
Access: 4  MISS FirstIn ->    [1, 3, 4] <- Lastin  Replaced:0 [Hits:4 Misses:5]
Access: 4  HIT  FirstIn ->    [1, 3, 4] <- Lastin  Replaced:- [Hits:5 Misses:5]
Access: 2  MISS FirstIn ->    [3, 4, 2] <- Lastin  Replaced:1 [Hits:5 Misses:6]
Access: 2  HIT  FirstIn ->    [3, 4, 2] <- Lastin  Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 145
ARG notrace False

Solving...

Access: 4  MISS LRU ->          [4] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 4  HIT  LRU ->          [4] <- MRU Replaced:- [Hits:1 Misses:1]
Access: 4  HIT  LRU ->          [4] <- MRU Replaced:- [Hits:2 Misses:1]
Access: 0  MISS LRU ->       [4, 0] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 0  HIT  LRU ->       [4, 0] <- MRU Replaced:- [Hits:3 Misses:2]
Access: 1  MISS LRU ->    [4, 0, 1] <- MRU Replaced:- [Hits:3 Misses:3]
Access: 3  MISS LRU ->    [0, 1, 3] <- MRU Replaced:4 [Hits:3 Misses:4]
Access: 3  HIT  LRU ->    [0, 1, 3] <- MRU Replaced:- [Hits:4 Misses:4]
Access: 4  MISS LRU ->    [1, 3, 4] <- MRU Replaced:0 [Hits:4 Misses:5]
Access: 4  HIT  LRU ->    [1, 3, 4] <- MRU Replaced:- [Hits:5 Misses:5]
Access: 2  MISS LRU ->    [3, 4, 2] <- MRU Replaced:1 [Hits:5 Misses:6]
Access: 2  HIT  LRU ->    [3, 4, 2] <- MRU Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

NUMBER 146 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 146
ARG notrace False

Solving...

Access: 0  MISS FirstIn ->          [0] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 3  MISS FirstIn ->       [0, 3] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 3  HIT  FirstIn ->       [0, 3] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 0  HIT  FirstIn ->       [0, 3] <- Lastin  Replaced:- [Hits:2 Misses:2]
Access: 2  MISS FirstIn ->    [0, 3, 2] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 4  MISS FirstIn ->    [3, 2, 4] <- Lastin  Replaced:0 [Hits:2 Misses:4]
Access: 1  MISS FirstIn ->    [2, 4, 1] <- Lastin  Replaced:3 [Hits:2 Misses:5]
Access: 0  MISS FirstIn ->    [4, 1, 0] <- Lastin  Replaced:2 [Hits:2 Misses:6]
Access: 4  HIT  FirstIn ->    [4, 1, 0] <- Lastin  Replaced:- [Hits:3 Misses:6]
Access: 2  MISS FirstIn ->    [1, 0, 2] <- Lastin  Replaced:4 [Hits:3 Misses:7]
Access: 3  MISS FirstIn ->    [0, 2, 3] <- Lastin  Replaced:1 [Hits:3 Misses:8]
Access: 3  HIT  FirstIn ->    [0, 2, 3] <- Lastin  Replaced:- [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 146
ARG notrace False

Solving...

Access: 0  MISS LRU ->          [0] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 3  MISS LRU ->       [0, 3] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 3  HIT  LRU ->       [0, 3] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 0  HIT  LRU ->       [3, 0] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 2  MISS LRU ->    [3, 0, 2] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 4  MISS LRU ->    [0, 2, 4] <- MRU Replaced:3 [Hits:2 Misses:4]
Access: 1  MISS LRU ->    [2, 4, 1] <- MRU Replaced:0 [Hits:2 Misses:5]
Access: 0  MISS LRU ->    [4, 1, 0] <- MRU Replaced:2 [Hits:2 Misses:6]
Access: 4  HIT  LRU ->    [1, 0, 4] <- MRU Replaced:- [Hits:3 Misses:6]
Access: 2  MISS LRU ->    [0, 4, 2] <- MRU Replaced:1 [Hits:3 Misses:7]
Access: 3  MISS LRU ->    [4, 2, 3] <- MRU Replaced:0 [Hits:3 Misses:8]
Access: 3  HIT  LRU ->    [4, 2, 3] <- MRU Replaced:- [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

NUMBER 147 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 147
ARG notrace False

Solving...

Access: 3  MISS FirstIn ->          [3] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 0  MISS FirstIn ->       [3, 0] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 4  MISS FirstIn ->    [3, 0, 4] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 2  MISS FirstIn ->    [0, 4, 2] <- Lastin  Replaced:3 [Hits:0 Misses:4]
Access: 2  HIT  FirstIn ->    [0, 4, 2] <- Lastin  Replaced:- [Hits:1 Misses:4]
Access: 3  MISS FirstIn ->    [4, 2, 3] <- Lastin  Replaced:0 [Hits:1 Misses:5]
Access: 3  HIT  FirstIn ->    [4, 2, 3] <- Lastin  Replaced:- [Hits:2 Misses:5]
Access: 4  HIT  FirstIn ->    [4, 2, 3] <- Lastin  Replaced:- [Hits:3 Misses:5]
Access: 4  HIT  FirstIn ->    [4, 2, 3] <- Lastin  Replaced:- [Hits:4 Misses:5]
Access: 1  MISS FirstIn ->    [2, 3, 1] <- Lastin  Replaced:4 [Hits:4 Misses:6]
Access: 4  MISS FirstIn ->    [3, 1, 4] <- Lastin  Replaced:2 [Hits:4 Misses:7]
Access: 3  HIT  FirstIn ->    [3, 1, 4] <- Lastin  Replaced:- [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 147
ARG notrace False

Solving...

Access: 3  MISS LRU ->          [3] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 0  MISS LRU ->       [3, 0] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 4  MISS LRU ->    [3, 0, 4] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 2  MISS LRU ->    [0, 4, 2] <- MRU Replaced:3 [Hits:0 Misses:4]
Access: 2  HIT  LRU ->    [0, 4, 2] <- MRU Replaced:- [Hits:1 Misses:4]
Access: 3  MISS LRU ->    [4, 2, 3] <- MRU Replaced:0 [Hits:1 Misses:5]
Access: 3  HIT  LRU ->    [4, 2, 3] <- MRU Replaced:- [Hits:2 Misses:5]
Access: 4  HIT  LRU ->    [2, 3, 4] <- MRU Replaced:- [Hits:3 Misses:5]
Access: 4  HIT  LRU ->    [2, 3, 4] <- MRU Replaced:- [Hits:4 Misses:5]
Access: 1  MISS LRU ->    [3, 4, 1] <- MRU Replaced:2 [Hits:4 Misses:6]
Access: 4  HIT  LRU ->    [3, 1, 4] <- MRU Replaced:- [Hits:5 Misses:6]
Access: 3  HIT  LRU ->    [1, 4, 3] <- MRU Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

NUMBER 148 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 148
ARG notrace False

Solving...

Access: 2  MISS FirstIn ->          [2] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 3  MISS FirstIn ->       [2, 3] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 4  MISS FirstIn ->    [2, 3, 4] <- Lastin  Replaced:- [Hits:0 Misses:3]
Access: 0  MISS FirstIn ->    [3, 4, 0] <- Lastin  Replaced:2 [Hits:0 Misses:4]
Access: 3  HIT  FirstIn ->    [3, 4, 0] <- Lastin  Replaced:- [Hits:1 Misses:4]
Access: 4  HIT  FirstIn ->    [3, 4, 0] <- Lastin  Replaced:- [Hits:2 Misses:4]
Access: 1  MISS FirstIn ->    [4, 0, 1] <- Lastin  Replaced:3 [Hits:2 Misses:5]
Access: 0  HIT  FirstIn ->    [4, 0, 1] <- Lastin  Replaced:- [Hits:3 Misses:5]
Access: 2  MISS FirstIn ->    [0, 1, 2] <- Lastin  Replaced:4 [Hits:3 Misses:6]
Access: 0  HIT  FirstIn ->    [0, 1, 2] <- Lastin  Replaced:- [Hits:4 Misses:6]
Access: 1  HIT  FirstIn ->    [0, 1, 2] <- Lastin  Replaced:- [Hits:5 Misses:6]
Access: 4  MISS FirstIn ->    [1, 2, 4] <- Lastin  Replaced:0 [Hits:5 Misses:7]

FINALSTATS hits 5   misses 7   hitrate 41.67

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 148
ARG notrace False

Solving...

Access: 2  MISS LRU ->          [2] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 3  MISS LRU ->       [2, 3] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 4  MISS LRU ->    [2, 3, 4] <- MRU Replaced:- [Hits:0 Misses:3]
Access: 0  MISS LRU ->    [3, 4, 0] <- MRU Replaced:2 [Hits:0 Misses:4]
Access: 3  HIT  LRU ->    [4, 0, 3] <- MRU Replaced:- [Hits:1 Misses:4]
Access: 4  HIT  LRU ->    [0, 3, 4] <- MRU Replaced:- [Hits:2 Misses:4]
Access: 1  MISS LRU ->    [3, 4, 1] <- MRU Replaced:0 [Hits:2 Misses:5]
Access: 0  MISS LRU ->    [4, 1, 0] <- MRU Replaced:3 [Hits:2 Misses:6]
Access: 2  MISS LRU ->    [1, 0, 2] <- MRU Replaced:4 [Hits:2 Misses:7]
Access: 0  HIT  LRU ->    [1, 2, 0] <- MRU Replaced:- [Hits:3 Misses:7]
Access: 1  HIT  LRU ->    [2, 0, 1] <- MRU Replaced:- [Hits:4 Misses:7]
Access: 4  MISS LRU ->    [0, 1, 4] <- MRU Replaced:2 [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

NUMBER 149 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 149
ARG notrace False

Solving...

Access: 0  MISS FirstIn ->          [0] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 1  MISS FirstIn ->       [0, 1] <- Lastin  Replaced:- [Hits:0 Misses:2]
Access: 0  HIT  FirstIn ->       [0, 1] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 0  HIT  FirstIn ->       [0, 1] <- Lastin  Replaced:- [Hits:2 Misses:2]
Access: 4  MISS FirstIn ->    [0, 1, 4] <- Lastin  Replaced:- [Hits:2 Misses:3]
Access: 2  MISS FirstIn ->    [1, 4, 2] <- Lastin  Replaced:0 [Hits:2 Misses:4]
Access: 2  HIT  FirstIn ->    [1, 4, 2] <- Lastin  Replaced:- [Hits:3 Misses:4]
Access: 0  MISS FirstIn ->    [4, 2, 0] <- Lastin  Replaced:1 [Hits:3 Misses:5]
Access: 4  HIT  FirstIn ->    [4, 2, 0] <- Lastin  Replaced:- [Hits:4 Misses:5]
Access: 0  HIT  FirstIn ->    [4, 2, 0] <- Lastin  Replaced:- [Hits:5 Misses:5]
Access: 0  HIT  FirstIn ->    [4, 2, 0] <- Lastin  Replaced:- [Hits:6 Misses:5]
Access: 1  MISS FirstIn ->    [2, 0, 1] <- Lastin  Replaced:4 [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 149
ARG notrace False

Solving...

Access: 0  MISS LRU ->          [0] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 1  MISS LRU ->       [0, 1] <- MRU Replaced:- [Hits:0 Misses:2]
Access: 0  HIT  LRU ->       [1, 0] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 0  HIT  LRU ->       [1, 0] <- MRU Replaced:- [Hits:2 Misses:2]
Access: 4  MISS LRU ->    [1, 0, 4] <- MRU Replaced:- [Hits:2 Misses:3]
Access: 2  MISS LRU ->    [0, 4, 2] <- MRU Replaced:1 [Hits:2 Misses:4]
Access: 2  HIT  LRU ->    [0, 4, 2] <- MRU Replaced:- [Hits:3 Misses:4]
Access: 0  HIT  LRU ->    [4, 2, 0] <- MRU Replaced:- [Hits:4 Misses:4]
Access: 4  HIT  LRU ->    [2, 0, 4] <- MRU Replaced:- [Hits:5 Misses:4]
Access: 0  HIT  LRU ->    [2, 4, 0] <- MRU Replaced:- [Hits:6 Misses:4]
Access: 0  HIT  LRU ->    [2, 4, 0] <- MRU Replaced:- [Hits:7 Misses:4]
Access: 1  MISS LRU ->    [4, 0, 1] <- MRU Replaced:2 [Hits:7 Misses:5]

FINALSTATS hits 7   misses 5   hitrate 58.33

NUMBER 150 ---------------
ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy FIFO
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 150
ARG notrace False

Solving...

Access: 4  MISS FirstIn ->          [4] <- Lastin  Replaced:- [Hits:0 Misses:1]
Access: 4  HIT  FirstIn ->          [4] <- Lastin  Replaced:- [Hits:1 Misses:1]
Access: 0  MISS FirstIn ->       [4, 0] <- Lastin  Replaced:- [Hits:1 Misses:2]
Access: 1  MISS FirstIn ->    [4, 0, 1] <- Lastin  Replaced:- [Hits:1 Misses:3]
Access: 2  MISS FirstIn ->    [0, 1, 2] <- Lastin  Replaced:4 [Hits:1 Misses:4]
Access: 0  HIT  FirstIn ->    [0, 1, 2] <- Lastin  Replaced:- [Hits:2 Misses:4]
Access: 0  HIT  FirstIn ->    [0, 1, 2] <- Lastin  Replaced:- [Hits:3 Misses:4]
Access: 3  MISS FirstIn ->    [1, 2, 3] <- Lastin  Replaced:0 [Hits:3 Misses:5]
Access: 1  HIT  FirstIn ->    [1, 2, 3] <- Lastin  Replaced:- [Hits:4 Misses:5]
Access: 3  HIT  FirstIn ->    [1, 2, 3] <- Lastin  Replaced:- [Hits:5 Misses:5]
Access: 4  MISS FirstIn ->    [2, 3, 4] <- Lastin  Replaced:1 [Hits:5 Misses:6]
Access: 2  HIT  FirstIn ->    [2, 3, 4] <- Lastin  Replaced:- [Hits:6 Misses:6]

FINALSTATS hits 6   misses 6   hitrate 50.00

ARG addresses -1
ARG addressfile 
ARG numaddrs 12
ARG policy LRU
ARG clockbits 2
ARG cachesize 3
ARG maxpage 5
ARG seed 150
ARG notrace False

Solving...

Access: 4  MISS LRU ->          [4] <- MRU Replaced:- [Hits:0 Misses:1]
Access: 4  HIT  LRU ->          [4] <- MRU Replaced:- [Hits:1 Misses:1]
Access: 0  MISS LRU ->       [4, 0] <- MRU Replaced:- [Hits:1 Misses:2]
Access: 1  MISS LRU ->    [4, 0, 1] <- MRU Replaced:- [Hits:1 Misses:3]
Access: 2  MISS LRU ->    [0, 1, 2] <- MRU Replaced:4 [Hits:1 Misses:4]
Access: 0  HIT  LRU ->    [1, 2, 0] <- MRU Replaced:- [Hits:2 Misses:4]
Access: 0  HIT  LRU ->    [1, 2, 0] <- MRU Replaced:- [Hits:3 Misses:4]
Access: 3  MISS LRU ->    [2, 0, 3] <- MRU Replaced:1 [Hits:3 Misses:5]
Access: 1  MISS LRU ->    [0, 3, 1] <- MRU Replaced:2 [Hits:3 Misses:6]
Access: 3  HIT  LRU ->    [0, 1, 3] <- MRU Replaced:- [Hits:4 Misses:6]
Access: 4  MISS LRU ->    [1, 3, 4] <- MRU Replaced:0 [Hits:4 Misses:7]
Access: 2  MISS LRU ->    [3, 4, 2] <- MRU Replaced:1 [Hits:4 Misses:8]

FINALSTATS hits 4   misses 8   hitrate 33.33

