$date
	Fri Oct 13 14:49:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jk_ff_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ j $end
$var wire 1 % k $end
$var wire 1 ! qn $end
$var wire 1 & rst $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
0#
x"
x!
$end
#5
1#
#10
1!
0"
0#
0&
#15
1#
#20
0#
#25
1#
#30
0#
#35
1#
#40
0#
#45
1#
#50
0#
1&
#55
1#
#60
0#
#65
1#
#70
0#
0%
0$
#75
1#
#80
0#
#85
1#
#90
0#
1%
#95
1#
#100
0#
#105
1#
#110
0#
0%
1$
#115
0!
1"
1#
#120
0#
#125
1#
#130
0#
1%
#135
1!
0"
1#
#140
0#
#145
0!
1"
1#
#150
0#
0%
0$
#155
1#
#160
0#
#165
1#
#170
0#
1%
#175
1!
0"
1#
#180
0#
#185
1#
#190
0#
0%
1$
#195
0!
1"
1#
#200
0#
#205
1#
#210
0#
1%
#215
1!
0"
1#
#220
0#
#225
0!
1"
1#
#230
0#
#235
1!
0"
1#
#240
0#
#245
0!
1"
1#
#250
0#
#255
1!
0"
1#
#260
0#
