181
~E 1 "./src/reg.vhd" 5 reg
~A 1 "./src/reg.vhd" 11 rtl
~E 1 "./src/cpu.vhd" 5 cpu
~A 1 "./src/cpu.vhd" 12 rtl
~E 1 "./src/comp.vhd" 6 comp
~A 1 "./src/comp.vhd" 12 rtl
~E 1 "./src/ALU.vhd" 6 alu
~A 1 "./src/ALU.vhd" 12 rtl
~E 1 "./src/control.vhd" 5 control
~A 1 "./src/control.vhd" 31 rtl
~E 1 "./src/TestBench/cpu_TB.vhd" 8 cpu_tb
~A 1 "./src/TestBench/cpu_TB.vhd" 11 tb_architecture
~E 1 "./src/mem.vhd" 7 mem
~A 1 "./src/mem.vhd" 14 behave
~E 1 "./src/shift.vhd" 5 shift
~A 1 "./src/shift.vhd" 11 rtl
~E 1 "./src/regarray.vhd" 6 regarray
~A 1 "./src/regarray.vhd" 14 rtl
~E 1 "./src/top.vhd" 5 top
~A 1 "./src/top.vhd" 9 behave
~C 1 "./src/TestBench/cpu_TB.vhd" 54 testbench_for_cpu
~E 1 "./src/trireg.vhd" 5 trireg
~A 1 "./src/trireg.vhd" 12 rtl
