@ARTICLE{AER_I_Transmitter, 
author={Boahen, K.A.}, 
journal={Circuits and Systems I: Regular Papers, IEEE Transactions on}, 
title={A burst-mode word-serial address-event link-I: transmitter design}, 
year={2004}, 
month={July}, 
volume={51}, 
number={7}, 
pages={1269-1280}, 
keywords={CMOS logic circuits;asynchronous circuits;logic design;multi-access systems;transmitters;active cell;asynchronous implementation;asynchronous logic synthesis;burst-mode word-serial address-event link;column address;communication capacity;event-driven communication;fair arbiter design;high-level description;integration density;neuromorphic systems;parallel readout;pixel-level quantization;program decompositions;scalable multiple-access interchip link;submicrometer CMOS;transmitter design;CMOS logic circuits;CMOS technology;Clocks;Logic arrays;Logic design;Logic devices;Multiplexing;Sensor arrays;Silicon;Transmitters;Asynchronous logic synthesis;event-driven communication;fair arbiter design;neuromorphic systems;parallel readout;pixel-level quantization}, 
doi={10.1109/TCSI.2004.830703}, 
ISSN={1549-8328},}

@ARTICLE{AER_II_Receiver, 
author={Boahen, K.A.}, 
journal={Circuits and Systems I: Regular Papers, IEEE Transactions on}, 
title={A burst-mode word-serial address-event link-II: receiver design}, 
year={2004}, 
month={July}, 
volume={51}, 
number={7}, 
pages={1281-1291}, 
keywords={CMOS logic circuits;asynchronous circuits;logic design;multi-access systems;pipeline arithmetic;quantisation (signal);receivers;2D arrays;active cell;asynchronous implementation;asynchronous logic synthesis;binary activity;burst-mode word-serial address-event link;column address;communication capacity;event-driven communication;high-level description;integration density;neuromorphic systems;pipelining;pixel-level quantization;program decompositions;receiver design;row address;scalable multiple-access interchip link;serial-to-parallel conversion;submicron CMOS;CMOS logic circuits;CMOS technology;Decoding;Logic arrays;Multiplexing;Neuromorphics;Pipeline processing;Quantization;Sensor arrays;Silicon;Asynchronous logic synthesis;event-driven communication;neuromorphic systems;pipelining;pixel-level quantization;serial-to-parallel conversion}, 
doi={10.1109/TCSI.2004.830702}, 
ISSN={1549-8328},}

@ARTICLE{AER_III_Analysis, 
author={Boahen, K.A.}, 
journal={Circuits and Systems I: Regular Papers, IEEE Transactions on}, 
title={A burst-mode word-serial address-event link-III: analysis and test results}, 
year={2004}, 
month={July}, 
volume={51}, 
number={7}, 
pages={1292-1300}, 
keywords={CMOS logic circuits;asynchronous circuits;logic design;multi-access systems;2D arrays;active cell;asynchronous logic synthesis;binary activity;burst-mode word-serial address-event link;column address;event-driven communication;fair arbiter design;integration density;neuromorphic systems;parallel readout;pixel-level quantization;row activity;row address;scalable multiple-access interchip link;service time;submicrometer CMOS;throughput-latency tradeoff;two-level queuing model;Delay;Logic design;Neuromorphics;Predictive models;Quantization;Sensor arrays;Silicon;Testing;Throughput;Timing;Asynchronous logic synthesis;event-driven communication;fair arbiter design;neuromorphic systems;parallel readout;pixel-level quantization}, 
doi={10.1109/TCSI.2004.830701}, 
ISSN={1549-8328},}

@INPROCEEDINGS{DI_AER, 
author={Lin, J. and Boahen, K.}, 
booktitle={Asynchronous Circuits and Systems, 2009. ASYNC '09. 15th IEEE Symposium on}, 
title={A Delay-Insensitive Address-Event Link}, 
year={2009}, 
month={May}, 
pages={55-62}, 
keywords={CMOS digital integrated circuits;neural chips;CMOS process;chips;delay-insensitive address-event link;input port address;off-chip;on-chip;pad-count;silicon neurons;size 0.18 mum;two-dimensional arrays;virtual point-to-point channels;Added delay;Decoding;Neuromorphics;Neurons;Neurotransmitters;Protocols;Pulse generation;Silicon;Table lookup;Throughput}, 
doi={10.1109/ASYNC.2009.25}, 
ISSN={1522-8681},}
