mdp

module final
    s : [ 1 .. 4 ];

    [] s=1 -> 1:(s'=3);
    [] s=2 -> 1:(s'=4);
    [] s=3 -> true;
endmodule

init
    s=1|s=2
endinit
