{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727911762360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727911762360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 17:29:22 2024 " "Processing started: Wed Oct 02 17:29:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727911762360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1727911762360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decoder_4To2Bits -c Decoder_4To2Bits --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decoder_4To2Bits -c Decoder_4To2Bits --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1727911762360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1727911762793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1727911762793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_4to2bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_4to2bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_4To2bits " "Found entity 1: Decoder_4To2bits" {  } { { "Decoder_4To2bits.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC-Decoder/Decoder_4To2bits.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727911771215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727911771215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_decoder_4to2bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_decoder_4to2bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Decoder_4To2bits " "Found entity 1: tb_Decoder_4To2bits" {  } { { "tb_Decoder_4To2bits.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC-Decoder/tb_Decoder_4To2bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727911771224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727911771224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7seg_2bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_7seg_2bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg_2bits " "Found entity 1: bcd_to_7seg_2bits" {  } { { "bcd_to_7seg_2bits.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC-Decoder/bcd_to_7seg_2bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727911771225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727911771225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "firtsdecoder_4to2bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file firtsdecoder_4to2bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FirtsDecoder_4to2bits " "Found entity 1: FirtsDecoder_4to2bits" {  } { { "FirtsDecoder_4to2bits.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC-Decoder/FirtsDecoder_4to2bits.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727911771225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727911771225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "TopModule.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC-Decoder/TopModule.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727911771225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1727911771225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1727911771248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FirtsDecoder_4to2bits FirtsDecoder_4to2bits:U1 " "Elaborating entity \"FirtsDecoder_4to2bits\" for hierarchy \"FirtsDecoder_4to2bits:U1\"" {  } { { "TopModule.sv" "U1" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC-Decoder/TopModule.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727911771248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_4To2bits Decoder_4To2bits:U2 " "Elaborating entity \"Decoder_4To2bits\" for hierarchy \"Decoder_4To2bits:U2\"" {  } { { "TopModule.sv" "U2" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC-Decoder/TopModule.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727911771254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg_2bits bcd_to_7seg_2bits:U15 " "Elaborating entity \"bcd_to_7seg_2bits\" for hierarchy \"bcd_to_7seg_2bits:U15\"" {  } { { "TopModule.sv" "U15" { Text "C:/Users/tenor/OneDrive/Documentos/Github/Proyecto2FAC/FAC-Decoder/TopModule.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1727911771278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727911771393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 02 17:29:31 2024 " "Processing ended: Wed Oct 02 17:29:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727911771393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727911771393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727911771393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1727911771393 ""}
