J:\LiberoSoC\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis"   -part M2S010  -package VF400  -grade STD    -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\synlog\report\sb_fpga_mapper.xml" -merge_inferred_clocks 0  -top_level_module  work.sb  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\scratchproject.prs"  -multisrs  -ovm  "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\sb.vm"   -freq 100.000   -tcl  "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\designer\sb\synthesis.fdc"  "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\synwork\sb_prem.srd"  -sap  "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\sb.sap"  -otap  "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\sb.tap"  -omap  "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\sb.map"  -devicelib  J:\LiberoSoC\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\syntmp\sb.plg"  -osyn  "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\sb.srm"  -prjdir  "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\"  -prjname  sb_syn  -log  "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\synlog\sb_fpga_mapper.srr"  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:J:\LiberoSoC\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis" -part M2S010 -package VF400 -grade STD -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\synlog\report\sb_fpga_mapper.xml" -merge_inferred_clocks 0 -top_level_module work.sb -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\scratchproject.prs" -multisrs -ovm "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\sb.vm" -freq 100.000 -tcl "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\designer\sb\synthesis.fdc" "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\synwork\sb_prem.srd" -sap "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\sb.sap" -otap "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\sb.tap" -omap "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\sb.map" -devicelib J:\LiberoSoC\SynplifyPro\lib\generic\smartfusion2.v -ologparam "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\syntmp\sb.plg" -osyn "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\sb.srm" -prjdir "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\" -prjname sb_syn -log "C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\synlog\sb_fpga_mapper.srr" -sn 2020.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\scratchproject.prs|io:o|time:1613206797|size:4181|exec:0|csum:
file:..\sb.vm|io:o|time:1613206806|size:54087|exec:0|csum:
file:..\..\designer\sb\synthesis.fdc|io:i|time:1613206797|size:54|exec:0|csum:1EC70CBFB3D15C0CB9A828915E9B368C
file:..\synwork\sb_prem.srd|io:i|time:1613206803|size:91894|exec:0|csum:B7C7F0531ED5923859A19DE836D6E76C
file:..\sb.sap|io:o|time:1613206804|size:550|exec:0|csum:
file:..\sb.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\sb.map|io:o|time:1613206807|size:28|exec:0|csum:
file:J:\LiberoSoC\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1604390290|size:16417|exec:0|csum:F0ABD26EB97073243CF73065BE40E390
file:"C:\Users\jl\source\repos\Smartfusion2 Tinker\hermess\synthesis\syntmp\sb.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\sb.srm|io:o|time:1613206806|size:5789|exec:0|csum:
file:..\synlog\sb_fpga_mapper.srr|io:o|time:1613206807|size:25257|exec:0|csum:
file:J:\LiberoSoC\SynplifyPro\bin64\m_generic.exe|io:i|time:1604390270|size:42820608|exec:1|csum:39CFAC34BBF814CB465BAE1969F6836F
