Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Nov  1 16:25:57 2019
| Host         : EE10854 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file nvv_bufg_v2_nmr_timing_summary_routed.rpt -pb nvv_bufg_v2_nmr_timing_summary_routed.pb -rpx nvv_bufg_v2_nmr_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.250   -22862.951                  13988                51477        0.052        0.000                      0                51465       -0.822       -3.491                       9                 18897  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk100                           {0.000 5.000}        10.000          100.000         
  builder_mmcm_fb                {0.000 5.000}        10.000          100.000         
  main_soclinux_clkout0          {0.000 5.000}        10.000          100.000         
  main_soclinux_clkout1          {0.000 1.250}        2.500           400.000         
  main_soclinux_clkout2          {0.625 1.875}        2.500           400.000         
  main_soclinux_clkout3          {0.000 2.500}        5.000           200.000         
  main_soclinux_clkout4          {0.000 5.000}        10.000          100.000         
    s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
    s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
    s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
eth_clocks_rx                    {0.000 4.000}        8.000           125.000         
  main_ethphy_pll_clk_tx         {0.000 4.000}        8.000           125.000         
  main_ethphy_pll_clk_tx90       {2.000 6.000}        8.000           125.000         
  main_ethphy_pll_fb             {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                             3.000        0.000                       0                     1  
  builder_mmcm_fb                                                                                                                                                                  8.751        0.000                       0                     2  
  main_soclinux_clkout0               -4.549   -13189.717                  12562                46638        0.053        0.000                      0                46638        2.500        0.000                       0                 16663  
  main_soclinux_clkout1                                                                                                                                                            0.345        0.000                       0                    77  
  main_soclinux_clkout2                                                                                                                                                            0.345        0.000                       0                     4  
  main_soclinux_clkout3                1.532        0.000                      0                   39        0.063        0.000                      0                   39        0.264        0.000                       0                    27  
  main_soclinux_clkout4                                                                                                                                                            3.000        0.000                       0                     3  
    s7hdmioutclocking_mmcm_clk0       -5.058     -943.796                    569                 2589        0.053        0.000                      0                 2589        2.083        0.000                       0                  1356  
    s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.822       -3.491                       9                    10  
    s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
eth_clocks_rx                          0.726        0.000                      0                 1284        0.052        0.000                      0                 1284        2.000        0.000                       0                   447  
  main_ethphy_pll_clk_tx              -1.020      -14.417                     43                  658        0.066        0.000                      0                  658        3.500        0.000                       0                   300  
  main_ethphy_pll_clk_tx90                                                                                                                                                         5.845        0.000                       0                     3  
  main_ethphy_pll_fb                                                                                                                                                               6.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                             main_soclinux_clkout0              3.504        0.000                      0                    3                                                                        
s7hdmioutclocking_mmcm_clk0  main_soclinux_clkout0             -7.250    -9707.334                   1662                 1662        0.860        0.000                      0                 1662  
eth_clocks_rx                main_soclinux_clkout0             -1.180       -9.758                     22                   27        0.076        0.000                      0                   27  
main_ethphy_pll_clk_tx       main_soclinux_clkout0             -3.786      -76.315                     21                   21        1.015        0.000                      0                   21  
                             main_soclinux_clkout3              3.663        0.000                      0                    3                                                                        
main_soclinux_clkout0        s7hdmioutclocking_mmcm_clk0       -2.691     -365.058                    303                  330        0.062        0.000                      0                  330  
s7hdmioutclocking_mmcm_clk0  s7hdmioutclocking_mmcm_clk1       -2.881      -22.542                      8                    8        0.165        0.000                      0                    8  
                             eth_clocks_rx                      3.836        0.000                      0                    3                                                                        
main_soclinux_clkout0        eth_clocks_rx                     -2.321      -40.998                     21                   21        0.079        0.000                      0                   21  
                             main_ethphy_pll_clk_tx             5.285        0.000                      0                    3                                                                        
main_soclinux_clkout0        main_ethphy_pll_clk_tx            -3.290      -59.958                     21                   21        0.113        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  builder_mmcm_fb
  To Clock:  builder_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout0
  To Clock:  main_soclinux_clkout0

Setup :        12562  Failing Endpoints,  Worst Slack       -4.549ns,  Total Violation   -13189.717ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.549ns  (required time - arrival time)
  Source:                 builder_soclinux_grant_reg_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_grain2_1_reg_TMR_2/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        13.954ns  (logic 0.766ns (5.489%)  route 13.188ns (94.511%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.499ns = ( 16.499 - 10.000 ) 
    Source Clock Delay      (SCD):    6.543ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.842     6.543    sys_clk_TMR_2
    SLICE_X94Y96         FDRE                                         r  builder_soclinux_grant_reg_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y96         FDRE (Prop_fdre_C_Q)         0.518     7.061 r  builder_soclinux_grant_reg_TMR_2/Q
                         net (fo=3, routed)           0.688     7.749    builder_soclinux_grant_TMR_2
    SLICE_X95Y96         LUT3 (Prop_lut3_I2_O)        0.124     7.873 r  builder_soclinux_grant_TMR_VOTER_2/O
                         net (fo=368, routed)         6.124    13.997    builder_soclinux_grant_TMR_VOTER_2
    SLICE_X152Y51        LUT2 (Prop_lut2_I0_O)        0.124    14.121 r  VexRiscv/mem_grain2_1_reg_i_4_TMR_2/O
                         net (fo=4, routed)           6.376    20.497    builder_comb_rhs_array_muxed45[20]_TMR_2
    RAMB18_X1Y18         RAMB18E1                                     r  mem_grain2_1_reg_TMR_2/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        2.035    16.499    sys_clk_TMR_2
    RAMB18_X1Y18         RAMB18E1                                     r  mem_grain2_1_reg_TMR_2/CLKARDCLK
                         clock pessimism              0.253    16.752    
                         clock uncertainty           -0.067    16.685    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    15.948    mem_grain2_1_reg_TMR_2
  -------------------------------------------------------------------
                         required time                         15.948    
                         arrival time                         -20.497    
  -------------------------------------------------------------------
                         slack                                 -4.549    

Slack (VIOLATED) :        -4.512ns  (required time - arrival time)
  Source:                 builder_soclinux_grant_reg_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_grain2_reg_TMR_2/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        13.916ns  (logic 0.766ns (5.504%)  route 13.150ns (94.496%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.499ns = ( 16.499 - 10.000 ) 
    Source Clock Delay      (SCD):    6.543ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.842     6.543    sys_clk_TMR_2
    SLICE_X94Y96         FDRE                                         r  builder_soclinux_grant_reg_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y96         FDRE (Prop_fdre_C_Q)         0.518     7.061 r  builder_soclinux_grant_reg_TMR_2/Q
                         net (fo=3, routed)           0.688     7.749    builder_soclinux_grant_TMR_2
    SLICE_X95Y96         LUT3 (Prop_lut3_I2_O)        0.124     7.873 r  builder_soclinux_grant_TMR_VOTER_2/O
                         net (fo=368, routed)         6.005    13.878    builder_soclinux_grant_TMR_VOTER_2
    SLICE_X152Y51        LUT2 (Prop_lut2_I0_O)        0.124    14.002 r  VexRiscv/mem_grain2_1_reg_i_8_TMR_2/O
                         net (fo=4, routed)           6.457    20.459    builder_comb_rhs_array_muxed45[16]_TMR_2
    RAMB18_X1Y19         RAMB18E1                                     r  mem_grain2_reg_TMR_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        2.035    16.499    sys_clk_TMR_2
    RAMB18_X1Y19         RAMB18E1                                     r  mem_grain2_reg_TMR_2/CLKARDCLK
                         clock pessimism              0.253    16.752    
                         clock uncertainty           -0.067    16.685    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    15.948    mem_grain2_reg_TMR_2
  -------------------------------------------------------------------
                         required time                         15.948    
                         arrival time                         -20.459    
  -------------------------------------------------------------------
                         slack                                 -4.512    

Slack (VIOLATED) :        -4.498ns  (required time - arrival time)
  Source:                 builder_soclinux_grant_reg_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_grain2_1_reg_TMR_2/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        13.903ns  (logic 0.766ns (5.509%)  route 13.137ns (94.491%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.499ns = ( 16.499 - 10.000 ) 
    Source Clock Delay      (SCD):    6.543ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.842     6.543    sys_clk_TMR_2
    SLICE_X94Y96         FDRE                                         r  builder_soclinux_grant_reg_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y96         FDRE (Prop_fdre_C_Q)         0.518     7.061 r  builder_soclinux_grant_reg_TMR_2/Q
                         net (fo=3, routed)           0.688     7.749    builder_soclinux_grant_TMR_2
    SLICE_X95Y96         LUT3 (Prop_lut3_I2_O)        0.124     7.873 r  builder_soclinux_grant_TMR_VOTER_2/O
                         net (fo=368, routed)         6.005    13.878    builder_soclinux_grant_TMR_VOTER_2
    SLICE_X152Y51        LUT2 (Prop_lut2_I0_O)        0.124    14.002 r  VexRiscv/mem_grain2_1_reg_i_8_TMR_2/O
                         net (fo=4, routed)           6.444    20.446    builder_comb_rhs_array_muxed45[16]_TMR_2
    RAMB18_X1Y18         RAMB18E1                                     r  mem_grain2_1_reg_TMR_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        2.035    16.499    sys_clk_TMR_2
    RAMB18_X1Y18         RAMB18E1                                     r  mem_grain2_1_reg_TMR_2/CLKARDCLK
                         clock pessimism              0.253    16.752    
                         clock uncertainty           -0.067    16.685    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    15.948    mem_grain2_1_reg_TMR_2
  -------------------------------------------------------------------
                         required time                         15.948    
                         arrival time                         -20.446    
  -------------------------------------------------------------------
                         slack                                 -4.498    

Slack (VIOLATED) :        -4.264ns  (required time - arrival time)
  Source:                 builder_soclinux_grant_reg_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_grain2_reg_TMR_2/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        13.669ns  (logic 0.766ns (5.604%)  route 12.903ns (94.396%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.499ns = ( 16.499 - 10.000 ) 
    Source Clock Delay      (SCD):    6.543ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.842     6.543    sys_clk_TMR_2
    SLICE_X94Y96         FDRE                                         r  builder_soclinux_grant_reg_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y96         FDRE (Prop_fdre_C_Q)         0.518     7.061 r  builder_soclinux_grant_reg_TMR_2/Q
                         net (fo=3, routed)           0.688     7.749    builder_soclinux_grant_TMR_2
    SLICE_X95Y96         LUT3 (Prop_lut3_I2_O)        0.124     7.873 r  builder_soclinux_grant_TMR_VOTER_2/O
                         net (fo=368, routed)         6.124    13.997    builder_soclinux_grant_TMR_VOTER_2
    SLICE_X152Y51        LUT2 (Prop_lut2_I0_O)        0.124    14.121 r  VexRiscv/mem_grain2_1_reg_i_4_TMR_2/O
                         net (fo=4, routed)           6.091    20.212    builder_comb_rhs_array_muxed45[20]_TMR_2
    RAMB18_X1Y19         RAMB18E1                                     r  mem_grain2_reg_TMR_2/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        2.035    16.499    sys_clk_TMR_2
    RAMB18_X1Y19         RAMB18E1                                     r  mem_grain2_reg_TMR_2/CLKARDCLK
                         clock pessimism              0.253    16.752    
                         clock uncertainty           -0.067    16.685    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    15.948    mem_grain2_reg_TMR_2
  -------------------------------------------------------------------
                         required time                         15.948    
                         arrival time                         -20.212    
  -------------------------------------------------------------------
                         slack                                 -4.264    

Slack (VIOLATED) :        -4.230ns  (required time - arrival time)
  Source:                 builder_soclinux_grant_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_grain0_1_reg_TMR_0/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        13.354ns  (logic 0.704ns (5.272%)  route 12.650ns (94.728%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.324ns = ( 16.324 - 10.000 ) 
    Source Clock Delay      (SCD):    6.543ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.842     6.543    sys_clk_TMR_1
    SLICE_X95Y96         FDRE                                         r  builder_soclinux_grant_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y96         FDRE (Prop_fdre_C_Q)         0.456     6.999 r  builder_soclinux_grant_reg_TMR_1/Q
                         net (fo=3, routed)           0.516     7.515    builder_soclinux_grant_TMR_1
    SLICE_X95Y96         LUT3 (Prop_lut3_I1_O)        0.124     7.639 r  builder_soclinux_grant_TMR_VOTER_0/O
                         net (fo=368, routed)         2.774    10.413    builder_soclinux_grant_TMR_VOTER_0
    SLICE_X142Y94        LUT2 (Prop_lut2_I0_O)        0.124    10.537 r  VexRiscv/mem_grain0_1_reg_i_13_TMR_0/O
                         net (fo=82, routed)          9.359    19.897    builder_comb_rhs_array_muxed45[4]_TMR_0
    RAMB18_X0Y20         RAMB18E1                                     r  mem_grain0_1_reg_TMR_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.860    16.324    sys_clk_TMR_0
    RAMB18_X0Y20         RAMB18E1                                     r  mem_grain0_1_reg_TMR_0/CLKARDCLK
                         clock pessimism              0.147    16.471    
                         clock uncertainty           -0.067    16.404    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    15.667    mem_grain0_1_reg_TMR_0
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                         -19.897    
  -------------------------------------------------------------------
                         slack                                 -4.230    

Slack (VIOLATED) :        -4.219ns  (required time - arrival time)
  Source:                 builder_soclinux_grant_reg_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_1_reg_0_1_TMR_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        13.177ns  (logic 0.766ns (5.813%)  route 12.411ns (94.187%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 16.158 - 10.000 ) 
    Source Clock Delay      (SCD):    6.543ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.842     6.543    sys_clk_TMR_0
    SLICE_X92Y96         FDRE                                         r  builder_soclinux_grant_reg_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y96         FDRE (Prop_fdre_C_Q)         0.518     7.061 r  builder_soclinux_grant_reg_TMR_0/Q
                         net (fo=3, routed)           0.583     7.644    builder_soclinux_grant_TMR_0
    SLICE_X95Y96         LUT3 (Prop_lut3_I0_O)        0.124     7.768 r  builder_soclinux_grant_TMR_VOTER_1/O
                         net (fo=368, routed)         2.644    10.412    builder_soclinux_grant_TMR_VOTER_1
    SLICE_X126Y94        LUT2 (Prop_lut2_I0_O)        0.124    10.536 r  VexRiscv/mem_grain0_1_reg_i_13_TMR_1/O
                         net (fo=82, routed)          9.183    19.720    builder_comb_rhs_array_muxed45[4]_TMR_1
    RAMB36_X0Y20         RAMB36E1                                     r  mem_1_reg_0_1_TMR_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.695    16.158    sys_clk_TMR_1
    RAMB36_X0Y20         RAMB36E1                                     r  mem_1_reg_0_1_TMR_1/CLKARDCLK
                         clock pessimism              0.147    16.305    
                         clock uncertainty           -0.067    16.238    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    15.501    mem_1_reg_0_1_TMR_1
  -------------------------------------------------------------------
                         required time                         15.501    
                         arrival time                         -19.720    
  -------------------------------------------------------------------
                         slack                                 -4.219    

Slack (VIOLATED) :        -4.209ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[25]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_20/D4
                            (rising edge-triggered cell OSERDESE2 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        13.259ns  (logic 1.830ns (13.802%)  route 11.429ns (86.198%))
  Logic Levels:           9  (LUT3=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns = ( 16.133 - 10.000 ) 
    Source Clock Delay      (SCD):    6.538ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.837     6.538    sys_clk_TMR_2
    SLICE_X90Y96         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[25]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDRE (Prop_fdre_C_Q)         0.518     7.056 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[25]_TMR_2/Q
                         net (fo=3, routed)           0.846     7.902    lineLoader_address_reg_n_0_[25]_TMR_2
    SLICE_X92Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.026 f  lineLoader_address_reg_n_0__25__TMR_VOTER_2/O
                         net (fo=2, routed)           0.684     8.710    lineLoader_address_reg_n_0__25__TMR_VOTER_2
    SLICE_X92Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.834 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_10_TMR_2/O
                         net (fo=3, routed)           0.939     9.772    main_soclinux_tag_port_dat_w[12]_TMR_2
    SLICE_X93Y92         LUT6 (Prop_lut6_I0_O)        0.124     9.896 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[5]_i_3_TMR_2/O
                         net (fo=4, routed)           0.637    10.533    builder_soclinux_slave_sel_r[5]_i_3_n_TMR_2_0
    SLICE_X92Y99         LUT6 (Prop_lut6_I0_O)        0.124    10.657 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[2]_i_1_TMR_2/O
                         net (fo=15, routed)          0.825    11.482    builder_soclinux_slave_sel_reg[2]_TMR_2
    SLICE_X100Y99        LUT3 (Prop_lut3_I0_O)        0.124    11.606 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface1_bank_bus_dat_r[7]_i_3_TMR_2/O
                         net (fo=18, routed)          0.820    12.426    builder_wb2csr_next_state_TMR_2
    SLICE_X100Y107       LUT4 (Prop_lut4_I0_O)        0.124    12.550 r  VexRiscv/IBusCachedPlugin_cache/MMCME2_ADV_i_5_TMR_2/O
                         net (fo=62, routed)          2.798    15.347    MMCME2_ADV_i_5_n_0_TMR_2
    SLICE_X142Y122       LUT6 (Prop_lut6_I5_O)        0.124    15.471 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_19_i_6_TMR_2/O
                         net (fo=3, routed)           0.854    16.325    OSERDESE2_19_i_6_n_0_TMR_2
    SLICE_X142Y136       LUT3 (Prop_lut3_I2_O)        0.116    16.441 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_20_i_2_TMR_2/O
                         net (fo=1, routed)           0.841    17.282    main_soclinux_a7ddrphy_dfi_p1_cas_n_TMR_2
    SLICE_X131Y135       LUT3 (Prop_lut3_I2_O)        0.328    17.610 r  main_soclinux_a7ddrphy_dfi_p1_cas_n_TMR_VOTER_0/O
                         net (fo=2, routed)           2.186    19.797    main_soclinux_a7ddrphy_dfi_p1_cas_n_TMR_VOTER_0
    OLOGIC_X1Y171        OSERDESE2                                    r  OSERDESE2_20/D4
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.669    16.133    sys_clk_TMR_0
    OLOGIC_X1Y171        OSERDESE2                                    r  OSERDESE2_20/CLKDIV
                         clock pessimism              0.147    16.279    
                         clock uncertainty           -0.067    16.212    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    15.587    OSERDESE2_20
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -19.797    
  -------------------------------------------------------------------
                         slack                                 -4.209    

Slack (VIOLATED) :        -4.195ns  (required time - arrival time)
  Source:                 builder_soclinux_grant_reg_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_4_reg_0_TMR_2/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        13.495ns  (logic 0.766ns (5.676%)  route 12.729ns (94.324%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.394ns = ( 16.394 - 10.000 ) 
    Source Clock Delay      (SCD):    6.543ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.842     6.543    sys_clk_TMR_2
    SLICE_X94Y96         FDRE                                         r  builder_soclinux_grant_reg_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y96         FDRE (Prop_fdre_C_Q)         0.518     7.061 r  builder_soclinux_grant_reg_TMR_2/Q
                         net (fo=3, routed)           0.688     7.749    builder_soclinux_grant_TMR_2
    SLICE_X95Y96         LUT3 (Prop_lut3_I2_O)        0.124     7.873 r  builder_soclinux_grant_TMR_VOTER_2/O
                         net (fo=368, routed)         2.982    10.856    builder_soclinux_grant_TMR_VOTER_2
    SLICE_X143Y87        LUT2 (Prop_lut2_I0_O)        0.124    10.980 r  VexRiscv/mem_grain0_1_reg_i_10_TMR_2/O
                         net (fo=72, routed)          9.059    20.038    builder_comb_rhs_array_muxed45[7]_TMR_2
    RAMB36_X2Y7          RAMB36E1                                     r  mem_4_reg_0_TMR_2/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.930    16.394    sys_clk_TMR_2
    RAMB36_X2Y7          RAMB36E1                                     r  mem_4_reg_0_TMR_2/CLKARDCLK
                         clock pessimism              0.253    16.647    
                         clock uncertainty           -0.067    16.580    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    15.843    mem_4_reg_0_TMR_2
  -------------------------------------------------------------------
                         required time                         15.843    
                         arrival time                         -20.038    
  -------------------------------------------------------------------
                         slack                                 -4.195    

Slack (VIOLATED) :        -4.073ns  (required time - arrival time)
  Source:                 builder_soclinux_grant_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_grain0_reg_TMR_0/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        13.196ns  (logic 0.704ns (5.335%)  route 12.492ns (94.665%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.324ns = ( 16.324 - 10.000 ) 
    Source Clock Delay      (SCD):    6.543ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.842     6.543    sys_clk_TMR_1
    SLICE_X95Y96         FDRE                                         r  builder_soclinux_grant_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y96         FDRE (Prop_fdre_C_Q)         0.456     6.999 r  builder_soclinux_grant_reg_TMR_1/Q
                         net (fo=3, routed)           0.516     7.515    builder_soclinux_grant_TMR_1
    SLICE_X95Y96         LUT3 (Prop_lut3_I1_O)        0.124     7.639 r  builder_soclinux_grant_TMR_VOTER_0/O
                         net (fo=368, routed)         2.774    10.413    builder_soclinux_grant_TMR_VOTER_0
    SLICE_X142Y94        LUT2 (Prop_lut2_I0_O)        0.124    10.537 r  VexRiscv/mem_grain0_1_reg_i_13_TMR_0/O
                         net (fo=82, routed)          9.202    19.739    builder_comb_rhs_array_muxed45[4]_TMR_0
    RAMB18_X0Y21         RAMB18E1                                     r  mem_grain0_reg_TMR_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.860    16.324    sys_clk_TMR_0
    RAMB18_X0Y21         RAMB18E1                                     r  mem_grain0_reg_TMR_0/CLKARDCLK
                         clock pessimism              0.147    16.471    
                         clock uncertainty           -0.067    16.404    
    RAMB18_X0Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.737    15.667    mem_grain0_reg_TMR_0
  -------------------------------------------------------------------
                         required time                         15.667    
                         arrival time                         -19.739    
  -------------------------------------------------------------------
                         slack                                 -4.073    

Slack (VIOLATED) :        -4.051ns  (required time - arrival time)
  Source:                 VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[25]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_20/D3
                            (rising edge-triggered cell OSERDESE2 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (main_soclinux_clkout0 rise@10.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        13.100ns  (logic 1.830ns (13.970%)  route 11.270ns (86.030%))
  Logic Levels:           9  (LUT3=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns = ( 16.133 - 10.000 ) 
    Source Clock Delay      (SCD):    6.538ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.837     6.538    sys_clk_TMR_2
    SLICE_X90Y96         FDRE                                         r  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[25]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDRE (Prop_fdre_C_Q)         0.518     7.056 f  VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[25]_TMR_2/Q
                         net (fo=3, routed)           0.846     7.902    lineLoader_address_reg_n_0_[25]_TMR_2
    SLICE_X92Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.026 f  lineLoader_address_reg_n_0__25__TMR_VOTER_2/O
                         net (fo=2, routed)           0.684     8.710    lineLoader_address_reg_n_0__25__TMR_VOTER_2
    SLICE_X92Y96         LUT3 (Prop_lut3_I2_O)        0.124     8.834 f  VexRiscv/IBusCachedPlugin_cache/tag_mem_reg_i_10_TMR_2/O
                         net (fo=3, routed)           0.939     9.772    main_soclinux_tag_port_dat_w[12]_TMR_2
    SLICE_X93Y92         LUT6 (Prop_lut6_I0_O)        0.124     9.896 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[5]_i_3_TMR_2/O
                         net (fo=4, routed)           0.637    10.533    builder_soclinux_slave_sel_r[5]_i_3_n_TMR_2_0
    SLICE_X92Y99         LUT6 (Prop_lut6_I0_O)        0.124    10.657 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_slave_sel_r[2]_i_1_TMR_2/O
                         net (fo=15, routed)          0.825    11.482    builder_soclinux_slave_sel_reg[2]_TMR_2
    SLICE_X100Y99        LUT3 (Prop_lut3_I0_O)        0.124    11.606 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface1_bank_bus_dat_r[7]_i_3_TMR_2/O
                         net (fo=18, routed)          0.820    12.426    builder_wb2csr_next_state_TMR_2
    SLICE_X100Y107       LUT4 (Prop_lut4_I0_O)        0.124    12.550 r  VexRiscv/IBusCachedPlugin_cache/MMCME2_ADV_i_5_TMR_2/O
                         net (fo=62, routed)          2.798    15.347    MMCME2_ADV_i_5_n_0_TMR_2
    SLICE_X142Y122       LUT6 (Prop_lut6_I5_O)        0.124    15.471 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_19_i_6_TMR_2/O
                         net (fo=3, routed)           0.854    16.325    OSERDESE2_19_i_6_n_0_TMR_2
    SLICE_X142Y136       LUT3 (Prop_lut3_I2_O)        0.116    16.441 r  VexRiscv/IBusCachedPlugin_cache/OSERDESE2_20_i_2_TMR_2/O
                         net (fo=1, routed)           0.841    17.282    main_soclinux_a7ddrphy_dfi_p1_cas_n_TMR_2
    SLICE_X131Y135       LUT3 (Prop_lut3_I2_O)        0.328    17.610 r  main_soclinux_a7ddrphy_dfi_p1_cas_n_TMR_VOTER_0/O
                         net (fo=2, routed)           2.028    19.638    main_soclinux_a7ddrphy_dfi_p1_cas_n_TMR_VOTER_0
    OLOGIC_X1Y171        OSERDESE2                                    r  OSERDESE2_20/D3
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.669    16.133    sys_clk_TMR_0
    OLOGIC_X1Y171        OSERDESE2                                    r  OSERDESE2_20/CLKDIV
                         clock pessimism              0.147    16.279    
                         clock uncertainty           -0.067    16.212    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    15.587    OSERDESE2_20
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                         -19.638    
  -------------------------------------------------------------------
                         slack                                 -4.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 main_soclinux_vexriscv_time_reg[47]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_vexriscv_time_reg[47]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.272ns (57.086%)  route 0.204ns (42.914%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.565     1.855    sys_clk_TMR_0
    SLICE_X72Y123        FDRE                                         r  main_soclinux_vexriscv_time_reg[47]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y123        FDRE (Prop_fdre_C_Q)         0.164     2.019 r  main_soclinux_vexriscv_time_reg[47]_TMR_0/Q
                         net (fo=3, routed)           0.204     2.223    main_soclinux_vexriscv_time_reg[47]_TMR_0
    SLICE_X71Y123        LUT3 (Prop_lut3_I0_O)        0.045     2.268 r  main_soclinux_vexriscv_time_reg_47__TMR_VOTER_1/O
                         net (fo=4, routed)           0.000     2.268    main_soclinux_vexriscv_time_reg_47__TMR_VOTER_1
    SLICE_X71Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.331 r  main_soclinux_vexriscv_time_reg[44]_i_1_TMR_1/O[3]
                         net (fo=1, routed)           0.000     2.331    main_soclinux_vexriscv_time_reg[44]_i_1_n_TMR_1_4
    SLICE_X71Y123        FDRE                                         r  main_soclinux_vexriscv_time_reg[47]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.833     2.404    sys_clk_TMR_1
    SLICE_X71Y123        FDRE                                         r  main_soclinux_vexriscv_time_reg[47]_TMR_1/C
                         clock pessimism             -0.231     2.173    
    SLICE_X71Y123        FDRE (Hold_fdre_C_D)         0.105     2.278    main_soclinux_vexriscv_time_reg[47]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 builder_soclinux_count_reg[4]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_soclinux_count_reg[4]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.279ns (57.827%)  route 0.203ns (42.173%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.629     1.919    sys_clk_TMR_2
    SLICE_X80Y87         FDRE                                         r  builder_soclinux_count_reg[4]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y87         FDRE (Prop_fdre_C_Q)         0.164     2.083 f  builder_soclinux_count_reg[4]_TMR_2/Q
                         net (fo=3, routed)           0.203     2.287    builder_soclinux_count_reg[4]_TMR_2
    SLICE_X79Y87         LUT3 (Prop_lut3_I2_O)        0.045     2.332 r  builder_soclinux_count_reg_4__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     2.332    builder_soclinux_count[4]_i_5_n_TMR_0_0
    SLICE_X79Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.402 r  builder_soclinux_count_reg[4]_i_1_TMR_0/O[0]
                         net (fo=1, routed)           0.000     2.402    builder_soclinux_count_reg[4]_i_1_n_TMR_0_7
    SLICE_X79Y87         FDRE                                         r  builder_soclinux_count_reg[4]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.903     2.474    sys_clk_TMR_0
    SLICE_X79Y87         FDRE                                         r  builder_soclinux_count_reg[4]_TMR_0/C
                         clock pessimism             -0.231     2.243    
    SLICE_X79Y87         FDRE (Hold_fdre_C_D)         0.105     2.348    builder_soclinux_count_reg[4]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 main_soclinux_vexriscv_time_reg[8]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_vexriscv_time_reg[8]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.279ns (58.100%)  route 0.201ns (41.900%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.573     1.863    sys_clk_TMR_0
    SLICE_X72Y114        FDRE                                         r  main_soclinux_vexriscv_time_reg[8]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_fdre_C_Q)         0.164     2.027 r  main_soclinux_vexriscv_time_reg[8]_TMR_0/Q
                         net (fo=3, routed)           0.201     2.228    main_soclinux_vexriscv_time_reg[8]_TMR_0
    SLICE_X71Y114        LUT3 (Prop_lut3_I0_O)        0.045     2.273 r  main_soclinux_vexriscv_time_reg_8__TMR_VOTER_1/O
                         net (fo=4, routed)           0.000     2.273    main_soclinux_vexriscv_time_reg_8__TMR_VOTER_1
    SLICE_X71Y114        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.343 r  main_soclinux_vexriscv_time_reg[8]_i_1_TMR_1/O[0]
                         net (fo=1, routed)           0.000     2.343    main_soclinux_vexriscv_time_reg[8]_i_1_n_TMR_1_7
    SLICE_X71Y114        FDRE                                         r  main_soclinux_vexriscv_time_reg[8]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.843     2.414    sys_clk_TMR_1
    SLICE_X71Y114        FDRE                                         r  main_soclinux_vexriscv_time_reg[8]_TMR_1/C
                         clock pessimism             -0.231     2.183    
    SLICE_X71Y114        FDRE (Hold_fdre_C_D)         0.105     2.288    main_soclinux_vexriscv_time_reg[8]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 main_soclinux_sdram_bankmachine5_twtpcon_count_reg[1]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_sdram_bankmachine5_twtpcon_count_reg[1]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.231ns (46.551%)  route 0.265ns (53.449%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.595     1.885    sys_clk_TMR_2
    SLICE_X133Y146       FDRE                                         r  main_soclinux_sdram_bankmachine5_twtpcon_count_reg[1]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y146       FDRE (Prop_fdre_C_Q)         0.141     2.026 r  main_soclinux_sdram_bankmachine5_twtpcon_count_reg[1]_TMR_2/Q
                         net (fo=3, routed)           0.113     2.139    main_soclinux_sdram_bankmachine5_twtpcon_count[1]_TMR_2
    SLICE_X132Y146       LUT3 (Prop_lut3_I2_O)        0.045     2.184 r  main_soclinux_sdram_bankmachine5_twtpcon_count_1__TMR_VOTER_0/O
                         net (fo=3, routed)           0.152     2.336    main_soclinux_sdram_bankmachine5_twtpcon_count_1__TMR_VOTER_0
    SLICE_X132Y146       LUT5 (Prop_lut5_I3_O)        0.045     2.381 r  main_soclinux_sdram_bankmachine5_twtpcon_count[1]_i_1_TMR_0/O
                         net (fo=1, routed)           0.000     2.381    main_soclinux_sdram_bankmachine5_twtpcon_count[1]_i_1_n_TMR_0_0
    SLICE_X132Y146       FDRE                                         r  main_soclinux_sdram_bankmachine5_twtpcon_count_reg[1]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.866     2.437    sys_clk_TMR_0
    SLICE_X132Y146       FDRE                                         r  main_soclinux_sdram_bankmachine5_twtpcon_count_reg[1]_TMR_0/C
                         clock pessimism             -0.231     2.206    
    SLICE_X132Y146       FDRE (Hold_fdre_C_D)         0.120     2.326    main_soclinux_sdram_bankmachine5_twtpcon_count_reg[1]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 main_soclinux_vexriscv_time_reg[40]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_vexriscv_time_reg[40]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.279ns (58.107%)  route 0.201ns (41.893%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.567     1.857    sys_clk_TMR_0
    SLICE_X72Y122        FDRE                                         r  main_soclinux_vexriscv_time_reg[40]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y122        FDRE (Prop_fdre_C_Q)         0.164     2.021 r  main_soclinux_vexriscv_time_reg[40]_TMR_0/Q
                         net (fo=3, routed)           0.201     2.222    main_soclinux_vexriscv_time_reg[40]_TMR_0
    SLICE_X71Y122        LUT3 (Prop_lut3_I0_O)        0.045     2.267 r  main_soclinux_vexriscv_time_reg_40__TMR_VOTER_1/O
                         net (fo=4, routed)           0.000     2.267    main_soclinux_vexriscv_time_reg_40__TMR_VOTER_1
    SLICE_X71Y122        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.337 r  main_soclinux_vexriscv_time_reg[40]_i_1_TMR_1/O[0]
                         net (fo=1, routed)           0.000     2.337    main_soclinux_vexriscv_time_reg[40]_i_1_n_TMR_1_7
    SLICE_X71Y122        FDRE                                         r  main_soclinux_vexriscv_time_reg[40]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.835     2.406    sys_clk_TMR_1
    SLICE_X71Y122        FDRE                                         r  main_soclinux_vexriscv_time_reg[40]_TMR_1/C
                         clock pessimism             -0.231     2.175    
    SLICE_X71Y122        FDRE (Hold_fdre_C_D)         0.105     2.280    main_soclinux_vexriscv_time_reg[40]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 main_soclinux_vexriscv_time_reg[56]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_vexriscv_time_reg[56]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.279ns (58.107%)  route 0.201ns (41.893%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.565     1.855    sys_clk_TMR_0
    SLICE_X72Y126        FDRE                                         r  main_soclinux_vexriscv_time_reg[56]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y126        FDRE (Prop_fdre_C_Q)         0.164     2.019 r  main_soclinux_vexriscv_time_reg[56]_TMR_0/Q
                         net (fo=3, routed)           0.201     2.220    main_soclinux_vexriscv_time_reg[56]_TMR_0
    SLICE_X71Y126        LUT3 (Prop_lut3_I0_O)        0.045     2.265 r  main_soclinux_vexriscv_time_reg_56__TMR_VOTER_1/O
                         net (fo=4, routed)           0.000     2.265    main_soclinux_vexriscv_time_reg_56__TMR_VOTER_1
    SLICE_X71Y126        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.335 r  main_soclinux_vexriscv_time_reg[56]_i_1_TMR_1/O[0]
                         net (fo=1, routed)           0.000     2.335    main_soclinux_vexriscv_time_reg[56]_i_1_n_TMR_1_7
    SLICE_X71Y126        FDRE                                         r  main_soclinux_vexriscv_time_reg[56]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.833     2.404    sys_clk_TMR_1
    SLICE_X71Y126        FDRE                                         r  main_soclinux_vexriscv_time_reg[56]_TMR_1/C
                         clock pessimism             -0.231     2.173    
    SLICE_X71Y126        FDRE (Hold_fdre_C_D)         0.105     2.278    main_soclinux_vexriscv_time_reg[56]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 main_soclinux_vexriscv_time_reg[60]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_soclinux_vexriscv_time_reg[60]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.279ns (58.100%)  route 0.201ns (41.900%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.567     1.857    sys_clk_TMR_0
    SLICE_X72Y127        FDRE                                         r  main_soclinux_vexriscv_time_reg[60]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y127        FDRE (Prop_fdre_C_Q)         0.164     2.021 r  main_soclinux_vexriscv_time_reg[60]_TMR_0/Q
                         net (fo=3, routed)           0.201     2.222    main_soclinux_vexriscv_time_reg[60]_TMR_0
    SLICE_X71Y127        LUT3 (Prop_lut3_I0_O)        0.045     2.267 r  main_soclinux_vexriscv_time_reg_60__TMR_VOTER_1/O
                         net (fo=4, routed)           0.000     2.267    main_soclinux_vexriscv_time_reg_60__TMR_VOTER_1
    SLICE_X71Y127        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.337 r  main_soclinux_vexriscv_time_reg[60]_i_1_TMR_1/O[0]
                         net (fo=1, routed)           0.000     2.337    main_soclinux_vexriscv_time_reg[60]_i_1_n_TMR_1_7
    SLICE_X71Y127        FDRE                                         r  main_soclinux_vexriscv_time_reg[60]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.835     2.406    sys_clk_TMR_1
    SLICE_X71Y127        FDRE                                         r  main_soclinux_vexriscv_time_reg[60]_TMR_1/C
                         clock pessimism             -0.231     2.175    
    SLICE_X71Y127        FDRE (Hold_fdre_C_D)         0.105     2.280    main_soclinux_vexriscv_time_reg[60]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 main_ethmac_reader_fifo_produce_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11_TMR_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.912%)  route 0.505ns (73.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.588     1.878    sys_clk_TMR_1
    SLICE_X106Y107       FDRE                                         r  main_ethmac_reader_fifo_produce_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y107       FDRE (Prop_fdre_C_Q)         0.141     2.019 r  main_ethmac_reader_fifo_produce_reg_TMR_1/Q
                         net (fo=3, routed)           0.178     2.197    main_ethmac_reader_fifo_produce_TMR_1
    SLICE_X106Y108       LUT3 (Prop_lut3_I1_O)        0.045     2.242 r  main_ethmac_reader_fifo_produce_TMR_VOTER_2/O
                         net (fo=17, routed)          0.327     2.569    storage_14_reg_0_1_6_11_TMR_2/ADDRD0
    SLICE_X108Y107       RAMD32                                       r  storage_14_reg_0_1_6_11_TMR_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.861     2.432    storage_14_reg_0_1_6_11_TMR_2/WCLK
    SLICE_X108Y107       RAMD32                                       r  storage_14_reg_0_1_6_11_TMR_2/RAMA/CLK
                         clock pessimism             -0.231     2.201    
    SLICE_X108Y107       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.511    storage_14_reg_0_1_6_11_TMR_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 main_ethmac_reader_fifo_produce_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11_TMR_2/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.912%)  route 0.505ns (73.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.588     1.878    sys_clk_TMR_1
    SLICE_X106Y107       FDRE                                         r  main_ethmac_reader_fifo_produce_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y107       FDRE (Prop_fdre_C_Q)         0.141     2.019 r  main_ethmac_reader_fifo_produce_reg_TMR_1/Q
                         net (fo=3, routed)           0.178     2.197    main_ethmac_reader_fifo_produce_TMR_1
    SLICE_X106Y108       LUT3 (Prop_lut3_I1_O)        0.045     2.242 r  main_ethmac_reader_fifo_produce_TMR_VOTER_2/O
                         net (fo=17, routed)          0.327     2.569    storage_14_reg_0_1_6_11_TMR_2/ADDRD0
    SLICE_X108Y107       RAMD32                                       r  storage_14_reg_0_1_6_11_TMR_2/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.861     2.432    storage_14_reg_0_1_6_11_TMR_2/WCLK
    SLICE_X108Y107       RAMD32                                       r  storage_14_reg_0_1_6_11_TMR_2/RAMA_D1/CLK
                         clock pessimism             -0.231     2.201    
    SLICE_X108Y107       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.511    storage_14_reg_0_1_6_11_TMR_2/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 main_ethmac_reader_fifo_produce_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11_TMR_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.912%)  route 0.505ns (73.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.588     1.878    sys_clk_TMR_1
    SLICE_X106Y107       FDRE                                         r  main_ethmac_reader_fifo_produce_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y107       FDRE (Prop_fdre_C_Q)         0.141     2.019 r  main_ethmac_reader_fifo_produce_reg_TMR_1/Q
                         net (fo=3, routed)           0.178     2.197    main_ethmac_reader_fifo_produce_TMR_1
    SLICE_X106Y108       LUT3 (Prop_lut3_I1_O)        0.045     2.242 r  main_ethmac_reader_fifo_produce_TMR_VOTER_2/O
                         net (fo=17, routed)          0.327     2.569    storage_14_reg_0_1_6_11_TMR_2/ADDRD0
    SLICE_X108Y107       RAMD32                                       r  storage_14_reg_0_1_6_11_TMR_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.861     2.432    storage_14_reg_0_1_6_11_TMR_2/WCLK
    SLICE_X108Y107       RAMD32                                       r  storage_14_reg_0_1_6_11_TMR_2/RAMB/CLK
                         clock pessimism             -0.231     2.201    
    SLICE_X108Y107       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.511    storage_14_reg_0_1_6_11_TMR_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y2  MMCME2_ADV/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y20     VexRiscv/RegFilePlugin_regFile_reg_1_TMR_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y20     VexRiscv/RegFilePlugin_regFile_reg_1_TMR_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y22     VexRiscv/RegFilePlugin_regFile_reg_1_TMR_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y22     VexRiscv/RegFilePlugin_regFile_reg_1_TMR_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y22     VexRiscv/RegFilePlugin_regFile_reg_1_TMR_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X6Y22     VexRiscv/RegFilePlugin_regFile_reg_1_TMR_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y21     VexRiscv/RegFilePlugin_regFile_reg_2_TMR_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y21     VexRiscv/RegFilePlugin_regFile_reg_2_TMR_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y23     VexRiscv/RegFilePlugin_regFile_reg_2_TMR_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT0
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y2  MMCME2_ADV/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y109    storage_18_reg_0_1_90_95_TMR_1/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y109    storage_18_reg_0_1_90_95_TMR_1/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y109    storage_18_reg_0_1_90_95_TMR_1/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y109    storage_18_reg_0_1_90_95_TMR_1/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y109    storage_18_reg_0_1_90_95_TMR_1/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y109    storage_18_reg_0_1_90_95_TMR_1/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X92Y109    storage_18_reg_0_1_90_95_TMR_1/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y90    storage_13_reg_0_1_0_5_TMR_0/RAMA/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y2  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y2  MMCME2_ADV/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y114   storage_18_reg_0_1_96_101_TMR_2/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y114   storage_18_reg_0_1_96_101_TMR_2/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y114   storage_18_reg_0_1_96_101_TMR_2/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y114   storage_18_reg_0_1_96_101_TMR_2/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y114   storage_18_reg_0_1_96_101_TMR_2/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y114   storage_18_reg_0_1_96_101_TMR_2/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y114   storage_18_reg_0_1_96_101_TMR_2/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X104Y114   storage_18_reg_0_1_96_101_TMR_2/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout1
  To Clock:  main_soclinux_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { MMCME2_ADV_1/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3    BUFG_1_TMR_0/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y183    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y183    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y176    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y176    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y188    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y188    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y191    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.500       0.833      ILOGIC_X1Y191    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.500       0.833      ILOGIC_X1Y196    ISERDESE2_12/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout2
  To Clock:  main_soclinux_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout2
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { MMCME2_ADV_1/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y6    BUFG_2_TMR_0/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y182    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.500       0.833      OLOGIC_X1Y194    OSERDESE2_28/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.500       210.860    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout3
  To Clock:  main_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[3]_TMR_2/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]_TMR_1/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.897ns (29.973%)  route 2.096ns (70.027%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 11.086 - 5.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3_TMR_2/O
                         net (fo=7, routed)           1.741     6.442    clk200_clk_TMR_2
    SLICE_X146Y159       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y159       FDSE (Prop_fdse_C_Q)         0.478     6.920 r  main_soclinux_reset_counter_reg[3]_TMR_2/Q
                         net (fo=3, routed)           0.783     7.702    main_soclinux_reset_counter[3]_TMR_2
    SLICE_X146Y158       LUT3 (Prop_lut3_I2_O)        0.295     7.997 r  main_soclinux_reset_counter_3__TMR_VOTER_1/O
                         net (fo=3, routed)           0.726     8.723    main_soclinux_reset_counter_3__TMR_VOTER_1
    SLICE_X145Y159       LUT4 (Prop_lut4_I3_O)        0.124     8.847 r  main_soclinux_reset_counter[3]_i_1_TMR_1/O
                         net (fo=4, routed)           0.587     9.434    main_soclinux_reset_counter[3]_i_1_n_TMR_1_0
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3_TMR_1/O
                         net (fo=7, routed)           1.623    11.086    clk200_clk_TMR_1
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_1/C
                         clock pessimism              0.147    11.233    
                         clock uncertainty           -0.061    11.172    
    SLICE_X145Y159       FDSE (Setup_fdse_C_CE)      -0.205    10.967    main_soclinux_reset_counter_reg[0]_TMR_1
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[3]_TMR_2/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]_TMR_1/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.897ns (29.973%)  route 2.096ns (70.027%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 11.086 - 5.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3_TMR_2/O
                         net (fo=7, routed)           1.741     6.442    clk200_clk_TMR_2
    SLICE_X146Y159       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y159       FDSE (Prop_fdse_C_Q)         0.478     6.920 r  main_soclinux_reset_counter_reg[3]_TMR_2/Q
                         net (fo=3, routed)           0.783     7.702    main_soclinux_reset_counter[3]_TMR_2
    SLICE_X146Y158       LUT3 (Prop_lut3_I2_O)        0.295     7.997 r  main_soclinux_reset_counter_3__TMR_VOTER_1/O
                         net (fo=3, routed)           0.726     8.723    main_soclinux_reset_counter_3__TMR_VOTER_1
    SLICE_X145Y159       LUT4 (Prop_lut4_I3_O)        0.124     8.847 r  main_soclinux_reset_counter[3]_i_1_TMR_1/O
                         net (fo=4, routed)           0.587     9.434    main_soclinux_reset_counter[3]_i_1_n_TMR_1_0
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3_TMR_1/O
                         net (fo=7, routed)           1.623    11.086    clk200_clk_TMR_1
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_1/C
                         clock pessimism              0.147    11.233    
                         clock uncertainty           -0.061    11.172    
    SLICE_X145Y159       FDSE (Setup_fdse_C_CE)      -0.205    10.967    main_soclinux_reset_counter_reg[1]_TMR_1
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[3]_TMR_2/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]_TMR_1/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.897ns (29.973%)  route 2.096ns (70.027%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 11.086 - 5.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3_TMR_2/O
                         net (fo=7, routed)           1.741     6.442    clk200_clk_TMR_2
    SLICE_X146Y159       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y159       FDSE (Prop_fdse_C_Q)         0.478     6.920 r  main_soclinux_reset_counter_reg[3]_TMR_2/Q
                         net (fo=3, routed)           0.783     7.702    main_soclinux_reset_counter[3]_TMR_2
    SLICE_X146Y158       LUT3 (Prop_lut3_I2_O)        0.295     7.997 r  main_soclinux_reset_counter_3__TMR_VOTER_1/O
                         net (fo=3, routed)           0.726     8.723    main_soclinux_reset_counter_3__TMR_VOTER_1
    SLICE_X145Y159       LUT4 (Prop_lut4_I3_O)        0.124     8.847 r  main_soclinux_reset_counter[3]_i_1_TMR_1/O
                         net (fo=4, routed)           0.587     9.434    main_soclinux_reset_counter[3]_i_1_n_TMR_1_0
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3_TMR_1/O
                         net (fo=7, routed)           1.623    11.086    clk200_clk_TMR_1
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_1/C
                         clock pessimism              0.147    11.233    
                         clock uncertainty           -0.061    11.172    
    SLICE_X145Y159       FDSE (Setup_fdse_C_CE)      -0.205    10.967    main_soclinux_reset_counter_reg[2]_TMR_1
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.532ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[3]_TMR_2/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]_TMR_1/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.897ns (29.973%)  route 2.096ns (70.027%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 11.086 - 5.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3_TMR_2/O
                         net (fo=7, routed)           1.741     6.442    clk200_clk_TMR_2
    SLICE_X146Y159       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y159       FDSE (Prop_fdse_C_Q)         0.478     6.920 r  main_soclinux_reset_counter_reg[3]_TMR_2/Q
                         net (fo=3, routed)           0.783     7.702    main_soclinux_reset_counter[3]_TMR_2
    SLICE_X146Y158       LUT3 (Prop_lut3_I2_O)        0.295     7.997 r  main_soclinux_reset_counter_3__TMR_VOTER_1/O
                         net (fo=3, routed)           0.726     8.723    main_soclinux_reset_counter_3__TMR_VOTER_1
    SLICE_X145Y159       LUT4 (Prop_lut4_I3_O)        0.124     8.847 r  main_soclinux_reset_counter[3]_i_1_TMR_1/O
                         net (fo=4, routed)           0.587     9.434    main_soclinux_reset_counter[3]_i_1_n_TMR_1_0
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3_TMR_1/O
                         net (fo=7, routed)           1.623    11.086    clk200_clk_TMR_1
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_1/C
                         clock pessimism              0.147    11.233    
                         clock uncertainty           -0.061    11.172    
    SLICE_X145Y159       FDSE (Setup_fdse_C_CE)      -0.205    10.967    main_soclinux_reset_counter_reg[3]_TMR_1
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  1.532    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[3]_TMR_2/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]_TMR_0/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.897ns (30.059%)  route 2.087ns (69.941%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 11.086 - 5.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3_TMR_2/O
                         net (fo=7, routed)           1.741     6.442    clk200_clk_TMR_2
    SLICE_X146Y159       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y159       FDSE (Prop_fdse_C_Q)         0.478     6.920 r  main_soclinux_reset_counter_reg[3]_TMR_2/Q
                         net (fo=3, routed)           0.786     7.705    main_soclinux_reset_counter[3]_TMR_2
    SLICE_X146Y158       LUT3 (Prop_lut3_I2_O)        0.295     8.000 r  main_soclinux_reset_counter_3__TMR_VOTER_0/O
                         net (fo=3, routed)           0.733     8.733    main_soclinux_reset_counter_3__TMR_VOTER_0
    SLICE_X147Y160       LUT4 (Prop_lut4_I3_O)        0.124     8.857 r  main_soclinux_reset_counter[3]_i_1_TMR_0/O
                         net (fo=4, routed)           0.569     9.426    main_soclinux_reset_counter[3]_i_1_n_TMR_0_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3_TMR_0/O
                         net (fo=9, routed)           1.623    11.086    clk200_clk_TMR_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_0/C
                         clock pessimism              0.147    11.233    
                         clock uncertainty           -0.061    11.172    
    SLICE_X147Y160       FDSE (Setup_fdse_C_CE)      -0.205    10.967    main_soclinux_reset_counter_reg[0]_TMR_0
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[3]_TMR_2/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]_TMR_0/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.897ns (30.059%)  route 2.087ns (69.941%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 11.086 - 5.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3_TMR_2/O
                         net (fo=7, routed)           1.741     6.442    clk200_clk_TMR_2
    SLICE_X146Y159       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y159       FDSE (Prop_fdse_C_Q)         0.478     6.920 r  main_soclinux_reset_counter_reg[3]_TMR_2/Q
                         net (fo=3, routed)           0.786     7.705    main_soclinux_reset_counter[3]_TMR_2
    SLICE_X146Y158       LUT3 (Prop_lut3_I2_O)        0.295     8.000 r  main_soclinux_reset_counter_3__TMR_VOTER_0/O
                         net (fo=3, routed)           0.733     8.733    main_soclinux_reset_counter_3__TMR_VOTER_0
    SLICE_X147Y160       LUT4 (Prop_lut4_I3_O)        0.124     8.857 r  main_soclinux_reset_counter[3]_i_1_TMR_0/O
                         net (fo=4, routed)           0.569     9.426    main_soclinux_reset_counter[3]_i_1_n_TMR_0_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3_TMR_0/O
                         net (fo=9, routed)           1.623    11.086    clk200_clk_TMR_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_0/C
                         clock pessimism              0.147    11.233    
                         clock uncertainty           -0.061    11.172    
    SLICE_X147Y160       FDSE (Setup_fdse_C_CE)      -0.205    10.967    main_soclinux_reset_counter_reg[1]_TMR_0
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[3]_TMR_2/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]_TMR_0/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.897ns (30.059%)  route 2.087ns (69.941%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 11.086 - 5.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3_TMR_2/O
                         net (fo=7, routed)           1.741     6.442    clk200_clk_TMR_2
    SLICE_X146Y159       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y159       FDSE (Prop_fdse_C_Q)         0.478     6.920 r  main_soclinux_reset_counter_reg[3]_TMR_2/Q
                         net (fo=3, routed)           0.786     7.705    main_soclinux_reset_counter[3]_TMR_2
    SLICE_X146Y158       LUT3 (Prop_lut3_I2_O)        0.295     8.000 r  main_soclinux_reset_counter_3__TMR_VOTER_0/O
                         net (fo=3, routed)           0.733     8.733    main_soclinux_reset_counter_3__TMR_VOTER_0
    SLICE_X147Y160       LUT4 (Prop_lut4_I3_O)        0.124     8.857 r  main_soclinux_reset_counter[3]_i_1_TMR_0/O
                         net (fo=4, routed)           0.569     9.426    main_soclinux_reset_counter[3]_i_1_n_TMR_0_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3_TMR_0/O
                         net (fo=9, routed)           1.623    11.086    clk200_clk_TMR_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_0/C
                         clock pessimism              0.147    11.233    
                         clock uncertainty           -0.061    11.172    
    SLICE_X147Y160       FDSE (Setup_fdse_C_CE)      -0.205    10.967    main_soclinux_reset_counter_reg[2]_TMR_0
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[3]_TMR_2/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]_TMR_0/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.897ns (30.059%)  route 2.087ns (69.941%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 11.086 - 5.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3_TMR_2/O
                         net (fo=7, routed)           1.741     6.442    clk200_clk_TMR_2
    SLICE_X146Y159       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y159       FDSE (Prop_fdse_C_Q)         0.478     6.920 r  main_soclinux_reset_counter_reg[3]_TMR_2/Q
                         net (fo=3, routed)           0.786     7.705    main_soclinux_reset_counter[3]_TMR_2
    SLICE_X146Y158       LUT3 (Prop_lut3_I2_O)        0.295     8.000 r  main_soclinux_reset_counter_3__TMR_VOTER_0/O
                         net (fo=3, routed)           0.733     8.733    main_soclinux_reset_counter_3__TMR_VOTER_0
    SLICE_X147Y160       LUT4 (Prop_lut4_I3_O)        0.124     8.857 r  main_soclinux_reset_counter[3]_i_1_TMR_0/O
                         net (fo=4, routed)           0.569     9.426    main_soclinux_reset_counter[3]_i_1_n_TMR_0_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3_TMR_0/O
                         net (fo=9, routed)           1.623    11.086    clk200_clk_TMR_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_0/C
                         clock pessimism              0.147    11.233    
                         clock uncertainty           -0.061    11.172    
    SLICE_X147Y160       FDSE (Setup_fdse_C_CE)      -0.205    10.967    main_soclinux_reset_counter_reg[3]_TMR_0
  -------------------------------------------------------------------
                         required time                         10.967    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[0]_TMR_1/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]_TMR_2/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.839ns (27.920%)  route 2.166ns (72.080%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 11.086 - 5.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3_TMR_1/O
                         net (fo=7, routed)           1.741     6.442    clk200_clk_TMR_1
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y159       FDSE (Prop_fdse_C_Q)         0.419     6.861 r  main_soclinux_reset_counter_reg[0]_TMR_1/Q
                         net (fo=3, routed)           0.783     7.644    main_soclinux_reset_counter[0]_TMR_1
    SLICE_X148Y160       LUT3 (Prop_lut3_I1_O)        0.296     7.940 f  main_soclinux_reset_counter_0__TMR_VOTER_2/O
                         net (fo=6, routed)           0.842     8.782    main_soclinux_reset_counter0[0]_TMR_2
    SLICE_X146Y160       LUT4 (Prop_lut4_I1_O)        0.124     8.906 r  main_soclinux_reset_counter[3]_i_1_TMR_2/O
                         net (fo=4, routed)           0.541     9.447    main_soclinux_reset_counter[3]_i_1_n_TMR_2_0
    SLICE_X146Y159       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3_TMR_2/O
                         net (fo=7, routed)           1.623    11.086    clk200_clk_TMR_2
    SLICE_X146Y159       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_2/C
                         clock pessimism              0.147    11.233    
                         clock uncertainty           -0.061    11.172    
    SLICE_X146Y159       FDSE (Setup_fdse_C_CE)      -0.169    11.003    main_soclinux_reset_counter_reg[1]_TMR_2
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 main_soclinux_reset_counter_reg[0]_TMR_1/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]_TMR_2/CE
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_soclinux_clkout3 rise@5.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.839ns (27.920%)  route 2.166ns (72.080%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.086ns = ( 11.086 - 5.000 ) 
    Source Clock Delay      (SCD):    6.442ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.808     4.605    main_soclinux_clkout3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_3_TMR_1/O
                         net (fo=7, routed)           1.741     6.442    clk200_clk_TMR_1
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y159       FDSE (Prop_fdse_C_Q)         0.419     6.861 r  main_soclinux_reset_counter_reg[0]_TMR_1/Q
                         net (fo=3, routed)           0.783     7.644    main_soclinux_reset_counter[0]_TMR_1
    SLICE_X148Y160       LUT3 (Prop_lut3_I1_O)        0.296     7.940 f  main_soclinux_reset_counter_0__TMR_VOTER_2/O
                         net (fo=6, routed)           0.842     8.782    main_soclinux_reset_counter0[0]_TMR_2
    SLICE_X146Y160       LUT4 (Prop_lut4_I1_O)        0.124     8.906 r  main_soclinux_reset_counter[3]_i_1_TMR_2/O
                         net (fo=4, routed)           0.541     9.447    main_soclinux_reset_counter[3]_i_1_n_TMR_2_0
    SLICE_X146Y159       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.650 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           1.723     9.373    main_soclinux_clkout3
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.091     9.464 r  BUFG_3_TMR_2/O
                         net (fo=7, routed)           1.623    11.086    clk200_clk_TMR_2
    SLICE_X146Y159       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_2/C
                         clock pessimism              0.147    11.233    
                         clock uncertainty           -0.061    11.172    
    SLICE_X146Y159       FDSE (Setup_fdse_C_CE)      -0.169    11.003    main_soclinux_reset_counter_reg[2]_TMR_2
  -------------------------------------------------------------------
                         required time                         11.003    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  1.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_ic_reset_reg_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.231ns (48.380%)  route 0.246ns (51.620%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3_TMR_0/O
                         net (fo=9, routed)           0.616     1.906    clk200_clk_TMR_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y160       FDSE (Prop_fdse_C_Q)         0.141     2.047 r  main_soclinux_reset_counter_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.118     2.164    main_soclinux_reset_counter[1]_TMR_0
    SLICE_X145Y159       LUT3 (Prop_lut3_I0_O)        0.045     2.209 r  main_soclinux_reset_counter_1__TMR_VOTER_1/O
                         net (fo=5, routed)           0.129     2.338    main_soclinux_reset_counter_1__TMR_VOTER_1
    SLICE_X147Y159       LUT6 (Prop_lut6_I0_O)        0.045     2.383 r  main_soclinux_ic_reset_i_1_TMR_1/O
                         net (fo=1, routed)           0.000     2.383    main_soclinux_ic_reset_i_1_n_0_TMR_1
    SLICE_X147Y159       FDRE                                         r  main_soclinux_ic_reset_reg_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3_TMR_1/O
                         net (fo=7, routed)           0.888     2.460    clk200_clk_TMR_1
    SLICE_X147Y159       FDRE                                         r  main_soclinux_ic_reset_reg_TMR_1/C
                         clock pessimism             -0.231     2.229    
    SLICE_X147Y159       FDRE (Hold_fdre_C_D)         0.091     2.320    main_soclinux_ic_reset_reg_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]_TMR_1/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.226ns (40.625%)  route 0.330ns (59.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3_TMR_0/O
                         net (fo=9, routed)           0.616     1.906    clk200_clk_TMR_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y160       FDSE (Prop_fdse_C_Q)         0.128     2.034 f  main_soclinux_reset_counter_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.134     2.168    main_soclinux_reset_counter[0]_TMR_0
    SLICE_X148Y160       LUT3 (Prop_lut3_I0_O)        0.098     2.266 r  main_soclinux_reset_counter_0__TMR_VOTER_1/O
                         net (fo=6, routed)           0.196     2.462    main_soclinux_reset_counter0[0]_TMR_1
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3_TMR_1/O
                         net (fo=7, routed)           0.888     2.460    clk200_clk_TMR_1
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_1/C
                         clock pessimism             -0.231     2.229    
    SLICE_X145Y159       FDSE (Hold_fdse_C_D)         0.071     2.300    main_soclinux_reset_counter_reg[0]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[0]_TMR_2/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.226ns (41.408%)  route 0.320ns (58.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3_TMR_0/O
                         net (fo=9, routed)           0.616     1.906    clk200_clk_TMR_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y160       FDSE (Prop_fdse_C_Q)         0.128     2.034 f  main_soclinux_reset_counter_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.132     2.166    main_soclinux_reset_counter[0]_TMR_0
    SLICE_X148Y160       LUT3 (Prop_lut3_I0_O)        0.098     2.264 r  main_soclinux_reset_counter_0__TMR_VOTER_2/O
                         net (fo=6, routed)           0.188     2.452    main_soclinux_reset_counter0[0]_TMR_2
    SLICE_X148Y159       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3_TMR_2/O
                         net (fo=7, routed)           0.888     2.460    clk200_clk_TMR_2
    SLICE_X148Y159       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_2/C
                         clock pessimism             -0.231     2.229    
    SLICE_X148Y159       FDSE (Hold_fdse_C_D)         0.059     2.288    main_soclinux_reset_counter_reg[0]_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[3]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]_TMR_1/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.275ns (46.080%)  route 0.322ns (53.920%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3_TMR_0/O
                         net (fo=9, routed)           0.616     1.906    clk200_clk_TMR_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y160       FDSE (Prop_fdse_C_Q)         0.128     2.034 r  main_soclinux_reset_counter_reg[3]_TMR_0/Q
                         net (fo=3, routed)           0.185     2.218    main_soclinux_reset_counter[3]_TMR_0
    SLICE_X146Y158       LUT3 (Prop_lut3_I0_O)        0.099     2.317 r  main_soclinux_reset_counter_3__TMR_VOTER_1/O
                         net (fo=3, routed)           0.137     2.455    main_soclinux_reset_counter_3__TMR_VOTER_1
    SLICE_X145Y159       LUT4 (Prop_lut4_I3_O)        0.048     2.503 r  main_soclinux_reset_counter[3]_i_2_TMR_1/O
                         net (fo=1, routed)           0.000     2.503    main_soclinux_reset_counter[3]_i_2_n_TMR_1_0
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3_TMR_1/O
                         net (fo=7, routed)           0.888     2.460    clk200_clk_TMR_1
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_1/C
                         clock pessimism             -0.231     2.229    
    SLICE_X145Y159       FDSE (Hold_fdse_C_D)         0.107     2.336    main_soclinux_reset_counter_reg[3]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.503    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 main_soclinux_ic_reset_reg_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_ic_reset_reg_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.254ns (41.621%)  route 0.356ns (58.379%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3_TMR_0/O
                         net (fo=9, routed)           0.616     1.906    clk200_clk_TMR_0
    SLICE_X148Y160       FDRE                                         r  main_soclinux_ic_reset_reg_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y160       FDRE (Prop_fdre_C_Q)         0.164     2.070 r  main_soclinux_ic_reset_reg_TMR_0/Q
                         net (fo=3, routed)           0.196     2.266    main_soclinux_ic_reset_TMR_0
    SLICE_X146Y160       LUT3 (Prop_lut3_I0_O)        0.045     2.311 r  main_soclinux_ic_reset_TMR_VOTER_2/O
                         net (fo=1, routed)           0.160     2.471    main_soclinux_ic_reset_TMR_VOTER_2
    SLICE_X146Y160       LUT6 (Prop_lut6_I4_O)        0.045     2.516 r  main_soclinux_ic_reset_i_1_TMR_2/O
                         net (fo=1, routed)           0.000     2.516    main_soclinux_ic_reset_i_1_n_0_TMR_2
    SLICE_X146Y160       FDRE                                         r  main_soclinux_ic_reset_reg_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3_TMR_2/O
                         net (fo=7, routed)           0.887     2.459    clk200_clk_TMR_2
    SLICE_X146Y160       FDRE                                         r  main_soclinux_ic_reset_reg_TMR_2/C
                         clock pessimism             -0.231     2.228    
    SLICE_X146Y160       FDRE (Hold_fdre_C_D)         0.120     2.348    main_soclinux_ic_reset_reg_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[2]_TMR_1/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_ic_reset_reg_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.231ns (37.219%)  route 0.390ns (62.781%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3_TMR_1/O
                         net (fo=7, routed)           0.617     1.907    clk200_clk_TMR_1
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y159       FDSE (Prop_fdse_C_Q)         0.141     2.048 r  main_soclinux_reset_counter_reg[2]_TMR_1/Q
                         net (fo=3, routed)           0.179     2.227    main_soclinux_reset_counter[2]_TMR_1
    SLICE_X147Y159       LUT3 (Prop_lut3_I1_O)        0.045     2.272 r  main_soclinux_reset_counter_2__TMR_VOTER_0/O
                         net (fo=4, routed)           0.210     2.482    main_soclinux_reset_counter_2__TMR_VOTER_0
    SLICE_X148Y160       LUT6 (Prop_lut6_I2_O)        0.045     2.527 r  main_soclinux_ic_reset_i_1_TMR_0/O
                         net (fo=1, routed)           0.000     2.527    main_soclinux_ic_reset_i_1_n_0_TMR_0
    SLICE_X148Y160       FDRE                                         r  main_soclinux_ic_reset_reg_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3_TMR_0/O
                         net (fo=9, routed)           0.887     2.459    clk200_clk_TMR_0
    SLICE_X148Y160       FDRE                                         r  main_soclinux_ic_reset_reg_TMR_0/C
                         clock pessimism             -0.231     2.228    
    SLICE_X148Y160       FDRE (Hold_fdre_C_D)         0.120     2.348    main_soclinux_ic_reset_reg_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]_TMR_1/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.231ns (38.345%)  route 0.371ns (61.655%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3_TMR_0/O
                         net (fo=9, routed)           0.616     1.906    clk200_clk_TMR_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y160       FDSE (Prop_fdse_C_Q)         0.141     2.047 r  main_soclinux_reset_counter_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.118     2.164    main_soclinux_reset_counter[1]_TMR_0
    SLICE_X145Y159       LUT3 (Prop_lut3_I0_O)        0.045     2.209 r  main_soclinux_reset_counter_1__TMR_VOTER_1/O
                         net (fo=5, routed)           0.254     2.463    main_soclinux_reset_counter_1__TMR_VOTER_1
    SLICE_X145Y159       LUT2 (Prop_lut2_I1_O)        0.045     2.508 r  main_soclinux_reset_counter[1]_i_1_TMR_1/O
                         net (fo=1, routed)           0.000     2.508    main_soclinux_reset_counter[1]_i_1_n_TMR_1_0
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3_TMR_1/O
                         net (fo=7, routed)           0.888     2.460    clk200_clk_TMR_1
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_1/C
                         clock pessimism             -0.231     2.229    
    SLICE_X145Y159       FDSE (Hold_fdse_C_D)         0.092     2.321    main_soclinux_reset_counter_reg[1]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[2]_TMR_1/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.231ns (38.281%)  route 0.372ns (61.719%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3_TMR_0/O
                         net (fo=9, routed)           0.616     1.906    clk200_clk_TMR_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y160       FDSE (Prop_fdse_C_Q)         0.141     2.047 r  main_soclinux_reset_counter_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.118     2.164    main_soclinux_reset_counter[1]_TMR_0
    SLICE_X145Y159       LUT3 (Prop_lut3_I0_O)        0.045     2.209 r  main_soclinux_reset_counter_1__TMR_VOTER_1/O
                         net (fo=5, routed)           0.255     2.464    main_soclinux_reset_counter_1__TMR_VOTER_1
    SLICE_X145Y159       LUT3 (Prop_lut3_I0_O)        0.045     2.509 r  main_soclinux_reset_counter[2]_i_1_TMR_1/O
                         net (fo=1, routed)           0.000     2.509    main_soclinux_reset_counter[2]_i_1_n_TMR_1_0
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3_TMR_1/O
                         net (fo=7, routed)           0.888     2.460    clk200_clk_TMR_1
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_1/C
                         clock pessimism             -0.231     2.229    
    SLICE_X145Y159       FDSE (Hold_fdse_C_D)         0.091     2.320    main_soclinux_reset_counter_reg[2]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[2]_TMR_0/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[3]_TMR_2/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.229ns (34.860%)  route 0.428ns (65.140%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3_TMR_0/O
                         net (fo=9, routed)           0.616     1.906    clk200_clk_TMR_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[2]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y160       FDSE (Prop_fdse_C_Q)         0.141     2.047 r  main_soclinux_reset_counter_reg[2]_TMR_0/Q
                         net (fo=3, routed)           0.187     2.234    main_soclinux_reset_counter[2]_TMR_0
    SLICE_X147Y159       LUT3 (Prop_lut3_I0_O)        0.045     2.279 r  main_soclinux_reset_counter_2__TMR_VOTER_2/O
                         net (fo=4, routed)           0.241     2.520    main_soclinux_reset_counter_2__TMR_VOTER_2
    SLICE_X146Y159       LUT4 (Prop_lut4_I0_O)        0.043     2.563 r  main_soclinux_reset_counter[3]_i_2_TMR_2/O
                         net (fo=1, routed)           0.000     2.563    main_soclinux_reset_counter[3]_i_2_n_TMR_2_0
    SLICE_X146Y159       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3_TMR_2/O
                         net (fo=7, routed)           0.888     2.460    clk200_clk_TMR_2
    SLICE_X146Y159       FDSE                                         r  main_soclinux_reset_counter_reg[3]_TMR_2/C
                         clock pessimism             -0.231     2.229    
    SLICE_X146Y159       FDSE (Hold_fdse_C_D)         0.131     2.360    main_soclinux_reset_counter_reg[3]_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.563    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 main_soclinux_reset_counter_reg[0]_TMR_1/C
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_soclinux_reset_counter_reg[1]_TMR_0/D
                            (rising edge-triggered cell FDSE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout3 rise@0.000ns - main_soclinux_clkout3 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.271ns (43.183%)  route 0.357ns (56.817%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_3_TMR_1/O
                         net (fo=7, routed)           0.617     1.907    clk200_clk_TMR_1
    SLICE_X145Y159       FDSE                                         r  main_soclinux_reset_counter_reg[0]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y159       FDSE (Prop_fdse_C_Q)         0.128     2.035 f  main_soclinux_reset_counter_reg[0]_TMR_1/Q
                         net (fo=3, routed)           0.174     2.209    main_soclinux_reset_counter[0]_TMR_1
    SLICE_X148Y160       LUT3 (Prop_lut3_I1_O)        0.098     2.307 r  main_soclinux_reset_counter_0__TMR_VOTER_0/O
                         net (fo=6, routed)           0.182     2.489    main_soclinux_reset_counter0[0]_TMR_0
    SLICE_X147Y160       LUT2 (Prop_lut2_I0_O)        0.045     2.534 r  main_soclinux_reset_counter[1]_i_1_TMR_0/O
                         net (fo=1, routed)           0.000     2.534    main_soclinux_reset_counter[1]_i_1_n_TMR_0_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_3_TMR_0/O
                         net (fo=9, routed)           0.887     2.459    clk200_clk_TMR_0
    SLICE_X147Y160       FDSE                                         r  main_soclinux_reset_counter_reg[1]_TMR_0/C
                         clock pessimism             -0.231     2.228    
    SLICE_X147Y160       FDSE (Hold_fdse_C_D)         0.092     2.320    main_soclinux_reset_counter_reg[1]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV_1/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y4    BUFG_3_TMR_0/I
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y13   BUFG_3_TMR_1/I
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y14   BUFG_3_TMR_2/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X152Y156   FDPE_6_TMR_0/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X151Y157   FDPE_6_TMR_1/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X148Y157   FDPE_6_TMR_2/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X152Y156   FDPE_7_TMR_0/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT3
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X152Y156   FDPE_6_TMR_0/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X152Y156   FDPE_7_TMR_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X148Y160   main_soclinux_ic_reset_reg_TMR_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X146Y160   main_soclinux_ic_reset_reg_TMR_2/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X147Y160   main_soclinux_reset_counter_reg[0]_TMR_0/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X147Y160   main_soclinux_reset_counter_reg[1]_TMR_0/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X147Y160   main_soclinux_reset_counter_reg[2]_TMR_0/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X147Y160   main_soclinux_reset_counter_reg[3]_TMR_0/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X151Y157   FDPE_6_TMR_1/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X151Y157   FDPE_6_TMR_1/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X152Y156   FDPE_6_TMR_0/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X152Y156   FDPE_7_TMR_0/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X151Y157   FDPE_6_TMR_1/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X148Y157   FDPE_6_TMR_2/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X151Y157   FDPE_7_TMR_1/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X148Y157   FDPE_7_TMR_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X148Y160   main_soclinux_ic_reset_reg_TMR_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X147Y159   main_soclinux_ic_reset_reg_TMR_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X146Y160   main_soclinux_ic_reset_reg_TMR_2/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X147Y160   main_soclinux_reset_counter_reg[0]_TMR_0/C



---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout4
  To Clock:  main_soclinux_clkout4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_soclinux_clkout4
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV_1/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15   BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  MMCME2_ADV/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT4
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  MMCME2_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_ADV_1/CLKOUT4
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_clk0
  To Clock:  s7hdmioutclocking_mmcm_clk0

Setup :          569  Failing Endpoints,  Worst Slack       -5.058ns,  Total Violation     -943.796ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.058ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            timinggenerator_hcounter_reg[0]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (s7hdmioutclocking_mmcm_clk0 rise@6.667ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        11.049ns  (logic 1.670ns (15.115%)  route 9.379ns (84.885%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.608ns = ( 16.274 - 6.667 ) 
    Source Clock Delay      (SCD):    10.152ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         1.662    10.152    pix_clk_TMR_0
    SLICE_X94Y115        FDRE                                         r  memadr_14_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y115        FDRE (Prop_fdre_C_Q)         0.518    10.670 r  memadr_14_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.515    11.185    memadr_14_TMR_0
    SLICE_X100Y113       LUT3 (Prop_lut3_I0_O)        0.124    11.309 r  memadr_14_TMR_VOTER_2/O
                         net (fo=162, routed)         2.525    13.834    storage_18_reg_0_1_36_41_TMR_2/ADDRA0
    SLICE_X116Y107       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    13.958 r  storage_18_reg_0_1_36_41_TMR_2/RAMA_D1/O
                         net (fo=1, routed)           2.100    16.058    timinggenerator_sink_payload_hscan[1]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.124    16.182 r  timinggenerator_vcounter[0]_i_14_TMR_2/O
                         net (fo=1, routed)           0.000    16.182    timinggenerator_vcounter[0]_i_14_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.714 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    18.183    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    18.307 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    19.758    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    19.882 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.319    21.200    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y108       FDRE                                         r  timinggenerator_hcounter_reg[0]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.071 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.233    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.316 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    11.039    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.130 r  BUFG_4/O
                         net (fo=1, routed)           1.643    12.774    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.857 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    14.617    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    14.708 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.566    16.274    pix_clk_TMR_2
    SLICE_X118Y108       FDRE                                         r  timinggenerator_hcounter_reg[0]_TMR_2/C
                         clock pessimism              0.360    16.634    
                         clock uncertainty           -0.063    16.571    
    SLICE_X118Y108       FDRE (Setup_fdre_C_R)       -0.429    16.142    timinggenerator_hcounter_reg[0]_TMR_2
  -------------------------------------------------------------------
                         required time                         16.142    
                         arrival time                         -21.200    
  -------------------------------------------------------------------
                         slack                                 -5.058    

Slack (VIOLATED) :        -5.058ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            timinggenerator_hcounter_reg[1]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (s7hdmioutclocking_mmcm_clk0 rise@6.667ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        11.049ns  (logic 1.670ns (15.115%)  route 9.379ns (84.885%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.608ns = ( 16.274 - 6.667 ) 
    Source Clock Delay      (SCD):    10.152ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         1.662    10.152    pix_clk_TMR_0
    SLICE_X94Y115        FDRE                                         r  memadr_14_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y115        FDRE (Prop_fdre_C_Q)         0.518    10.670 r  memadr_14_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.515    11.185    memadr_14_TMR_0
    SLICE_X100Y113       LUT3 (Prop_lut3_I0_O)        0.124    11.309 r  memadr_14_TMR_VOTER_2/O
                         net (fo=162, routed)         2.525    13.834    storage_18_reg_0_1_36_41_TMR_2/ADDRA0
    SLICE_X116Y107       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    13.958 r  storage_18_reg_0_1_36_41_TMR_2/RAMA_D1/O
                         net (fo=1, routed)           2.100    16.058    timinggenerator_sink_payload_hscan[1]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.124    16.182 r  timinggenerator_vcounter[0]_i_14_TMR_2/O
                         net (fo=1, routed)           0.000    16.182    timinggenerator_vcounter[0]_i_14_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.714 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    18.183    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    18.307 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    19.758    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    19.882 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.319    21.200    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y108       FDRE                                         r  timinggenerator_hcounter_reg[1]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.071 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.233    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.316 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    11.039    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.130 r  BUFG_4/O
                         net (fo=1, routed)           1.643    12.774    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.857 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    14.617    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    14.708 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.566    16.274    pix_clk_TMR_2
    SLICE_X118Y108       FDRE                                         r  timinggenerator_hcounter_reg[1]_TMR_2/C
                         clock pessimism              0.360    16.634    
                         clock uncertainty           -0.063    16.571    
    SLICE_X118Y108       FDRE (Setup_fdre_C_R)       -0.429    16.142    timinggenerator_hcounter_reg[1]_TMR_2
  -------------------------------------------------------------------
                         required time                         16.142    
                         arrival time                         -21.200    
  -------------------------------------------------------------------
                         slack                                 -5.058    

Slack (VIOLATED) :        -5.058ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            timinggenerator_hcounter_reg[2]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (s7hdmioutclocking_mmcm_clk0 rise@6.667ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        11.049ns  (logic 1.670ns (15.115%)  route 9.379ns (84.885%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.608ns = ( 16.274 - 6.667 ) 
    Source Clock Delay      (SCD):    10.152ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         1.662    10.152    pix_clk_TMR_0
    SLICE_X94Y115        FDRE                                         r  memadr_14_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y115        FDRE (Prop_fdre_C_Q)         0.518    10.670 r  memadr_14_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.515    11.185    memadr_14_TMR_0
    SLICE_X100Y113       LUT3 (Prop_lut3_I0_O)        0.124    11.309 r  memadr_14_TMR_VOTER_2/O
                         net (fo=162, routed)         2.525    13.834    storage_18_reg_0_1_36_41_TMR_2/ADDRA0
    SLICE_X116Y107       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    13.958 r  storage_18_reg_0_1_36_41_TMR_2/RAMA_D1/O
                         net (fo=1, routed)           2.100    16.058    timinggenerator_sink_payload_hscan[1]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.124    16.182 r  timinggenerator_vcounter[0]_i_14_TMR_2/O
                         net (fo=1, routed)           0.000    16.182    timinggenerator_vcounter[0]_i_14_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.714 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    18.183    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    18.307 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    19.758    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    19.882 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.319    21.200    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y108       FDRE                                         r  timinggenerator_hcounter_reg[2]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.071 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.233    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.316 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    11.039    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.130 r  BUFG_4/O
                         net (fo=1, routed)           1.643    12.774    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.857 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    14.617    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    14.708 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.566    16.274    pix_clk_TMR_2
    SLICE_X118Y108       FDRE                                         r  timinggenerator_hcounter_reg[2]_TMR_2/C
                         clock pessimism              0.360    16.634    
                         clock uncertainty           -0.063    16.571    
    SLICE_X118Y108       FDRE (Setup_fdre_C_R)       -0.429    16.142    timinggenerator_hcounter_reg[2]_TMR_2
  -------------------------------------------------------------------
                         required time                         16.142    
                         arrival time                         -21.200    
  -------------------------------------------------------------------
                         slack                                 -5.058    

Slack (VIOLATED) :        -5.058ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            timinggenerator_hcounter_reg[3]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (s7hdmioutclocking_mmcm_clk0 rise@6.667ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        11.049ns  (logic 1.670ns (15.115%)  route 9.379ns (84.885%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.608ns = ( 16.274 - 6.667 ) 
    Source Clock Delay      (SCD):    10.152ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         1.662    10.152    pix_clk_TMR_0
    SLICE_X94Y115        FDRE                                         r  memadr_14_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y115        FDRE (Prop_fdre_C_Q)         0.518    10.670 r  memadr_14_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.515    11.185    memadr_14_TMR_0
    SLICE_X100Y113       LUT3 (Prop_lut3_I0_O)        0.124    11.309 r  memadr_14_TMR_VOTER_2/O
                         net (fo=162, routed)         2.525    13.834    storage_18_reg_0_1_36_41_TMR_2/ADDRA0
    SLICE_X116Y107       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    13.958 r  storage_18_reg_0_1_36_41_TMR_2/RAMA_D1/O
                         net (fo=1, routed)           2.100    16.058    timinggenerator_sink_payload_hscan[1]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.124    16.182 r  timinggenerator_vcounter[0]_i_14_TMR_2/O
                         net (fo=1, routed)           0.000    16.182    timinggenerator_vcounter[0]_i_14_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.714 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    18.183    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    18.307 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    19.758    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    19.882 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.319    21.200    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y108       FDRE                                         r  timinggenerator_hcounter_reg[3]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.071 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.233    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.316 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    11.039    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.130 r  BUFG_4/O
                         net (fo=1, routed)           1.643    12.774    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.857 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    14.617    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    14.708 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.566    16.274    pix_clk_TMR_2
    SLICE_X118Y108       FDRE                                         r  timinggenerator_hcounter_reg[3]_TMR_2/C
                         clock pessimism              0.360    16.634    
                         clock uncertainty           -0.063    16.571    
    SLICE_X118Y108       FDRE (Setup_fdre_C_R)       -0.429    16.142    timinggenerator_hcounter_reg[3]_TMR_2
  -------------------------------------------------------------------
                         required time                         16.142    
                         arrival time                         -21.200    
  -------------------------------------------------------------------
                         slack                                 -5.058    

Slack (VIOLATED) :        -5.037ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            timinggenerator_hcounter_reg[4]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (s7hdmioutclocking_mmcm_clk0 rise@6.667ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 1.670ns (15.146%)  route 9.356ns (84.854%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.607ns = ( 16.273 - 6.667 ) 
    Source Clock Delay      (SCD):    10.152ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         1.662    10.152    pix_clk_TMR_0
    SLICE_X94Y115        FDRE                                         r  memadr_14_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y115        FDRE (Prop_fdre_C_Q)         0.518    10.670 r  memadr_14_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.515    11.185    memadr_14_TMR_0
    SLICE_X100Y113       LUT3 (Prop_lut3_I0_O)        0.124    11.309 r  memadr_14_TMR_VOTER_2/O
                         net (fo=162, routed)         2.525    13.834    storage_18_reg_0_1_36_41_TMR_2/ADDRA0
    SLICE_X116Y107       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    13.958 r  storage_18_reg_0_1_36_41_TMR_2/RAMA_D1/O
                         net (fo=1, routed)           2.100    16.058    timinggenerator_sink_payload_hscan[1]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.124    16.182 r  timinggenerator_vcounter[0]_i_14_TMR_2/O
                         net (fo=1, routed)           0.000    16.182    timinggenerator_vcounter[0]_i_14_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.714 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    18.183    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    18.307 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    19.758    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    19.882 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.296    21.178    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y109       FDRE                                         r  timinggenerator_hcounter_reg[4]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.071 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.233    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.316 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    11.039    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.130 r  BUFG_4/O
                         net (fo=1, routed)           1.643    12.774    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.857 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    14.617    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    14.708 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.565    16.273    pix_clk_TMR_2
    SLICE_X118Y109       FDRE                                         r  timinggenerator_hcounter_reg[4]_TMR_2/C
                         clock pessimism              0.360    16.633    
                         clock uncertainty           -0.063    16.570    
    SLICE_X118Y109       FDRE (Setup_fdre_C_R)       -0.429    16.141    timinggenerator_hcounter_reg[4]_TMR_2
  -------------------------------------------------------------------
                         required time                         16.141    
                         arrival time                         -21.178    
  -------------------------------------------------------------------
                         slack                                 -5.037    

Slack (VIOLATED) :        -5.037ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            timinggenerator_hcounter_reg[5]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (s7hdmioutclocking_mmcm_clk0 rise@6.667ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 1.670ns (15.146%)  route 9.356ns (84.854%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.607ns = ( 16.273 - 6.667 ) 
    Source Clock Delay      (SCD):    10.152ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         1.662    10.152    pix_clk_TMR_0
    SLICE_X94Y115        FDRE                                         r  memadr_14_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y115        FDRE (Prop_fdre_C_Q)         0.518    10.670 r  memadr_14_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.515    11.185    memadr_14_TMR_0
    SLICE_X100Y113       LUT3 (Prop_lut3_I0_O)        0.124    11.309 r  memadr_14_TMR_VOTER_2/O
                         net (fo=162, routed)         2.525    13.834    storage_18_reg_0_1_36_41_TMR_2/ADDRA0
    SLICE_X116Y107       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    13.958 r  storage_18_reg_0_1_36_41_TMR_2/RAMA_D1/O
                         net (fo=1, routed)           2.100    16.058    timinggenerator_sink_payload_hscan[1]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.124    16.182 r  timinggenerator_vcounter[0]_i_14_TMR_2/O
                         net (fo=1, routed)           0.000    16.182    timinggenerator_vcounter[0]_i_14_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.714 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    18.183    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    18.307 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    19.758    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    19.882 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.296    21.178    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y109       FDRE                                         r  timinggenerator_hcounter_reg[5]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.071 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.233    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.316 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    11.039    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.130 r  BUFG_4/O
                         net (fo=1, routed)           1.643    12.774    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.857 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    14.617    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    14.708 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.565    16.273    pix_clk_TMR_2
    SLICE_X118Y109       FDRE                                         r  timinggenerator_hcounter_reg[5]_TMR_2/C
                         clock pessimism              0.360    16.633    
                         clock uncertainty           -0.063    16.570    
    SLICE_X118Y109       FDRE (Setup_fdre_C_R)       -0.429    16.141    timinggenerator_hcounter_reg[5]_TMR_2
  -------------------------------------------------------------------
                         required time                         16.141    
                         arrival time                         -21.178    
  -------------------------------------------------------------------
                         slack                                 -5.037    

Slack (VIOLATED) :        -5.037ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            timinggenerator_hcounter_reg[6]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (s7hdmioutclocking_mmcm_clk0 rise@6.667ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 1.670ns (15.146%)  route 9.356ns (84.854%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.607ns = ( 16.273 - 6.667 ) 
    Source Clock Delay      (SCD):    10.152ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         1.662    10.152    pix_clk_TMR_0
    SLICE_X94Y115        FDRE                                         r  memadr_14_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y115        FDRE (Prop_fdre_C_Q)         0.518    10.670 r  memadr_14_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.515    11.185    memadr_14_TMR_0
    SLICE_X100Y113       LUT3 (Prop_lut3_I0_O)        0.124    11.309 r  memadr_14_TMR_VOTER_2/O
                         net (fo=162, routed)         2.525    13.834    storage_18_reg_0_1_36_41_TMR_2/ADDRA0
    SLICE_X116Y107       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    13.958 r  storage_18_reg_0_1_36_41_TMR_2/RAMA_D1/O
                         net (fo=1, routed)           2.100    16.058    timinggenerator_sink_payload_hscan[1]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.124    16.182 r  timinggenerator_vcounter[0]_i_14_TMR_2/O
                         net (fo=1, routed)           0.000    16.182    timinggenerator_vcounter[0]_i_14_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.714 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    18.183    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    18.307 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    19.758    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    19.882 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.296    21.178    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y109       FDRE                                         r  timinggenerator_hcounter_reg[6]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.071 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.233    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.316 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    11.039    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.130 r  BUFG_4/O
                         net (fo=1, routed)           1.643    12.774    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.857 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    14.617    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    14.708 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.565    16.273    pix_clk_TMR_2
    SLICE_X118Y109       FDRE                                         r  timinggenerator_hcounter_reg[6]_TMR_2/C
                         clock pessimism              0.360    16.633    
                         clock uncertainty           -0.063    16.570    
    SLICE_X118Y109       FDRE (Setup_fdre_C_R)       -0.429    16.141    timinggenerator_hcounter_reg[6]_TMR_2
  -------------------------------------------------------------------
                         required time                         16.141    
                         arrival time                         -21.178    
  -------------------------------------------------------------------
                         slack                                 -5.037    

Slack (VIOLATED) :        -5.037ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            timinggenerator_hcounter_reg[7]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (s7hdmioutclocking_mmcm_clk0 rise@6.667ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 1.670ns (15.146%)  route 9.356ns (84.854%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.607ns = ( 16.273 - 6.667 ) 
    Source Clock Delay      (SCD):    10.152ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         1.662    10.152    pix_clk_TMR_0
    SLICE_X94Y115        FDRE                                         r  memadr_14_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y115        FDRE (Prop_fdre_C_Q)         0.518    10.670 r  memadr_14_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.515    11.185    memadr_14_TMR_0
    SLICE_X100Y113       LUT3 (Prop_lut3_I0_O)        0.124    11.309 r  memadr_14_TMR_VOTER_2/O
                         net (fo=162, routed)         2.525    13.834    storage_18_reg_0_1_36_41_TMR_2/ADDRA0
    SLICE_X116Y107       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    13.958 r  storage_18_reg_0_1_36_41_TMR_2/RAMA_D1/O
                         net (fo=1, routed)           2.100    16.058    timinggenerator_sink_payload_hscan[1]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.124    16.182 r  timinggenerator_vcounter[0]_i_14_TMR_2/O
                         net (fo=1, routed)           0.000    16.182    timinggenerator_vcounter[0]_i_14_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.714 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    18.183    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    18.307 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    19.758    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    19.882 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.296    21.178    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y109       FDRE                                         r  timinggenerator_hcounter_reg[7]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.071 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.233    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.316 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    11.039    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.130 r  BUFG_4/O
                         net (fo=1, routed)           1.643    12.774    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.857 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    14.617    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    14.708 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.565    16.273    pix_clk_TMR_2
    SLICE_X118Y109       FDRE                                         r  timinggenerator_hcounter_reg[7]_TMR_2/C
                         clock pessimism              0.360    16.633    
                         clock uncertainty           -0.063    16.570    
    SLICE_X118Y109       FDRE (Setup_fdre_C_R)       -0.429    16.141    timinggenerator_hcounter_reg[7]_TMR_2
  -------------------------------------------------------------------
                         required time                         16.141    
                         arrival time                         -21.178    
  -------------------------------------------------------------------
                         slack                                 -5.037    

Slack (VIOLATED) :        -4.914ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            timinggenerator_hcounter_reg[10]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (s7hdmioutclocking_mmcm_clk0 rise@6.667ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.670ns (15.316%)  route 9.233ns (84.684%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.607ns = ( 16.273 - 6.667 ) 
    Source Clock Delay      (SCD):    10.152ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         1.662    10.152    pix_clk_TMR_0
    SLICE_X94Y115        FDRE                                         r  memadr_14_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y115        FDRE (Prop_fdre_C_Q)         0.518    10.670 r  memadr_14_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.515    11.185    memadr_14_TMR_0
    SLICE_X100Y113       LUT3 (Prop_lut3_I0_O)        0.124    11.309 r  memadr_14_TMR_VOTER_2/O
                         net (fo=162, routed)         2.525    13.834    storage_18_reg_0_1_36_41_TMR_2/ADDRA0
    SLICE_X116Y107       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    13.958 r  storage_18_reg_0_1_36_41_TMR_2/RAMA_D1/O
                         net (fo=1, routed)           2.100    16.058    timinggenerator_sink_payload_hscan[1]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.124    16.182 r  timinggenerator_vcounter[0]_i_14_TMR_2/O
                         net (fo=1, routed)           0.000    16.182    timinggenerator_vcounter[0]_i_14_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.714 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    18.183    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    18.307 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    19.758    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    19.882 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.174    21.055    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y110       FDRE                                         r  timinggenerator_hcounter_reg[10]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.071 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.233    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.316 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    11.039    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.130 r  BUFG_4/O
                         net (fo=1, routed)           1.643    12.774    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.857 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    14.617    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    14.708 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.565    16.273    pix_clk_TMR_2
    SLICE_X118Y110       FDRE                                         r  timinggenerator_hcounter_reg[10]_TMR_2/C
                         clock pessimism              0.360    16.633    
                         clock uncertainty           -0.063    16.570    
    SLICE_X118Y110       FDRE (Setup_fdre_C_R)       -0.429    16.141    timinggenerator_hcounter_reg[10]_TMR_2
  -------------------------------------------------------------------
                         required time                         16.141    
                         arrival time                         -21.055    
  -------------------------------------------------------------------
                         slack                                 -4.914    

Slack (VIOLATED) :        -4.914ns  (required time - arrival time)
  Source:                 memadr_14_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            timinggenerator_hcounter_reg[11]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (s7hdmioutclocking_mmcm_clk0 rise@6.667ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        10.903ns  (logic 1.670ns (15.316%)  route 9.233ns (84.684%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.607ns = ( 16.273 - 6.667 ) 
    Source Clock Delay      (SCD):    10.152ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         1.662    10.152    pix_clk_TMR_0
    SLICE_X94Y115        FDRE                                         r  memadr_14_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y115        FDRE (Prop_fdre_C_Q)         0.518    10.670 r  memadr_14_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.515    11.185    memadr_14_TMR_0
    SLICE_X100Y113       LUT3 (Prop_lut3_I0_O)        0.124    11.309 r  memadr_14_TMR_VOTER_2/O
                         net (fo=162, routed)         2.525    13.834    storage_18_reg_0_1_36_41_TMR_2/ADDRA0
    SLICE_X116Y107       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    13.958 r  storage_18_reg_0_1_36_41_TMR_2/RAMA_D1/O
                         net (fo=1, routed)           2.100    16.058    timinggenerator_sink_payload_hscan[1]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.124    16.182 r  timinggenerator_vcounter[0]_i_14_TMR_2/O
                         net (fo=1, routed)           0.000    16.182    timinggenerator_vcounter[0]_i_14_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.714 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    18.183    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    18.307 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    19.758    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    19.882 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.174    21.055    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y110       FDRE                                         r  timinggenerator_hcounter_reg[11]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     8.071 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.233    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.316 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    11.039    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.130 r  BUFG_4/O
                         net (fo=1, routed)           1.643    12.774    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.857 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    14.617    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    14.708 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.565    16.273    pix_clk_TMR_2
    SLICE_X118Y110       FDRE                                         r  timinggenerator_hcounter_reg[11]_TMR_2/C
                         clock pessimism              0.360    16.633    
                         clock uncertainty           -0.063    16.570    
    SLICE_X118Y110       FDRE (Setup_fdre_C_R)       -0.429    16.141    timinggenerator_hcounter_reg[11]_TMR_2
  -------------------------------------------------------------------
                         required time                         16.141    
                         arrival time                         -21.055    
  -------------------------------------------------------------------
                         slack                                 -4.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dmareader_fifo_produce_reg[0]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dmareader_fifo_produce_reg[0]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.231ns (46.571%)  route 0.265ns (53.429%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.007ns
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         0.611     3.131    pix_clk_TMR_2
    SLICE_X151Y120       FDRE                                         r  dmareader_fifo_produce_reg[0]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y120       FDRE (Prop_fdre_C_Q)         0.141     3.272 f  dmareader_fifo_produce_reg[0]_TMR_2/Q
                         net (fo=3, routed)           0.113     3.385    dmareader_fifo_produce_reg[0]_TMR_2
    SLICE_X150Y120       LUT3 (Prop_lut3_I2_O)        0.045     3.430 f  dmareader_fifo_produce_reg_0__TMR_VOTER_0/O
                         net (fo=8, routed)           0.152     3.582    dmareader_fifo_produce_reg_0__TMR_VOTER_0
    SLICE_X150Y120       LUT1 (Prop_lut1_I0_O)        0.045     3.627 r  dmareader_fifo_produce[0]_i_1_TMR_0/O
                         net (fo=1, routed)           0.000     3.627    p_0_in__6[0]_TMR_0
    SLICE_X150Y120       FDRE                                         r  dmareader_fifo_produce_reg[0]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.881     4.007    pix_clk_TMR_0
    SLICE_X150Y120       FDRE                                         r  dmareader_fifo_produce_reg[0]_TMR_0/C
                         clock pessimism             -0.553     3.454    
    SLICE_X150Y120       FDRE (Hold_fdre_C_D)         0.120     3.574    dmareader_fifo_produce_reg[0]_TMR_0
  -------------------------------------------------------------------
                         required time                         -3.574    
                         arrival time                           3.627    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dmareader_offset_reg[7]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dmareader_offset_reg[7]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.249ns (50.188%)  route 0.247ns (49.812%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.971ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         0.570     3.090    pix_clk_TMR_1
    SLICE_X89Y114        FDRE                                         r  dmareader_offset_reg[7]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y114        FDRE (Prop_fdre_C_Q)         0.141     3.231 r  dmareader_offset_reg[7]_TMR_1/Q
                         net (fo=3, routed)           0.247     3.478    dmareader_offset_reg[7]_TMR_1
    SLICE_X93Y114        LUT3 (Prop_lut3_I1_O)        0.045     3.523 r  dmareader_offset_reg_7__TMR_VOTER_0/O
                         net (fo=3, routed)           0.000     3.523    dmareader_offset_reg_7__TMR_VOTER_0
    SLICE_X93Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.586 r  dmareader_offset_reg[4]_i_1_TMR_0/O[3]
                         net (fo=1, routed)           0.000     3.586    dmareader_offset_reg[4]_i_1_n_TMR_0_4
    SLICE_X93Y114        FDRE                                         r  dmareader_offset_reg[7]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.845     3.971    pix_clk_TMR_0
    SLICE_X93Y114        FDRE                                         r  dmareader_offset_reg[7]_TMR_0/C
                         clock pessimism             -0.553     3.418    
    SLICE_X93Y114        FDRE (Hold_fdre_C_D)         0.105     3.523    dmareader_offset_reg[7]_TMR_0
  -------------------------------------------------------------------
                         required time                         -3.523    
                         arrival time                           3.586    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dmareader_offset_reg[20]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dmareader_offset_reg[20]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.279ns (56.457%)  route 0.215ns (43.543%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.967ns
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         0.569     3.089    pix_clk_TMR_2
    SLICE_X90Y118        FDRE                                         r  dmareader_offset_reg[20]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y118        FDRE (Prop_fdre_C_Q)         0.164     3.253 r  dmareader_offset_reg[20]_TMR_2/Q
                         net (fo=3, routed)           0.215     3.468    dmareader_offset_reg[20]_TMR_2
    SLICE_X93Y118        LUT3 (Prop_lut3_I2_O)        0.045     3.513 r  dmareader_offset_reg_20__TMR_VOTER_0/O
                         net (fo=3, routed)           0.000     3.513    dmareader_offset_reg_20__TMR_VOTER_0
    SLICE_X93Y118        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.583 r  dmareader_offset_reg[20]_i_1_TMR_0/O[0]
                         net (fo=1, routed)           0.000     3.583    dmareader_offset_reg[20]_i_1_n_TMR_0_7
    SLICE_X93Y118        FDRE                                         r  dmareader_offset_reg[20]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.841     3.967    pix_clk_TMR_0
    SLICE_X93Y118        FDRE                                         r  dmareader_offset_reg[20]_TMR_0/C
                         clock pessimism             -0.553     3.414    
    SLICE_X93Y118        FDRE (Hold_fdre_C_D)         0.105     3.519    dmareader_offset_reg[20]_TMR_0
  -------------------------------------------------------------------
                         required time                         -3.519    
                         arrival time                           3.583    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dmareader_offset_reg[15]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dmareader_offset_reg[15]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.249ns (50.075%)  route 0.248ns (49.925%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         0.569     3.089    pix_clk_TMR_1
    SLICE_X89Y116        FDRE                                         r  dmareader_offset_reg[15]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDRE (Prop_fdre_C_Q)         0.141     3.230 r  dmareader_offset_reg[15]_TMR_1/Q
                         net (fo=3, routed)           0.248     3.478    dmareader_offset_reg[15]_TMR_1
    SLICE_X93Y116        LUT3 (Prop_lut3_I1_O)        0.045     3.523 r  dmareader_offset_reg_15__TMR_VOTER_0/O
                         net (fo=3, routed)           0.000     3.523    dmareader_offset_reg_15__TMR_VOTER_0
    SLICE_X93Y116        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.586 r  dmareader_offset_reg[12]_i_1_TMR_0/O[3]
                         net (fo=1, routed)           0.000     3.586    dmareader_offset_reg[12]_i_1_n_TMR_0_4
    SLICE_X93Y116        FDRE                                         r  dmareader_offset_reg[15]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.843     3.969    pix_clk_TMR_0
    SLICE_X93Y116        FDRE                                         r  dmareader_offset_reg[15]_TMR_0/C
                         clock pessimism             -0.553     3.416    
    SLICE_X93Y116        FDRE (Hold_fdre_C_D)         0.105     3.521    dmareader_offset_reg[15]_TMR_0
  -------------------------------------------------------------------
                         required time                         -3.521    
                         arrival time                           3.586    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dmareader_offset_reg[16]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dmareader_offset_reg[16]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.256ns (51.400%)  route 0.242ns (48.600%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.968ns
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         0.568     3.088    pix_clk_TMR_1
    SLICE_X89Y117        FDRE                                         r  dmareader_offset_reg[16]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y117        FDRE (Prop_fdre_C_Q)         0.141     3.229 r  dmareader_offset_reg[16]_TMR_1/Q
                         net (fo=3, routed)           0.242     3.471    dmareader_offset_reg[16]_TMR_1
    SLICE_X93Y117        LUT3 (Prop_lut3_I1_O)        0.045     3.516 r  dmareader_offset_reg_16__TMR_VOTER_0/O
                         net (fo=3, routed)           0.000     3.516    dmareader_offset_reg_16__TMR_VOTER_0
    SLICE_X93Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.586 r  dmareader_offset_reg[16]_i_1_TMR_0/O[0]
                         net (fo=1, routed)           0.000     3.586    dmareader_offset_reg[16]_i_1_n_TMR_0_7
    SLICE_X93Y117        FDRE                                         r  dmareader_offset_reg[16]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.842     3.968    pix_clk_TMR_0
    SLICE_X93Y117        FDRE                                         r  dmareader_offset_reg[16]_TMR_0/C
                         clock pessimism             -0.553     3.415    
    SLICE_X93Y117        FDRE (Hold_fdre_C_D)         0.105     3.520    dmareader_offset_reg[16]_TMR_0
  -------------------------------------------------------------------
                         required time                         -3.520    
                         arrival time                           3.586    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dmareader_fifo_level0_reg[0]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dmareader_fifo_level0_reg[0]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.231ns (45.345%)  route 0.278ns (54.655%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.008ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         0.612     3.132    pix_clk_TMR_2
    SLICE_X153Y120       FDRE                                         r  dmareader_fifo_level0_reg[0]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y120       FDRE (Prop_fdre_C_Q)         0.141     3.273 f  dmareader_fifo_level0_reg[0]_TMR_2/Q
                         net (fo=3, routed)           0.127     3.400    dmareader_fifo_level0_reg[0]_TMR_2
    SLICE_X152Y120       LUT3 (Prop_lut3_I2_O)        0.045     3.445 f  dmareader_fifo_level0_reg_0__TMR_VOTER_0/O
                         net (fo=4, routed)           0.152     3.597    dmareader_fifo_level0_reg_0__TMR_VOTER_0
    SLICE_X152Y120       LUT1 (Prop_lut1_I0_O)        0.045     3.642 r  dmareader_fifo_level0[0]_i_1_TMR_0/O
                         net (fo=1, routed)           0.000     3.642    dmareader_fifo_level0[0]_i_1_n_TMR_0_0
    SLICE_X152Y120       FDRE                                         r  dmareader_fifo_level0_reg[0]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.882     4.008    pix_clk_TMR_0
    SLICE_X152Y120       FDRE                                         r  dmareader_fifo_level0_reg[0]_TMR_0/C
                         clock pessimism             -0.553     3.455    
    SLICE_X152Y120       FDRE (Hold_fdre_C_D)         0.120     3.575    dmareader_fifo_level0_reg[0]_TMR_0
  -------------------------------------------------------------------
                         required time                         -3.575    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dmareader_offset_reg[25]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dmareader_offset_reg[25]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.251ns (51.567%)  route 0.236ns (48.433%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.960ns
    Source Clock Delay      (SCD):    3.092ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.572     3.092    pix_clk_TMR_0
    SLICE_X93Y119        FDRE                                         r  dmareader_offset_reg[25]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y119        FDRE (Prop_fdre_C_Q)         0.141     3.233 r  dmareader_offset_reg[25]_TMR_0/Q
                         net (fo=3, routed)           0.236     3.469    dmareader_offset_reg[25]_TMR_0
    SLICE_X89Y119        LUT3 (Prop_lut3_I0_O)        0.045     3.514 r  dmareader_offset_reg_25__TMR_VOTER_1/O
                         net (fo=3, routed)           0.000     3.514    dmareader_offset_reg_25__TMR_VOTER_1
    SLICE_X89Y119        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.579 r  dmareader_offset_reg[24]_i_1_TMR_1/O[1]
                         net (fo=1, routed)           0.000     3.579    dmareader_offset_reg[24]_i_1_n_TMR_1_6
    SLICE_X89Y119        FDRE                                         r  dmareader_offset_reg[25]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         0.834     3.960    pix_clk_TMR_1
    SLICE_X89Y119        FDRE                                         r  dmareader_offset_reg[25]_TMR_1/C
                         clock pessimism             -0.553     3.407    
    SLICE_X89Y119        FDRE (Hold_fdre_C_D)         0.105     3.512    dmareader_offset_reg[25]_TMR_1
  -------------------------------------------------------------------
                         required time                         -3.512    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 dmareader_rsv_level_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dmareader_rsv_level_reg[0]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.231ns (48.054%)  route 0.250ns (51.945%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.949ns
    Source Clock Delay      (SCD):    3.075ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.555     3.075    pix_clk_TMR_0
    SLICE_X83Y122        FDRE                                         r  dmareader_rsv_level_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y122        FDRE (Prop_fdre_C_Q)         0.141     3.216 f  dmareader_rsv_level_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.132     3.348    dmareader_rsv_level_reg[0]_TMR_0
    SLICE_X83Y122        LUT3 (Prop_lut3_I0_O)        0.045     3.393 f  dmareader_rsv_level_reg_0__TMR_VOTER_1/O
                         net (fo=3, routed)           0.118     3.511    dmareader_rsv_level_reg_0__TMR_VOTER_1
    SLICE_X83Y121        LUT1 (Prop_lut1_I0_O)        0.045     3.556 r  dmareader_rsv_level[0]_i_1_TMR_1/O
                         net (fo=1, routed)           0.000     3.556    dmareader_rsv_level[0]_i_1_n_TMR_1_0
    SLICE_X83Y121        FDRE                                         r  dmareader_rsv_level_reg[0]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         0.823     3.949    pix_clk_TMR_1
    SLICE_X83Y121        FDRE                                         r  dmareader_rsv_level_reg[0]_TMR_1/C
                         clock pessimism             -0.553     3.396    
    SLICE_X83Y121        FDRE (Hold_fdre_C_D)         0.091     3.487    dmareader_rsv_level_reg[0]_TMR_1
  -------------------------------------------------------------------
                         required time                         -3.487    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 timinggenerator_vcounter_reg[8]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            timinggenerator_vcounter_reg[8]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.279ns (56.267%)  route 0.217ns (43.733%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         0.584     3.104    pix_clk_TMR_2
    SLICE_X102Y111       FDRE                                         r  timinggenerator_vcounter_reg[8]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y111       FDRE (Prop_fdre_C_Q)         0.164     3.268 r  timinggenerator_vcounter_reg[8]_TMR_2/Q
                         net (fo=3, routed)           0.217     3.485    timinggenerator_vcounter_reg[8]_TMR_2
    SLICE_X101Y111       LUT3 (Prop_lut3_I2_O)        0.045     3.530 r  timinggenerator_vcounter_reg_8__TMR_VOTER_0/O
                         net (fo=6, routed)           0.000     3.530    timinggenerator_vcounter_reg_8__TMR_VOTER_0
    SLICE_X101Y111       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.600 r  timinggenerator_vcounter_reg[8]_i_1_TMR_0/O[0]
                         net (fo=1, routed)           0.000     3.600    timinggenerator_vcounter_reg[8]_i_1_n_TMR_0_7
    SLICE_X101Y111       FDRE                                         r  timinggenerator_vcounter_reg[8]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.852     3.978    pix_clk_TMR_0
    SLICE_X101Y111       FDRE                                         r  timinggenerator_vcounter_reg[8]_TMR_0/C
                         clock pessimism             -0.553     3.425    
    SLICE_X101Y111       FDRE (Hold_fdre_C_D)         0.105     3.530    timinggenerator_vcounter_reg[8]_TMR_0
  -------------------------------------------------------------------
                         required time                         -3.530    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dmareader_offset_reg[2]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            dmareader_offset_reg[2]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.251ns (47.291%)  route 0.280ns (52.709%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.968ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         0.570     3.090    pix_clk_TMR_1
    SLICE_X89Y113        FDRE                                         r  dmareader_offset_reg[2]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y113        FDRE (Prop_fdre_C_Q)         0.141     3.231 r  dmareader_offset_reg[2]_TMR_1/Q
                         net (fo=3, routed)           0.280     3.511    dmareader_offset_reg[2]_TMR_1
    SLICE_X90Y113        LUT3 (Prop_lut3_I1_O)        0.045     3.556 r  dmareader_offset_reg_2__TMR_VOTER_2/O
                         net (fo=3, routed)           0.000     3.556    dmareader_offset_reg_2__TMR_VOTER_2
    SLICE_X90Y113        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     3.621 r  dmareader_offset_reg[0]_i_3_TMR_2/O[2]
                         net (fo=1, routed)           0.000     3.621    dmareader_offset_reg[0]_i_3_n_TMR_2_5
    SLICE_X90Y113        FDRE                                         r  dmareader_offset_reg[2]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         0.842     3.968    pix_clk_TMR_2
    SLICE_X90Y113        FDRE                                         r  dmareader_offset_reg[2]_TMR_2/C
                         clock pessimism             -0.553     3.415    
    SLICE_X90Y113        FDRE (Hold_fdre_C_D)         0.134     3.549    dmareader_offset_reg[2]_TMR_2
  -------------------------------------------------------------------
                         required time                         -3.549    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB18_X7Y48     storage_19_reg_TMR_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.667       3.723      RAMB18_X7Y48     storage_19_reg_TMR_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB18_X7Y49     storage_19_reg_TMR_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.667       3.723      RAMB18_X7Y49     storage_19_reg_TMR_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB18_X8Y48     storage_19_reg_TMR_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         6.667       3.723      RAMB18_X8Y48     storage_19_reg_TMR_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X7Y21     storage_16_reg_0_TMR_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X7Y22     storage_16_reg_0_TMR_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X8Y22     storage_16_reg_0_TMR_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.667       4.091      RAMB36_X7Y20     storage_16_reg_1_TMR_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y2  MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X100Y121   storage_15_reg_0_3_18_23_TMR_2/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X100Y121   storage_15_reg_0_3_18_23_TMR_2/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X100Y121   storage_15_reg_0_3_18_23_TMR_2/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X100Y121   storage_15_reg_0_3_18_23_TMR_2/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X100Y121   storage_15_reg_0_3_18_23_TMR_2/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X100Y121   storage_15_reg_0_3_18_23_TMR_2/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X100Y121   storage_15_reg_0_3_18_23_TMR_2/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X100Y121   storage_15_reg_0_3_18_23_TMR_2/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X100Y126   storage_15_reg_0_3_24_25_TMR_0/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X100Y126   storage_15_reg_0_3_24_25_TMR_0/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X94Y124    storage_15_reg_0_3_0_5_TMR_0/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X94Y124    storage_15_reg_0_3_0_5_TMR_0/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X94Y124    storage_15_reg_0_3_0_5_TMR_0/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X94Y124    storage_15_reg_0_3_0_5_TMR_0/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X94Y124    storage_15_reg_0_3_0_5_TMR_0/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X94Y124    storage_15_reg_0_3_0_5_TMR_0/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X94Y124    storage_15_reg_0_3_0_5_TMR_0/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X94Y124    storage_15_reg_0_3_0_5_TMR_0/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X92Y124    storage_15_reg_0_3_0_5_TMR_1/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X92Y124    storage_15_reg_0_3_0_5_TMR_1/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_clk1
  To Clock:  s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.822ns,  Total Violation       -3.491ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.333       -0.822     BUFGCTRL_X0Y5    BUFG_9_TMR_0/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.333       -0.334     OLOGIC_X1Y148    OSERDESE2_45/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.333       -0.334     OLOGIC_X1Y147    OSERDESE2_46/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.333       -0.334     OLOGIC_X1Y140    OSERDESE2_47/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.333       -0.334     OLOGIC_X1Y139    OSERDESE2_48/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.333       -0.334     OLOGIC_X1Y136    OSERDESE2_49/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.333       -0.334     OLOGIC_X1Y135    OSERDESE2_50/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.333       -0.334     OLOGIC_X1Y134    OSERDESE2_51/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.333       -0.334     OLOGIC_X1Y133    OSERDESE2_52/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X0Y2  MMCME2_ADV/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X0Y2  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_fb
  To Clock:  s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  eth_clocks_rx

Setup :            0  Failing Endpoints,  Worst Slack        0.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 main_ethmac_crc32_checker_crc_reg_reg[31]_TMR_1/C
                            (rising edge-triggered cell FDSE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[29]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 1.569ns (22.529%)  route 5.395ns (77.471%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns = ( 13.441 - 8.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         1.826     5.748    eth_rx_clk_TMR_1
    SLICE_X55Y77         FDSE                                         r  main_ethmac_crc32_checker_crc_reg_reg[31]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDSE (Prop_fdse_C_Q)         0.419     6.167 r  main_ethmac_crc32_checker_crc_reg_reg[31]_TMR_1/Q
                         net (fo=3, routed)           0.604     6.771    main_ethmac_crc32_checker_crc_reg_reg_n_0_[31]_TMR_1
    SLICE_X56Y77         LUT3 (Prop_lut3_I1_O)        0.296     7.067 r  main_ethmac_crc32_checker_crc_reg_reg_n_0__31__TMR_VOTER_2/O
                         net (fo=11, routed)          0.914     7.981    main_ethmac_crc32_checker_crc_reg_reg_n_0__31__TMR_VOTER_2
    SLICE_X59Y75         LUT4 (Prop_lut4_I2_O)        0.150     8.131 r  main_ethmac_crc32_checker_crc_reg[5]_i_2_TMR_2/O
                         net (fo=4, routed)           0.607     8.738    main_ethmac_crc32_checker_crc_reg[5]_i_2_n_TMR_2_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I5_O)        0.332     9.070 f  main_ethmac_crc32_checker_crc_reg[5]_i_1_TMR_2/O
                         net (fo=2, routed)           1.012    10.082    main_ethmac_crc32_checker_crc_next_reg[5]_TMR_2
    SLICE_X60Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.206 f  main_ethmac_rx_converter_converter_source_payload_data[39]_i_10_TMR_2/O
                         net (fo=1, routed)           0.451    10.657    main_ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_TMR_2_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.781 r  main_ethmac_rx_converter_converter_source_payload_data[39]_i_5_TMR_2/O
                         net (fo=1, routed)           0.404    11.185    main_ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_TMR_2_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    11.309 r  main_ethmac_rx_converter_converter_source_payload_data[39]_i_2_TMR_2/O
                         net (fo=5, routed)           1.403    12.712    main_ethmac_crc32_checker_source_source_payload_error_TMR_2
    SLICE_X62Y56         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[29]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         1.710    13.441    eth_rx_clk_TMR_2
    SLICE_X62Y56         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[29]_TMR_2/C
                         clock pessimism              0.063    13.504    
                         clock uncertainty           -0.035    13.468    
    SLICE_X62Y56         FDRE (Setup_fdre_C_D)       -0.030    13.438    main_ethmac_rx_converter_converter_source_payload_data_reg[29]_TMR_2
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                         -12.712    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[1]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_crc32_checker_crc_reg_reg[10]_TMR_0/CE
                            (rising edge-triggered cell FDSE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 1.338ns (19.993%)  route 5.354ns (80.007%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.431ns = ( 13.431 - 8.000 ) 
    Source Clock Delay      (SCD):    5.760ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         1.838     5.760    eth_rx_clk_TMR_2
    SLICE_X55Y63         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[1]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.419     6.179 r  main_ethmac_rx_cdc_graycounter0_q_reg[1]_TMR_2/Q
                         net (fo=3, routed)           1.679     7.858    main_ethmac_rx_cdc_graycounter0_q[1]_TMR_2
    SLICE_X56Y62         LUT3 (Prop_lut3_I2_O)        0.299     8.157 r  main_ethmac_rx_cdc_graycounter0_q_1__TMR_VOTER_0/O
                         net (fo=2, routed)           0.680     8.837    main_ethmac_rx_cdc_graycounter0_q_1__TMR_VOTER_0
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.124     8.961 r  storage_12_reg_i_8_TMR_0/O
                         net (fo=1, routed)           0.439     9.400    storage_12_reg_i_8_n_0_TMR_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.524 r  storage_12_reg_i_1_TMR_0/O
                         net (fo=4, routed)           0.697    10.221    main_ethmac_rx_cdc_asyncfifo_writable_TMR_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.345 r  main_ethmac_crc32_checker_syncfifo_level[2]_i_2_TMR_0/O
                         net (fo=14, routed)          0.359    10.704    p_506_in_TMR_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.828 r  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_TMR_0/O
                         net (fo=4, routed)           0.587    11.414    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_n_TMR_0_0
    SLICE_X54Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.538 r  main_ethmac_crc32_checker_crc_reg[31]_i_1_TMR_0/O
                         net (fo=32, routed)          0.913    12.452    main_ethmac_crc32_checker_crc_ce_TMR_0
    SLICE_X51Y76         FDSE                                         r  main_ethmac_crc32_checker_crc_reg_reg[10]_TMR_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.700    13.431    eth_rx_clk_TMR_0
    SLICE_X51Y76         FDSE                                         r  main_ethmac_crc32_checker_crc_reg_reg[10]_TMR_0/C
                         clock pessimism              0.063    13.494    
                         clock uncertainty           -0.035    13.458    
    SLICE_X51Y76         FDSE (Setup_fdse_C_CE)      -0.205    13.253    main_ethmac_crc32_checker_crc_reg_reg[10]_TMR_0
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                         -12.452    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[1]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_crc32_checker_crc_reg_reg[18]_TMR_0/CE
                            (rising edge-triggered cell FDSE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 1.338ns (19.993%)  route 5.354ns (80.007%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.431ns = ( 13.431 - 8.000 ) 
    Source Clock Delay      (SCD):    5.760ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         1.838     5.760    eth_rx_clk_TMR_2
    SLICE_X55Y63         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[1]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.419     6.179 r  main_ethmac_rx_cdc_graycounter0_q_reg[1]_TMR_2/Q
                         net (fo=3, routed)           1.679     7.858    main_ethmac_rx_cdc_graycounter0_q[1]_TMR_2
    SLICE_X56Y62         LUT3 (Prop_lut3_I2_O)        0.299     8.157 r  main_ethmac_rx_cdc_graycounter0_q_1__TMR_VOTER_0/O
                         net (fo=2, routed)           0.680     8.837    main_ethmac_rx_cdc_graycounter0_q_1__TMR_VOTER_0
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.124     8.961 r  storage_12_reg_i_8_TMR_0/O
                         net (fo=1, routed)           0.439     9.400    storage_12_reg_i_8_n_0_TMR_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.524 r  storage_12_reg_i_1_TMR_0/O
                         net (fo=4, routed)           0.697    10.221    main_ethmac_rx_cdc_asyncfifo_writable_TMR_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.345 r  main_ethmac_crc32_checker_syncfifo_level[2]_i_2_TMR_0/O
                         net (fo=14, routed)          0.359    10.704    p_506_in_TMR_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.828 r  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_TMR_0/O
                         net (fo=4, routed)           0.587    11.414    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_n_TMR_0_0
    SLICE_X54Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.538 r  main_ethmac_crc32_checker_crc_reg[31]_i_1_TMR_0/O
                         net (fo=32, routed)          0.913    12.452    main_ethmac_crc32_checker_crc_ce_TMR_0
    SLICE_X51Y76         FDSE                                         r  main_ethmac_crc32_checker_crc_reg_reg[18]_TMR_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.700    13.431    eth_rx_clk_TMR_0
    SLICE_X51Y76         FDSE                                         r  main_ethmac_crc32_checker_crc_reg_reg[18]_TMR_0/C
                         clock pessimism              0.063    13.494    
                         clock uncertainty           -0.035    13.458    
    SLICE_X51Y76         FDSE (Setup_fdse_C_CE)      -0.205    13.253    main_ethmac_crc32_checker_crc_reg_reg[18]_TMR_0
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                         -12.452    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[1]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_crc32_checker_crc_reg_reg[25]_TMR_0/CE
                            (rising edge-triggered cell FDSE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 1.338ns (19.993%)  route 5.354ns (80.007%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.431ns = ( 13.431 - 8.000 ) 
    Source Clock Delay      (SCD):    5.760ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         1.838     5.760    eth_rx_clk_TMR_2
    SLICE_X55Y63         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[1]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.419     6.179 r  main_ethmac_rx_cdc_graycounter0_q_reg[1]_TMR_2/Q
                         net (fo=3, routed)           1.679     7.858    main_ethmac_rx_cdc_graycounter0_q[1]_TMR_2
    SLICE_X56Y62         LUT3 (Prop_lut3_I2_O)        0.299     8.157 r  main_ethmac_rx_cdc_graycounter0_q_1__TMR_VOTER_0/O
                         net (fo=2, routed)           0.680     8.837    main_ethmac_rx_cdc_graycounter0_q_1__TMR_VOTER_0
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.124     8.961 r  storage_12_reg_i_8_TMR_0/O
                         net (fo=1, routed)           0.439     9.400    storage_12_reg_i_8_n_0_TMR_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.524 r  storage_12_reg_i_1_TMR_0/O
                         net (fo=4, routed)           0.697    10.221    main_ethmac_rx_cdc_asyncfifo_writable_TMR_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.345 r  main_ethmac_crc32_checker_syncfifo_level[2]_i_2_TMR_0/O
                         net (fo=14, routed)          0.359    10.704    p_506_in_TMR_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.828 r  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_TMR_0/O
                         net (fo=4, routed)           0.587    11.414    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_n_TMR_0_0
    SLICE_X54Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.538 r  main_ethmac_crc32_checker_crc_reg[31]_i_1_TMR_0/O
                         net (fo=32, routed)          0.913    12.452    main_ethmac_crc32_checker_crc_ce_TMR_0
    SLICE_X51Y76         FDSE                                         r  main_ethmac_crc32_checker_crc_reg_reg[25]_TMR_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.700    13.431    eth_rx_clk_TMR_0
    SLICE_X51Y76         FDSE                                         r  main_ethmac_crc32_checker_crc_reg_reg[25]_TMR_0/C
                         clock pessimism              0.063    13.494    
                         clock uncertainty           -0.035    13.458    
    SLICE_X51Y76         FDSE (Setup_fdse_C_CE)      -0.205    13.253    main_ethmac_crc32_checker_crc_reg_reg[25]_TMR_0
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                         -12.452    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[1]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_crc32_checker_crc_reg_reg[26]_TMR_0/CE
                            (rising edge-triggered cell FDSE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 1.338ns (19.993%)  route 5.354ns (80.007%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.431ns = ( 13.431 - 8.000 ) 
    Source Clock Delay      (SCD):    5.760ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         1.838     5.760    eth_rx_clk_TMR_2
    SLICE_X55Y63         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[1]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         FDRE (Prop_fdre_C_Q)         0.419     6.179 r  main_ethmac_rx_cdc_graycounter0_q_reg[1]_TMR_2/Q
                         net (fo=3, routed)           1.679     7.858    main_ethmac_rx_cdc_graycounter0_q[1]_TMR_2
    SLICE_X56Y62         LUT3 (Prop_lut3_I2_O)        0.299     8.157 r  main_ethmac_rx_cdc_graycounter0_q_1__TMR_VOTER_0/O
                         net (fo=2, routed)           0.680     8.837    main_ethmac_rx_cdc_graycounter0_q_1__TMR_VOTER_0
    SLICE_X56Y62         LUT4 (Prop_lut4_I0_O)        0.124     8.961 r  storage_12_reg_i_8_TMR_0/O
                         net (fo=1, routed)           0.439     9.400    storage_12_reg_i_8_n_0_TMR_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I0_O)        0.124     9.524 r  storage_12_reg_i_1_TMR_0/O
                         net (fo=4, routed)           0.697    10.221    main_ethmac_rx_cdc_asyncfifo_writable_TMR_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.345 r  main_ethmac_crc32_checker_syncfifo_level[2]_i_2_TMR_0/O
                         net (fo=14, routed)          0.359    10.704    p_506_in_TMR_0
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.124    10.828 r  FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_TMR_0/O
                         net (fo=4, routed)           0.587    11.414    FSM_sequential_builder_liteethmaccrc32checker_state[1]_i_2_n_TMR_0_0
    SLICE_X54Y72         LUT3 (Prop_lut3_I0_O)        0.124    11.538 r  main_ethmac_crc32_checker_crc_reg[31]_i_1_TMR_0/O
                         net (fo=32, routed)          0.913    12.452    main_ethmac_crc32_checker_crc_ce_TMR_0
    SLICE_X51Y76         FDSE                                         r  main_ethmac_crc32_checker_crc_reg_reg[26]_TMR_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.700    13.431    eth_rx_clk_TMR_0
    SLICE_X51Y76         FDSE                                         r  main_ethmac_crc32_checker_crc_reg_reg[26]_TMR_0/C
                         clock pessimism              0.063    13.494    
                         clock uncertainty           -0.035    13.458    
    SLICE_X51Y76         FDSE (Setup_fdse_C_CE)      -0.205    13.253    main_ethmac_crc32_checker_crc_reg_reg[26]_TMR_0
  -------------------------------------------------------------------
                         required time                         13.253    
                         arrival time                         -12.452    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 main_ethmac_crc32_checker_crc_reg_reg[31]_TMR_1/C
                            (rising edge-triggered cell FDSE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[19]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        6.824ns  (logic 1.569ns (22.991%)  route 5.255ns (77.009%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         1.826     5.748    eth_rx_clk_TMR_1
    SLICE_X55Y77         FDSE                                         r  main_ethmac_crc32_checker_crc_reg_reg[31]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDSE (Prop_fdse_C_Q)         0.419     6.167 r  main_ethmac_crc32_checker_crc_reg_reg[31]_TMR_1/Q
                         net (fo=3, routed)           0.604     6.771    main_ethmac_crc32_checker_crc_reg_reg_n_0_[31]_TMR_1
    SLICE_X56Y77         LUT3 (Prop_lut3_I1_O)        0.296     7.067 r  main_ethmac_crc32_checker_crc_reg_reg_n_0__31__TMR_VOTER_2/O
                         net (fo=11, routed)          0.914     7.981    main_ethmac_crc32_checker_crc_reg_reg_n_0__31__TMR_VOTER_2
    SLICE_X59Y75         LUT4 (Prop_lut4_I2_O)        0.150     8.131 r  main_ethmac_crc32_checker_crc_reg[5]_i_2_TMR_2/O
                         net (fo=4, routed)           0.607     8.738    main_ethmac_crc32_checker_crc_reg[5]_i_2_n_TMR_2_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I5_O)        0.332     9.070 f  main_ethmac_crc32_checker_crc_reg[5]_i_1_TMR_2/O
                         net (fo=2, routed)           1.012    10.082    main_ethmac_crc32_checker_crc_next_reg[5]_TMR_2
    SLICE_X60Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.206 f  main_ethmac_rx_converter_converter_source_payload_data[39]_i_10_TMR_2/O
                         net (fo=1, routed)           0.451    10.657    main_ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_TMR_2_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.781 r  main_ethmac_rx_converter_converter_source_payload_data[39]_i_5_TMR_2/O
                         net (fo=1, routed)           0.404    11.185    main_ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_TMR_2_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    11.309 r  main_ethmac_rx_converter_converter_source_payload_data[39]_i_2_TMR_2/O
                         net (fo=5, routed)           1.263    12.572    main_ethmac_crc32_checker_source_source_payload_error_TMR_2
    SLICE_X62Y57         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[19]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         1.709    13.440    eth_rx_clk_TMR_2
    SLICE_X62Y57         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[19]_TMR_2/C
                         clock pessimism              0.063    13.503    
                         clock uncertainty           -0.035    13.467    
    SLICE_X62Y57         FDRE (Setup_fdre_C_D)       -0.030    13.437    main_ethmac_rx_converter_converter_source_payload_data_reg[19]_TMR_2
  -------------------------------------------------------------------
                         required time                         13.437    
                         arrival time                         -12.572    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 main_ethmac_crc32_checker_crc_reg_reg[31]_TMR_1/C
                            (rising edge-triggered cell FDSE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[9]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 1.569ns (23.051%)  route 5.238ns (76.949%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         1.826     5.748    eth_rx_clk_TMR_1
    SLICE_X55Y77         FDSE                                         r  main_ethmac_crc32_checker_crc_reg_reg[31]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDSE (Prop_fdse_C_Q)         0.419     6.167 r  main_ethmac_crc32_checker_crc_reg_reg[31]_TMR_1/Q
                         net (fo=3, routed)           0.604     6.771    main_ethmac_crc32_checker_crc_reg_reg_n_0_[31]_TMR_1
    SLICE_X56Y77         LUT3 (Prop_lut3_I1_O)        0.296     7.067 r  main_ethmac_crc32_checker_crc_reg_reg_n_0__31__TMR_VOTER_2/O
                         net (fo=11, routed)          0.914     7.981    main_ethmac_crc32_checker_crc_reg_reg_n_0__31__TMR_VOTER_2
    SLICE_X59Y75         LUT4 (Prop_lut4_I2_O)        0.150     8.131 r  main_ethmac_crc32_checker_crc_reg[5]_i_2_TMR_2/O
                         net (fo=4, routed)           0.607     8.738    main_ethmac_crc32_checker_crc_reg[5]_i_2_n_TMR_2_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I5_O)        0.332     9.070 f  main_ethmac_crc32_checker_crc_reg[5]_i_1_TMR_2/O
                         net (fo=2, routed)           1.012    10.082    main_ethmac_crc32_checker_crc_next_reg[5]_TMR_2
    SLICE_X60Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.206 f  main_ethmac_rx_converter_converter_source_payload_data[39]_i_10_TMR_2/O
                         net (fo=1, routed)           0.451    10.657    main_ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_TMR_2_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.781 r  main_ethmac_rx_converter_converter_source_payload_data[39]_i_5_TMR_2/O
                         net (fo=1, routed)           0.404    11.185    main_ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_TMR_2_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    11.309 r  main_ethmac_rx_converter_converter_source_payload_data[39]_i_2_TMR_2/O
                         net (fo=5, routed)           1.245    12.554    main_ethmac_crc32_checker_source_source_payload_error_TMR_2
    SLICE_X63Y57         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[9]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         1.709    13.440    eth_rx_clk_TMR_2
    SLICE_X63Y57         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[9]_TMR_2/C
                         clock pessimism              0.063    13.503    
                         clock uncertainty           -0.035    13.467    
    SLICE_X63Y57         FDRE (Setup_fdre_C_D)       -0.043    13.424    main_ethmac_rx_converter_converter_source_payload_data_reg[9]_TMR_2
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.888ns  (required time - arrival time)
  Source:                 main_ethmac_crc32_checker_crc_reg_reg[31]_TMR_1/C
                            (rising edge-triggered cell FDSE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[39]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 1.569ns (23.013%)  route 5.249ns (76.987%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         1.826     5.748    eth_rx_clk_TMR_1
    SLICE_X55Y77         FDSE                                         r  main_ethmac_crc32_checker_crc_reg_reg[31]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDSE (Prop_fdse_C_Q)         0.419     6.167 r  main_ethmac_crc32_checker_crc_reg_reg[31]_TMR_1/Q
                         net (fo=3, routed)           0.604     6.771    main_ethmac_crc32_checker_crc_reg_reg_n_0_[31]_TMR_1
    SLICE_X56Y77         LUT3 (Prop_lut3_I1_O)        0.296     7.067 r  main_ethmac_crc32_checker_crc_reg_reg_n_0__31__TMR_VOTER_2/O
                         net (fo=11, routed)          0.914     7.981    main_ethmac_crc32_checker_crc_reg_reg_n_0__31__TMR_VOTER_2
    SLICE_X59Y75         LUT4 (Prop_lut4_I2_O)        0.150     8.131 r  main_ethmac_crc32_checker_crc_reg[5]_i_2_TMR_2/O
                         net (fo=4, routed)           0.607     8.738    main_ethmac_crc32_checker_crc_reg[5]_i_2_n_TMR_2_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I5_O)        0.332     9.070 f  main_ethmac_crc32_checker_crc_reg[5]_i_1_TMR_2/O
                         net (fo=2, routed)           1.012    10.082    main_ethmac_crc32_checker_crc_next_reg[5]_TMR_2
    SLICE_X60Y77         LUT6 (Prop_lut6_I5_O)        0.124    10.206 f  main_ethmac_rx_converter_converter_source_payload_data[39]_i_10_TMR_2/O
                         net (fo=1, routed)           0.451    10.657    main_ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_TMR_2_0
    SLICE_X61Y77         LUT6 (Prop_lut6_I1_O)        0.124    10.781 r  main_ethmac_rx_converter_converter_source_payload_data[39]_i_5_TMR_2/O
                         net (fo=1, routed)           0.404    11.185    main_ethmac_rx_converter_converter_source_payload_data[39]_i_5_n_TMR_2_0
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.124    11.309 r  main_ethmac_rx_converter_converter_source_payload_data[39]_i_2_TMR_2/O
                         net (fo=5, routed)           1.256    12.566    main_ethmac_crc32_checker_source_source_payload_error_TMR_2
    SLICE_X62Y59         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[39]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         1.708    13.439    eth_rx_clk_TMR_2
    SLICE_X62Y59         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[39]_TMR_2/C
                         clock pessimism              0.063    13.502    
                         clock uncertainty           -0.035    13.466    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)       -0.013    13.453    main_ethmac_rx_converter_converter_source_payload_data_reg[39]_TMR_2
  -------------------------------------------------------------------
                         required time                         13.453    
                         arrival time                         -12.566    
  -------------------------------------------------------------------
                         slack                                  0.888    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[0]_TMR_2/CE
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 1.214ns (18.445%)  route 5.368ns (81.555%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.761ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.839     5.761    eth_rx_clk_TMR_0
    SLICE_X51Y63         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.419     6.180 r  main_ethmac_rx_cdc_graycounter0_q_reg[0]_TMR_0/Q
                         net (fo=3, routed)           1.607     7.787    main_ethmac_rx_cdc_graycounter0_q[0]_TMR_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I0_O)        0.299     8.086 r  main_ethmac_rx_cdc_graycounter0_q_0__TMR_VOTER_2/O
                         net (fo=2, routed)           0.560     8.646    main_ethmac_rx_cdc_graycounter0_q_0__TMR_VOTER_2
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.124     8.770 r  storage_12_reg_i_8_TMR_2/O
                         net (fo=1, routed)           0.286     9.056    storage_12_reg_i_8_n_0_TMR_2
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.180 r  storage_12_reg_i_1_TMR_2/O
                         net (fo=4, routed)           1.001    10.181    main_ethmac_rx_cdc_asyncfifo_writable_TMR_2
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.305 r  main_ethmac_crc32_checker_syncfifo_level[2]_i_2_TMR_2/O
                         net (fo=14, routed)          0.858    11.163    p_506_in_TMR_2
    SLICE_X61Y65         LUT3 (Prop_lut3_I2_O)        0.124    11.287 r  main_ethmac_rx_converter_converter_source_payload_data[9]_i_1_TMR_2/O
                         net (fo=10, routed)          1.055    12.343    main_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_TMR_2_0
    SLICE_X63Y57         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[0]_TMR_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         1.709    13.440    eth_rx_clk_TMR_2
    SLICE_X63Y57         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[0]_TMR_2/C
                         clock pessimism              0.063    13.503    
                         clock uncertainty           -0.035    13.467    
    SLICE_X63Y57         FDRE (Setup_fdre_C_CE)      -0.205    13.262    main_ethmac_rx_converter_converter_source_payload_data_reg[0]_TMR_2
  -------------------------------------------------------------------
                         required time                         13.262    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_rx_converter_converter_source_payload_data_reg[1]_TMR_2/CE
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clocks_rx rise@8.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 1.214ns (18.445%)  route 5.368ns (81.555%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.440ns = ( 13.440 - 8.000 ) 
    Source Clock Delay      (SCD):    5.761ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.839     5.761    eth_rx_clk_TMR_0
    SLICE_X51Y63         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.419     6.180 r  main_ethmac_rx_cdc_graycounter0_q_reg[0]_TMR_0/Q
                         net (fo=3, routed)           1.607     7.787    main_ethmac_rx_cdc_graycounter0_q[0]_TMR_0
    SLICE_X59Y58         LUT3 (Prop_lut3_I0_O)        0.299     8.086 r  main_ethmac_rx_cdc_graycounter0_q_0__TMR_VOTER_2/O
                         net (fo=2, routed)           0.560     8.646    main_ethmac_rx_cdc_graycounter0_q_0__TMR_VOTER_2
    SLICE_X60Y60         LUT4 (Prop_lut4_I2_O)        0.124     8.770 r  storage_12_reg_i_8_TMR_2/O
                         net (fo=1, routed)           0.286     9.056    storage_12_reg_i_8_n_0_TMR_2
    SLICE_X60Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.180 r  storage_12_reg_i_1_TMR_2/O
                         net (fo=4, routed)           1.001    10.181    main_ethmac_rx_cdc_asyncfifo_writable_TMR_2
    SLICE_X57Y71         LUT6 (Prop_lut6_I5_O)        0.124    10.305 r  main_ethmac_crc32_checker_syncfifo_level[2]_i_2_TMR_2/O
                         net (fo=14, routed)          0.858    11.163    p_506_in_TMR_2
    SLICE_X61Y65         LUT3 (Prop_lut3_I2_O)        0.124    11.287 r  main_ethmac_rx_converter_converter_source_payload_data[9]_i_1_TMR_2/O
                         net (fo=10, routed)          1.055    12.343    main_ethmac_rx_converter_converter_source_payload_data[9]_i_1_n_TMR_2_0
    SLICE_X63Y57         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[1]_TMR_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         1.709    13.440    eth_rx_clk_TMR_2
    SLICE_X63Y57         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[1]_TMR_2/C
                         clock pessimism              0.063    13.503    
                         clock uncertainty           -0.035    13.467    
    SLICE_X63Y57         FDRE (Setup_fdre_C_CE)      -0.205    13.262    main_ethmac_rx_converter_converter_source_payload_data_reg[1]_TMR_2
  -------------------------------------------------------------------
                         required time                         13.262    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                  0.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 main_ethmac_rx_converter_converter_source_payload_data_reg[8]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg_TMR_1/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.083%)  route 0.204ns (57.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.670ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         0.642     1.956    eth_rx_clk_TMR_1
    SLICE_X42Y71         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[8]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.148     2.104 r  main_ethmac_rx_converter_converter_source_payload_data_reg[8]_TMR_1/Q
                         net (fo=1, routed)           0.204     2.308    main_ethmac_rx_converter_source_payload_last_be_reg[0]_TMR_1
    RAMB36_X2Y14         RAMB36E1                                     r  storage_12_reg_TMR_1/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         0.957     2.670    eth_rx_clk_TMR_1
    RAMB36_X2Y14         RAMB36E1                                     r  storage_12_reg_TMR_1/CLKBWRCLK
                         clock pessimism             -0.657     2.013    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.243     2.256    storage_12_reg_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7_TMR_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.276%)  route 0.522ns (73.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.642     1.956    eth_rx_clk_TMR_0
    SLICE_X49Y72         FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     2.097 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.191     2.288    main_ethmac_crc32_checker_syncfifo_produce[0]_TMR_0
    SLICE_X55Y72         LUT3 (Prop_lut3_I0_O)        0.045     2.333 r  main_ethmac_crc32_checker_syncfifo_produce_0__TMR_VOTER_2/O
                         net (fo=19, routed)          0.331     2.664    storage_10_reg_0_7_6_7_TMR_2/ADDRD0
    SLICE_X60Y73         RAMD32                                       r  storage_10_reg_0_7_6_7_TMR_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.909     2.621    storage_10_reg_0_7_6_7_TMR_2/WCLK
    SLICE_X60Y73         RAMD32                                       r  storage_10_reg_0_7_6_7_TMR_2/RAMA/CLK
                         clock pessimism             -0.328     2.293    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.603    storage_10_reg_0_7_6_7_TMR_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7_TMR_2/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.276%)  route 0.522ns (73.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.642     1.956    eth_rx_clk_TMR_0
    SLICE_X49Y72         FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     2.097 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.191     2.288    main_ethmac_crc32_checker_syncfifo_produce[0]_TMR_0
    SLICE_X55Y72         LUT3 (Prop_lut3_I0_O)        0.045     2.333 r  main_ethmac_crc32_checker_syncfifo_produce_0__TMR_VOTER_2/O
                         net (fo=19, routed)          0.331     2.664    storage_10_reg_0_7_6_7_TMR_2/ADDRD0
    SLICE_X60Y73         RAMD32                                       r  storage_10_reg_0_7_6_7_TMR_2/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.909     2.621    storage_10_reg_0_7_6_7_TMR_2/WCLK
    SLICE_X60Y73         RAMD32                                       r  storage_10_reg_0_7_6_7_TMR_2/RAMA_D1/CLK
                         clock pessimism             -0.328     2.293    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.603    storage_10_reg_0_7_6_7_TMR_2/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7_TMR_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.276%)  route 0.522ns (73.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.642     1.956    eth_rx_clk_TMR_0
    SLICE_X49Y72         FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     2.097 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.191     2.288    main_ethmac_crc32_checker_syncfifo_produce[0]_TMR_0
    SLICE_X55Y72         LUT3 (Prop_lut3_I0_O)        0.045     2.333 r  main_ethmac_crc32_checker_syncfifo_produce_0__TMR_VOTER_2/O
                         net (fo=19, routed)          0.331     2.664    storage_10_reg_0_7_6_7_TMR_2/ADDRD0
    SLICE_X60Y73         RAMD32                                       r  storage_10_reg_0_7_6_7_TMR_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.909     2.621    storage_10_reg_0_7_6_7_TMR_2/WCLK
    SLICE_X60Y73         RAMD32                                       r  storage_10_reg_0_7_6_7_TMR_2/RAMB/CLK
                         clock pessimism             -0.328     2.293    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.603    storage_10_reg_0_7_6_7_TMR_2/RAMB
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7_TMR_2/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.276%)  route 0.522ns (73.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.642     1.956    eth_rx_clk_TMR_0
    SLICE_X49Y72         FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     2.097 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.191     2.288    main_ethmac_crc32_checker_syncfifo_produce[0]_TMR_0
    SLICE_X55Y72         LUT3 (Prop_lut3_I0_O)        0.045     2.333 r  main_ethmac_crc32_checker_syncfifo_produce_0__TMR_VOTER_2/O
                         net (fo=19, routed)          0.331     2.664    storage_10_reg_0_7_6_7_TMR_2/ADDRD0
    SLICE_X60Y73         RAMD32                                       r  storage_10_reg_0_7_6_7_TMR_2/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.909     2.621    storage_10_reg_0_7_6_7_TMR_2/WCLK
    SLICE_X60Y73         RAMD32                                       r  storage_10_reg_0_7_6_7_TMR_2/RAMB_D1/CLK
                         clock pessimism             -0.328     2.293    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.603    storage_10_reg_0_7_6_7_TMR_2/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7_TMR_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.276%)  route 0.522ns (73.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.642     1.956    eth_rx_clk_TMR_0
    SLICE_X49Y72         FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     2.097 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.191     2.288    main_ethmac_crc32_checker_syncfifo_produce[0]_TMR_0
    SLICE_X55Y72         LUT3 (Prop_lut3_I0_O)        0.045     2.333 r  main_ethmac_crc32_checker_syncfifo_produce_0__TMR_VOTER_2/O
                         net (fo=19, routed)          0.331     2.664    storage_10_reg_0_7_6_7_TMR_2/ADDRD0
    SLICE_X60Y73         RAMD32                                       r  storage_10_reg_0_7_6_7_TMR_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.909     2.621    storage_10_reg_0_7_6_7_TMR_2/WCLK
    SLICE_X60Y73         RAMD32                                       r  storage_10_reg_0_7_6_7_TMR_2/RAMC/CLK
                         clock pessimism             -0.328     2.293    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.603    storage_10_reg_0_7_6_7_TMR_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7_TMR_2/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.276%)  route 0.522ns (73.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.642     1.956    eth_rx_clk_TMR_0
    SLICE_X49Y72         FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     2.097 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.191     2.288    main_ethmac_crc32_checker_syncfifo_produce[0]_TMR_0
    SLICE_X55Y72         LUT3 (Prop_lut3_I0_O)        0.045     2.333 r  main_ethmac_crc32_checker_syncfifo_produce_0__TMR_VOTER_2/O
                         net (fo=19, routed)          0.331     2.664    storage_10_reg_0_7_6_7_TMR_2/ADDRD0
    SLICE_X60Y73         RAMD32                                       r  storage_10_reg_0_7_6_7_TMR_2/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.909     2.621    storage_10_reg_0_7_6_7_TMR_2/WCLK
    SLICE_X60Y73         RAMD32                                       r  storage_10_reg_0_7_6_7_TMR_2/RAMC_D1/CLK
                         clock pessimism             -0.328     2.293    
    SLICE_X60Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.603    storage_10_reg_0_7_6_7_TMR_2/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7_TMR_2/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.276%)  route 0.522ns (73.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.642     1.956    eth_rx_clk_TMR_0
    SLICE_X49Y72         FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     2.097 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.191     2.288    main_ethmac_crc32_checker_syncfifo_produce[0]_TMR_0
    SLICE_X55Y72         LUT3 (Prop_lut3_I0_O)        0.045     2.333 r  main_ethmac_crc32_checker_syncfifo_produce_0__TMR_VOTER_2/O
                         net (fo=19, routed)          0.331     2.664    storage_10_reg_0_7_6_7_TMR_2/ADDRD0
    SLICE_X60Y73         RAMS32                                       r  storage_10_reg_0_7_6_7_TMR_2/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.909     2.621    storage_10_reg_0_7_6_7_TMR_2/WCLK
    SLICE_X60Y73         RAMS32                                       r  storage_10_reg_0_7_6_7_TMR_2/RAMD/CLK
                         clock pessimism             -0.328     2.293    
    SLICE_X60Y73         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.603    storage_10_reg_0_7_6_7_TMR_2/RAMD
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_10_reg_0_7_6_7_TMR_2/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.186ns (26.276%)  route 0.522ns (73.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.642     1.956    eth_rx_clk_TMR_0
    SLICE_X49Y72         FDRE                                         r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.141     2.097 r  main_ethmac_crc32_checker_syncfifo_produce_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.191     2.288    main_ethmac_crc32_checker_syncfifo_produce[0]_TMR_0
    SLICE_X55Y72         LUT3 (Prop_lut3_I0_O)        0.045     2.333 r  main_ethmac_crc32_checker_syncfifo_produce_0__TMR_VOTER_2/O
                         net (fo=19, routed)          0.331     2.664    storage_10_reg_0_7_6_7_TMR_2/ADDRD0
    SLICE_X60Y73         RAMS32                                       r  storage_10_reg_0_7_6_7_TMR_2/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.909     2.621    storage_10_reg_0_7_6_7_TMR_2/WCLK
    SLICE_X60Y73         RAMS32                                       r  storage_10_reg_0_7_6_7_TMR_2/RAMD_D1/CLK
                         clock pessimism             -0.328     2.293    
    SLICE_X60Y73         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.603    storage_10_reg_0_7_6_7_TMR_2/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.603    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_ethmac_rx_converter_converter_source_payload_data_reg[36]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_12_reg_TMR_2/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.972%)  route 0.222ns (60.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.646     1.960    eth_rx_clk_TMR_2
    SLICE_X62Y59         FDRE                                         r  main_ethmac_rx_converter_converter_source_payload_data_reg[36]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.148     2.108 r  main_ethmac_rx_converter_converter_source_payload_data_reg[36]_TMR_2/Q
                         net (fo=1, routed)           0.222     2.331    main_ethmac_rx_converter_source_payload_data_reg[30]_TMR_2
    RAMB36_X3Y11         RAMB36E1                                     r  storage_12_reg_TMR_2/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.964     2.677    eth_rx_clk_TMR_2
    RAMB36_X3Y11         RAMB36E1                                     r  storage_12_reg_TMR_2/CLKBWRCLK
                         clock pessimism             -0.657     2.020    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.243     2.263    storage_12_reg_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clocks_rx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clocks_rx }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y12    storage_12_reg_TMR_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y14    storage_12_reg_TMR_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y11    storage_12_reg_TMR_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   BUFG_5_TMR_0/I
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y11  BUFG_5_TMR_1/I
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y12  BUFG_5_TMR_2/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y79    IDDR/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y96    IDDR_1/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y92    IDDR_2/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y91    IDDR_3/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y4  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y4  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y4  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y74    storage_10_reg_0_7_0_5_TMR_1/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y74    storage_10_reg_0_7_0_5_TMR_1/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y74    storage_10_reg_0_7_0_5_TMR_1/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y74    storage_10_reg_0_7_0_5_TMR_1/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y74    storage_10_reg_0_7_0_5_TMR_1/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y74    storage_10_reg_0_7_0_5_TMR_1/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y74    storage_10_reg_0_7_0_5_TMR_1/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X52Y74    storage_10_reg_0_7_0_5_TMR_1/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y4  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y4  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y71    storage_10_reg_0_7_0_5_TMR_0/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y71    storage_10_reg_0_7_0_5_TMR_0/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y71    storage_10_reg_0_7_0_5_TMR_0/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y71    storage_10_reg_0_7_0_5_TMR_0/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y71    storage_10_reg_0_7_0_5_TMR_0/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y71    storage_10_reg_0_7_0_5_TMR_0/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y71    storage_10_reg_0_7_0_5_TMR_0/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X48Y71    storage_10_reg_0_7_0_5_TMR_0/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_clk_tx
  To Clock:  main_ethphy_pll_clk_tx

Setup :           43  Failing Endpoints,  Worst Slack       -1.020ns,  Total Violation      -14.417ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.020ns  (required time - arrival time)
  Source:                 storage_11_reg_TMR_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_2/D2
                            (rising edge-triggered cell ODDR clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_ethphy_pll_clk_tx rise@8.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 2.950ns (38.323%)  route 4.748ns (61.677%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.926ns = ( 17.926 - 8.000 ) 
    Source Clock Delay      (SCD):    10.668ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968     5.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419     8.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.493 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          2.175    10.668    eth_tx_clk_TMR_2
    RAMB36_X0Y9          RAMB36E1                                     r  storage_11_reg_TMR_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454    13.122 r  storage_11_reg_TMR_2/DOADO[12]
                         net (fo=1, routed)           1.171    14.293    main_ethmac_tx_converter_converter_sink_payload_data[14]_TMR_2
    SLICE_X8Y46          LUT6 (Prop_lut6_I5_O)        0.124    14.417 f  ODDR_2_i_8_TMR_2/O
                         net (fo=2, routed)           1.191    15.608    ODDR_2_i_8_n_0_TMR_2
    SLICE_X13Y65         LUT3 (Prop_lut3_I2_O)        0.124    15.732 r  ODDR_2_i_5_TMR_2/O
                         net (fo=1, routed)           0.426    16.158    ODDR_2_i_5_n_0_TMR_2
    SLICE_X13Y66         LUT6 (Prop_lut6_I3_O)        0.124    16.282 r  ODDR_2_i_2_TMR_2/O
                         net (fo=1, routed)           0.787    17.069    ODDR_2_i_2_n_0_TMR_2
    SLICE_X12Y71         LUT3 (Prop_lut3_I2_O)        0.124    17.193 r  ODDR_2_i_2_n_0_TMR_VOTER_0/O
                         net (fo=1, routed)           1.172    18.365    ODDR_2_i_2_n_0_TMR_VOTER_0
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/D2
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    13.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    15.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.057 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.868    17.926    eth_tx_clk_TMR_0
    OLOGIC_X0Y77         ODDR                                         r  ODDR_2/C
                         clock pessimism              0.323    18.248    
                         clock uncertainty           -0.069    18.179    
    OLOGIC_X0Y77         ODDR (Setup_oddr_C_D2)      -0.834    17.345    ODDR_2
  -------------------------------------------------------------------
                         required time                         17.345    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                 -1.020    

Slack (VIOLATED) :        -0.900ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_TMR_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_ethphy_pll_clk_tx rise@8.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        8.283ns  (logic 1.696ns (20.477%)  route 6.587ns (79.523%))
  Logic Levels:           10  (LUT2=1 LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.920ns = ( 17.920 - 8.000 ) 
    Source Clock Delay      (SCD):    10.425ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968     5.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419     8.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.493 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.932    10.425    eth_tx_clk_TMR_0
    SLICE_X31Y65         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    10.881 r  main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_0/Q
                         net (fo=3, routed)           0.786    11.667    main_ethmac_tx_cdc_graycounter1_q[5]_TMR_0
    SLICE_X31Y66         LUT3 (Prop_lut3_I0_O)        0.124    11.791 r  main_ethmac_tx_cdc_graycounter1_q_5__TMR_VOTER_0/O
                         net (fo=2, routed)           0.785    12.576    main_ethmac_tx_cdc_graycounter1_q_5__TMR_VOTER_0
    SLICE_X27Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.700 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5_TMR_0/O
                         net (fo=1, routed)           0.396    13.096    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5_n_TMR_0_0
    SLICE_X25Y69         LUT4 (Prop_lut4_I1_O)        0.124    13.220 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_TMR_0/O
                         net (fo=2, routed)           0.565    13.786    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_TMR_0_0
    SLICE_X21Y70         LUT3 (Prop_lut3_I1_O)        0.124    13.910 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_TMR_0/O
                         net (fo=3, routed)           0.663    14.573    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_TMR_0_0
    SLICE_X17Y72         LUT3 (Prop_lut3_I1_O)        0.124    14.697 f  ODDR_1_i_2_TMR_0/O
                         net (fo=4, routed)           0.416    15.113    ODDR_1_i_2_n_0_TMR_0
    SLICE_X17Y72         LUT4 (Prop_lut4_I0_O)        0.124    15.237 f  main_ethmac_crc32_inserter_cnt[1]_i_2_TMR_0/O
                         net (fo=5, routed)           0.548    15.784    main_ethmac_crc32_inserter_cnt[1]_i_2_n_TMR_0_0
    SLICE_X23Y68         LUT6 (Prop_lut6_I3_O)        0.124    15.908 f  main_ethmac_tx_converter_converter_mux[1]_i_2_TMR_0/O
                         net (fo=4, routed)           0.179    16.087    main_ethmac_tx_converter_converter_mux[1]_i_2_n_TMR_0_0
    SLICE_X23Y68         LUT3 (Prop_lut3_I2_O)        0.124    16.211 f  storage_11_reg_i_47_TMR_0/O
                         net (fo=11, routed)          0.637    16.848    storage_11_reg_i_47_n_0_TMR_0
    SLICE_X27Y64         LUT6 (Prop_lut6_I2_O)        0.124    16.972 r  storage_11_reg_i_46_TMR_0/O
                         net (fo=3, routed)           0.300    17.272    storage_11_reg_i_46_n_0_TMR_0
    SLICE_X25Y64         LUT2 (Prop_lut2_I1_O)        0.124    17.396 r  storage_11_reg_i_2_TMR_0/O
                         net (fo=2, routed)           1.312    18.708    main_ethmac_tx_cdc_graycounter1_q_next_binary[5]_TMR_0
    RAMB36_X0Y11         RAMB36E1                                     r  storage_11_reg_TMR_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    13.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    15.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.057 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.862    17.920    eth_tx_clk_TMR_0
    RAMB36_X0Y11         RAMB36E1                                     r  storage_11_reg_TMR_0/CLKARDCLK
                         clock pessimism              0.523    18.443    
                         clock uncertainty           -0.069    18.374    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    17.808    storage_11_reg_TMR_0
  -------------------------------------------------------------------
                         required time                         17.808    
                         arrival time                         -18.708    
  -------------------------------------------------------------------
                         slack                                 -0.900    

Slack (VIOLATED) :        -0.878ns  (required time - arrival time)
  Source:                 storage_11_reg_TMR_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_5/D2
                            (rising edge-triggered cell ODDR clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_ethphy_pll_clk_tx rise@8.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 2.950ns (39.045%)  route 4.605ns (60.955%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.926ns = ( 17.926 - 8.000 ) 
    Source Clock Delay      (SCD):    10.668ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968     5.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419     8.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.493 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          2.175    10.668    eth_tx_clk_TMR_2
    RAMB36_X0Y9          RAMB36E1                                     r  storage_11_reg_TMR_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454    13.122 r  storage_11_reg_TMR_2/DOADO[15]
                         net (fo=1, routed)           1.055    14.177    main_ethmac_tx_converter_converter_sink_payload_data[17]_TMR_2
    SLICE_X8Y49          LUT6 (Prop_lut6_I5_O)        0.124    14.301 f  ODDR_5_i_10_TMR_2/O
                         net (fo=2, routed)           1.163    15.464    ODDR_5_i_10_n_0_TMR_2
    SLICE_X16Y64         LUT3 (Prop_lut3_I2_O)        0.124    15.588 r  ODDR_5_i_6_TMR_2/O
                         net (fo=1, routed)           0.428    16.016    ODDR_5_i_6_n_0_TMR_2
    SLICE_X16Y65         LUT6 (Prop_lut6_I1_O)        0.124    16.140 r  ODDR_5_i_2_TMR_2/O
                         net (fo=1, routed)           0.775    16.915    main_ethmac_tx_gap_inserter_source_payload_data[7]_TMR_2
    SLICE_X12Y71         LUT3 (Prop_lut3_I2_O)        0.124    17.039 r  main_ethmac_tx_gap_inserter_source_payload_data_7__TMR_VOTER_0/O
                         net (fo=1, routed)           1.184    18.223    main_ethmac_tx_gap_inserter_source_payload_data_7__TMR_VOTER_0
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/D2
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    13.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    15.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.057 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.868    17.926    eth_tx_clk_TMR_0
    OLOGIC_X0Y78         ODDR                                         r  ODDR_5/C
                         clock pessimism              0.323    18.248    
                         clock uncertainty           -0.069    18.179    
    OLOGIC_X0Y78         ODDR (Setup_oddr_C_D2)      -0.834    17.345    ODDR_5
  -------------------------------------------------------------------
                         required time                         17.345    
                         arrival time                         -18.223    
  -------------------------------------------------------------------
                         slack                                 -0.878    

Slack (VIOLATED) :        -0.778ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_TMR_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_ethphy_pll_clk_tx rise@8.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 2.226ns (28.003%)  route 5.723ns (71.997%))
  Logic Levels:           10  (LUT2=1 LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.903ns = ( 17.903 - 8.000 ) 
    Source Clock Delay      (SCD):    10.419ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968     5.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419     8.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.493 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.926    10.419    eth_tx_clk_TMR_0
    SLICE_X26Y71         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.419    10.838 r  main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.626    11.464    main_ethmac_tx_cdc_graycounter1_q[1]_TMR_0
    SLICE_X26Y69         LUT3 (Prop_lut3_I0_O)        0.299    11.763 r  main_ethmac_tx_cdc_graycounter1_q_1__TMR_VOTER_1/O
                         net (fo=2, routed)           0.575    12.338    main_ethmac_tx_cdc_graycounter1_q_1__TMR_VOTER_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.462 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_TMR_1/O
                         net (fo=1, routed)           0.796    13.258    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_n_TMR_1_0
    SLICE_X23Y71         LUT4 (Prop_lut4_I0_O)        0.124    13.382 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_TMR_1/O
                         net (fo=2, routed)           0.161    13.543    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_TMR_1_0
    SLICE_X23Y71         LUT3 (Prop_lut3_I1_O)        0.124    13.667 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_TMR_1/O
                         net (fo=3, routed)           0.337    14.004    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_TMR_1_0
    SLICE_X20Y71         LUT3 (Prop_lut3_I1_O)        0.124    14.128 f  ODDR_1_i_2_TMR_1/O
                         net (fo=4, routed)           0.441    14.569    ODDR_1_i_2_n_0_TMR_1
    SLICE_X19Y71         LUT4 (Prop_lut4_I0_O)        0.118    14.687 f  main_ethmac_crc32_inserter_cnt[1]_i_2_TMR_1/O
                         net (fo=5, routed)           0.755    15.442    main_ethmac_crc32_inserter_cnt[1]_i_2_n_TMR_1_0
    SLICE_X23Y69         LUT6 (Prop_lut6_I3_O)        0.326    15.768 f  main_ethmac_tx_converter_converter_mux[1]_i_2_TMR_1/O
                         net (fo=4, routed)           0.423    16.190    main_ethmac_tx_converter_converter_mux[1]_i_2_n_TMR_1_0
    SLICE_X23Y69         LUT3 (Prop_lut3_I2_O)        0.118    16.308 f  storage_11_reg_i_47_TMR_1/O
                         net (fo=11, routed)          0.607    16.915    storage_11_reg_i_47_n_0_TMR_1
    SLICE_X24Y67         LUT6 (Prop_lut6_I2_O)        0.326    17.241 r  storage_11_reg_i_46_TMR_1/O
                         net (fo=3, routed)           0.308    17.550    storage_11_reg_i_46_n_0_TMR_1
    SLICE_X25Y69         LUT2 (Prop_lut2_I1_O)        0.124    17.674 r  storage_11_reg_i_2_TMR_1/O
                         net (fo=2, routed)           0.695    18.368    main_ethmac_tx_cdc_graycounter1_q_next_binary[5]_TMR_1
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_TMR_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    13.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    15.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.057 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          1.845    17.903    eth_tx_clk_TMR_1
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_TMR_1/CLKARDCLK
                         clock pessimism              0.323    18.225    
                         clock uncertainty           -0.069    18.156    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    17.590    storage_11_reg_TMR_1
  -------------------------------------------------------------------
                         required time                         17.590    
                         arrival time                         -18.368    
  -------------------------------------------------------------------
                         slack                                 -0.778    

Slack (VIOLATED) :        -0.759ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_TMR_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_ethphy_pll_clk_tx rise@8.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        7.930ns  (logic 2.102ns (26.507%)  route 5.828ns (73.493%))
  Logic Levels:           9  (LUT2=1 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.903ns = ( 17.903 - 8.000 ) 
    Source Clock Delay      (SCD):    10.419ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968     5.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419     8.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.493 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.926    10.419    eth_tx_clk_TMR_0
    SLICE_X26Y71         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.419    10.838 r  main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.626    11.464    main_ethmac_tx_cdc_graycounter1_q[1]_TMR_0
    SLICE_X26Y69         LUT3 (Prop_lut3_I0_O)        0.299    11.763 r  main_ethmac_tx_cdc_graycounter1_q_1__TMR_VOTER_1/O
                         net (fo=2, routed)           0.575    12.338    main_ethmac_tx_cdc_graycounter1_q_1__TMR_VOTER_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.462 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_TMR_1/O
                         net (fo=1, routed)           0.796    13.258    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_n_TMR_1_0
    SLICE_X23Y71         LUT4 (Prop_lut4_I0_O)        0.124    13.382 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_TMR_1/O
                         net (fo=2, routed)           0.161    13.543    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_TMR_1_0
    SLICE_X23Y71         LUT3 (Prop_lut3_I1_O)        0.124    13.667 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_TMR_1/O
                         net (fo=3, routed)           0.337    14.004    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_TMR_1_0
    SLICE_X20Y71         LUT3 (Prop_lut3_I1_O)        0.124    14.128 r  ODDR_1_i_2_TMR_1/O
                         net (fo=4, routed)           0.441    14.569    ODDR_1_i_2_n_0_TMR_1
    SLICE_X19Y71         LUT4 (Prop_lut4_I0_O)        0.118    14.687 r  main_ethmac_crc32_inserter_cnt[1]_i_2_TMR_1/O
                         net (fo=5, routed)           0.755    15.442    main_ethmac_crc32_inserter_cnt[1]_i_2_n_TMR_1_0
    SLICE_X23Y69         LUT6 (Prop_lut6_I3_O)        0.326    15.768 r  main_ethmac_tx_converter_converter_mux[1]_i_2_TMR_1/O
                         net (fo=4, routed)           0.423    16.190    main_ethmac_tx_converter_converter_mux[1]_i_2_n_TMR_1_0
    SLICE_X23Y69         LUT3 (Prop_lut3_I2_O)        0.118    16.308 r  storage_11_reg_i_47_TMR_1/O
                         net (fo=11, routed)          0.758    17.066    storage_11_reg_i_47_n_0_TMR_1
    SLICE_X24Y66         LUT2 (Prop_lut2_I1_O)        0.326    17.392 r  storage_11_reg_i_7_TMR_1/O
                         net (fo=2, routed)           0.957    18.349    storage_11_reg_i_7_n_0_TMR_1
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_TMR_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    13.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    15.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.057 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          1.845    17.903    eth_tx_clk_TMR_1
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_TMR_1/CLKARDCLK
                         clock pessimism              0.323    18.225    
                         clock uncertainty           -0.069    18.156    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    17.590    storage_11_reg_TMR_1
  -------------------------------------------------------------------
                         required time                         17.590    
                         arrival time                         -18.349    
  -------------------------------------------------------------------
                         slack                                 -0.759    

Slack (VIOLATED) :        -0.712ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_TMR_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_ethphy_pll_clk_tx rise@8.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        8.094ns  (logic 1.572ns (19.421%)  route 6.522ns (80.579%))
  Logic Levels:           9  (LUT3=4 LUT4=2 LUT6=3)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.920ns = ( 17.920 - 8.000 ) 
    Source Clock Delay      (SCD):    10.425ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968     5.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419     8.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.493 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.932    10.425    eth_tx_clk_TMR_0
    SLICE_X31Y65         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    10.881 r  main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_0/Q
                         net (fo=3, routed)           0.786    11.667    main_ethmac_tx_cdc_graycounter1_q[5]_TMR_0
    SLICE_X31Y66         LUT3 (Prop_lut3_I0_O)        0.124    11.791 r  main_ethmac_tx_cdc_graycounter1_q_5__TMR_VOTER_0/O
                         net (fo=2, routed)           0.785    12.576    main_ethmac_tx_cdc_graycounter1_q_5__TMR_VOTER_0
    SLICE_X27Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.700 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5_TMR_0/O
                         net (fo=1, routed)           0.396    13.096    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_5_n_TMR_0_0
    SLICE_X25Y69         LUT4 (Prop_lut4_I1_O)        0.124    13.220 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_TMR_0/O
                         net (fo=2, routed)           0.565    13.786    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_TMR_0_0
    SLICE_X21Y70         LUT3 (Prop_lut3_I1_O)        0.124    13.910 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_TMR_0/O
                         net (fo=3, routed)           0.663    14.573    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_TMR_0_0
    SLICE_X17Y72         LUT3 (Prop_lut3_I1_O)        0.124    14.697 r  ODDR_1_i_2_TMR_0/O
                         net (fo=4, routed)           0.416    15.113    ODDR_1_i_2_n_0_TMR_0
    SLICE_X17Y72         LUT4 (Prop_lut4_I0_O)        0.124    15.237 r  main_ethmac_crc32_inserter_cnt[1]_i_2_TMR_0/O
                         net (fo=5, routed)           0.548    15.784    main_ethmac_crc32_inserter_cnt[1]_i_2_n_TMR_0_0
    SLICE_X23Y68         LUT6 (Prop_lut6_I3_O)        0.124    15.908 r  main_ethmac_tx_converter_converter_mux[1]_i_2_TMR_0/O
                         net (fo=4, routed)           0.179    16.087    main_ethmac_tx_converter_converter_mux[1]_i_2_n_TMR_0_0
    SLICE_X23Y68         LUT3 (Prop_lut3_I2_O)        0.124    16.211 r  storage_11_reg_i_47_TMR_0/O
                         net (fo=11, routed)          0.866    17.077    storage_11_reg_i_47_n_0_TMR_0
    SLICE_X24Y64         LUT6 (Prop_lut6_I2_O)        0.124    17.201 r  storage_11_reg_i_3_TMR_0/O
                         net (fo=2, routed)           1.318    18.519    main_ethmac_tx_cdc_graycounter1_q_next_binary[4]_TMR_0
    RAMB36_X0Y11         RAMB36E1                                     r  storage_11_reg_TMR_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    13.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    15.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.057 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.862    17.920    eth_tx_clk_TMR_0
    RAMB36_X0Y11         RAMB36E1                                     r  storage_11_reg_TMR_0/CLKARDCLK
                         clock pessimism              0.523    18.443    
                         clock uncertainty           -0.069    18.374    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    17.808    storage_11_reg_TMR_0
  -------------------------------------------------------------------
                         required time                         17.808    
                         arrival time                         -18.519    
  -------------------------------------------------------------------
                         slack                                 -0.712    

Slack (VIOLATED) :        -0.638ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_tx_cdc_graycounter1_q_reg[6]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_ethphy_pll_clk_tx rise@8.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 2.221ns (27.621%)  route 5.820ns (72.379%))
  Logic Levels:           10  (LUT3=5 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.857ns = ( 17.857 - 8.000 ) 
    Source Clock Delay      (SCD):    10.419ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968     5.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419     8.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.493 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.926    10.419    eth_tx_clk_TMR_0
    SLICE_X26Y71         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.419    10.838 r  main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.626    11.464    main_ethmac_tx_cdc_graycounter1_q[1]_TMR_0
    SLICE_X26Y69         LUT3 (Prop_lut3_I0_O)        0.299    11.763 r  main_ethmac_tx_cdc_graycounter1_q_1__TMR_VOTER_1/O
                         net (fo=2, routed)           0.575    12.338    main_ethmac_tx_cdc_graycounter1_q_1__TMR_VOTER_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.462 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_TMR_1/O
                         net (fo=1, routed)           0.796    13.258    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_n_TMR_1_0
    SLICE_X23Y71         LUT4 (Prop_lut4_I0_O)        0.124    13.382 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_TMR_1/O
                         net (fo=2, routed)           0.161    13.543    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_TMR_1_0
    SLICE_X23Y71         LUT3 (Prop_lut3_I1_O)        0.124    13.667 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_TMR_1/O
                         net (fo=3, routed)           0.337    14.004    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_TMR_1_0
    SLICE_X20Y71         LUT3 (Prop_lut3_I1_O)        0.124    14.128 f  ODDR_1_i_2_TMR_1/O
                         net (fo=4, routed)           0.441    14.569    ODDR_1_i_2_n_0_TMR_1
    SLICE_X19Y71         LUT4 (Prop_lut4_I0_O)        0.118    14.687 f  main_ethmac_crc32_inserter_cnt[1]_i_2_TMR_1/O
                         net (fo=5, routed)           0.755    15.442    main_ethmac_crc32_inserter_cnt[1]_i_2_n_TMR_1_0
    SLICE_X23Y69         LUT6 (Prop_lut6_I3_O)        0.326    15.768 f  main_ethmac_tx_converter_converter_mux[1]_i_2_TMR_1/O
                         net (fo=4, routed)           0.423    16.190    main_ethmac_tx_converter_converter_mux[1]_i_2_n_TMR_1_0
    SLICE_X23Y69         LUT3 (Prop_lut3_I2_O)        0.118    16.308 f  storage_11_reg_i_47_TMR_1/O
                         net (fo=11, routed)          0.607    16.915    storage_11_reg_i_47_n_0_TMR_1
    SLICE_X24Y67         LUT6 (Prop_lut6_I2_O)        0.326    17.241 r  storage_11_reg_i_46_TMR_1/O
                         net (fo=3, routed)           0.552    17.793    storage_11_reg_i_46_n_0_TMR_1
    SLICE_X27Y66         LUT3 (Prop_lut3_I1_O)        0.119    17.912 r  main_ethmac_tx_cdc_graycounter1_q[6]_i_1_TMR_1/O
                         net (fo=2, routed)           0.548    18.460    main_ethmac_tx_cdc_rdport_adr[6]_TMR_1
    SLICE_X33Y70         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[6]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    13.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    15.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.057 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          1.800    17.857    eth_tx_clk_TMR_1
    SLICE_X33Y70         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[6]_TMR_1/C
                         clock pessimism              0.323    18.180    
                         clock uncertainty           -0.069    18.111    
    SLICE_X33Y70         FDRE (Setup_fdre_C_D)       -0.289    17.822    main_ethmac_tx_cdc_graycounter1_q_reg[6]_TMR_1
  -------------------------------------------------------------------
                         required time                         17.822    
                         arrival time                         -18.460    
  -------------------------------------------------------------------
                         slack                                 -0.638    

Slack (VIOLATED) :        -0.619ns  (required time - arrival time)
  Source:                 storage_11_reg_TMR_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ODDR_4/D1
                            (rising edge-triggered cell ODDR clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_ethphy_pll_clk_tx rise@8.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.950ns (40.440%)  route 4.345ns (59.560%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.924ns = ( 17.924 - 8.000 ) 
    Source Clock Delay      (SCD):    10.668ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968     5.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419     8.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     8.493 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          2.175    10.668    eth_tx_clk_TMR_2
    RAMB36_X0Y9          RAMB36E1                                     r  storage_11_reg_TMR_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454    13.122 r  storage_11_reg_TMR_2/DOADO[26]
                         net (fo=1, routed)           1.157    14.279    main_ethmac_tx_converter_converter_sink_payload_data[32]_TMR_2
    SLICE_X8Y46          LUT6 (Prop_lut6_I1_O)        0.124    14.403 f  ODDR_4_i_7_TMR_2/O
                         net (fo=2, routed)           1.291    15.694    ODDR_4_i_7_n_0_TMR_2
    SLICE_X14Y65         LUT3 (Prop_lut3_I2_O)        0.124    15.818 r  ODDR_4_i_3_TMR_2/O
                         net (fo=1, routed)           0.283    16.101    ODDR_4_i_3_n_0_TMR_2
    SLICE_X13Y65         LUT6 (Prop_lut6_I3_O)        0.124    16.225 r  ODDR_4_i_1_TMR_2/O
                         net (fo=1, routed)           0.616    16.841    ODDR_4_i_1_n_0_TMR_2
    SLICE_X11Y70         LUT3 (Prop_lut3_I2_O)        0.124    16.965 r  ODDR_4_i_1_n_0_TMR_VOTER_0/O
                         net (fo=1, routed)           0.997    17.962    ODDR_4_i_1_n_0_TMR_VOTER_0
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/D1
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    13.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    15.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.057 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.866    17.924    eth_tx_clk_TMR_0
    OLOGIC_X0Y76         ODDR                                         r  ODDR_4/C
                         clock pessimism              0.323    18.246    
                         clock uncertainty           -0.069    18.177    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.834    17.343    ODDR_4
  -------------------------------------------------------------------
                         required time                         17.343    
                         arrival time                         -17.962    
  -------------------------------------------------------------------
                         slack                                 -0.619    

Slack (VIOLATED) :        -0.618ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_TMR_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_ethphy_pll_clk_tx rise@8.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        7.789ns  (logic 2.102ns (26.987%)  route 5.687ns (73.013%))
  Logic Levels:           9  (LUT3=4 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.903ns = ( 17.903 - 8.000 ) 
    Source Clock Delay      (SCD):    10.419ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968     5.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419     8.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.493 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.926    10.419    eth_tx_clk_TMR_0
    SLICE_X26Y71         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.419    10.838 r  main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.626    11.464    main_ethmac_tx_cdc_graycounter1_q[1]_TMR_0
    SLICE_X26Y69         LUT3 (Prop_lut3_I0_O)        0.299    11.763 r  main_ethmac_tx_cdc_graycounter1_q_1__TMR_VOTER_1/O
                         net (fo=2, routed)           0.575    12.338    main_ethmac_tx_cdc_graycounter1_q_1__TMR_VOTER_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.462 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_TMR_1/O
                         net (fo=1, routed)           0.796    13.258    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_n_TMR_1_0
    SLICE_X23Y71         LUT4 (Prop_lut4_I0_O)        0.124    13.382 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_TMR_1/O
                         net (fo=2, routed)           0.161    13.543    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_TMR_1_0
    SLICE_X23Y71         LUT3 (Prop_lut3_I1_O)        0.124    13.667 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_TMR_1/O
                         net (fo=3, routed)           0.337    14.004    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_TMR_1_0
    SLICE_X20Y71         LUT3 (Prop_lut3_I1_O)        0.124    14.128 r  ODDR_1_i_2_TMR_1/O
                         net (fo=4, routed)           0.441    14.569    ODDR_1_i_2_n_0_TMR_1
    SLICE_X19Y71         LUT4 (Prop_lut4_I0_O)        0.118    14.687 r  main_ethmac_crc32_inserter_cnt[1]_i_2_TMR_1/O
                         net (fo=5, routed)           0.755    15.442    main_ethmac_crc32_inserter_cnt[1]_i_2_n_TMR_1_0
    SLICE_X23Y69         LUT6 (Prop_lut6_I3_O)        0.326    15.768 r  main_ethmac_tx_converter_converter_mux[1]_i_2_TMR_1/O
                         net (fo=4, routed)           0.423    16.190    main_ethmac_tx_converter_converter_mux[1]_i_2_n_TMR_1_0
    SLICE_X23Y69         LUT3 (Prop_lut3_I2_O)        0.118    16.308 r  storage_11_reg_i_47_TMR_1/O
                         net (fo=11, routed)          0.683    16.992    storage_11_reg_i_47_n_0_TMR_1
    SLICE_X24Y66         LUT4 (Prop_lut4_I2_O)        0.326    17.318 r  storage_11_reg_i_5_TMR_1/O
                         net (fo=2, routed)           0.890    18.208    main_ethmac_tx_cdc_graycounter1_q_next_binary[2]_TMR_1
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_TMR_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    13.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    15.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.057 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          1.845    17.903    eth_tx_clk_TMR_1
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_TMR_1/CLKARDCLK
                         clock pessimism              0.323    18.225    
                         clock uncertainty           -0.069    18.156    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    17.590    storage_11_reg_TMR_1
  -------------------------------------------------------------------
                         required time                         17.590    
                         arrival time                         -18.208    
  -------------------------------------------------------------------
                         slack                                 -0.618    

Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_11_reg_TMR_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_ethphy_pll_clk_tx rise@8.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        7.765ns  (logic 2.102ns (27.070%)  route 5.663ns (72.930%))
  Logic Levels:           9  (LUT3=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.903ns = ( 17.903 - 8.000 ) 
    Source Clock Delay      (SCD):    10.419ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  IBUF/O
                         net (fo=3, routed)           2.457     3.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968     5.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419     8.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.493 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.926    10.419    eth_tx_clk_TMR_0
    SLICE_X26Y71         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.419    10.838 r  main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.626    11.464    main_ethmac_tx_cdc_graycounter1_q[1]_TMR_0
    SLICE_X26Y69         LUT3 (Prop_lut3_I0_O)        0.299    11.763 r  main_ethmac_tx_cdc_graycounter1_q_1__TMR_VOTER_1/O
                         net (fo=2, routed)           0.575    12.338    main_ethmac_tx_cdc_graycounter1_q_1__TMR_VOTER_1
    SLICE_X28Y69         LUT6 (Prop_lut6_I4_O)        0.124    12.462 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_TMR_1/O
                         net (fo=1, routed)           0.796    13.258    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_4_n_TMR_1_0
    SLICE_X23Y71         LUT4 (Prop_lut4_I0_O)        0.124    13.382 f  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_TMR_1/O
                         net (fo=2, routed)           0.161    13.543    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_3_n_TMR_1_0
    SLICE_X23Y71         LUT3 (Prop_lut3_I1_O)        0.124    13.667 r  FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_TMR_1/O
                         net (fo=3, routed)           0.337    14.004    FSM_onehot_builder_liteethmaccrc32inserter_state[1]_i_2_n_TMR_1_0
    SLICE_X20Y71         LUT3 (Prop_lut3_I1_O)        0.124    14.128 r  ODDR_1_i_2_TMR_1/O
                         net (fo=4, routed)           0.441    14.569    ODDR_1_i_2_n_0_TMR_1
    SLICE_X19Y71         LUT4 (Prop_lut4_I0_O)        0.118    14.687 r  main_ethmac_crc32_inserter_cnt[1]_i_2_TMR_1/O
                         net (fo=5, routed)           0.755    15.442    main_ethmac_crc32_inserter_cnt[1]_i_2_n_TMR_1_0
    SLICE_X23Y69         LUT6 (Prop_lut6_I3_O)        0.326    15.768 r  main_ethmac_tx_converter_converter_mux[1]_i_2_TMR_1/O
                         net (fo=4, routed)           0.423    16.190    main_ethmac_tx_converter_converter_mux[1]_i_2_n_TMR_1_0
    SLICE_X23Y69         LUT3 (Prop_lut3_I2_O)        0.118    16.308 r  storage_11_reg_i_47_TMR_1/O
                         net (fo=11, routed)          0.607    16.915    storage_11_reg_i_47_n_0_TMR_1
    SLICE_X26Y68         LUT5 (Prop_lut5_I3_O)        0.326    17.241 r  storage_11_reg_i_4_TMR_1/O
                         net (fo=2, routed)           0.943    18.184    storage_11_reg_i_4_n_0_TMR_1
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_TMR_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  IBUF/O
                         net (fo=3, routed)           2.334    11.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    13.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    13.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    15.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.057 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          1.845    17.903    eth_tx_clk_TMR_1
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_TMR_1/CLKARDCLK
                         clock pessimism              0.323    18.225    
                         clock uncertainty           -0.069    18.156    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    17.590    storage_11_reg_TMR_1
  -------------------------------------------------------------------
                         required time                         17.590    
                         arrival time                         -18.184    
  -------------------------------------------------------------------
                         slack                                 -0.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_ethmac_padding_inserter_counter_reg[7]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_padding_inserter_counter_reg[7]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.252ns (48.769%)  route 0.265ns (51.231%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.596ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.677     3.574    eth_tx_clk_TMR_1
    SLICE_X25Y75         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[7]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDRE (Prop_fdre_C_Q)         0.141     3.715 r  main_ethmac_padding_inserter_counter_reg[7]_TMR_1/Q
                         net (fo=3, routed)           0.265     3.980    main_ethmac_padding_inserter_counter_reg_n_0_[7]_TMR_1
    SLICE_X26Y75         LUT3 (Prop_lut3_I1_O)        0.045     4.025 r  main_ethmac_padding_inserter_counter_reg_n_0__7__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     4.025    main_ethmac_padding_inserter_counter_reg_n_0__7__TMR_VOTER_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     4.091 r  main_ethmac_padding_inserter_counter_reg[8]_i_1_TMR_0/O[2]
                         net (fo=1, routed)           0.000     4.091    main_ethmac_padding_inserter_counter_reg[8]_i_1_n_TMR_0_5
    SLICE_X26Y75         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[7]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         0.950     4.596    eth_tx_clk_TMR_0
    SLICE_X26Y75         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[7]_TMR_0/C
                         clock pessimism             -0.677     3.920    
    SLICE_X26Y75         FDRE (Hold_fdre_C_D)         0.105     4.025    main_ethmac_padding_inserter_counter_reg[7]_TMR_0
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           4.091    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 main_ethmac_padding_inserter_counter_reg[15]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_padding_inserter_counter_reg[15]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.252ns (48.581%)  route 0.267ns (51.419%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.599ns
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.680     3.577    eth_tx_clk_TMR_1
    SLICE_X25Y77         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[15]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y77         FDRE (Prop_fdre_C_Q)         0.141     3.718 r  main_ethmac_padding_inserter_counter_reg[15]_TMR_1/Q
                         net (fo=3, routed)           0.267     3.985    main_ethmac_padding_inserter_counter_reg_n_0_[15]_TMR_1
    SLICE_X26Y77         LUT3 (Prop_lut3_I1_O)        0.045     4.030 r  main_ethmac_padding_inserter_counter_reg_n_0__15__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     4.030    main_ethmac_padding_inserter_counter_reg_n_0__15__TMR_VOTER_0
    SLICE_X26Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     4.096 r  main_ethmac_padding_inserter_counter_reg[15]_i_2_TMR_0/O[2]
                         net (fo=1, routed)           0.000     4.096    main_ethmac_padding_inserter_counter_reg[15]_i_2_n_TMR_0_5
    SLICE_X26Y77         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[15]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         0.953     4.599    eth_tx_clk_TMR_0
    SLICE_X26Y77         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[15]_TMR_0/C
                         clock pessimism             -0.677     3.923    
    SLICE_X26Y77         FDRE (Hold_fdre_C_D)         0.105     4.028    main_ethmac_padding_inserter_counter_reg[15]_TMR_0
  -------------------------------------------------------------------
                         required time                         -4.028    
                         arrival time                           4.096    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 main_ethmac_padding_inserter_counter_reg[4]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_padding_inserter_counter_reg[4]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.249ns (47.510%)  route 0.275ns (52.490%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.596ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.677     3.574    eth_tx_clk_TMR_1
    SLICE_X25Y74         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[4]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDRE (Prop_fdre_C_Q)         0.141     3.715 r  main_ethmac_padding_inserter_counter_reg[4]_TMR_1/Q
                         net (fo=3, routed)           0.275     3.990    main_ethmac_padding_inserter_counter_reg_n_0_[4]_TMR_1
    SLICE_X27Y74         LUT3 (Prop_lut3_I1_O)        0.045     4.035 r  main_ethmac_padding_inserter_counter_reg_n_0__4__TMR_VOTER_2/O
                         net (fo=2, routed)           0.000     4.035    main_ethmac_padding_inserter_counter_reg_n_0__4__TMR_VOTER_2
    SLICE_X27Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     4.098 r  main_ethmac_padding_inserter_counter_reg[4]_i_1_TMR_2/O[3]
                         net (fo=1, routed)           0.000     4.098    main_ethmac_padding_inserter_counter_reg[4]_i_1_n_TMR_2_4
    SLICE_X27Y74         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[4]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          0.950     4.596    eth_tx_clk_TMR_2
    SLICE_X27Y74         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[4]_TMR_2/C
                         clock pessimism             -0.677     3.920    
    SLICE_X27Y74         FDRE (Hold_fdre_C_D)         0.105     4.025    main_ethmac_padding_inserter_counter_reg[4]_TMR_2
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           4.098    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 main_ethmac_preamble_inserter_cnt_reg[2]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_preamble_inserter_cnt_reg[2]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.254ns (47.196%)  route 0.284ns (52.804%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.602ns
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          0.685     3.582    eth_tx_clk_TMR_2
    SLICE_X16Y77         FDRE                                         r  main_ethmac_preamble_inserter_cnt_reg[2]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y77         FDRE (Prop_fdre_C_Q)         0.164     3.746 r  main_ethmac_preamble_inserter_cnt_reg[2]_TMR_2/Q
                         net (fo=3, routed)           0.120     3.866    main_ethmac_preamble_inserter_cnt[2]_TMR_2
    SLICE_X16Y76         LUT3 (Prop_lut3_I2_O)        0.045     3.911 r  main_ethmac_preamble_inserter_cnt_2__TMR_VOTER_0/O
                         net (fo=4, routed)           0.164     4.075    main_ethmac_preamble_inserter_cnt_2__TMR_VOTER_0
    SLICE_X16Y76         LUT6 (Prop_lut6_I1_O)        0.045     4.120 r  main_ethmac_preamble_inserter_cnt[2]_i_1_TMR_0/O
                         net (fo=1, routed)           0.000     4.120    main_ethmac_preamble_inserter_cnt[2]_i_1_n_TMR_0_0
    SLICE_X16Y76         FDRE                                         r  main_ethmac_preamble_inserter_cnt_reg[2]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         0.956     4.602    eth_tx_clk_TMR_0
    SLICE_X16Y76         FDRE                                         r  main_ethmac_preamble_inserter_cnt_reg[2]_TMR_0/C
                         clock pessimism             -0.677     3.926    
    SLICE_X16Y76         FDRE (Hold_fdre_C_D)         0.120     4.046    main_ethmac_preamble_inserter_cnt_reg[2]_TMR_0
  -------------------------------------------------------------------
                         required time                         -4.046    
                         arrival time                           4.120    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 main_ethmac_padding_inserter_counter_reg[12]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_padding_inserter_counter_reg[12]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.249ns (47.339%)  route 0.277ns (52.661%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.597ns
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         0.678     3.575    eth_tx_clk_TMR_0
    SLICE_X26Y76         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[12]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_fdre_C_Q)         0.141     3.716 r  main_ethmac_padding_inserter_counter_reg[12]_TMR_0/Q
                         net (fo=3, routed)           0.277     3.993    main_ethmac_padding_inserter_counter_reg_n_0_[12]_TMR_0
    SLICE_X27Y76         LUT3 (Prop_lut3_I0_O)        0.045     4.038 r  main_ethmac_padding_inserter_counter_reg_n_0__12__TMR_VOTER_2/O
                         net (fo=2, routed)           0.000     4.038    main_ethmac_padding_inserter_counter_reg_n_0__12__TMR_VOTER_2
    SLICE_X27Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     4.101 r  main_ethmac_padding_inserter_counter_reg[12]_i_1_TMR_2/O[3]
                         net (fo=1, routed)           0.000     4.101    main_ethmac_padding_inserter_counter_reg[12]_i_1_n_TMR_2_4
    SLICE_X27Y76         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[12]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          0.951     4.597    eth_tx_clk_TMR_2
    SLICE_X27Y76         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[12]_TMR_2/C
                         clock pessimism             -0.677     3.921    
    SLICE_X27Y76         FDRE (Hold_fdre_C_D)         0.105     4.026    main_ethmac_padding_inserter_counter_reg[12]_TMR_2
  -------------------------------------------------------------------
                         required time                         -4.026    
                         arrival time                           4.101    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 main_ethmac_padding_inserter_counter_reg[12]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_padding_inserter_counter_reg[12]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.249ns (47.293%)  route 0.278ns (52.707%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.597ns
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.678     3.575    eth_tx_clk_TMR_1
    SLICE_X25Y76         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[12]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y76         FDRE (Prop_fdre_C_Q)         0.141     3.716 r  main_ethmac_padding_inserter_counter_reg[12]_TMR_1/Q
                         net (fo=3, routed)           0.278     3.994    main_ethmac_padding_inserter_counter_reg_n_0_[12]_TMR_1
    SLICE_X26Y76         LUT3 (Prop_lut3_I1_O)        0.045     4.039 r  main_ethmac_padding_inserter_counter_reg_n_0__12__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     4.039    main_ethmac_padding_inserter_counter_reg_n_0__12__TMR_VOTER_0
    SLICE_X26Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     4.102 r  main_ethmac_padding_inserter_counter_reg[12]_i_1_TMR_0/O[3]
                         net (fo=1, routed)           0.000     4.102    main_ethmac_padding_inserter_counter_reg[12]_i_1_n_TMR_0_4
    SLICE_X26Y76         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[12]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         0.951     4.597    eth_tx_clk_TMR_0
    SLICE_X26Y76         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[12]_TMR_0/C
                         clock pessimism             -0.677     3.921    
    SLICE_X26Y76         FDRE (Hold_fdre_C_D)         0.105     4.026    main_ethmac_padding_inserter_counter_reg[12]_TMR_0
  -------------------------------------------------------------------
                         required time                         -4.026    
                         arrival time                           4.102    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 main_ethmac_padding_inserter_counter_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_padding_inserter_counter_reg[1]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.256ns (48.562%)  route 0.271ns (51.438%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.596ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         0.677     3.574    eth_tx_clk_TMR_0
    SLICE_X26Y74         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y74         FDRE (Prop_fdre_C_Q)         0.141     3.715 r  main_ethmac_padding_inserter_counter_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.271     3.986    main_ethmac_padding_inserter_counter_reg_n_0_[1]_TMR_0
    SLICE_X25Y74         LUT3 (Prop_lut3_I0_O)        0.045     4.031 r  main_ethmac_padding_inserter_counter_reg_n_0__1__TMR_VOTER_1/O
                         net (fo=2, routed)           0.000     4.031    main_ethmac_padding_inserter_counter_reg_n_0__1__TMR_VOTER_1
    SLICE_X25Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     4.101 r  main_ethmac_padding_inserter_counter_reg[4]_i_1_TMR_1/O[0]
                         net (fo=1, routed)           0.000     4.101    main_ethmac_padding_inserter_counter_reg[4]_i_1_n_TMR_1_7
    SLICE_X25Y74         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[1]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.950     4.596    eth_tx_clk_TMR_1
    SLICE_X25Y74         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[1]_TMR_1/C
                         clock pessimism             -0.677     3.920    
    SLICE_X25Y74         FDRE (Hold_fdre_C_D)         0.105     4.025    main_ethmac_padding_inserter_counter_reg[1]_TMR_1
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           4.101    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 main_ethmac_padding_inserter_counter_reg[8]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_padding_inserter_counter_reg[8]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.249ns (47.141%)  route 0.279ns (52.859%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.596ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         0.677     3.574    eth_tx_clk_TMR_0
    SLICE_X26Y75         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[8]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.141     3.715 r  main_ethmac_padding_inserter_counter_reg[8]_TMR_0/Q
                         net (fo=3, routed)           0.279     3.994    main_ethmac_padding_inserter_counter_reg_n_0_[8]_TMR_0
    SLICE_X25Y75         LUT3 (Prop_lut3_I0_O)        0.045     4.039 r  main_ethmac_padding_inserter_counter_reg_n_0__8__TMR_VOTER_1/O
                         net (fo=2, routed)           0.000     4.039    main_ethmac_padding_inserter_counter_reg_n_0__8__TMR_VOTER_1
    SLICE_X25Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     4.102 r  main_ethmac_padding_inserter_counter_reg[8]_i_1_TMR_1/O[3]
                         net (fo=1, routed)           0.000     4.102    main_ethmac_padding_inserter_counter_reg[8]_i_1_n_TMR_1_4
    SLICE_X25Y75         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[8]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.950     4.596    eth_tx_clk_TMR_1
    SLICE_X25Y75         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[8]_TMR_1/C
                         clock pessimism             -0.677     3.920    
    SLICE_X25Y75         FDRE (Hold_fdre_C_D)         0.105     4.025    main_ethmac_padding_inserter_counter_reg[8]_TMR_1
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           4.102    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 main_ethmac_padding_inserter_counter_reg[8]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_padding_inserter_counter_reg[8]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.249ns (47.110%)  route 0.280ns (52.890%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.596ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.677     3.574    eth_tx_clk_TMR_1
    SLICE_X25Y75         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[8]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDRE (Prop_fdre_C_Q)         0.141     3.715 r  main_ethmac_padding_inserter_counter_reg[8]_TMR_1/Q
                         net (fo=3, routed)           0.280     3.995    main_ethmac_padding_inserter_counter_reg_n_0_[8]_TMR_1
    SLICE_X26Y75         LUT3 (Prop_lut3_I1_O)        0.045     4.040 r  main_ethmac_padding_inserter_counter_reg_n_0__8__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     4.040    main_ethmac_padding_inserter_counter_reg_n_0__8__TMR_VOTER_0
    SLICE_X26Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     4.103 r  main_ethmac_padding_inserter_counter_reg[8]_i_1_TMR_0/O[3]
                         net (fo=1, routed)           0.000     4.103    main_ethmac_padding_inserter_counter_reg[8]_i_1_n_TMR_0_4
    SLICE_X26Y75         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[8]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         0.950     4.596    eth_tx_clk_TMR_0
    SLICE_X26Y75         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[8]_TMR_0/C
                         clock pessimism             -0.677     3.920    
    SLICE_X26Y75         FDRE (Hold_fdre_C_D)         0.105     4.025    main_ethmac_padding_inserter_counter_reg[8]_TMR_0
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           4.103    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 main_ethmac_padding_inserter_counter_reg[5]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_ethmac_padding_inserter_counter_reg[5]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.256ns (48.298%)  route 0.274ns (51.702%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.596ns
    Source Clock Delay      (SCD):    3.574ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         0.677     3.574    eth_tx_clk_TMR_0
    SLICE_X26Y75         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[5]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.141     3.715 r  main_ethmac_padding_inserter_counter_reg[5]_TMR_0/Q
                         net (fo=3, routed)           0.274     3.989    main_ethmac_padding_inserter_counter_reg_n_0_[5]_TMR_0
    SLICE_X27Y75         LUT3 (Prop_lut3_I0_O)        0.045     4.034 r  main_ethmac_padding_inserter_counter_reg_n_0__5__TMR_VOTER_2/O
                         net (fo=2, routed)           0.000     4.034    main_ethmac_padding_inserter_counter_reg_n_0__5__TMR_VOTER_2
    SLICE_X27Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     4.104 r  main_ethmac_padding_inserter_counter_reg[8]_i_1_TMR_2/O[0]
                         net (fo=1, routed)           0.000     4.104    main_ethmac_padding_inserter_counter_reg[8]_i_1_n_TMR_2_7
    SLICE_X27Y75         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[5]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          0.950     4.596    eth_tx_clk_TMR_2
    SLICE_X27Y75         FDRE                                         r  main_ethmac_padding_inserter_counter_reg[5]_TMR_2/C
                         clock pessimism             -0.677     3.920    
    SLICE_X27Y75         FDRE (Hold_fdre_C_D)         0.105     4.025    main_ethmac_padding_inserter_counter_reg[5]_TMR_2
  -------------------------------------------------------------------
                         required time                         -4.025    
                         arrival time                           4.104    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_clk_tx
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y11    storage_11_reg_TMR_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y14    storage_11_reg_TMR_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9     storage_11_reg_TMR_2/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  BUFG_6_TMR_0/I
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  BUFG_6_TMR_1/I
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  BUFG_6_TMR_2/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y80    ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y77    ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y75    ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y76    ODDR_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y4  PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X13Y68    main_ethmac_crc32_inserter_reg_reg[12]_TMR_0/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X13Y68    main_ethmac_crc32_inserter_reg_reg[16]_TMR_0/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X12Y68    main_ethmac_crc32_inserter_reg_reg[17]_TMR_0/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X12Y68    main_ethmac_crc32_inserter_reg_reg[22]_TMR_0/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X12Y68    main_ethmac_crc32_inserter_reg_reg[23]_TMR_0/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X12Y68    main_ethmac_crc32_inserter_reg_reg[24]_TMR_0/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X13Y68    main_ethmac_crc32_inserter_reg_reg[4]_TMR_0/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X13Y68    main_ethmac_crc32_inserter_reg_reg[8]_TMR_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y66    main_ethmac_tx_cdc_graycounter1_q_binary_reg[3]_TMR_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X19Y68    main_ethmac_tx_converter_converter_mux_reg[0]_TMR_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y73    builder_liteethmacgap_state_reg_TMR_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X21Y74    builder_liteethmacgap_state_reg_TMR_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y72    builder_liteethmacpaddinginserter_state_reg_TMR_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y75    main_ethmac_preamble_inserter_cnt_reg[0]_TMR_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y75    main_ethmac_preamble_inserter_cnt_reg[1]_TMR_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X15Y75    main_ethmac_preamble_inserter_cnt_reg[2]_TMR_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y71    main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y70    main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y69    main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y71    main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_clk_tx90
  To Clock:  main_ethphy_pll_clk_tx90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_clk_tx90
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  BUFG_7_TMR_0/I
Min Period  n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y89    ODDR/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y4  PLLE2_BASE/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y4  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_fb
  To Clock:  main_ethphy_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_ethphy_pll_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y4  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y4  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y4  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y4  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.504ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 FDPE_TMR_0/Q
                            (internal pin)
  Destination:            FDPE_1_TMR_0/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.179ns  (logic 0.000ns (0.000%)  route 0.179ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y155       FDPE                         0.000     0.000 r  FDPE_TMR_0/Q
                         net (fo=1, routed)           0.179     0.179    builder_xilinxasyncresetsynchronizerimpl0_rst_meta_TMR_0
    SLICE_X152Y155       FDPE                                         r  FDPE_1_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     3.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.619     3.909    sys_clk_TMR_0
    SLICE_X152Y155       FDPE                                         r  FDPE_1_TMR_0/C
                         clock pessimism              0.000     3.909    
                         clock uncertainty           -0.150     3.759    
    SLICE_X152Y155       FDPE (Setup_fdpe_C_D)       -0.076     3.683    FDPE_1_TMR_0
  -------------------------------------------------------------------
                         required time                          3.683    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 FDPE_TMR_1/Q
                            (internal pin)
  Destination:            FDPE_1_TMR_1/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.069ns  (logic 0.000ns (0.000%)  route 0.069ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y157       FDPE                         0.000     0.000 r  FDPE_TMR_1/Q
                         net (fo=1, routed)           0.069     0.069    builder_xilinxasyncresetsynchronizerimpl0_rst_meta_TMR_1
    SLICE_X152Y157       FDPE                                         r  FDPE_1_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     3.264    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.618     3.908    sys_clk_TMR_1
    SLICE_X152Y157       FDPE                                         r  FDPE_1_TMR_1/C
                         clock pessimism              0.000     3.908    
                         clock uncertainty           -0.150     3.758    
    SLICE_X152Y157       FDPE (Setup_fdpe_C_D)       -0.088     3.670    FDPE_1_TMR_1
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 FDPE_TMR_2/Q
                            (internal pin)
  Destination:            FDPE_1_TMR_2/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.069ns  (logic 0.000ns (0.000%)  route 0.069ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y156       FDPE                         0.000     0.000 r  FDPE_TMR_2/Q
                         net (fo=1, routed)           0.069     0.069    builder_xilinxasyncresetsynchronizerimpl0_rst_meta_TMR_2
    SLICE_X148Y156       FDPE                                         r  FDPE_1_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     3.264    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.618     3.908    sys_clk_TMR_2
    SLICE_X148Y156       FDPE                                         r  FDPE_1_TMR_2/C
                         clock pessimism              0.000     3.908    
                         clock uncertainty           -0.150     3.758    
    SLICE_X148Y156       FDPE (Setup_fdpe_C_D)       -0.088     3.670    FDPE_1_TMR_2
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  3.601    





---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_clk0
  To Clock:  main_soclinux_clkout0

Setup :         1662  Failing Endpoints,  Worst Slack       -7.250ns,  Total Violation    -9707.334ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.860ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.250ns  (required time - arrival time)
  Source:                 storage_15_reg_0_3_6_11_TMR_2/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cmd_fifo_graycounter1_q_reg[1]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (main_soclinux_clkout0 rise@10.000ns - s7hdmioutclocking_mmcm_clk0 rise@6.667ns)
  Data Path Delay:        6.354ns  (logic 2.311ns (36.370%)  route 4.043ns (63.630%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 16.016 - 10.000 ) 
    Source Clock Delay      (SCD):    10.155ns = ( 16.821 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.142 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     9.375    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     9.463 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808    11.271    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    11.367 r  BUFG_4/O
                         net (fo=1, routed)           1.761    13.129    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.217 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843    15.060    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096    15.156 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.665    16.821    storage_15_reg_0_3_6_11_TMR_2/WCLK
    SLICE_X104Y126       RAMD32                                       r  storage_15_reg_0_3_6_11_TMR_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    18.164 r  storage_15_reg_0_3_6_11_TMR_2/RAMB/O
                         net (fo=3, routed)           0.850    19.014    cmd_fifo_fifo_out_payload_addr[7]_TMR_2
    SLICE_X101Y126       LUT3 (Prop_lut3_I2_O)        0.348    19.362 r  cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_1/O
                         net (fo=8, routed)           0.882    20.245    cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_1
    SLICE_X103Y121       LUT6 (Prop_lut6_I2_O)        0.124    20.369 f  builder_roundrobin3_grant_i_2_TMR_1/O
                         net (fo=4, routed)           0.764    21.133    builder_roundrobin3_grant_i_2_n_0_TMR_1
    SLICE_X107Y126       LUT6 (Prop_lut6_I2_O)        0.124    21.257 r  cmd_fifo_graycounter1_q_binary[2]_i_8_TMR_1/O
                         net (fo=1, routed)           0.305    21.562    cmd_fifo_graycounter1_q_binary[2]_i_8_n_TMR_1_0
    SLICE_X106Y128       LUT5 (Prop_lut5_I4_O)        0.124    21.686 r  cmd_fifo_graycounter1_q_binary[2]_i_3_TMR_1/O
                         net (fo=1, routed)           0.280    21.965    cmd_fifo_graycounter1_q_binary[2]_i_3_n_TMR_1_0
    SLICE_X106Y128       LUT6 (Prop_lut6_I1_O)        0.124    22.089 r  cmd_fifo_graycounter1_q_binary[2]_i_2_TMR_1/O
                         net (fo=5, routed)           0.639    22.728    cmd_fifo_graycounter1_q_binary[2]_i_2_n_TMR_1_0
    SLICE_X106Y130       LUT4 (Prop_lut4_I2_O)        0.124    22.852 r  cmd_fifo_graycounter1_q[1]_i_1_TMR_1/O
                         net (fo=1, routed)           0.323    23.176    cmd_fifo_graycounter1_q_next[1]_TMR_1
    SLICE_X104Y129       FDRE                                         r  cmd_fifo_graycounter1_q_reg[1]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.552    16.016    sys_clk_TMR_1
    SLICE_X104Y129       FDRE                                         r  cmd_fifo_graycounter1_q_reg[1]_TMR_1/C
                         clock pessimism              0.147    16.163    
                         clock uncertainty           -0.224    15.939    
    SLICE_X104Y129       FDRE (Setup_fdre_C_D)       -0.013    15.926    cmd_fifo_graycounter1_q_reg[1]_TMR_1
  -------------------------------------------------------------------
                         required time                         15.926    
                         arrival time                         -23.176    
  -------------------------------------------------------------------
                         slack                                 -7.250    

Slack (VIOLATED) :        -7.098ns  (required time - arrival time)
  Source:                 storage_15_reg_0_3_6_11_TMR_0/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]_TMR_1/CE
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (main_soclinux_clkout0 rise@10.000ns - s7hdmioutclocking_mmcm_clk0 rise@6.667ns)
  Data Path Delay:        6.007ns  (logic 2.287ns (38.073%)  route 3.720ns (61.927%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -3.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.010ns = ( 16.010 - 10.000 ) 
    Source Clock Delay      (SCD):    10.153ns = ( 16.819 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.142 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     9.375    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     9.463 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808    11.271    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    11.367 r  BUFG_4/O
                         net (fo=1, routed)           1.761    13.129    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.217 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843    15.060    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    15.156 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         1.663    16.819    storage_15_reg_0_3_6_11_TMR_0/WCLK
    SLICE_X104Y125       RAMD32                                       r  storage_15_reg_0_3_6_11_TMR_0/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    18.155 f  storage_15_reg_0_3_6_11_TMR_0/RAMC/O
                         net (fo=3, routed)           0.706    18.861    cmd_fifo_fifo_out_payload_addr[9]_TMR_0
    SLICE_X107Y124       LUT3 (Prop_lut3_I0_O)        0.331    19.192 f  cmd_fifo_fifo_out_payload_addr_9__TMR_VOTER_1/O
                         net (fo=8, routed)           0.462    19.654    cmd_fifo_fifo_out_payload_addr_9__TMR_VOTER_1
    SLICE_X105Y123       LUT6 (Prop_lut6_I1_O)        0.124    19.778 f  builder_roundrobin0_grant_i_5_TMR_1/O
                         net (fo=2, routed)           0.638    20.416    builder_roundrobin0_grant_i_5_n_0_TMR_1
    SLICE_X103Y124       LUT5 (Prop_lut5_I0_O)        0.124    20.540 r  builder_roundrobin0_grant_i_3_TMR_1/O
                         net (fo=3, routed)           0.623    21.163    builder_roundrobin0_grant_i_3_n_0_TMR_1
    SLICE_X103Y127       LUT4 (Prop_lut4_I1_O)        0.124    21.287 f  VexRiscv/IBusCachedPlugin_cache/storage_2_reg_0_7_0_5_i_8_TMR_1/O
                         net (fo=3, routed)           0.169    21.456    storage_2_reg_0_7_0_5_i_8_n_0_TMR_1
    SLICE_X103Y127       LUT5 (Prop_lut5_I4_O)        0.124    21.580 r  VexRiscv/IBusCachedPlugin_cache/storage_2_reg_0_7_0_5_i_1_TMR_1/O
                         net (fo=37, routed)          0.592    22.172    main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we__0_TMR_1
    SLICE_X103Y131       LUT2 (Prop_lut2_I1_O)        0.124    22.296 r  VexRiscv/IBusCachedPlugin_cache/main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1_TMR_1/O
                         net (fo=4, routed)           0.531    22.826    VexRiscv_n_411_TMR_1
    SLICE_X103Y131       FDRE                                         r  main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]_TMR_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.546    16.010    sys_clk_TMR_1
    SLICE_X103Y131       FDRE                                         r  main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]_TMR_1/C
                         clock pessimism              0.147    16.157    
                         clock uncertainty           -0.224    15.933    
    SLICE_X103Y131       FDRE (Setup_fdre_C_CE)      -0.205    15.728    main_soclinux_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]_TMR_1
  -------------------------------------------------------------------
                         required time                         15.728    
                         arrival time                         -22.826    
  -------------------------------------------------------------------
                         slack                                 -7.098    

Slack (VIOLATED) :        -7.074ns  (required time - arrival time)
  Source:                 storage_15_reg_0_3_6_11_TMR_2/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            memadr_10_reg[1]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (main_soclinux_clkout0 rise@10.000ns - s7hdmioutclocking_mmcm_clk0 rise@6.667ns)
  Data Path Delay:        6.149ns  (logic 2.311ns (37.586%)  route 3.838ns (62.414%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -3.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns = ( 16.016 - 10.000 ) 
    Source Clock Delay      (SCD):    10.155ns = ( 16.821 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.142 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     9.375    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     9.463 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808    11.271    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    11.367 r  BUFG_4/O
                         net (fo=1, routed)           1.761    13.129    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.217 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843    15.060    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096    15.156 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.665    16.821    storage_15_reg_0_3_6_11_TMR_2/WCLK
    SLICE_X104Y126       RAMD32                                       r  storage_15_reg_0_3_6_11_TMR_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    18.164 r  storage_15_reg_0_3_6_11_TMR_2/RAMB/O
                         net (fo=3, routed)           0.850    19.014    cmd_fifo_fifo_out_payload_addr[7]_TMR_2
    SLICE_X101Y126       LUT3 (Prop_lut3_I2_O)        0.348    19.362 r  cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_1/O
                         net (fo=8, routed)           0.882    20.245    cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_1
    SLICE_X103Y121       LUT6 (Prop_lut6_I2_O)        0.124    20.369 f  builder_roundrobin3_grant_i_2_TMR_1/O
                         net (fo=4, routed)           0.764    21.133    builder_roundrobin3_grant_i_2_n_0_TMR_1
    SLICE_X107Y126       LUT6 (Prop_lut6_I2_O)        0.124    21.257 r  cmd_fifo_graycounter1_q_binary[2]_i_8_TMR_1/O
                         net (fo=1, routed)           0.305    21.562    cmd_fifo_graycounter1_q_binary[2]_i_8_n_TMR_1_0
    SLICE_X106Y128       LUT5 (Prop_lut5_I4_O)        0.124    21.686 r  cmd_fifo_graycounter1_q_binary[2]_i_3_TMR_1/O
                         net (fo=1, routed)           0.280    21.965    cmd_fifo_graycounter1_q_binary[2]_i_3_n_TMR_1_0
    SLICE_X106Y128       LUT6 (Prop_lut6_I1_O)        0.124    22.089 r  cmd_fifo_graycounter1_q_binary[2]_i_2_TMR_1/O
                         net (fo=5, routed)           0.435    22.524    cmd_fifo_graycounter1_q_binary[2]_i_2_n_TMR_1_0
    SLICE_X109Y128       LUT3 (Prop_lut3_I1_O)        0.124    22.648 r  cmd_fifo_graycounter1_q_binary[1]_i_1_TMR_1/O
                         net (fo=2, routed)           0.322    22.970    cmd_fifo_graycounter1_q_binary[1]_i_1_n_TMR_1_0
    SLICE_X110Y128       FDRE                                         r  memadr_10_reg[1]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.552    16.016    sys_clk_TMR_1
    SLICE_X110Y128       FDRE                                         r  memadr_10_reg[1]_TMR_1/C
                         clock pessimism              0.147    16.163    
                         clock uncertainty           -0.224    15.939    
    SLICE_X110Y128       FDRE (Setup_fdre_C_D)       -0.043    15.896    memadr_10_reg[1]_TMR_1
  -------------------------------------------------------------------
                         required time                         15.896    
                         arrival time                         -22.970    
  -------------------------------------------------------------------
                         slack                                 -7.074    

Slack (VIOLATED) :        -6.988ns  (required time - arrival time)
  Source:                 storage_15_reg_0_3_6_11_TMR_1/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cmd_fifo_graycounter1_q_reg[2]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (main_soclinux_clkout0 rise@10.000ns - s7hdmioutclocking_mmcm_clk0 rise@6.667ns)
  Data Path Delay:        6.042ns  (logic 2.187ns (36.196%)  route 3.855ns (63.804%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -3.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 16.017 - 10.000 ) 
    Source Clock Delay      (SCD):    10.153ns = ( 16.819 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.142 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     9.375    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     9.463 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808    11.271    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    11.367 r  BUFG_4/O
                         net (fo=1, routed)           1.761    13.129    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.217 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843    15.060    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    15.156 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         1.663    16.819    storage_15_reg_0_3_6_11_TMR_1/WCLK
    SLICE_X104Y124       RAMD32                                       r  storage_15_reg_0_3_6_11_TMR_1/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    18.162 f  storage_15_reg_0_3_6_11_TMR_1/RAMB/O
                         net (fo=3, routed)           0.766    18.928    cmd_fifo_fifo_out_payload_addr[7]_TMR_1
    SLICE_X105Y128       LUT3 (Prop_lut3_I1_O)        0.348    19.276 f  cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_2/O
                         net (fo=8, routed)           1.066    20.342    cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_2
    SLICE_X101Y130       LUT6 (Prop_lut6_I1_O)        0.124    20.466 f  builder_roundrobin4_grant_i_2_TMR_2/O
                         net (fo=3, routed)           0.720    21.186    builder_roundrobin4_grant_i_2_n_0_TMR_2
    SLICE_X106Y129       LUT6 (Prop_lut6_I5_O)        0.124    21.310 r  cmd_fifo_graycounter1_q_binary[2]_i_5_TMR_2/O
                         net (fo=1, routed)           0.401    21.711    cmd_fifo_graycounter1_q_binary[2]_i_5_n_TMR_2_0
    SLICE_X107Y130       LUT6 (Prop_lut6_I5_O)        0.124    21.835 r  cmd_fifo_graycounter1_q_binary[2]_i_2_TMR_2/O
                         net (fo=5, routed)           0.579    22.414    cmd_fifo_graycounter1_q_binary[2]_i_2_n_TMR_2_0
    SLICE_X111Y130       LUT4 (Prop_lut4_I2_O)        0.124    22.538 r  cmd_fifo_graycounter1_q_binary[2]_i_1_TMR_2/O
                         net (fo=2, routed)           0.324    22.862    cmd_fifo_graycounter1_q_binary[2]_i_1_n_TMR_2_0
    SLICE_X109Y130       FDRE                                         r  cmd_fifo_graycounter1_q_reg[2]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.553    16.017    sys_clk_TMR_2
    SLICE_X109Y130       FDRE                                         r  cmd_fifo_graycounter1_q_reg[2]_TMR_2/C
                         clock pessimism              0.147    16.164    
                         clock uncertainty           -0.224    15.940    
    SLICE_X109Y130       FDRE (Setup_fdre_C_D)       -0.066    15.874    cmd_fifo_graycounter1_q_reg[2]_TMR_2
  -------------------------------------------------------------------
                         required time                         15.874    
                         arrival time                         -22.862    
  -------------------------------------------------------------------
                         slack                                 -6.988    

Slack (VIOLATED) :        -6.983ns  (required time - arrival time)
  Source:                 storage_15_reg_0_3_6_11_TMR_1/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            memadr_10_reg[0]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (main_soclinux_clkout0 rise@10.000ns - s7hdmioutclocking_mmcm_clk0 rise@6.667ns)
  Data Path Delay:        6.064ns  (logic 2.187ns (36.063%)  route 3.877ns (63.937%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -3.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 16.018 - 10.000 ) 
    Source Clock Delay      (SCD):    10.153ns = ( 16.819 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.142 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     9.375    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     9.463 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808    11.271    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    11.367 r  BUFG_4/O
                         net (fo=1, routed)           1.761    13.129    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.217 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843    15.060    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    15.156 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         1.663    16.819    storage_15_reg_0_3_6_11_TMR_1/WCLK
    SLICE_X104Y124       RAMD32                                       r  storage_15_reg_0_3_6_11_TMR_1/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    18.162 f  storage_15_reg_0_3_6_11_TMR_1/RAMB/O
                         net (fo=3, routed)           0.766    18.928    cmd_fifo_fifo_out_payload_addr[7]_TMR_1
    SLICE_X105Y128       LUT3 (Prop_lut3_I1_O)        0.348    19.276 f  cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_2/O
                         net (fo=8, routed)           1.066    20.342    cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_2
    SLICE_X101Y130       LUT6 (Prop_lut6_I1_O)        0.124    20.466 f  builder_roundrobin4_grant_i_2_TMR_2/O
                         net (fo=3, routed)           0.720    21.186    builder_roundrobin4_grant_i_2_n_0_TMR_2
    SLICE_X106Y129       LUT6 (Prop_lut6_I5_O)        0.124    21.310 r  cmd_fifo_graycounter1_q_binary[2]_i_5_TMR_2/O
                         net (fo=1, routed)           0.401    21.711    cmd_fifo_graycounter1_q_binary[2]_i_5_n_TMR_2_0
    SLICE_X107Y130       LUT6 (Prop_lut6_I5_O)        0.124    21.835 r  cmd_fifo_graycounter1_q_binary[2]_i_2_TMR_2/O
                         net (fo=5, routed)           0.600    22.435    cmd_fifo_graycounter1_q_binary[2]_i_2_n_TMR_2_0
    SLICE_X109Y131       LUT2 (Prop_lut2_I1_O)        0.124    22.559 r  cmd_fifo_graycounter1_q_binary[0]_i_1_TMR_2/O
                         net (fo=2, routed)           0.325    22.884    cmd_fifo_graycounter1_q_binary[0]_i_1_n_TMR_2_0
    SLICE_X110Y131       FDRE                                         r  memadr_10_reg[0]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.554    16.018    sys_clk_TMR_2
    SLICE_X110Y131       FDRE                                         r  memadr_10_reg[0]_TMR_2/C
                         clock pessimism              0.147    16.165    
                         clock uncertainty           -0.224    15.941    
    SLICE_X110Y131       FDRE (Setup_fdre_C_D)       -0.040    15.901    memadr_10_reg[0]_TMR_2
  -------------------------------------------------------------------
                         required time                         15.901    
                         arrival time                         -22.884    
  -------------------------------------------------------------------
                         slack                                 -6.983    

Slack (VIOLATED) :        -6.976ns  (required time - arrival time)
  Source:                 storage_15_reg_0_3_6_11_TMR_1/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            cmd_fifo_graycounter1_q_binary_reg[2]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (main_soclinux_clkout0 rise@10.000ns - s7hdmioutclocking_mmcm_clk0 rise@6.667ns)
  Data Path Delay:        6.042ns  (logic 2.187ns (36.196%)  route 3.855ns (63.804%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -3.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 16.017 - 10.000 ) 
    Source Clock Delay      (SCD):    10.153ns = ( 16.819 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.142 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     9.375    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     9.463 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808    11.271    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    11.367 r  BUFG_4/O
                         net (fo=1, routed)           1.761    13.129    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.217 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843    15.060    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    15.156 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         1.663    16.819    storage_15_reg_0_3_6_11_TMR_1/WCLK
    SLICE_X104Y124       RAMD32                                       r  storage_15_reg_0_3_6_11_TMR_1/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y124       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    18.162 f  storage_15_reg_0_3_6_11_TMR_1/RAMB/O
                         net (fo=3, routed)           0.766    18.928    cmd_fifo_fifo_out_payload_addr[7]_TMR_1
    SLICE_X105Y128       LUT3 (Prop_lut3_I1_O)        0.348    19.276 f  cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_2/O
                         net (fo=8, routed)           1.066    20.342    cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_2
    SLICE_X101Y130       LUT6 (Prop_lut6_I1_O)        0.124    20.466 f  builder_roundrobin4_grant_i_2_TMR_2/O
                         net (fo=3, routed)           0.720    21.186    builder_roundrobin4_grant_i_2_n_0_TMR_2
    SLICE_X106Y129       LUT6 (Prop_lut6_I5_O)        0.124    21.310 r  cmd_fifo_graycounter1_q_binary[2]_i_5_TMR_2/O
                         net (fo=1, routed)           0.401    21.711    cmd_fifo_graycounter1_q_binary[2]_i_5_n_TMR_2_0
    SLICE_X107Y130       LUT6 (Prop_lut6_I5_O)        0.124    21.835 r  cmd_fifo_graycounter1_q_binary[2]_i_2_TMR_2/O
                         net (fo=5, routed)           0.579    22.414    cmd_fifo_graycounter1_q_binary[2]_i_2_n_TMR_2_0
    SLICE_X111Y130       LUT4 (Prop_lut4_I2_O)        0.124    22.538 r  cmd_fifo_graycounter1_q_binary[2]_i_1_TMR_2/O
                         net (fo=2, routed)           0.324    22.862    cmd_fifo_graycounter1_q_binary[2]_i_1_n_TMR_2_0
    SLICE_X109Y130       FDRE                                         r  cmd_fifo_graycounter1_q_binary_reg[2]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.553    16.017    sys_clk_TMR_2
    SLICE_X109Y130       FDRE                                         r  cmd_fifo_graycounter1_q_binary_reg[2]_TMR_2/C
                         clock pessimism              0.147    16.164    
                         clock uncertainty           -0.224    15.940    
    SLICE_X109Y130       FDRE (Setup_fdre_C_D)       -0.054    15.886    cmd_fifo_graycounter1_q_binary_reg[2]_TMR_2
  -------------------------------------------------------------------
                         required time                         15.886    
                         arrival time                         -22.862    
  -------------------------------------------------------------------
                         slack                                 -6.976    

Slack (VIOLATED) :        -6.958ns  (required time - arrival time)
  Source:                 storage_15_reg_0_3_6_11_TMR_2/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            storage_3_reg_0_7_12_17_TMR_1/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (main_soclinux_clkout0 rise@10.000ns - s7hdmioutclocking_mmcm_clk0 rise@6.667ns)
  Data Path Delay:        5.531ns  (logic 2.063ns (37.297%)  route 3.468ns (62.703%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 16.005 - 10.000 ) 
    Source Clock Delay      (SCD):    10.155ns = ( 16.821 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.142 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     9.375    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     9.463 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808    11.271    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    11.367 r  BUFG_4/O
                         net (fo=1, routed)           1.761    13.129    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.217 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843    15.060    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096    15.156 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.665    16.821    storage_15_reg_0_3_6_11_TMR_2/WCLK
    SLICE_X104Y126       RAMD32                                       r  storage_15_reg_0_3_6_11_TMR_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    18.164 r  storage_15_reg_0_3_6_11_TMR_2/RAMB/O
                         net (fo=3, routed)           0.850    19.014    cmd_fifo_fifo_out_payload_addr[7]_TMR_2
    SLICE_X101Y126       LUT3 (Prop_lut3_I2_O)        0.348    19.362 r  cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_1/O
                         net (fo=8, routed)           0.963    20.325    cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_1
    SLICE_X105Y122       LUT6 (Prop_lut6_I4_O)        0.124    20.449 f  builder_roundrobin1_grant_i_2_TMR_1/O
                         net (fo=3, routed)           0.335    20.784    builder_roundrobin1_grant_i_2_n_0_TMR_1
    SLICE_X104Y121       LUT4 (Prop_lut4_I1_O)        0.124    20.908 f  VexRiscv/IBusCachedPlugin_cache/storage_3_reg_0_7_0_5_i_8_TMR_1/O
                         net (fo=4, routed)           0.315    21.223    storage_3_reg_0_7_0_5_i_8_n_0_TMR_1
    SLICE_X105Y121       LUT5 (Prop_lut5_I4_O)        0.124    21.347 r  VexRiscv/IBusCachedPlugin_cache/storage_3_reg_0_7_0_5_i_1_TMR_1/O
                         net (fo=36, routed)          1.006    22.353    storage_3_reg_0_7_12_17_TMR_1/WE
    SLICE_X102Y126       RAMD32                                       r  storage_3_reg_0_7_12_17_TMR_1/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.541    16.005    storage_3_reg_0_7_12_17_TMR_1/WCLK
    SLICE_X102Y126       RAMD32                                       r  storage_3_reg_0_7_12_17_TMR_1/RAMA/CLK
                         clock pessimism              0.147    16.152    
                         clock uncertainty           -0.224    15.928    
    SLICE_X102Y126       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    15.395    storage_3_reg_0_7_12_17_TMR_1/RAMA
  -------------------------------------------------------------------
                         required time                         15.395    
                         arrival time                         -22.353    
  -------------------------------------------------------------------
                         slack                                 -6.958    

Slack (VIOLATED) :        -6.958ns  (required time - arrival time)
  Source:                 storage_15_reg_0_3_6_11_TMR_2/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            storage_3_reg_0_7_12_17_TMR_1/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (main_soclinux_clkout0 rise@10.000ns - s7hdmioutclocking_mmcm_clk0 rise@6.667ns)
  Data Path Delay:        5.531ns  (logic 2.063ns (37.297%)  route 3.468ns (62.703%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 16.005 - 10.000 ) 
    Source Clock Delay      (SCD):    10.155ns = ( 16.821 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.142 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     9.375    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     9.463 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808    11.271    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    11.367 r  BUFG_4/O
                         net (fo=1, routed)           1.761    13.129    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.217 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843    15.060    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096    15.156 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.665    16.821    storage_15_reg_0_3_6_11_TMR_2/WCLK
    SLICE_X104Y126       RAMD32                                       r  storage_15_reg_0_3_6_11_TMR_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    18.164 r  storage_15_reg_0_3_6_11_TMR_2/RAMB/O
                         net (fo=3, routed)           0.850    19.014    cmd_fifo_fifo_out_payload_addr[7]_TMR_2
    SLICE_X101Y126       LUT3 (Prop_lut3_I2_O)        0.348    19.362 r  cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_1/O
                         net (fo=8, routed)           0.963    20.325    cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_1
    SLICE_X105Y122       LUT6 (Prop_lut6_I4_O)        0.124    20.449 f  builder_roundrobin1_grant_i_2_TMR_1/O
                         net (fo=3, routed)           0.335    20.784    builder_roundrobin1_grant_i_2_n_0_TMR_1
    SLICE_X104Y121       LUT4 (Prop_lut4_I1_O)        0.124    20.908 f  VexRiscv/IBusCachedPlugin_cache/storage_3_reg_0_7_0_5_i_8_TMR_1/O
                         net (fo=4, routed)           0.315    21.223    storage_3_reg_0_7_0_5_i_8_n_0_TMR_1
    SLICE_X105Y121       LUT5 (Prop_lut5_I4_O)        0.124    21.347 r  VexRiscv/IBusCachedPlugin_cache/storage_3_reg_0_7_0_5_i_1_TMR_1/O
                         net (fo=36, routed)          1.006    22.353    storage_3_reg_0_7_12_17_TMR_1/WE
    SLICE_X102Y126       RAMD32                                       r  storage_3_reg_0_7_12_17_TMR_1/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.541    16.005    storage_3_reg_0_7_12_17_TMR_1/WCLK
    SLICE_X102Y126       RAMD32                                       r  storage_3_reg_0_7_12_17_TMR_1/RAMA_D1/CLK
                         clock pessimism              0.147    16.152    
                         clock uncertainty           -0.224    15.928    
    SLICE_X102Y126       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    15.395    storage_3_reg_0_7_12_17_TMR_1/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.395    
                         arrival time                         -22.353    
  -------------------------------------------------------------------
                         slack                                 -6.958    

Slack (VIOLATED) :        -6.958ns  (required time - arrival time)
  Source:                 storage_15_reg_0_3_6_11_TMR_2/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            storage_3_reg_0_7_12_17_TMR_1/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (main_soclinux_clkout0 rise@10.000ns - s7hdmioutclocking_mmcm_clk0 rise@6.667ns)
  Data Path Delay:        5.531ns  (logic 2.063ns (37.297%)  route 3.468ns (62.703%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 16.005 - 10.000 ) 
    Source Clock Delay      (SCD):    10.155ns = ( 16.821 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.142 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     9.375    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     9.463 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808    11.271    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    11.367 r  BUFG_4/O
                         net (fo=1, routed)           1.761    13.129    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.217 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843    15.060    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096    15.156 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.665    16.821    storage_15_reg_0_3_6_11_TMR_2/WCLK
    SLICE_X104Y126       RAMD32                                       r  storage_15_reg_0_3_6_11_TMR_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    18.164 r  storage_15_reg_0_3_6_11_TMR_2/RAMB/O
                         net (fo=3, routed)           0.850    19.014    cmd_fifo_fifo_out_payload_addr[7]_TMR_2
    SLICE_X101Y126       LUT3 (Prop_lut3_I2_O)        0.348    19.362 r  cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_1/O
                         net (fo=8, routed)           0.963    20.325    cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_1
    SLICE_X105Y122       LUT6 (Prop_lut6_I4_O)        0.124    20.449 f  builder_roundrobin1_grant_i_2_TMR_1/O
                         net (fo=3, routed)           0.335    20.784    builder_roundrobin1_grant_i_2_n_0_TMR_1
    SLICE_X104Y121       LUT4 (Prop_lut4_I1_O)        0.124    20.908 f  VexRiscv/IBusCachedPlugin_cache/storage_3_reg_0_7_0_5_i_8_TMR_1/O
                         net (fo=4, routed)           0.315    21.223    storage_3_reg_0_7_0_5_i_8_n_0_TMR_1
    SLICE_X105Y121       LUT5 (Prop_lut5_I4_O)        0.124    21.347 r  VexRiscv/IBusCachedPlugin_cache/storage_3_reg_0_7_0_5_i_1_TMR_1/O
                         net (fo=36, routed)          1.006    22.353    storage_3_reg_0_7_12_17_TMR_1/WE
    SLICE_X102Y126       RAMD32                                       r  storage_3_reg_0_7_12_17_TMR_1/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.541    16.005    storage_3_reg_0_7_12_17_TMR_1/WCLK
    SLICE_X102Y126       RAMD32                                       r  storage_3_reg_0_7_12_17_TMR_1/RAMB/CLK
                         clock pessimism              0.147    16.152    
                         clock uncertainty           -0.224    15.928    
    SLICE_X102Y126       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    15.395    storage_3_reg_0_7_12_17_TMR_1/RAMB
  -------------------------------------------------------------------
                         required time                         15.395    
                         arrival time                         -22.353    
  -------------------------------------------------------------------
                         slack                                 -6.958    

Slack (VIOLATED) :        -6.958ns  (required time - arrival time)
  Source:                 storage_15_reg_0_3_6_11_TMR_2/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            storage_3_reg_0_7_12_17_TMR_1/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (main_soclinux_clkout0 rise@10.000ns - s7hdmioutclocking_mmcm_clk0 rise@6.667ns)
  Data Path Delay:        5.531ns  (logic 2.063ns (37.297%)  route 3.468ns (62.703%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.005ns = ( 16.005 - 10.000 ) 
    Source Clock Delay      (SCD):    10.155ns = ( 16.821 - 6.667 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      6.667     6.667 r  
    R4                                                0.000     6.667 r  clk100 (IN)
                         net (fo=0)                   0.000     6.667    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.142 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     9.375    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     9.463 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808    11.271    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096    11.367 r  BUFG_4/O
                         net (fo=1, routed)           1.761    13.129    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.217 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843    15.060    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096    15.156 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.665    16.821    storage_15_reg_0_3_6_11_TMR_2/WCLK
    SLICE_X104Y126       RAMD32                                       r  storage_15_reg_0_3_6_11_TMR_2/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y126       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343    18.164 r  storage_15_reg_0_3_6_11_TMR_2/RAMB/O
                         net (fo=3, routed)           0.850    19.014    cmd_fifo_fifo_out_payload_addr[7]_TMR_2
    SLICE_X101Y126       LUT3 (Prop_lut3_I2_O)        0.348    19.362 r  cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_1/O
                         net (fo=8, routed)           0.963    20.325    cmd_fifo_fifo_out_payload_addr_7__TMR_VOTER_1
    SLICE_X105Y122       LUT6 (Prop_lut6_I4_O)        0.124    20.449 f  builder_roundrobin1_grant_i_2_TMR_1/O
                         net (fo=3, routed)           0.335    20.784    builder_roundrobin1_grant_i_2_n_0_TMR_1
    SLICE_X104Y121       LUT4 (Prop_lut4_I1_O)        0.124    20.908 f  VexRiscv/IBusCachedPlugin_cache/storage_3_reg_0_7_0_5_i_8_TMR_1/O
                         net (fo=4, routed)           0.315    21.223    storage_3_reg_0_7_0_5_i_8_n_0_TMR_1
    SLICE_X105Y121       LUT5 (Prop_lut5_I4_O)        0.124    21.347 r  VexRiscv/IBusCachedPlugin_cache/storage_3_reg_0_7_0_5_i_1_TMR_1/O
                         net (fo=36, routed)          1.006    22.353    storage_3_reg_0_7_12_17_TMR_1/WE
    SLICE_X102Y126       RAMD32                                       r  storage_3_reg_0_7_12_17_TMR_1/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.541    16.005    storage_3_reg_0_7_12_17_TMR_1/WCLK
    SLICE_X102Y126       RAMD32                                       r  storage_3_reg_0_7_12_17_TMR_1/RAMB_D1/CLK
                         clock pessimism              0.147    16.152    
                         clock uncertainty           -0.224    15.928    
    SLICE_X102Y126       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    15.395    storage_3_reg_0_7_12_17_TMR_1/RAMB_D1
  -------------------------------------------------------------------
                         required time                         15.395    
                         arrival time                         -22.353    
  -------------------------------------------------------------------
                         slack                                 -6.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 underflow_counter_status_reg[29]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            builder_soclinux_interface5_bank_bus_dat_r_reg[5]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         0.575     3.095    pix_clk_TMR_1
    SLICE_X91Y107        FDRE                                         r  underflow_counter_status_reg[29]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y107        FDRE (Prop_fdre_C_Q)         0.141     3.236 r  underflow_counter_status_reg[29]_TMR_1/Q
                         net (fo=1, routed)           0.110     3.346    underflow_counter_status[29]_TMR_1
    SLICE_X90Y106        LUT6 (Prop_lut6_I1_O)        0.045     3.391 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface5_bank_bus_dat_r[5]_i_1_TMR_1/O
                         net (fo=1, routed)           0.000     3.391    builder_soclinux_interface5_bank_bus_dat_r[5]_TMR_1
    SLICE_X90Y106        FDRE                                         r  builder_soclinux_interface5_bank_bus_dat_r_reg[5]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.847     2.418    sys_clk_TMR_1
    SLICE_X90Y106        FDRE                                         r  builder_soclinux_interface5_bank_bus_dat_r_reg[5]_TMR_1/C
                         clock pessimism             -0.231     2.187    
                         clock uncertainty            0.224     2.411    
    SLICE_X90Y106        FDRE (Hold_fdre_C_D)         0.120     2.531    builder_soclinux_interface5_bank_bus_dat_r_reg[5]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           3.391    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.988ns  (arrival time - required time)
  Source:                 cmd_fifo_graycounter0_q_reg[1]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            builder_xilinxmultiregimpl8_regs0_reg[1]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (52.991%)  route 0.185ns (47.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         0.570     3.090    pix_clk_TMR_1
    SLICE_X76Y137        FDRE                                         r  cmd_fifo_graycounter0_q_reg[1]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y137        FDRE (Prop_fdre_C_Q)         0.164     3.254 r  cmd_fifo_graycounter0_q_reg[1]_TMR_1/Q
                         net (fo=3, routed)           0.185     3.440    cmd_fifo_graycounter0_q[1]_TMR_1
    SLICE_X75Y137        LUT3 (Prop_lut3_I1_O)        0.045     3.485 r  cmd_fifo_graycounter0_q_1__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     3.485    cmd_fifo_graycounter0_q_1__TMR_VOTER_0
    SLICE_X75Y137        FDRE                                         r  builder_xilinxmultiregimpl8_regs0_reg[1]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.841     2.412    sys_clk_TMR_0
    SLICE_X75Y137        FDRE                                         r  builder_xilinxmultiregimpl8_regs0_reg[1]_TMR_0/C
                         clock pessimism             -0.231     2.181    
                         clock uncertainty            0.224     2.405    
    SLICE_X75Y137        FDRE (Hold_fdre_C_D)         0.091     2.496    builder_xilinxmultiregimpl8_regs0_reg[1]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.485    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.991ns  (arrival time - required time)
  Source:                 underflow_counter_status_reg[29]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            builder_soclinux_interface5_bank_bus_dat_r_reg[5]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.041%)  route 0.217ns (50.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns
    Source Clock Delay      (SCD):    3.100ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.580     3.100    pix_clk_TMR_0
    SLICE_X92Y103        FDRE                                         r  underflow_counter_status_reg[29]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y103        FDRE (Prop_fdre_C_Q)         0.164     3.264 r  underflow_counter_status_reg[29]_TMR_0/Q
                         net (fo=1, routed)           0.217     3.481    underflow_counter_status[29]_TMR_0
    SLICE_X92Y102        LUT6 (Prop_lut6_I1_O)        0.045     3.526 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface5_bank_bus_dat_r[5]_i_1_TMR_0/O
                         net (fo=1, routed)           0.000     3.526    builder_soclinux_interface5_bank_bus_dat_r[5]_TMR_0
    SLICE_X92Y102        FDRE                                         r  builder_soclinux_interface5_bank_bus_dat_r_reg[5]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.851     2.422    sys_clk_TMR_0
    SLICE_X92Y102        FDRE                                         r  builder_soclinux_interface5_bank_bus_dat_r_reg[5]_TMR_0/C
                         clock pessimism             -0.231     2.191    
                         clock uncertainty            0.224     2.415    
    SLICE_X92Y102        FDRE (Hold_fdre_C_D)         0.120     2.535    builder_soclinux_interface5_bank_bus_dat_r_reg[5]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           3.526    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 underflow_counter_status_reg[28]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            builder_soclinux_interface5_bank_bus_dat_r_reg[4]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.231ns (54.307%)  route 0.194ns (45.693%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.576     3.096    pix_clk_TMR_0
    SLICE_X91Y106        FDRE                                         r  underflow_counter_status_reg[28]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y106        FDRE (Prop_fdre_C_Q)         0.141     3.237 r  underflow_counter_status_reg[28]_TMR_0/Q
                         net (fo=1, routed)           0.112     3.350    underflow_counter_status[28]_TMR_0
    SLICE_X91Y104        LUT6 (Prop_lut6_I2_O)        0.045     3.395 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface5_bank_bus_dat_r[4]_i_3_TMR_0/O
                         net (fo=1, routed)           0.082     3.477    builder_soclinux_interface5_bank_bus_dat_r[4]_i_3_n_TMR_0_0
    SLICE_X91Y104        LUT5 (Prop_lut5_I1_O)        0.045     3.522 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface5_bank_bus_dat_r[4]_i_1_TMR_0/O
                         net (fo=1, routed)           0.000     3.522    builder_soclinux_interface5_bank_bus_dat_r[4]_TMR_0
    SLICE_X91Y104        FDRE                                         r  builder_soclinux_interface5_bank_bus_dat_r_reg[4]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.847     2.418    sys_clk_TMR_0
    SLICE_X91Y104        FDRE                                         r  builder_soclinux_interface5_bank_bus_dat_r_reg[4]_TMR_0/C
                         clock pessimism             -0.231     2.187    
                         clock uncertainty            0.224     2.411    
    SLICE_X91Y104        FDRE (Hold_fdre_C_D)         0.092     2.503    builder_soclinux_interface5_bank_bus_dat_r_reg[4]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 underflow_counter_status_reg[30]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            builder_soclinux_interface5_bank_bus_dat_r_reg[6]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.231ns (50.847%)  route 0.223ns (49.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         0.575     3.095    pix_clk_TMR_1
    SLICE_X91Y107        FDRE                                         r  underflow_counter_status_reg[30]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y107        FDRE (Prop_fdre_C_Q)         0.141     3.236 r  underflow_counter_status_reg[30]_TMR_1/Q
                         net (fo=1, routed)           0.141     3.378    underflow_counter_status[30]_TMR_1
    SLICE_X89Y106        LUT6 (Prop_lut6_I3_O)        0.045     3.423 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface5_bank_bus_dat_r[6]_i_3_TMR_1/O
                         net (fo=1, routed)           0.082     3.505    builder_soclinux_interface5_bank_bus_dat_r[6]_i_3_n_TMR_1_0
    SLICE_X89Y106        LUT5 (Prop_lut5_I1_O)        0.045     3.550 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface5_bank_bus_dat_r[6]_i_1_TMR_1/O
                         net (fo=1, routed)           0.000     3.550    builder_soclinux_interface5_bank_bus_dat_r[6]_TMR_1
    SLICE_X89Y106        FDRE                                         r  builder_soclinux_interface5_bank_bus_dat_r_reg[6]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.844     2.415    sys_clk_TMR_1
    SLICE_X89Y106        FDRE                                         r  builder_soclinux_interface5_bank_bus_dat_r_reg[6]_TMR_1/C
                         clock pessimism             -0.231     2.184    
                         clock uncertainty            0.224     2.408    
    SLICE_X89Y106        FDRE (Hold_fdre_C_D)         0.092     2.500    builder_soclinux_interface5_bank_bus_dat_r_reg[6]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.500    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 underflow_counter_status_reg[26]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            builder_soclinux_interface5_bank_bus_dat_r_reg[2]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.231ns (47.374%)  route 0.257ns (52.626%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    3.096ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.576     3.096    pix_clk_TMR_0
    SLICE_X91Y106        FDRE                                         r  underflow_counter_status_reg[26]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y106        FDRE (Prop_fdre_C_Q)         0.141     3.237 r  underflow_counter_status_reg[26]_TMR_0/Q
                         net (fo=1, routed)           0.142     3.380    underflow_counter_status[26]_TMR_0
    SLICE_X91Y105        LUT6 (Prop_lut6_I1_O)        0.045     3.425 f  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface5_bank_bus_dat_r[2]_i_5_TMR_0/O
                         net (fo=1, routed)           0.114     3.539    builder_soclinux_interface5_bank_bus_dat_r[2]_i_5_n_TMR_0_0
    SLICE_X90Y105        LUT6 (Prop_lut6_I4_O)        0.045     3.584 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface5_bank_bus_dat_r[2]_i_1_TMR_0/O
                         net (fo=1, routed)           0.000     3.584    builder_soclinux_interface5_bank_bus_dat_r[2]_TMR_0
    SLICE_X90Y105        FDRE                                         r  builder_soclinux_interface5_bank_bus_dat_r_reg[2]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.847     2.418    sys_clk_TMR_0
    SLICE_X90Y105        FDRE                                         r  builder_soclinux_interface5_bank_bus_dat_r_reg[2]_TMR_0/C
                         clock pessimism             -0.231     2.187    
                         clock uncertainty            0.224     2.411    
    SLICE_X90Y105        FDRE (Hold_fdre_C_D)         0.121     2.532    builder_soclinux_interface5_bank_bus_dat_r_reg[2]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 underflow_counter_status_reg[29]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            builder_soclinux_interface5_bank_bus_dat_r_reg[5]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.209ns (44.422%)  route 0.261ns (55.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    3.179ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         0.658     3.179    pix_clk_TMR_2
    SLICE_X108Y99        FDRE                                         r  underflow_counter_status_reg[29]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y99        FDRE (Prop_fdre_C_Q)         0.164     3.343 r  underflow_counter_status_reg[29]_TMR_2/Q
                         net (fo=1, routed)           0.261     3.604    underflow_counter_status[29]_TMR_2
    SLICE_X111Y99        LUT6 (Prop_lut6_I1_O)        0.045     3.649 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface5_bank_bus_dat_r[5]_i_1_TMR_2/O
                         net (fo=1, routed)           0.000     3.649    builder_soclinux_interface5_bank_bus_dat_r[5]_TMR_2
    SLICE_X111Y99        FDRE                                         r  builder_soclinux_interface5_bank_bus_dat_r_reg[5]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.933     2.504    sys_clk_TMR_2
    SLICE_X111Y99        FDRE                                         r  builder_soclinux_interface5_bank_bus_dat_r_reg[5]_TMR_2/C
                         clock pessimism             -0.231     2.273    
                         clock uncertainty            0.224     2.497    
    SLICE_X111Y99        FDRE (Hold_fdre_C_D)         0.091     2.588    builder_soclinux_interface5_bank_bus_dat_r_reg[5]_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           3.649    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 underflow_counter_status_reg[28]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            builder_soclinux_interface5_bank_bus_dat_r_reg[4]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.231ns (45.860%)  route 0.273ns (54.140%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         0.655     3.176    pix_clk_TMR_2
    SLICE_X107Y95        FDRE                                         r  underflow_counter_status_reg[28]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141     3.317 r  underflow_counter_status_reg[28]_TMR_2/Q
                         net (fo=1, routed)           0.103     3.420    underflow_counter_status[28]_TMR_2
    SLICE_X107Y96        LUT6 (Prop_lut6_I2_O)        0.045     3.465 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface5_bank_bus_dat_r[4]_i_3_TMR_2/O
                         net (fo=1, routed)           0.170     3.635    builder_soclinux_interface5_bank_bus_dat_r[4]_i_3_n_TMR_2_0
    SLICE_X108Y96        LUT5 (Prop_lut5_I1_O)        0.045     3.680 r  VexRiscv/IBusCachedPlugin_cache/builder_soclinux_interface5_bank_bus_dat_r[4]_i_1_TMR_2/O
                         net (fo=1, routed)           0.000     3.680    builder_soclinux_interface5_bank_bus_dat_r[4]_TMR_2
    SLICE_X108Y96        FDRE                                         r  builder_soclinux_interface5_bank_bus_dat_r_reg[4]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.932     2.503    sys_clk_TMR_2
    SLICE_X108Y96        FDRE                                         r  builder_soclinux_interface5_bank_bus_dat_r_reg[4]_TMR_2/C
                         clock pessimism             -0.231     2.272    
                         clock uncertainty            0.224     2.496    
    SLICE_X108Y96        FDRE (Hold_fdre_C_D)         0.120     2.616    builder_soclinux_interface5_bank_bus_dat_r_reg[4]_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 cmd_fifo_graycounter0_q_reg[1]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            builder_xilinxmultiregimpl8_regs0_reg[1]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.556%)  route 0.273ns (59.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         0.570     3.090    pix_clk_TMR_2
    SLICE_X77Y137        FDRE                                         r  cmd_fifo_graycounter0_q_reg[1]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y137        FDRE (Prop_fdre_C_Q)         0.141     3.231 r  cmd_fifo_graycounter0_q_reg[1]_TMR_2/Q
                         net (fo=3, routed)           0.099     3.330    cmd_fifo_graycounter0_q[1]_TMR_2
    SLICE_X76Y137        LUT3 (Prop_lut3_I2_O)        0.045     3.375 r  cmd_fifo_graycounter0_q_1__TMR_VOTER_2/O
                         net (fo=2, routed)           0.173     3.549    cmd_fifo_graycounter0_q_1__TMR_VOTER_2
    SLICE_X76Y135        FDRE                                         r  builder_xilinxmultiregimpl8_regs0_reg[1]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.839     2.410    sys_clk_TMR_2
    SLICE_X76Y135        FDRE                                         r  builder_xilinxmultiregimpl8_regs0_reg[1]_TMR_2/C
                         clock pessimism             -0.231     2.179    
                         clock uncertainty            0.224     2.403    
    SLICE_X76Y135        FDRE (Hold_fdre_C_D)         0.076     2.479    builder_xilinxmultiregimpl8_regs0_reg[1]_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.479    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.075ns  (arrival time - required time)
  Source:                 rdata_fifo_graycounter1_q_reg[1]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            builder_xilinxmultiregimpl11_regs0_reg[1]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.675%)  route 0.283ns (60.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.157ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         0.646     3.166    pix_clk_TMR_1
    SLICE_X159Y109       FDRE                                         r  rdata_fifo_graycounter1_q_reg[1]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y109       FDRE (Prop_fdre_C_Q)         0.141     3.307 r  rdata_fifo_graycounter1_q_reg[1]_TMR_1/Q
                         net (fo=3, routed)           0.172     3.479    rdata_fifo_graycounter1_q[1]_TMR_1
    SLICE_X157Y106       LUT3 (Prop_lut3_I1_O)        0.045     3.524 r  rdata_fifo_graycounter1_q_1__TMR_VOTER_0/O
                         net (fo=2, routed)           0.111     3.635    rdata_fifo_graycounter1_q_1__TMR_VOTER_0
    SLICE_X158Y105       FDRE                                         r  builder_xilinxmultiregimpl11_regs0_reg[1]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.920     2.491    sys_clk_TMR_0
    SLICE_X158Y105       FDRE                                         r  builder_xilinxmultiregimpl11_regs0_reg[1]_TMR_0/C
                         clock pessimism             -0.231     2.260    
                         clock uncertainty            0.224     2.484    
    SLICE_X158Y105       FDRE (Hold_fdre_C_D)         0.076     2.560    builder_xilinxmultiregimpl11_regs0_reg[1]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           3.635    
  -------------------------------------------------------------------
                         slack                                  1.075    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clocks_rx
  To Clock:  main_soclinux_clkout0

Setup :           22  Failing Endpoints,  Worst Slack       -1.180ns,  Total Violation       -9.758ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.180ns  (required time - arrival time)
  Source:                 main_ethmac_ps_crc_error_toggle_i_reg_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl3_regs0_reg_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - eth_clocks_rx rise@8.000ns)
  Data Path Delay:        3.392ns  (logic 0.580ns (17.101%)  route 2.812ns (82.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 16.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.752ns = ( 13.752 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.830    13.752    eth_rx_clk_TMR_0
    SLICE_X50Y71         FDRE                                         r  main_ethmac_ps_crc_error_toggle_i_reg_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.456    14.208 r  main_ethmac_ps_crc_error_toggle_i_reg_TMR_0/Q
                         net (fo=3, routed)           1.443    15.650    main_ethmac_ps_crc_error_toggle_i_TMR_0
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.124    15.774 r  main_ethmac_ps_crc_error_toggle_i_TMR_VOTER_0/O
                         net (fo=2, routed)           1.369    17.143    main_ethmac_ps_crc_error_toggle_i_TMR_VOTER_0
    SLICE_X60Y74         FDRE                                         r  builder_xilinxmultiregimpl3_regs0_reg_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.697    16.161    sys_clk_TMR_0
    SLICE_X60Y74         FDRE                                         r  builder_xilinxmultiregimpl3_regs0_reg_TMR_0/C
                         clock pessimism              0.000    16.161    
                         clock uncertainty           -0.154    16.006    
    SLICE_X60Y74         FDRE (Setup_fdre_C_D)       -0.043    15.963    builder_xilinxmultiregimpl3_regs0_reg_TMR_0
  -------------------------------------------------------------------
                         required time                         15.963    
                         arrival time                         -17.143    
  -------------------------------------------------------------------
                         slack                                 -1.180    

Slack (VIOLATED) :        -1.167ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[5]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs0_reg[5]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - eth_clocks_rx rise@8.000ns)
  Data Path Delay:        3.383ns  (logic 0.580ns (17.146%)  route 2.803ns (82.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 16.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.760ns = ( 13.760 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         1.838    13.760    eth_rx_clk_TMR_2
    SLICE_X54Y63         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[5]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.456    14.216 r  main_ethmac_rx_cdc_graycounter0_q_reg[5]_TMR_2/Q
                         net (fo=3, routed)           1.412    15.627    main_ethmac_rx_cdc_graycounter0_q[5]_TMR_2
    SLICE_X59Y61         LUT3 (Prop_lut3_I2_O)        0.124    15.751 r  main_ethmac_rx_cdc_graycounter0_q_5__TMR_VOTER_2/O
                         net (fo=2, routed)           1.391    17.142    main_ethmac_rx_cdc_graycounter0_q_5__TMR_VOTER_2
    SLICE_X60Y61         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[5]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.711    16.175    sys_clk_TMR_2
    SLICE_X60Y61         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[5]_TMR_2/C
                         clock pessimism              0.000    16.175    
                         clock uncertainty           -0.154    16.020    
    SLICE_X60Y61         FDRE (Setup_fdre_C_D)       -0.045    15.975    builder_xilinxmultiregimpl6_regs0_reg[5]_TMR_2
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                         -17.142    
  -------------------------------------------------------------------
                         slack                                 -1.167    

Slack (VIOLATED) :        -1.118ns  (required time - arrival time)
  Source:                 main_ethmac_ps_preamble_error_toggle_i_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl2_regs0_reg_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - eth_clocks_rx rise@8.000ns)
  Data Path Delay:        3.333ns  (logic 0.642ns (19.264%)  route 2.691ns (80.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 16.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.745ns = ( 13.745 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         1.823    13.745    eth_rx_clk_TMR_1
    SLICE_X56Y74         FDRE                                         r  main_ethmac_ps_preamble_error_toggle_i_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y74         FDRE (Prop_fdre_C_Q)         0.518    14.263 r  main_ethmac_ps_preamble_error_toggle_i_reg_TMR_1/Q
                         net (fo=3, routed)           1.372    15.635    main_ethmac_ps_preamble_error_toggle_i_TMR_1
    SLICE_X57Y74         LUT3 (Prop_lut3_I1_O)        0.124    15.759 r  main_ethmac_ps_preamble_error_toggle_i_TMR_VOTER_0/O
                         net (fo=2, routed)           1.319    17.077    main_ethmac_ps_preamble_error_toggle_i_TMR_VOTER_0
    SLICE_X60Y74         FDRE                                         r  builder_xilinxmultiregimpl2_regs0_reg_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.697    16.161    sys_clk_TMR_0
    SLICE_X60Y74         FDRE                                         r  builder_xilinxmultiregimpl2_regs0_reg_TMR_0/C
                         clock pessimism              0.000    16.161    
                         clock uncertainty           -0.154    16.006    
    SLICE_X60Y74         FDRE (Setup_fdre_C_D)       -0.047    15.959    builder_xilinxmultiregimpl2_regs0_reg_TMR_0
  -------------------------------------------------------------------
                         required time                         15.959    
                         arrival time                         -17.077    
  -------------------------------------------------------------------
                         slack                                 -1.118    

Slack (VIOLATED) :        -0.826ns  (required time - arrival time)
  Source:                 main_ethmac_ps_preamble_error_toggle_i_reg_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl2_regs0_reg_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - eth_clocks_rx rise@8.000ns)
  Data Path Delay:        2.992ns  (logic 0.580ns (19.384%)  route 2.412ns (80.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.161ns = ( 16.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.745ns = ( 13.745 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.823    13.745    eth_rx_clk_TMR_0
    SLICE_X57Y74         FDRE                                         r  main_ethmac_ps_preamble_error_toggle_i_reg_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.456    14.201 r  main_ethmac_ps_preamble_error_toggle_i_reg_TMR_0/Q
                         net (fo=3, routed)           1.454    15.655    main_ethmac_ps_preamble_error_toggle_i_TMR_0
    SLICE_X57Y74         LUT3 (Prop_lut3_I0_O)        0.124    15.779 r  main_ethmac_ps_preamble_error_toggle_i_TMR_VOTER_2/O
                         net (fo=2, routed)           0.958    16.737    main_ethmac_ps_preamble_error_toggle_i_TMR_VOTER_2
    SLICE_X58Y74         FDRE                                         r  builder_xilinxmultiregimpl2_regs0_reg_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.697    16.161    sys_clk_TMR_2
    SLICE_X58Y74         FDRE                                         r  builder_xilinxmultiregimpl2_regs0_reg_TMR_2/C
                         clock pessimism              0.000    16.161    
                         clock uncertainty           -0.154    16.006    
    SLICE_X58Y74         FDRE (Setup_fdre_C_D)       -0.095    15.911    builder_xilinxmultiregimpl2_regs0_reg_TMR_2
  -------------------------------------------------------------------
                         required time                         15.911    
                         arrival time                         -16.737    
  -------------------------------------------------------------------
                         slack                                 -0.826    

Slack (VIOLATED) :        -0.735ns  (required time - arrival time)
  Source:                 main_ethmac_ps_crc_error_toggle_i_reg_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl3_regs0_reg_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - eth_clocks_rx rise@8.000ns)
  Data Path Delay:        3.019ns  (logic 0.580ns (19.209%)  route 2.439ns (80.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.160ns = ( 16.160 - 10.000 ) 
    Source Clock Delay      (SCD):    5.752ns = ( 13.752 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.830    13.752    eth_rx_clk_TMR_0
    SLICE_X50Y71         FDRE                                         r  main_ethmac_ps_crc_error_toggle_i_reg_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.456    14.208 r  main_ethmac_ps_crc_error_toggle_i_reg_TMR_0/Q
                         net (fo=3, routed)           2.439    16.647    main_ethmac_ps_crc_error_toggle_i_TMR_0
    SLICE_X63Y72         LUT3 (Prop_lut3_I0_O)        0.124    16.771 r  main_ethmac_ps_crc_error_toggle_i_TMR_VOTER_1/O
                         net (fo=2, routed)           0.000    16.771    main_ethmac_ps_crc_error_toggle_i_TMR_VOTER_1
    SLICE_X63Y72         FDRE                                         r  builder_xilinxmultiregimpl3_regs0_reg_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.696    16.160    sys_clk_TMR_1
    SLICE_X63Y72         FDRE                                         r  builder_xilinxmultiregimpl3_regs0_reg_TMR_1/C
                         clock pessimism              0.000    16.160    
                         clock uncertainty           -0.154    16.005    
    SLICE_X63Y72         FDRE (Setup_fdre_C_D)        0.031    16.036    builder_xilinxmultiregimpl3_regs0_reg_TMR_1
  -------------------------------------------------------------------
                         required time                         16.036    
                         arrival time                         -16.771    
  -------------------------------------------------------------------
                         slack                                 -0.735    

Slack (VIOLATED) :        -0.718ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[3]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs0_reg[3]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - eth_clocks_rx rise@8.000ns)
  Data Path Delay:        2.934ns  (logic 0.580ns (19.768%)  route 2.354ns (80.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.175ns = ( 16.175 - 10.000 ) 
    Source Clock Delay      (SCD):    5.762ns = ( 13.762 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.840    13.762    eth_rx_clk_TMR_0
    SLICE_X50Y62         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[3]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.456    14.218 r  main_ethmac_rx_cdc_graycounter0_q_reg[3]_TMR_0/Q
                         net (fo=3, routed)           1.011    15.229    main_ethmac_rx_cdc_graycounter0_q[3]_TMR_0
    SLICE_X50Y61         LUT3 (Prop_lut3_I0_O)        0.124    15.353 r  main_ethmac_rx_cdc_graycounter0_q_3__TMR_VOTER_0/O
                         net (fo=2, routed)           1.343    16.696    main_ethmac_rx_cdc_graycounter0_q_3__TMR_VOTER_0
    SLICE_X56Y61         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[3]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.711    16.175    sys_clk_TMR_0
    SLICE_X56Y61         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[3]_TMR_0/C
                         clock pessimism              0.000    16.175    
                         clock uncertainty           -0.154    16.020    
    SLICE_X56Y61         FDRE (Setup_fdre_C_D)       -0.043    15.977    builder_xilinxmultiregimpl6_regs0_reg[3]_TMR_0
  -------------------------------------------------------------------
                         required time                         15.977    
                         arrival time                         -16.696    
  -------------------------------------------------------------------
                         slack                                 -0.718    

Slack (VIOLATED) :        -0.681ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[4]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs0_reg[4]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - eth_clocks_rx rise@8.000ns)
  Data Path Delay:        2.845ns  (logic 0.716ns (25.164%)  route 2.129ns (74.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.760ns = ( 13.760 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         1.838    13.760    eth_rx_clk_TMR_1
    SLICE_X54Y64         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[4]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.419    14.179 r  main_ethmac_rx_cdc_graycounter0_q_reg[4]_TMR_1/Q
                         net (fo=3, routed)           1.031    15.209    main_ethmac_rx_cdc_graycounter0_q[4]_TMR_1
    SLICE_X55Y62         LUT3 (Prop_lut3_I1_O)        0.297    15.506 r  main_ethmac_rx_cdc_graycounter0_q_4__TMR_VOTER_0/O
                         net (fo=2, routed)           1.099    16.605    main_ethmac_rx_cdc_graycounter0_q_4__TMR_VOTER_0
    SLICE_X57Y62         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[4]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.710    16.174    sys_clk_TMR_0
    SLICE_X57Y62         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[4]_TMR_0/C
                         clock pessimism              0.000    16.174    
                         clock uncertainty           -0.154    16.019    
    SLICE_X57Y62         FDRE (Setup_fdre_C_D)       -0.095    15.924    builder_xilinxmultiregimpl6_regs0_reg[4]_TMR_0
  -------------------------------------------------------------------
                         required time                         15.924    
                         arrival time                         -16.605    
  -------------------------------------------------------------------
                         slack                                 -0.681    

Slack (VIOLATED) :        -0.661ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[3]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs0_reg[3]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - eth_clocks_rx rise@8.000ns)
  Data Path Delay:        2.814ns  (logic 0.580ns (20.614%)  route 2.234ns (79.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.174ns = ( 16.174 - 10.000 ) 
    Source Clock Delay      (SCD):    5.762ns = ( 13.762 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.840    13.762    eth_rx_clk_TMR_0
    SLICE_X50Y62         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[3]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.456    14.218 r  main_ethmac_rx_cdc_graycounter0_q_reg[3]_TMR_0/Q
                         net (fo=3, routed)           0.870    15.088    main_ethmac_rx_cdc_graycounter0_q[3]_TMR_0
    SLICE_X51Y62         LUT3 (Prop_lut3_I0_O)        0.124    15.212 r  main_ethmac_rx_cdc_graycounter0_q_3__TMR_VOTER_1/O
                         net (fo=2, routed)           1.363    16.575    main_ethmac_rx_cdc_graycounter0_q_3__TMR_VOTER_1
    SLICE_X61Y62         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[3]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.710    16.174    sys_clk_TMR_1
    SLICE_X61Y62         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[3]_TMR_1/C
                         clock pessimism              0.000    16.174    
                         clock uncertainty           -0.154    16.019    
    SLICE_X61Y62         FDRE (Setup_fdre_C_D)       -0.105    15.914    builder_xilinxmultiregimpl6_regs0_reg[3]_TMR_1
  -------------------------------------------------------------------
                         required time                         15.914    
                         arrival time                         -16.575    
  -------------------------------------------------------------------
                         slack                                 -0.661    

Slack (VIOLATED) :        -0.417ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[6]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs0_reg[6]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - eth_clocks_rx rise@8.000ns)
  Data Path Delay:        2.615ns  (logic 0.580ns (22.182%)  route 2.035ns (77.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 16.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.761ns = ( 13.761 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.839    13.761    eth_rx_clk_TMR_0
    SLICE_X53Y64         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[6]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.456    14.217 r  main_ethmac_rx_cdc_graycounter0_q_reg[6]_TMR_0/Q
                         net (fo=3, routed)           0.840    15.057    main_ethmac_rx_cdc_graycounter0_q[6]_TMR_0
    SLICE_X52Y64         LUT3 (Prop_lut3_I0_O)        0.124    15.181 r  main_ethmac_rx_cdc_graycounter0_q_6__TMR_VOTER_1/O
                         net (fo=2, routed)           1.195    16.375    main_ethmac_rx_cdc_graycounter0_q_6__TMR_VOTER_1
    SLICE_X62Y64         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[6]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.705    16.169    sys_clk_TMR_1
    SLICE_X62Y64         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[6]_TMR_1/C
                         clock pessimism              0.000    16.169    
                         clock uncertainty           -0.154    16.014    
    SLICE_X62Y64         FDRE (Setup_fdre_C_D)       -0.056    15.958    builder_xilinxmultiregimpl6_regs0_reg[6]_TMR_1
  -------------------------------------------------------------------
                         required time                         15.958    
                         arrival time                         -16.375    
  -------------------------------------------------------------------
                         slack                                 -0.417    

Slack (VIOLATED) :        -0.416ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[5]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs0_reg[5]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - eth_clocks_rx rise@8.000ns)
  Data Path Delay:        2.654ns  (logic 0.580ns (21.856%)  route 2.074ns (78.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 16.169 - 10.000 ) 
    Source Clock Delay      (SCD):    5.761ns = ( 13.761 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.839    13.761    eth_rx_clk_TMR_0
    SLICE_X58Y62         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[5]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.456    14.217 r  main_ethmac_rx_cdc_graycounter0_q_reg[5]_TMR_0/Q
                         net (fo=3, routed)           1.094    15.310    main_ethmac_rx_cdc_graycounter0_q[5]_TMR_0
    SLICE_X62Y62         LUT3 (Prop_lut3_I0_O)        0.124    15.434 r  main_ethmac_rx_cdc_graycounter0_q_5__TMR_VOTER_1/O
                         net (fo=2, routed)           0.980    16.414    main_ethmac_rx_cdc_graycounter0_q_5__TMR_VOTER_1
    SLICE_X64Y62         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[5]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.705    16.169    sys_clk_TMR_1
    SLICE_X64Y62         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[5]_TMR_1/C
                         clock pessimism              0.000    16.169    
                         clock uncertainty           -0.154    16.014    
    SLICE_X64Y62         FDRE (Setup_fdre_C_D)       -0.016    15.998    builder_xilinxmultiregimpl6_regs0_reg[5]_TMR_1
  -------------------------------------------------------------------
                         required time                         15.998    
                         arrival time                         -16.414    
  -------------------------------------------------------------------
                         slack                                 -0.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[2]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs0_reg[2]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.186ns (21.889%)  route 0.664ns (78.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.648     1.962    eth_rx_clk_TMR_2
    SLICE_X53Y63         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[2]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     2.103 r  main_ethmac_rx_cdc_graycounter0_q_reg[2]_TMR_2/Q
                         net (fo=3, routed)           0.664     2.767    main_ethmac_rx_cdc_graycounter0_q[2]_TMR_2
    SLICE_X59Y64         LUT3 (Prop_lut3_I2_O)        0.045     2.812 r  main_ethmac_rx_cdc_graycounter0_q_2__TMR_VOTER_1/O
                         net (fo=2, routed)           0.000     2.812    main_ethmac_rx_cdc_graycounter0_q_2__TMR_VOTER_1
    SLICE_X59Y64         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[2]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.919     2.490    sys_clk_TMR_1
    SLICE_X59Y64         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[2]_TMR_1/C
                         clock pessimism              0.000     2.490    
                         clock uncertainty            0.154     2.644    
    SLICE_X59Y64         FDRE (Hold_fdre_C_D)         0.092     2.736    builder_xilinxmultiregimpl6_regs0_reg[2]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[4]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs0_reg[4]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.227ns (25.761%)  route 0.654ns (74.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.649     1.963    eth_rx_clk_TMR_2
    SLICE_X53Y62         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[4]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.128     2.091 r  main_ethmac_rx_cdc_graycounter0_q_reg[4]_TMR_2/Q
                         net (fo=3, routed)           0.654     2.746    main_ethmac_rx_cdc_graycounter0_q[4]_TMR_2
    SLICE_X60Y61         LUT3 (Prop_lut3_I2_O)        0.099     2.845 r  main_ethmac_rx_cdc_graycounter0_q_4__TMR_VOTER_2/O
                         net (fo=2, routed)           0.000     2.845    main_ethmac_rx_cdc_graycounter0_q_4__TMR_VOTER_2
    SLICE_X60Y61         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[4]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.922     2.493    sys_clk_TMR_2
    SLICE_X60Y61         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[4]_TMR_2/C
                         clock pessimism              0.000     2.493    
                         clock uncertainty            0.154     2.647    
    SLICE_X60Y61         FDRE (Hold_fdre_C_D)         0.121     2.768    builder_xilinxmultiregimpl6_regs0_reg[4]_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.768    
                         arrival time                           2.845    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[3]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs0_reg[3]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.772%)  route 0.668ns (78.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.649     1.963    eth_rx_clk_TMR_2
    SLICE_X53Y62         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[3]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.141     2.104 r  main_ethmac_rx_cdc_graycounter0_q_reg[3]_TMR_2/Q
                         net (fo=3, routed)           0.668     2.773    main_ethmac_rx_cdc_graycounter0_q[3]_TMR_2
    SLICE_X59Y58         LUT3 (Prop_lut3_I2_O)        0.045     2.818 r  main_ethmac_rx_cdc_graycounter0_q_3__TMR_VOTER_2/O
                         net (fo=2, routed)           0.000     2.818    main_ethmac_rx_cdc_graycounter0_q_3__TMR_VOTER_2
    SLICE_X59Y58         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[3]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.923     2.494    sys_clk_TMR_2
    SLICE_X59Y58         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[3]_TMR_2/C
                         clock pessimism              0.000     2.494    
                         clock uncertainty            0.154     2.648    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.092     2.740    builder_xilinxmultiregimpl6_regs0_reg[3]_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[6]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs0_reg[6]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.763%)  route 0.669ns (78.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.648     1.962    eth_rx_clk_TMR_2
    SLICE_X50Y64         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[6]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.141     2.103 r  main_ethmac_rx_cdc_graycounter0_q_reg[6]_TMR_2/Q
                         net (fo=3, routed)           0.669     2.772    main_ethmac_rx_cdc_graycounter0_q[6]_TMR_2
    SLICE_X61Y61         LUT3 (Prop_lut3_I2_O)        0.045     2.817 r  main_ethmac_rx_cdc_graycounter0_q_6__TMR_VOTER_2/O
                         net (fo=2, routed)           0.000     2.817    main_ethmac_rx_cdc_graycounter0_q_6__TMR_VOTER_2
    SLICE_X61Y61         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[6]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.922     2.493    sys_clk_TMR_2
    SLICE_X61Y61         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[6]_TMR_2/C
                         clock pessimism              0.000     2.493    
                         clock uncertainty            0.154     2.647    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.092     2.739    builder_xilinxmultiregimpl6_regs0_reg[6]_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[4]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs0_reg[4]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.227ns (26.611%)  route 0.626ns (73.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.649     1.963    eth_rx_clk_TMR_0
    SLICE_X50Y62         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[4]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.128     2.091 r  main_ethmac_rx_cdc_graycounter0_q_reg[4]_TMR_0/Q
                         net (fo=3, routed)           0.626     2.718    main_ethmac_rx_cdc_graycounter0_q[4]_TMR_0
    SLICE_X61Y62         LUT3 (Prop_lut3_I0_O)        0.099     2.817 r  main_ethmac_rx_cdc_graycounter0_q_4__TMR_VOTER_1/O
                         net (fo=2, routed)           0.000     2.817    main_ethmac_rx_cdc_graycounter0_q_4__TMR_VOTER_1
    SLICE_X61Y62         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[4]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.920     2.491    sys_clk_TMR_1
    SLICE_X61Y62         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[4]_TMR_1/C
                         clock pessimism              0.000     2.491    
                         clock uncertainty            0.154     2.645    
    SLICE_X61Y62         FDRE (Hold_fdre_C_D)         0.092     2.737    builder_xilinxmultiregimpl6_regs0_reg[4]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.817    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[1]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs0_reg[1]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.226ns (26.347%)  route 0.632ns (73.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         0.647     1.961    eth_rx_clk_TMR_1
    SLICE_X58Y61         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[1]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y61         FDRE (Prop_fdre_C_Q)         0.128     2.089 r  main_ethmac_rx_cdc_graycounter0_q_reg[1]_TMR_1/Q
                         net (fo=3, routed)           0.632     2.721    main_ethmac_rx_cdc_graycounter0_q[1]_TMR_1
    SLICE_X61Y61         LUT3 (Prop_lut3_I1_O)        0.098     2.819 r  main_ethmac_rx_cdc_graycounter0_q_1__TMR_VOTER_2/O
                         net (fo=2, routed)           0.000     2.819    main_ethmac_rx_cdc_graycounter0_q_1__TMR_VOTER_2
    SLICE_X61Y61         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[1]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.922     2.493    sys_clk_TMR_2
    SLICE_X61Y61         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[1]_TMR_2/C
                         clock pessimism              0.000     2.493    
                         clock uncertainty            0.154     2.647    
    SLICE_X61Y61         FDRE (Hold_fdre_C_D)         0.092     2.739    builder_xilinxmultiregimpl6_regs0_reg[1]_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.819    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[6]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs0_reg[6]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.911%)  route 0.703ns (79.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.648     1.962    eth_rx_clk_TMR_2
    SLICE_X50Y64         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[6]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.141     2.103 r  main_ethmac_rx_cdc_graycounter0_q_reg[6]_TMR_2/Q
                         net (fo=3, routed)           0.703     2.807    main_ethmac_rx_cdc_graycounter0_q[6]_TMR_2
    SLICE_X56Y62         LUT3 (Prop_lut3_I2_O)        0.045     2.852 r  main_ethmac_rx_cdc_graycounter0_q_6__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     2.852    main_ethmac_rx_cdc_graycounter0_q_6__TMR_VOTER_0
    SLICE_X56Y62         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[6]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.922     2.493    sys_clk_TMR_0
    SLICE_X56Y62         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[6]_TMR_0/C
                         clock pessimism              0.000     2.493    
                         clock uncertainty            0.154     2.647    
    SLICE_X56Y62         FDRE (Hold_fdre_C_D)         0.121     2.768    builder_xilinxmultiregimpl6_regs0_reg[6]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.768    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[0]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs0_reg[0]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.226ns (25.338%)  route 0.666ns (74.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         0.648     1.962    eth_rx_clk_TMR_1
    SLICE_X49Y63         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[0]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.128     2.090 r  main_ethmac_rx_cdc_graycounter0_q_reg[0]_TMR_1/Q
                         net (fo=3, routed)           0.666     2.756    main_ethmac_rx_cdc_graycounter0_q[0]_TMR_1
    SLICE_X56Y61         LUT3 (Prop_lut3_I1_O)        0.098     2.854 r  main_ethmac_rx_cdc_graycounter0_q_0__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     2.854    main_ethmac_rx_cdc_graycounter0_q_0__TMR_VOTER_0
    SLICE_X56Y61         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[0]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.924     2.495    sys_clk_TMR_0
    SLICE_X56Y61         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[0]_TMR_0/C
                         clock pessimism              0.000     2.495    
                         clock uncertainty            0.154     2.649    
    SLICE_X56Y61         FDRE (Hold_fdre_C_D)         0.120     2.769    builder_xilinxmultiregimpl6_regs0_reg[0]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[2]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs0_reg[2]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.186ns (21.508%)  route 0.679ns (78.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.648     1.962    eth_rx_clk_TMR_2
    SLICE_X53Y63         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[2]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     2.103 r  main_ethmac_rx_cdc_graycounter0_q_reg[2]_TMR_2/Q
                         net (fo=3, routed)           0.679     2.782    main_ethmac_rx_cdc_graycounter0_q[2]_TMR_2
    SLICE_X55Y62         LUT3 (Prop_lut3_I2_O)        0.045     2.827 r  main_ethmac_rx_cdc_graycounter0_q_2__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     2.827    main_ethmac_rx_cdc_graycounter0_q_2__TMR_VOTER_0
    SLICE_X55Y62         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[2]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.922     2.493    sys_clk_TMR_0
    SLICE_X55Y62         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[2]_TMR_0/C
                         clock pessimism              0.000     2.493    
                         clock uncertainty            0.154     2.647    
    SLICE_X55Y62         FDRE (Hold_fdre_C_D)         0.092     2.739    builder_xilinxmultiregimpl6_regs0_reg[2]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter0_q_reg[5]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl6_regs0_reg[5]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - eth_clocks_rx rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.186ns (21.456%)  route 0.681ns (78.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.647     1.961    eth_rx_clk_TMR_2
    SLICE_X54Y63         FDRE                                         r  main_ethmac_rx_cdc_graycounter0_q_reg[5]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.141     2.102 r  main_ethmac_rx_cdc_graycounter0_q_reg[5]_TMR_2/Q
                         net (fo=3, routed)           0.681     2.783    main_ethmac_rx_cdc_graycounter0_q[5]_TMR_2
    SLICE_X57Y62         LUT3 (Prop_lut3_I2_O)        0.045     2.828 r  main_ethmac_rx_cdc_graycounter0_q_5__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     2.828    main_ethmac_rx_cdc_graycounter0_q_5__TMR_VOTER_0
    SLICE_X57Y62         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[5]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.922     2.493    sys_clk_TMR_0
    SLICE_X57Y62         FDRE                                         r  builder_xilinxmultiregimpl6_regs0_reg[5]_TMR_0/C
                         clock pessimism              0.000     2.493    
                         clock uncertainty            0.154     2.647    
    SLICE_X57Y62         FDRE (Hold_fdre_C_D)         0.092     2.739    builder_xilinxmultiregimpl6_regs0_reg[5]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.739    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  main_ethphy_pll_clk_tx
  To Clock:  main_soclinux_clkout0

Setup :           21  Failing Endpoints,  Worst Slack       -3.786ns,  Total Violation      -76.315ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.015ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.786ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[0]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - main_ethphy_pll_clk_tx rise@8.000ns)
  Data Path Delay:        1.406ns  (logic 0.580ns (41.241%)  route 0.826ns (58.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 16.261 - 10.000 ) 
    Source Clock Delay      (SCD):    10.419ns = ( 18.419 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968    13.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419    16.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    16.493 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.926    18.419    eth_tx_clk_TMR_0
    SLICE_X26Y71         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.456    18.875 r  main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.826    19.702    main_ethmac_tx_cdc_graycounter1_q[0]_TMR_0
    SLICE_X31Y71         LUT3 (Prop_lut3_I0_O)        0.124    19.826 r  main_ethmac_tx_cdc_graycounter1_q_0__TMR_VOTER_2/O
                         net (fo=2, routed)           0.000    19.826    main_ethmac_tx_cdc_graycounter1_q_0__TMR_VOTER_2
    SLICE_X31Y71         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[0]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.797    16.261    sys_clk_TMR_2
    SLICE_X31Y71         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[0]_TMR_2/C
                         clock pessimism              0.000    16.261    
                         clock uncertainty           -0.252    16.009    
    SLICE_X31Y71         FDRE (Setup_fdre_C_D)        0.031    16.040    builder_xilinxmultiregimpl5_regs0_reg[0]_TMR_2
  -------------------------------------------------------------------
                         required time                         16.040    
                         arrival time                         -19.826    
  -------------------------------------------------------------------
                         slack                                 -3.786    

Slack (VIOLATED) :        -3.768ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[1]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - main_ethphy_pll_clk_tx rise@8.000ns)
  Data Path Delay:        1.390ns  (logic 0.718ns (51.645%)  route 0.672ns (48.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 16.262 - 10.000 ) 
    Source Clock Delay      (SCD):    10.419ns = ( 18.419 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968    13.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419    16.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    16.493 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.926    18.419    eth_tx_clk_TMR_0
    SLICE_X26Y71         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.419    18.838 r  main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.672    19.511    main_ethmac_tx_cdc_graycounter1_q[1]_TMR_0
    SLICE_X27Y71         LUT3 (Prop_lut3_I0_O)        0.299    19.810 r  main_ethmac_tx_cdc_graycounter1_q_1__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000    19.810    main_ethmac_tx_cdc_graycounter1_q_1__TMR_VOTER_0
    SLICE_X27Y71         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[1]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.798    16.262    sys_clk_TMR_0
    SLICE_X27Y71         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[1]_TMR_0/C
                         clock pessimism              0.000    16.262    
                         clock uncertainty           -0.252    16.010    
    SLICE_X27Y71         FDRE (Setup_fdre_C_D)        0.032    16.042    builder_xilinxmultiregimpl5_regs0_reg[1]_TMR_0
  -------------------------------------------------------------------
                         required time                         16.042    
                         arrival time                         -19.810    
  -------------------------------------------------------------------
                         slack                                 -3.768    

Slack (VIOLATED) :        -3.746ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[5]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - main_ethphy_pll_clk_tx rise@8.000ns)
  Data Path Delay:        1.366ns  (logic 0.580ns (42.467%)  route 0.786ns (57.533%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.266ns = ( 16.266 - 10.000 ) 
    Source Clock Delay      (SCD):    10.425ns = ( 18.425 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968    13.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419    16.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    16.493 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.932    18.425    eth_tx_clk_TMR_0
    SLICE_X31Y65         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    18.881 r  main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_0/Q
                         net (fo=3, routed)           0.786    19.667    main_ethmac_tx_cdc_graycounter1_q[5]_TMR_0
    SLICE_X31Y66         LUT3 (Prop_lut3_I0_O)        0.124    19.791 r  main_ethmac_tx_cdc_graycounter1_q_5__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000    19.791    main_ethmac_tx_cdc_graycounter1_q_5__TMR_VOTER_0
    SLICE_X31Y66         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[5]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.802    16.266    sys_clk_TMR_0
    SLICE_X31Y66         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[5]_TMR_0/C
                         clock pessimism              0.000    16.266    
                         clock uncertainty           -0.252    16.014    
    SLICE_X31Y66         FDRE (Setup_fdre_C_D)        0.031    16.045    builder_xilinxmultiregimpl5_regs0_reg[5]_TMR_0
  -------------------------------------------------------------------
                         required time                         16.045    
                         arrival time                         -19.791    
  -------------------------------------------------------------------
                         slack                                 -3.746    

Slack (VIOLATED) :        -3.723ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[1]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - main_ethphy_pll_clk_tx rise@8.000ns)
  Data Path Delay:        1.344ns  (logic 0.718ns (53.442%)  route 0.626ns (46.558%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 16.263 - 10.000 ) 
    Source Clock Delay      (SCD):    10.419ns = ( 18.419 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968    13.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419    16.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    16.493 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.926    18.419    eth_tx_clk_TMR_0
    SLICE_X26Y71         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.419    18.838 r  main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.626    19.464    main_ethmac_tx_cdc_graycounter1_q[1]_TMR_0
    SLICE_X26Y69         LUT3 (Prop_lut3_I0_O)        0.299    19.763 r  main_ethmac_tx_cdc_graycounter1_q_1__TMR_VOTER_1/O
                         net (fo=2, routed)           0.000    19.763    main_ethmac_tx_cdc_graycounter1_q_1__TMR_VOTER_1
    SLICE_X26Y69         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[1]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.799    16.263    sys_clk_TMR_1
    SLICE_X26Y69         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[1]_TMR_1/C
                         clock pessimism              0.000    16.263    
                         clock uncertainty           -0.252    16.011    
    SLICE_X26Y69         FDRE (Setup_fdre_C_D)        0.029    16.040    builder_xilinxmultiregimpl5_regs0_reg[1]_TMR_1
  -------------------------------------------------------------------
                         required time                         16.040    
                         arrival time                         -19.763    
  -------------------------------------------------------------------
                         slack                                 -3.723    

Slack (VIOLATED) :        -3.711ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[1]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - main_ethphy_pll_clk_tx rise@8.000ns)
  Data Path Delay:        1.332ns  (logic 0.718ns (53.908%)  route 0.614ns (46.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.261ns = ( 16.261 - 10.000 ) 
    Source Clock Delay      (SCD):    10.419ns = ( 18.419 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968    13.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419    16.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    16.493 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.926    18.419    eth_tx_clk_TMR_0
    SLICE_X26Y71         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y71         FDRE (Prop_fdre_C_Q)         0.419    18.838 r  main_ethmac_tx_cdc_graycounter1_q_reg[1]_TMR_0/Q
                         net (fo=3, routed)           0.614    19.452    main_ethmac_tx_cdc_graycounter1_q[1]_TMR_0
    SLICE_X29Y71         LUT3 (Prop_lut3_I0_O)        0.299    19.751 r  main_ethmac_tx_cdc_graycounter1_q_1__TMR_VOTER_2/O
                         net (fo=2, routed)           0.000    19.751    main_ethmac_tx_cdc_graycounter1_q_1__TMR_VOTER_2
    SLICE_X29Y71         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[1]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.797    16.261    sys_clk_TMR_2
    SLICE_X29Y71         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[1]_TMR_2/C
                         clock pessimism              0.000    16.261    
                         clock uncertainty           -0.252    16.009    
    SLICE_X29Y71         FDRE (Setup_fdre_C_D)        0.031    16.040    builder_xilinxmultiregimpl5_regs0_reg[1]_TMR_2
  -------------------------------------------------------------------
                         required time                         16.040    
                         arrival time                         -19.751    
  -------------------------------------------------------------------
                         slack                                 -3.711    

Slack (VIOLATED) :        -3.706ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[3]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[3]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - main_ethphy_pll_clk_tx rise@8.000ns)
  Data Path Delay:        1.325ns  (logic 0.580ns (43.789%)  route 0.745ns (56.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 16.263 - 10.000 ) 
    Source Clock Delay      (SCD):    10.424ns = ( 18.424 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968    13.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419    16.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    16.493 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.931    18.424    eth_tx_clk_TMR_0
    SLICE_X27Y67         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[3]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y67         FDRE (Prop_fdre_C_Q)         0.456    18.880 r  main_ethmac_tx_cdc_graycounter1_q_reg[3]_TMR_0/Q
                         net (fo=3, routed)           0.745    19.625    main_ethmac_tx_cdc_graycounter1_q[3]_TMR_0
    SLICE_X29Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.749 r  main_ethmac_tx_cdc_graycounter1_q_3__TMR_VOTER_2/O
                         net (fo=2, routed)           0.000    19.749    main_ethmac_tx_cdc_graycounter1_q_3__TMR_VOTER_2
    SLICE_X29Y68         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[3]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.799    16.263    sys_clk_TMR_2
    SLICE_X29Y68         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[3]_TMR_2/C
                         clock pessimism              0.000    16.263    
                         clock uncertainty           -0.252    16.011    
    SLICE_X29Y68         FDRE (Setup_fdre_C_D)        0.032    16.043    builder_xilinxmultiregimpl5_regs0_reg[3]_TMR_2
  -------------------------------------------------------------------
                         required time                         16.043    
                         arrival time                         -19.749    
  -------------------------------------------------------------------
                         slack                                 -3.706    

Slack (VIOLATED) :        -3.705ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[5]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - main_ethphy_pll_clk_tx rise@8.000ns)
  Data Path Delay:        1.321ns  (logic 0.580ns (43.893%)  route 0.741ns (56.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 16.263 - 10.000 ) 
    Source Clock Delay      (SCD):    10.425ns = ( 18.425 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968    13.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419    16.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    16.493 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.932    18.425    eth_tx_clk_TMR_0
    SLICE_X31Y65         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    18.881 r  main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_0/Q
                         net (fo=3, routed)           0.741    19.623    main_ethmac_tx_cdc_graycounter1_q[5]_TMR_0
    SLICE_X30Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.747 r  main_ethmac_tx_cdc_graycounter1_q_5__TMR_VOTER_2/O
                         net (fo=2, routed)           0.000    19.747    main_ethmac_tx_cdc_graycounter1_q_5__TMR_VOTER_2
    SLICE_X30Y68         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[5]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.799    16.263    sys_clk_TMR_2
    SLICE_X30Y68         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[5]_TMR_2/C
                         clock pessimism              0.000    16.263    
                         clock uncertainty           -0.252    16.011    
    SLICE_X30Y68         FDRE (Setup_fdre_C_D)        0.031    16.042    builder_xilinxmultiregimpl5_regs0_reg[5]_TMR_2
  -------------------------------------------------------------------
                         required time                         16.042    
                         arrival time                         -19.747    
  -------------------------------------------------------------------
                         slack                                 -3.705    

Slack (VIOLATED) :        -3.703ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[2]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[2]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - main_ethphy_pll_clk_tx rise@8.000ns)
  Data Path Delay:        1.324ns  (logic 0.580ns (43.814%)  route 0.744ns (56.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.262ns = ( 16.262 - 10.000 ) 
    Source Clock Delay      (SCD):    10.420ns = ( 18.420 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968    13.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419    16.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    16.493 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.927    18.420    eth_tx_clk_TMR_0
    SLICE_X28Y69         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[2]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.456    18.876 r  main_ethmac_tx_cdc_graycounter1_q_reg[2]_TMR_0/Q
                         net (fo=3, routed)           0.744    19.620    main_ethmac_tx_cdc_graycounter1_q[2]_TMR_0
    SLICE_X27Y71         LUT3 (Prop_lut3_I0_O)        0.124    19.744 r  main_ethmac_tx_cdc_graycounter1_q_2__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000    19.744    main_ethmac_tx_cdc_graycounter1_q_2__TMR_VOTER_0
    SLICE_X27Y71         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[2]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.798    16.262    sys_clk_TMR_0
    SLICE_X27Y71         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[2]_TMR_0/C
                         clock pessimism              0.000    16.262    
                         clock uncertainty           -0.252    16.010    
    SLICE_X27Y71         FDRE (Setup_fdre_C_D)        0.031    16.041    builder_xilinxmultiregimpl5_regs0_reg[2]_TMR_0
  -------------------------------------------------------------------
                         required time                         16.041    
                         arrival time                         -19.744    
  -------------------------------------------------------------------
                         slack                                 -3.703    

Slack (VIOLATED) :        -3.699ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[4]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[4]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - main_ethphy_pll_clk_tx rise@8.000ns)
  Data Path Delay:        1.325ns  (logic 0.580ns (43.781%)  route 0.745ns (56.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.267ns = ( 16.267 - 10.000 ) 
    Source Clock Delay      (SCD):    10.421ns = ( 18.421 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968    13.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419    16.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    16.493 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.928    18.421    eth_tx_clk_TMR_0
    SLICE_X31Y68         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[4]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y68         FDRE (Prop_fdre_C_Q)         0.456    18.877 r  main_ethmac_tx_cdc_graycounter1_q_reg[4]_TMR_0/Q
                         net (fo=3, routed)           0.745    19.622    main_ethmac_tx_cdc_graycounter1_q[4]_TMR_0
    SLICE_X29Y65         LUT3 (Prop_lut3_I0_O)        0.124    19.746 r  main_ethmac_tx_cdc_graycounter1_q_4__TMR_VOTER_1/O
                         net (fo=2, routed)           0.000    19.746    main_ethmac_tx_cdc_graycounter1_q_4__TMR_VOTER_1
    SLICE_X29Y65         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[4]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.803    16.267    sys_clk_TMR_1
    SLICE_X29Y65         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[4]_TMR_1/C
                         clock pessimism              0.000    16.267    
                         clock uncertainty           -0.252    16.015    
    SLICE_X29Y65         FDRE (Setup_fdre_C_D)        0.032    16.047    builder_xilinxmultiregimpl5_regs0_reg[4]_TMR_1
  -------------------------------------------------------------------
                         required time                         16.047    
                         arrival time                         -19.746    
  -------------------------------------------------------------------
                         slack                                 -3.699    

Slack (VIOLATED) :        -3.642ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[0]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_soclinux_clkout0 rise@10.000ns - main_ethphy_pll_clk_tx rise@8.000ns)
  Data Path Delay:        1.263ns  (logic 0.580ns (45.910%)  route 0.683ns (54.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.263ns = ( 16.263 - 10.000 ) 
    Source Clock Delay      (SCD):    10.420ns = ( 18.420 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     8.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.369     9.369 r  IBUF/O
                         net (fo=3, routed)           2.457    11.825    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.921 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.968    13.890    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    13.978 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.419    16.397    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    16.493 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          1.927    18.420    eth_tx_clk_TMR_2
    SLICE_X29Y69         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.456    18.876 r  main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_2/Q
                         net (fo=3, routed)           0.683    19.560    main_ethmac_tx_cdc_graycounter1_q[0]_TMR_2
    SLICE_X26Y70         LUT3 (Prop_lut3_I2_O)        0.124    19.684 r  main_ethmac_tx_cdc_graycounter1_q_0__TMR_VOTER_1/O
                         net (fo=2, routed)           0.000    19.684    main_ethmac_tx_cdc_graycounter1_q_0__TMR_VOTER_1
    SLICE_X26Y70         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[0]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723    14.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    14.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.799    16.263    sys_clk_TMR_1
    SLICE_X26Y70         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[0]_TMR_1/C
                         clock pessimism              0.000    16.263    
                         clock uncertainty           -0.252    16.011    
    SLICE_X26Y70         FDRE (Setup_fdre_C_D)        0.031    16.042    builder_xilinxmultiregimpl5_regs0_reg[0]_TMR_1
  -------------------------------------------------------------------
                         required time                         16.042    
                         arrival time                         -19.684    
  -------------------------------------------------------------------
                         slack                                 -3.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[2]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[2]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.083%)  route 0.119ns (38.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.523ns
    Source Clock Delay      (SCD):    3.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          0.680     3.577    eth_tx_clk_TMR_2
    SLICE_X29Y69         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[2]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     3.718 r  main_ethmac_tx_cdc_graycounter1_q_reg[2]_TMR_2/Q
                         net (fo=3, routed)           0.119     3.837    main_ethmac_tx_cdc_graycounter1_q[2]_TMR_2
    SLICE_X31Y69         LUT3 (Prop_lut3_I2_O)        0.045     3.882 r  main_ethmac_tx_cdc_graycounter1_q_2__TMR_VOTER_1/O
                         net (fo=2, routed)           0.000     3.882    main_ethmac_tx_cdc_graycounter1_q_2__TMR_VOTER_1
    SLICE_X31Y69         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[2]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.952     2.523    sys_clk_TMR_1
    SLICE_X31Y69         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[2]_TMR_1/C
                         clock pessimism              0.000     2.523    
                         clock uncertainty            0.252     2.775    
    SLICE_X31Y69         FDRE (Hold_fdre_C_D)         0.092     2.867    builder_xilinxmultiregimpl5_regs0_reg[2]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           3.882    
  -------------------------------------------------------------------
                         slack                                  1.015    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[0]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.947%)  route 0.119ns (39.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    3.578ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.681     3.578    eth_tx_clk_TMR_1
    SLICE_X25Y70         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDRE (Prop_fdre_C_Q)         0.141     3.719 r  main_ethmac_tx_cdc_graycounter1_q_reg[0]_TMR_1/Q
                         net (fo=3, routed)           0.119     3.838    main_ethmac_tx_cdc_graycounter1_q[0]_TMR_1
    SLICE_X27Y70         LUT3 (Prop_lut3_I1_O)        0.045     3.883 r  main_ethmac_tx_cdc_graycounter1_q_0__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     3.883    main_ethmac_tx_cdc_graycounter1_q_0__TMR_VOTER_0
    SLICE_X27Y70         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[0]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.953     2.524    sys_clk_TMR_0
    SLICE_X27Y70         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[0]_TMR_0/C
                         clock pessimism              0.000     2.524    
                         clock uncertainty            0.252     2.776    
    SLICE_X27Y70         FDRE (Hold_fdre_C_D)         0.091     2.867    builder_xilinxmultiregimpl5_regs0_reg[0]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.867    
                         arrival time                           3.883    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[5]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.337%)  route 0.122ns (39.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.683     3.580    eth_tx_clk_TMR_1
    SLICE_X28Y66         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     3.721 r  main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_1/Q
                         net (fo=3, routed)           0.122     3.843    main_ethmac_tx_cdc_graycounter1_q[5]_TMR_1
    SLICE_X31Y66         LUT3 (Prop_lut3_I1_O)        0.045     3.888 r  main_ethmac_tx_cdc_graycounter1_q_5__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     3.888    main_ethmac_tx_cdc_graycounter1_q_5__TMR_VOTER_0
    SLICE_X31Y66         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[5]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.955     2.526    sys_clk_TMR_0
    SLICE_X31Y66         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[5]_TMR_0/C
                         clock pessimism              0.000     2.526    
                         clock uncertainty            0.252     2.778    
    SLICE_X31Y66         FDRE (Hold_fdre_C_D)         0.092     2.870    builder_xilinxmultiregimpl5_regs0_reg[5]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.027ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[6]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[6]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.504%)  route 0.132ns (41.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.678     3.575    eth_tx_clk_TMR_1
    SLICE_X33Y70         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[6]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     3.716 r  main_ethmac_tx_cdc_graycounter1_q_reg[6]_TMR_1/Q
                         net (fo=3, routed)           0.132     3.848    main_ethmac_tx_cdc_graycounter1_q[6]_TMR_1
    SLICE_X28Y70         LUT3 (Prop_lut3_I1_O)        0.045     3.893 r  main_ethmac_tx_cdc_graycounter1_q_6__TMR_VOTER_2/O
                         net (fo=2, routed)           0.000     3.893    main_ethmac_tx_cdc_graycounter1_q_6__TMR_VOTER_2
    SLICE_X28Y70         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[6]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.951     2.522    sys_clk_TMR_2
    SLICE_X28Y70         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[6]_TMR_2/C
                         clock pessimism              0.000     2.522    
                         clock uncertainty            0.252     2.774    
    SLICE_X28Y70         FDRE (Hold_fdre_C_D)         0.092     2.866    builder_xilinxmultiregimpl5_regs0_reg[6]_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[6]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[6]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.385%)  route 0.133ns (41.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.678     3.575    eth_tx_clk_TMR_1
    SLICE_X33Y70         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[6]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     3.716 r  main_ethmac_tx_cdc_graycounter1_q_reg[6]_TMR_1/Q
                         net (fo=3, routed)           0.133     3.849    main_ethmac_tx_cdc_graycounter1_q[6]_TMR_1
    SLICE_X31Y70         LUT3 (Prop_lut3_I1_O)        0.045     3.894 r  main_ethmac_tx_cdc_graycounter1_q_6__TMR_VOTER_1/O
                         net (fo=2, routed)           0.000     3.894    main_ethmac_tx_cdc_graycounter1_q_6__TMR_VOTER_1
    SLICE_X31Y70         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[6]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.951     2.522    sys_clk_TMR_1
    SLICE_X31Y70         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[6]_TMR_1/C
                         clock pessimism              0.000     2.522    
                         clock uncertainty            0.252     2.774    
    SLICE_X31Y70         FDRE (Hold_fdre_C_D)         0.092     2.866    builder_xilinxmultiregimpl5_regs0_reg[6]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           3.894    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[4]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[4]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.669%)  route 0.131ns (41.331%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.525ns
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.683     3.580    eth_tx_clk_TMR_1
    SLICE_X30Y66         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[4]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.141     3.721 r  main_ethmac_tx_cdc_graycounter1_q_reg[4]_TMR_1/Q
                         net (fo=3, routed)           0.131     3.852    main_ethmac_tx_cdc_graycounter1_q[4]_TMR_1
    SLICE_X31Y67         LUT3 (Prop_lut3_I1_O)        0.045     3.897 r  main_ethmac_tx_cdc_graycounter1_q_4__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     3.897    main_ethmac_tx_cdc_graycounter1_q_4__TMR_VOTER_0
    SLICE_X31Y67         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[4]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.954     2.525    sys_clk_TMR_0
    SLICE_X31Y67         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[4]_TMR_0/C
                         clock pessimism              0.000     2.525    
                         clock uncertainty            0.252     2.777    
    SLICE_X31Y67         FDRE (Hold_fdre_C_D)         0.092     2.869    builder_xilinxmultiregimpl5_regs0_reg[4]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[3]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[3]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.235%)  route 0.133ns (41.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.683     3.580    eth_tx_clk_TMR_1
    SLICE_X28Y66         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[3]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     3.721 r  main_ethmac_tx_cdc_graycounter1_q_reg[3]_TMR_1/Q
                         net (fo=3, routed)           0.133     3.854    main_ethmac_tx_cdc_graycounter1_q[3]_TMR_1
    SLICE_X29Y65         LUT3 (Prop_lut3_I1_O)        0.045     3.899 r  main_ethmac_tx_cdc_graycounter1_q_3__TMR_VOTER_1/O
                         net (fo=2, routed)           0.000     3.899    main_ethmac_tx_cdc_graycounter1_q_3__TMR_VOTER_1
    SLICE_X29Y65         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[3]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.956     2.527    sys_clk_TMR_1
    SLICE_X29Y65         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[3]_TMR_1/C
                         clock pessimism              0.000     2.527    
                         clock uncertainty            0.252     2.779    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.092     2.871    builder_xilinxmultiregimpl5_regs0_reg[3]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           3.899    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[6]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[6]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.063%)  route 0.140ns (42.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.522ns
    Source Clock Delay      (SCD):    3.575ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.678     3.575    eth_tx_clk_TMR_1
    SLICE_X33Y70         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[6]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     3.716 r  main_ethmac_tx_cdc_graycounter1_q_reg[6]_TMR_1/Q
                         net (fo=3, routed)           0.140     3.856    main_ethmac_tx_cdc_graycounter1_q[6]_TMR_1
    SLICE_X30Y70         LUT3 (Prop_lut3_I1_O)        0.045     3.901 r  main_ethmac_tx_cdc_graycounter1_q_6__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     3.901    main_ethmac_tx_cdc_graycounter1_q_6__TMR_VOTER_0
    SLICE_X30Y70         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[6]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.951     2.522    sys_clk_TMR_0
    SLICE_X30Y70         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[6]_TMR_0/C
                         clock pessimism              0.000     2.522    
                         clock uncertainty            0.252     2.774    
    SLICE_X30Y70         FDRE (Hold_fdre_C_D)         0.092     2.866    builder_xilinxmultiregimpl5_regs0_reg[6]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.866    
                         arrival time                           3.901    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[3]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[3]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.306%)  route 0.139ns (42.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.524ns
    Source Clock Delay      (SCD):    3.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.683     3.580    eth_tx_clk_TMR_1
    SLICE_X28Y66         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[3]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     3.721 r  main_ethmac_tx_cdc_graycounter1_q_reg[3]_TMR_1/Q
                         net (fo=3, routed)           0.139     3.860    main_ethmac_tx_cdc_graycounter1_q[3]_TMR_1
    SLICE_X29Y68         LUT3 (Prop_lut3_I1_O)        0.045     3.905 r  main_ethmac_tx_cdc_graycounter1_q_3__TMR_VOTER_2/O
                         net (fo=2, routed)           0.000     3.905    main_ethmac_tx_cdc_graycounter1_q_3__TMR_VOTER_2
    SLICE_X29Y68         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[3]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.953     2.524    sys_clk_TMR_2
    SLICE_X29Y68         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[3]_TMR_2/C
                         clock pessimism              0.000     2.524    
                         clock uncertainty            0.252     2.776    
    SLICE_X29Y68         FDRE (Hold_fdre_C_D)         0.092     2.868    builder_xilinxmultiregimpl5_regs0_reg[3]_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.868    
                         arrival time                           3.905    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.048ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            builder_xilinxmultiregimpl5_regs0_reg[5]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_soclinux_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_soclinux_clkout0 rise@0.000ns - main_ethphy_pll_clk_tx rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.779%)  route 0.154ns (45.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    3.579ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  IBUF/O
                         net (fo=3, routed)           0.843     1.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     2.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     2.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     2.897 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          0.682     3.579    eth_tx_clk_TMR_2
    SLICE_X29Y67         FDRE                                         r  main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_fdre_C_Q)         0.141     3.720 r  main_ethmac_tx_cdc_graycounter1_q_reg[5]_TMR_2/Q
                         net (fo=3, routed)           0.154     3.874    main_ethmac_tx_cdc_graycounter1_q[5]_TMR_2
    SLICE_X29Y65         LUT3 (Prop_lut3_I2_O)        0.045     3.919 r  main_ethmac_tx_cdc_graycounter1_q_5__TMR_VOTER_1/O
                         net (fo=2, routed)           0.000     3.919    main_ethmac_tx_cdc_graycounter1_q_5__TMR_VOTER_1
    SLICE_X29Y65         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[5]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.579     1.543    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.956     2.527    sys_clk_TMR_1
    SLICE_X29Y65         FDRE                                         r  builder_xilinxmultiregimpl5_regs0_reg[5]_TMR_1/C
                         clock pessimism              0.000     2.527    
                         clock uncertainty            0.252     2.779    
    SLICE_X29Y65         FDRE (Hold_fdre_C_D)         0.092     2.871    builder_xilinxmultiregimpl5_regs0_reg[5]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           3.919    
  -------------------------------------------------------------------
                         slack                                  1.048    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_soclinux_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        3.663ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 FDPE_6_TMR_2/Q
                            (internal pin)
  Destination:            FDPE_7_TMR_2/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y157       FDPE                         0.000     0.000 r  FDPE_6_TMR_2/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl3_rst_meta_TMR_2
    SLICE_X148Y157       FDPE                                         r  FDPE_7_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.531     3.264    main_soclinux_clkout3
    BUFGCTRL_X0Y14       BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG_3_TMR_2/O
                         net (fo=7, routed)           0.617     3.907    clk200_clk_TMR_2
    SLICE_X148Y157       FDPE                                         r  FDPE_7_TMR_2/C
                         clock pessimism              0.000     3.907    
                         clock uncertainty           -0.143     3.764    
    SLICE_X148Y157       FDPE (Setup_fdpe_C_D)       -0.035     3.729    FDPE_7_TMR_2
  -------------------------------------------------------------------
                         required time                          3.729    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 FDPE_6_TMR_0/Q
                            (internal pin)
  Destination:            FDPE_7_TMR_0/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y156       FDPE                         0.000     0.000 r  FDPE_6_TMR_0/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl3_rst_meta_TMR_0
    SLICE_X152Y156       FDPE                                         r  FDPE_7_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.531     3.264    main_soclinux_clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG_3_TMR_0/O
                         net (fo=9, routed)           0.619     3.909    clk200_clk_TMR_0
    SLICE_X152Y156       FDPE                                         r  FDPE_7_TMR_0/C
                         clock pessimism              0.000     3.909    
                         clock uncertainty           -0.143     3.766    
    SLICE_X152Y156       FDPE (Setup_fdpe_C_D)       -0.035     3.731    FDPE_7_TMR_0
  -------------------------------------------------------------------
                         required time                          3.731    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 FDPE_6_TMR_1/Q
                            (internal pin)
  Destination:            FDPE_7_TMR_1/D
                            (rising edge-triggered cell FDPE clocked by main_soclinux_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_soclinux_clkout3
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y157       FDPE                         0.000     0.000 r  FDPE_6_TMR_1/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl3_rst_meta_TMR_1
    SLICE_X151Y157       FDPE                                         r  FDPE_7_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  MMCME2_ADV_1/CLKOUT3
                         net (fo=3, routed)           0.531     3.264    main_soclinux_clkout3
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.026     3.290 r  BUFG_3_TMR_1/O
                         net (fo=7, routed)           0.617     3.907    clk200_clk_TMR_1
    SLICE_X151Y157       FDPE                                         r  FDPE_7_TMR_1/C
                         clock pessimism              0.000     3.907    
                         clock uncertainty           -0.143     3.764    
    SLICE_X151Y157       FDPE (Setup_fdpe_C_D)       -0.005     3.759    FDPE_7_TMR_1
  -------------------------------------------------------------------
                         required time                          3.759    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.693    





---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout0
  To Clock:  s7hdmioutclocking_mmcm_clk0

Setup :          303  Failing Endpoints,  Worst Slack       -2.691ns,  Total Violation     -365.058ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.691ns  (required time - arrival time)
  Source:                 storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timinggenerator_hcounter_reg[0]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (s7hdmioutclocking_mmcm_clk0 rise@13.333ns - main_soclinux_clkout0 rise@10.000ns)
  Data Path Delay:        8.723ns  (logic 2.316ns (26.551%)  route 6.407ns (73.449%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        3.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.608ns = ( 22.941 - 13.333 ) 
    Source Clock Delay      (SCD):    6.386ns = ( 16.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    11.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    12.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    14.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.685    16.386    storage_18_reg_0_1_42_47_TMR_2/WCLK
    SLICE_X116Y110       RAMD32                                       r  storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y110       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    17.722 r  storage_18_reg_0_1_42_47_TMR_2/RAMC/O
                         net (fo=1, routed)           2.168    19.890    timinggenerator_sink_payload_hscan[10]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.331    20.221 r  timinggenerator_vcounter[0]_i_11_TMR_2/O
                         net (fo=1, routed)           0.000    20.221    timinggenerator_vcounter[0]_i_11_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.622 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    22.091    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    22.215 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    23.666    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    23.790 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.319    25.109    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y108       FDRE                                         r  timinggenerator_hcounter_reg[0]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                     13.333    13.333 r  
    R4                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083    15.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    17.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    17.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643    19.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.523 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    21.283    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.566    22.941    pix_clk_TMR_2
    SLICE_X118Y108       FDRE                                         r  timinggenerator_hcounter_reg[0]_TMR_2/C
                         clock pessimism              0.147    23.088    
                         clock uncertainty           -0.240    22.847    
    SLICE_X118Y108       FDRE (Setup_fdre_C_R)       -0.429    22.418    timinggenerator_hcounter_reg[0]_TMR_2
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -25.109    
  -------------------------------------------------------------------
                         slack                                 -2.691    

Slack (VIOLATED) :        -2.691ns  (required time - arrival time)
  Source:                 storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timinggenerator_hcounter_reg[1]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (s7hdmioutclocking_mmcm_clk0 rise@13.333ns - main_soclinux_clkout0 rise@10.000ns)
  Data Path Delay:        8.723ns  (logic 2.316ns (26.551%)  route 6.407ns (73.449%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        3.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.608ns = ( 22.941 - 13.333 ) 
    Source Clock Delay      (SCD):    6.386ns = ( 16.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    11.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    12.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    14.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.685    16.386    storage_18_reg_0_1_42_47_TMR_2/WCLK
    SLICE_X116Y110       RAMD32                                       r  storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y110       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    17.722 r  storage_18_reg_0_1_42_47_TMR_2/RAMC/O
                         net (fo=1, routed)           2.168    19.890    timinggenerator_sink_payload_hscan[10]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.331    20.221 r  timinggenerator_vcounter[0]_i_11_TMR_2/O
                         net (fo=1, routed)           0.000    20.221    timinggenerator_vcounter[0]_i_11_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.622 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    22.091    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    22.215 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    23.666    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    23.790 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.319    25.109    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y108       FDRE                                         r  timinggenerator_hcounter_reg[1]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                     13.333    13.333 r  
    R4                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083    15.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    17.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    17.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643    19.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.523 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    21.283    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.566    22.941    pix_clk_TMR_2
    SLICE_X118Y108       FDRE                                         r  timinggenerator_hcounter_reg[1]_TMR_2/C
                         clock pessimism              0.147    23.088    
                         clock uncertainty           -0.240    22.847    
    SLICE_X118Y108       FDRE (Setup_fdre_C_R)       -0.429    22.418    timinggenerator_hcounter_reg[1]_TMR_2
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -25.109    
  -------------------------------------------------------------------
                         slack                                 -2.691    

Slack (VIOLATED) :        -2.691ns  (required time - arrival time)
  Source:                 storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timinggenerator_hcounter_reg[2]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (s7hdmioutclocking_mmcm_clk0 rise@13.333ns - main_soclinux_clkout0 rise@10.000ns)
  Data Path Delay:        8.723ns  (logic 2.316ns (26.551%)  route 6.407ns (73.449%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        3.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.608ns = ( 22.941 - 13.333 ) 
    Source Clock Delay      (SCD):    6.386ns = ( 16.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    11.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    12.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    14.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.685    16.386    storage_18_reg_0_1_42_47_TMR_2/WCLK
    SLICE_X116Y110       RAMD32                                       r  storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y110       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    17.722 r  storage_18_reg_0_1_42_47_TMR_2/RAMC/O
                         net (fo=1, routed)           2.168    19.890    timinggenerator_sink_payload_hscan[10]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.331    20.221 r  timinggenerator_vcounter[0]_i_11_TMR_2/O
                         net (fo=1, routed)           0.000    20.221    timinggenerator_vcounter[0]_i_11_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.622 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    22.091    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    22.215 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    23.666    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    23.790 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.319    25.109    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y108       FDRE                                         r  timinggenerator_hcounter_reg[2]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                     13.333    13.333 r  
    R4                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083    15.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    17.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    17.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643    19.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.523 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    21.283    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.566    22.941    pix_clk_TMR_2
    SLICE_X118Y108       FDRE                                         r  timinggenerator_hcounter_reg[2]_TMR_2/C
                         clock pessimism              0.147    23.088    
                         clock uncertainty           -0.240    22.847    
    SLICE_X118Y108       FDRE (Setup_fdre_C_R)       -0.429    22.418    timinggenerator_hcounter_reg[2]_TMR_2
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -25.109    
  -------------------------------------------------------------------
                         slack                                 -2.691    

Slack (VIOLATED) :        -2.691ns  (required time - arrival time)
  Source:                 storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timinggenerator_hcounter_reg[3]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (s7hdmioutclocking_mmcm_clk0 rise@13.333ns - main_soclinux_clkout0 rise@10.000ns)
  Data Path Delay:        8.723ns  (logic 2.316ns (26.551%)  route 6.407ns (73.449%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        3.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.608ns = ( 22.941 - 13.333 ) 
    Source Clock Delay      (SCD):    6.386ns = ( 16.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    11.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    12.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    14.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.685    16.386    storage_18_reg_0_1_42_47_TMR_2/WCLK
    SLICE_X116Y110       RAMD32                                       r  storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y110       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    17.722 r  storage_18_reg_0_1_42_47_TMR_2/RAMC/O
                         net (fo=1, routed)           2.168    19.890    timinggenerator_sink_payload_hscan[10]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.331    20.221 r  timinggenerator_vcounter[0]_i_11_TMR_2/O
                         net (fo=1, routed)           0.000    20.221    timinggenerator_vcounter[0]_i_11_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.622 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    22.091    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    22.215 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    23.666    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    23.790 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.319    25.109    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y108       FDRE                                         r  timinggenerator_hcounter_reg[3]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                     13.333    13.333 r  
    R4                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083    15.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    17.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    17.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643    19.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.523 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    21.283    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.566    22.941    pix_clk_TMR_2
    SLICE_X118Y108       FDRE                                         r  timinggenerator_hcounter_reg[3]_TMR_2/C
                         clock pessimism              0.147    23.088    
                         clock uncertainty           -0.240    22.847    
    SLICE_X118Y108       FDRE (Setup_fdre_C_R)       -0.429    22.418    timinggenerator_hcounter_reg[3]_TMR_2
  -------------------------------------------------------------------
                         required time                         22.418    
                         arrival time                         -25.109    
  -------------------------------------------------------------------
                         slack                                 -2.691    

Slack (VIOLATED) :        -2.669ns  (required time - arrival time)
  Source:                 storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timinggenerator_hcounter_reg[4]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (s7hdmioutclocking_mmcm_clk0 rise@13.333ns - main_soclinux_clkout0 rise@10.000ns)
  Data Path Delay:        8.701ns  (logic 2.316ns (26.619%)  route 6.385ns (73.381%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.607ns = ( 22.940 - 13.333 ) 
    Source Clock Delay      (SCD):    6.386ns = ( 16.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    11.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    12.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    14.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.685    16.386    storage_18_reg_0_1_42_47_TMR_2/WCLK
    SLICE_X116Y110       RAMD32                                       r  storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y110       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    17.722 r  storage_18_reg_0_1_42_47_TMR_2/RAMC/O
                         net (fo=1, routed)           2.168    19.890    timinggenerator_sink_payload_hscan[10]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.331    20.221 r  timinggenerator_vcounter[0]_i_11_TMR_2/O
                         net (fo=1, routed)           0.000    20.221    timinggenerator_vcounter[0]_i_11_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.622 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    22.091    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    22.215 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    23.666    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    23.790 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.296    25.087    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y109       FDRE                                         r  timinggenerator_hcounter_reg[4]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                     13.333    13.333 r  
    R4                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083    15.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    17.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    17.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643    19.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.523 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    21.283    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.565    22.940    pix_clk_TMR_2
    SLICE_X118Y109       FDRE                                         r  timinggenerator_hcounter_reg[4]_TMR_2/C
                         clock pessimism              0.147    23.087    
                         clock uncertainty           -0.240    22.846    
    SLICE_X118Y109       FDRE (Setup_fdre_C_R)       -0.429    22.417    timinggenerator_hcounter_reg[4]_TMR_2
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                         -25.087    
  -------------------------------------------------------------------
                         slack                                 -2.669    

Slack (VIOLATED) :        -2.669ns  (required time - arrival time)
  Source:                 storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timinggenerator_hcounter_reg[5]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (s7hdmioutclocking_mmcm_clk0 rise@13.333ns - main_soclinux_clkout0 rise@10.000ns)
  Data Path Delay:        8.701ns  (logic 2.316ns (26.619%)  route 6.385ns (73.381%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.607ns = ( 22.940 - 13.333 ) 
    Source Clock Delay      (SCD):    6.386ns = ( 16.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    11.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    12.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    14.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.685    16.386    storage_18_reg_0_1_42_47_TMR_2/WCLK
    SLICE_X116Y110       RAMD32                                       r  storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y110       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    17.722 r  storage_18_reg_0_1_42_47_TMR_2/RAMC/O
                         net (fo=1, routed)           2.168    19.890    timinggenerator_sink_payload_hscan[10]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.331    20.221 r  timinggenerator_vcounter[0]_i_11_TMR_2/O
                         net (fo=1, routed)           0.000    20.221    timinggenerator_vcounter[0]_i_11_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.622 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    22.091    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    22.215 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    23.666    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    23.790 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.296    25.087    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y109       FDRE                                         r  timinggenerator_hcounter_reg[5]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                     13.333    13.333 r  
    R4                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083    15.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    17.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    17.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643    19.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.523 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    21.283    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.565    22.940    pix_clk_TMR_2
    SLICE_X118Y109       FDRE                                         r  timinggenerator_hcounter_reg[5]_TMR_2/C
                         clock pessimism              0.147    23.087    
                         clock uncertainty           -0.240    22.846    
    SLICE_X118Y109       FDRE (Setup_fdre_C_R)       -0.429    22.417    timinggenerator_hcounter_reg[5]_TMR_2
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                         -25.087    
  -------------------------------------------------------------------
                         slack                                 -2.669    

Slack (VIOLATED) :        -2.669ns  (required time - arrival time)
  Source:                 storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timinggenerator_hcounter_reg[6]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (s7hdmioutclocking_mmcm_clk0 rise@13.333ns - main_soclinux_clkout0 rise@10.000ns)
  Data Path Delay:        8.701ns  (logic 2.316ns (26.619%)  route 6.385ns (73.381%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.607ns = ( 22.940 - 13.333 ) 
    Source Clock Delay      (SCD):    6.386ns = ( 16.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    11.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    12.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    14.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.685    16.386    storage_18_reg_0_1_42_47_TMR_2/WCLK
    SLICE_X116Y110       RAMD32                                       r  storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y110       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    17.722 r  storage_18_reg_0_1_42_47_TMR_2/RAMC/O
                         net (fo=1, routed)           2.168    19.890    timinggenerator_sink_payload_hscan[10]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.331    20.221 r  timinggenerator_vcounter[0]_i_11_TMR_2/O
                         net (fo=1, routed)           0.000    20.221    timinggenerator_vcounter[0]_i_11_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.622 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    22.091    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    22.215 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    23.666    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    23.790 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.296    25.087    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y109       FDRE                                         r  timinggenerator_hcounter_reg[6]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                     13.333    13.333 r  
    R4                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083    15.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    17.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    17.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643    19.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.523 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    21.283    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.565    22.940    pix_clk_TMR_2
    SLICE_X118Y109       FDRE                                         r  timinggenerator_hcounter_reg[6]_TMR_2/C
                         clock pessimism              0.147    23.087    
                         clock uncertainty           -0.240    22.846    
    SLICE_X118Y109       FDRE (Setup_fdre_C_R)       -0.429    22.417    timinggenerator_hcounter_reg[6]_TMR_2
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                         -25.087    
  -------------------------------------------------------------------
                         slack                                 -2.669    

Slack (VIOLATED) :        -2.669ns  (required time - arrival time)
  Source:                 storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timinggenerator_hcounter_reg[7]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (s7hdmioutclocking_mmcm_clk0 rise@13.333ns - main_soclinux_clkout0 rise@10.000ns)
  Data Path Delay:        8.701ns  (logic 2.316ns (26.619%)  route 6.385ns (73.381%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.607ns = ( 22.940 - 13.333 ) 
    Source Clock Delay      (SCD):    6.386ns = ( 16.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    11.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    12.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    14.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.685    16.386    storage_18_reg_0_1_42_47_TMR_2/WCLK
    SLICE_X116Y110       RAMD32                                       r  storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y110       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    17.722 r  storage_18_reg_0_1_42_47_TMR_2/RAMC/O
                         net (fo=1, routed)           2.168    19.890    timinggenerator_sink_payload_hscan[10]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.331    20.221 r  timinggenerator_vcounter[0]_i_11_TMR_2/O
                         net (fo=1, routed)           0.000    20.221    timinggenerator_vcounter[0]_i_11_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.622 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    22.091    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    22.215 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    23.666    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    23.790 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.296    25.087    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y109       FDRE                                         r  timinggenerator_hcounter_reg[7]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                     13.333    13.333 r  
    R4                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083    15.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    17.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    17.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643    19.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.523 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    21.283    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.565    22.940    pix_clk_TMR_2
    SLICE_X118Y109       FDRE                                         r  timinggenerator_hcounter_reg[7]_TMR_2/C
                         clock pessimism              0.147    23.087    
                         clock uncertainty           -0.240    22.846    
    SLICE_X118Y109       FDRE (Setup_fdre_C_R)       -0.429    22.417    timinggenerator_hcounter_reg[7]_TMR_2
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                         -25.087    
  -------------------------------------------------------------------
                         slack                                 -2.669    

Slack (VIOLATED) :        -2.598ns  (required time - arrival time)
  Source:                 storage_18_reg_0_1_126_131_TMR_2/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_videoout_state_reg_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (s7hdmioutclocking_mmcm_clk0 rise@13.333ns - main_soclinux_clkout0 rise@10.000ns)
  Data Path Delay:        8.951ns  (logic 4.337ns (48.453%)  route 4.614ns (51.547%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.558ns = ( 22.891 - 13.333 ) 
    Source Clock Delay      (SCD):    6.377ns = ( 16.377 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    11.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    12.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    14.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.676    16.377    storage_18_reg_0_1_126_131_TMR_2/WCLK
    SLICE_X104Y115       RAMD32                                       r  storage_18_reg_0_1_126_131_TMR_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y115       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    17.713 r  storage_18_reg_0_1_126_131_TMR_2/RAMC/O
                         net (fo=3, routed)           1.119    18.832    dmareader_length[0]_TMR_2
    SLICE_X92Y115        LUT3 (Prop_lut3_I2_O)        0.331    19.163 r  dmareader_length_0__TMR_VOTER_0/O
                         net (fo=2, routed)           0.661    19.825    dmareader_length_0__TMR_VOTER_0
    SLICE_X91Y114        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.405 r  builder_videoout_state_reg_i_26_TMR_0/CO[3]
                         net (fo=1, routed)           0.000    20.405    builder_videoout_state_reg_i_26_n_0_TMR_0
    SLICE_X91Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  builder_videoout_state_reg_i_25_TMR_0/CO[3]
                         net (fo=1, routed)           0.000    20.519    builder_videoout_state_reg_i_25_n_0_TMR_0
    SLICE_X91Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.633 r  builder_videoout_state_reg_i_18_TMR_0/CO[3]
                         net (fo=1, routed)           0.000    20.633    builder_videoout_state_reg_i_18_n_0_TMR_0
    SLICE_X91Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.747 r  builder_videoout_state_reg_i_17_TMR_0/CO[3]
                         net (fo=1, routed)           0.000    20.747    builder_videoout_state_reg_i_17_n_0_TMR_0
    SLICE_X91Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.861 r  builder_videoout_state_reg_i_16_TMR_0/CO[3]
                         net (fo=1, routed)           0.000    20.861    builder_videoout_state_reg_i_16_n_0_TMR_0
    SLICE_X91Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.195 r  builder_videoout_state_reg_i_10_TMR_0/O[1]
                         net (fo=1, routed)           0.774    21.969    builder_videoout_next_state1[22]_TMR_0
    SLICE_X92Y118        LUT6 (Prop_lut6_I4_O)        0.303    22.272 r  builder_videoout_state_i_6_TMR_0/O
                         net (fo=1, routed)           0.000    22.272    builder_videoout_state_i_6_n_0_TMR_0
    SLICE_X92Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.648 r  builder_videoout_state_reg_i_3_TMR_0/CO[3]
                         net (fo=1, routed)           0.000    22.648    builder_videoout_state_reg_i_3_n_0_TMR_0
    SLICE_X92Y119        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.902 f  builder_videoout_state_reg_i_2_TMR_0/CO[0]
                         net (fo=1, routed)           0.966    23.867    builder_videoout_next_state0_TMR_0
    SLICE_X92Y120        LUT5 (Prop_lut5_I2_O)        0.367    24.234 r  builder_videoout_state_i_1_TMR_0/O
                         net (fo=1, routed)           1.094    25.328    builder_videoout_state_i_1_n_0_TMR_0
    SLICE_X86Y120        FDRE                                         r  builder_videoout_state_reg_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                     13.333    13.333 r  
    R4                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083    15.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    17.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    17.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643    19.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.523 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    21.283    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         1.516    22.891    pix_clk_TMR_0
    SLICE_X86Y120        FDRE                                         r  builder_videoout_state_reg_TMR_0/C
                         clock pessimism              0.147    23.038    
                         clock uncertainty           -0.240    22.797    
    SLICE_X86Y120        FDRE (Setup_fdre_C_D)       -0.067    22.730    builder_videoout_state_reg_TMR_0
  -------------------------------------------------------------------
                         required time                         22.730    
                         arrival time                         -25.328    
  -------------------------------------------------------------------
                         slack                                 -2.598    

Slack (VIOLATED) :        -2.546ns  (required time - arrival time)
  Source:                 storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timinggenerator_hcounter_reg[10]_TMR_2/R
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (s7hdmioutclocking_mmcm_clk0 rise@13.333ns - main_soclinux_clkout0 rise@10.000ns)
  Data Path Delay:        8.578ns  (logic 2.316ns (27.001%)  route 6.262ns (72.999%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT6=2)
  Clock Path Skew:        3.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.607ns = ( 22.940 - 13.333 ) 
    Source Clock Delay      (SCD):    6.386ns = ( 16.386 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    11.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    12.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    12.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    14.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.685    16.386    storage_18_reg_0_1_42_47_TMR_2/WCLK
    SLICE_X116Y110       RAMD32                                       r  storage_18_reg_0_1_42_47_TMR_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y110       RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    17.722 r  storage_18_reg_0_1_42_47_TMR_2/RAMC/O
                         net (fo=1, routed)           2.168    19.890    timinggenerator_sink_payload_hscan[10]_TMR_2
    SLICE_X117Y109       LUT6 (Prop_lut6_I4_O)        0.331    20.221 r  timinggenerator_vcounter[0]_i_11_TMR_2/O
                         net (fo=1, routed)           0.000    20.221    timinggenerator_vcounter[0]_i_11_n_TMR_2_0
    SLICE_X117Y109       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.622 r  timinggenerator_vcounter_reg[0]_i_5_TMR_2/CO[3]
                         net (fo=3, routed)           1.469    22.091    timinggenerator_hcounter0_TMR_2
    SLICE_X113Y111       LUT2 (Prop_lut2_I1_O)        0.124    22.215 r  timinggenerator_vcounter[0]_i_2_TMR_2/O
                         net (fo=13, routed)          1.451    23.666    timinggenerator_hcounter_TMR_2
    SLICE_X118Y113       LUT6 (Prop_lut6_I4_O)        0.124    23.790 r  timinggenerator_hcounter[0]_i_1_TMR_2/O
                         net (fo=12, routed)          1.174    24.964    timinggenerator_hcounter[0]_i_1_n_TMR_2_0
    SLICE_X118Y110       FDRE                                         r  timinggenerator_hcounter_reg[10]_TMR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                     13.333    13.333 r  
    R4                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    14.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162    15.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083    15.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723    17.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    17.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643    19.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.523 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.760    21.283    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.565    22.940    pix_clk_TMR_2
    SLICE_X118Y110       FDRE                                         r  timinggenerator_hcounter_reg[10]_TMR_2/C
                         clock pessimism              0.147    23.087    
                         clock uncertainty           -0.240    22.846    
    SLICE_X118Y110       FDRE (Setup_fdre_C_R)       -0.429    22.417    timinggenerator_hcounter_reg[10]_TMR_2
  -------------------------------------------------------------------
                         required time                         22.417    
                         arrival time                         -24.964    
  -------------------------------------------------------------------
                         slack                                 -2.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 rdata_fifo_graycounter0_q_reg[2]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl10_regs0_reg[2]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.467ns (10.269%)  route 4.081ns (89.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.321ns
    Source Clock Delay      (SCD):    6.099ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723     4.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     4.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.635     6.099    sys_clk_TMR_1
    SLICE_X149Y107       FDRE                                         r  rdata_fifo_graycounter0_q_reg[2]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y107       FDRE (Prop_fdre_C_Q)         0.367     6.466 r  rdata_fifo_graycounter0_q_reg[2]_TMR_1/Q
                         net (fo=3, routed)           1.801     8.267    rdata_fifo_graycounter0_q[2]_TMR_1
    SLICE_X154Y105       LUT3 (Prop_lut3_I1_O)        0.100     8.367 r  rdata_fifo_graycounter0_q_2__TMR_VOTER_2/O
                         net (fo=2, routed)           2.280    10.647    rdata_fifo_graycounter0_q_2__TMR_VOTER_2
    SLICE_X160Y107       FDRE                                         r  builder_xilinxmultiregimpl10_regs0_reg[2]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         1.831    10.321    pix_clk_TMR_2
    SLICE_X160Y107       FDRE                                         r  builder_xilinxmultiregimpl10_regs0_reg[2]_TMR_2/C
                         clock pessimism             -0.147    10.174    
                         clock uncertainty            0.240    10.414    
    SLICE_X160Y107       FDRE (Hold_fdre_C_D)         0.170    10.584    builder_xilinxmultiregimpl10_regs0_reg[2]_TMR_2
  -------------------------------------------------------------------
                         required time                        -10.584    
                         arrival time                          10.647    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rdata_fifo_graycounter0_q_reg[1]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl10_regs0_reg[1]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.467ns (10.400%)  route 4.024ns (89.600%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.320ns
    Source Clock Delay      (SCD):    6.175ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723     4.373    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     4.464 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.711     6.175    sys_clk_TMR_1
    SLICE_X157Y106       FDRE                                         r  rdata_fifo_graycounter0_q_reg[1]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y106       FDRE (Prop_fdre_C_Q)         0.367     6.542 r  rdata_fifo_graycounter0_q_reg[1]_TMR_1/Q
                         net (fo=3, routed)           2.215     8.757    rdata_fifo_graycounter0_q[1]_TMR_1
    SLICE_X159Y106       LUT3 (Prop_lut3_I1_O)        0.100     8.857 r  rdata_fifo_graycounter0_q_1__TMR_VOTER_0/O
                         net (fo=2, routed)           1.808    10.666    rdata_fifo_graycounter0_q_1__TMR_VOTER_0
    SLICE_X159Y105       FDRE                                         r  builder_xilinxmultiregimpl10_regs0_reg[1]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         1.830    10.320    pix_clk_TMR_0
    SLICE_X159Y105       FDRE                                         r  builder_xilinxmultiregimpl10_regs0_reg[1]_TMR_0/C
                         clock pessimism             -0.147    10.173    
                         clock uncertainty            0.240    10.413    
    SLICE_X159Y105       FDRE (Hold_fdre_C_D)         0.170    10.583    builder_xilinxmultiregimpl10_regs0_reg[1]_TMR_0
  -------------------------------------------------------------------
                         required time                        -10.583    
                         arrival time                          10.666    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 storage_18_reg_0_1_18_23_TMR_0/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timinggenerator_source_payload_hsync_reg_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 0.593ns (25.924%)  route 1.694ns (74.076%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        1.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.987ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.593     1.883    storage_18_reg_0_1_18_23_TMR_0/WCLK
    SLICE_X116Y104       RAMD32                                       r  storage_18_reg_0_1_18_23_TMR_0/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y104       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.271 r  storage_18_reg_0_1_18_23_TMR_0/RAMB_D1/O
                         net (fo=1, routed)           0.631     2.902    timinggenerator_sink_payload_hsync_start[9]_TMR_0
    SLICE_X117Y105       LUT6 (Prop_lut6_I1_O)        0.045     2.947 r  timinggenerator_source_payload_hsync_i_4_TMR_0/O
                         net (fo=1, routed)           0.000     2.947    timinggenerator_source_payload_hsync_i_4_n_0_TMR_0
    SLICE_X117Y105       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     3.062 r  timinggenerator_source_payload_hsync_reg_i_2_TMR_0/CO[3]
                         net (fo=1, routed)           1.063     4.125    timinggenerator_source_payload_hsync0_TMR_0
    SLICE_X114Y111       LUT6 (Prop_lut6_I1_O)        0.045     4.170 r  timinggenerator_source_payload_hsync_i_1_TMR_0/O
                         net (fo=1, routed)           0.000     4.170    timinggenerator_source_payload_hsync_i_1_n_0_TMR_0
    SLICE_X114Y111       FDRE                                         r  timinggenerator_source_payload_hsync_reg_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.861     3.987    pix_clk_TMR_0
    SLICE_X114Y111       FDRE                                         r  timinggenerator_source_payload_hsync_reg_TMR_0/C
                         clock pessimism             -0.231     3.757    
                         clock uncertainty            0.240     3.997    
    SLICE_X114Y111       FDRE (Hold_fdre_C_D)         0.091     4.088    timinggenerator_source_payload_hsync_reg_TMR_0
  -------------------------------------------------------------------
                         required time                         -4.088    
                         arrival time                           4.170    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 rdata_fifo_graycounter0_q_reg[4]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl10_regs0_reg[4]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 0.467ns (10.207%)  route 4.108ns (89.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.247ns
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.723     4.373    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.464 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.636     6.100    sys_clk_TMR_0
    SLICE_X153Y106       FDRE                                         r  rdata_fifo_graycounter0_q_reg[4]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y106       FDRE (Prop_fdre_C_Q)         0.367     6.467 r  rdata_fifo_graycounter0_q_reg[4]_TMR_0/Q
                         net (fo=3, routed)           1.621     8.088    rdata_fifo_graycounter0_q[4]_TMR_0
    SLICE_X153Y105       LUT3 (Prop_lut3_I0_O)        0.100     8.188 r  rdata_fifo_graycounter0_q_4__TMR_VOTER_0/O
                         net (fo=2, routed)           2.488    10.675    rdata_fifo_graycounter0_q_4__TMR_VOTER_0
    SLICE_X154Y104       FDRE                                         r  builder_xilinxmultiregimpl10_regs0_reg[4]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         1.757    10.247    pix_clk_TMR_0
    SLICE_X154Y104       FDRE                                         r  builder_xilinxmultiregimpl10_regs0_reg[4]_TMR_0/C
                         clock pessimism             -0.147    10.100    
                         clock uncertainty            0.240    10.340    
    SLICE_X154Y104       FDRE (Hold_fdre_C_D)         0.233    10.573    builder_xilinxmultiregimpl10_regs0_reg[4]_TMR_0
  -------------------------------------------------------------------
                         required time                        -10.573    
                         arrival time                          10.675    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 storage_18_reg_0_1_48_53_TMR_2/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timinggenerator_vactive_reg_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.703ns (30.252%)  route 1.621ns (69.748%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.983ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.588     1.878    storage_18_reg_0_1_48_53_TMR_2/WCLK
    SLICE_X112Y115       RAMD32                                       r  storage_18_reg_0_1_48_53_TMR_2/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y115       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     2.268 r  storage_18_reg_0_1_48_53_TMR_2/RAMC/O
                         net (fo=1, routed)           0.625     2.893    timinggenerator_sink_payload_vres[4]_TMR_2
    SLICE_X113Y115       LUT6 (Prop_lut6_I4_O)        0.113     3.006 r  timinggenerator_vactive_i_7_TMR_2/O
                         net (fo=1, routed)           0.000     3.006    timinggenerator_vactive_i_7_n_0_TMR_2
    SLICE_X113Y115       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.161 f  timinggenerator_vactive_reg_i_3_TMR_2/CO[3]
                         net (fo=1, routed)           0.996     4.156    timinggenerator_vactive0_TMR_2
    SLICE_X111Y113       LUT6 (Prop_lut6_I3_O)        0.045     4.201 r  timinggenerator_vactive_i_1_TMR_2/O
                         net (fo=1, routed)           0.000     4.201    timinggenerator_vactive_i_1_n_0_TMR_2
    SLICE_X111Y113       FDRE                                         r  timinggenerator_vactive_reg_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         0.857     3.983    pix_clk_TMR_2
    SLICE_X111Y113       FDRE                                         r  timinggenerator_vactive_reg_TMR_2/C
                         clock pessimism             -0.231     3.753    
                         clock uncertainty            0.240     3.993    
    SLICE_X111Y113       FDRE (Hold_fdre_C_D)         0.092     4.085    timinggenerator_vactive_reg_TMR_2
  -------------------------------------------------------------------
                         required time                         -4.085    
                         arrival time                           4.201    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 storage_18_reg_0_1_24_29_TMR_1/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timinggenerator_source_payload_hsync_reg_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.633ns (27.169%)  route 1.697ns (72.831%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.983ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.588     1.878    storage_18_reg_0_1_24_29_TMR_1/WCLK
    SLICE_X108Y112       RAMD32                                       r  storage_18_reg_0_1_24_29_TMR_1/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y112       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.266 r  storage_18_reg_0_1_24_29_TMR_1/RAMB_D1/O
                         net (fo=1, routed)           0.706     2.972    timinggenerator_sink_payload_hsync_end[3]_TMR_1
    SLICE_X109Y111       LUT6 (Prop_lut6_I1_O)        0.045     3.017 r  timinggenerator_source_payload_hsync_i_10_TMR_1/O
                         net (fo=1, routed)           0.000     3.017    timinggenerator_source_payload_hsync_i_10_n_0_TMR_1
    SLICE_X109Y111       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.172 f  timinggenerator_source_payload_hsync_reg_i_3_TMR_1/CO[3]
                         net (fo=1, routed)           0.991     4.163    timinggenerator_source_payload_hsync01_out_TMR_1
    SLICE_X109Y113       LUT6 (Prop_lut6_I5_O)        0.045     4.208 r  timinggenerator_source_payload_hsync_i_1_TMR_1/O
                         net (fo=1, routed)           0.000     4.208    timinggenerator_source_payload_hsync_i_1_n_0_TMR_1
    SLICE_X109Y113       FDRE                                         r  timinggenerator_source_payload_hsync_reg_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         0.857     3.983    pix_clk_TMR_1
    SLICE_X109Y113       FDRE                                         r  timinggenerator_source_payload_hsync_reg_TMR_1/C
                         clock pessimism             -0.231     3.753    
                         clock uncertainty            0.240     3.993    
    SLICE_X109Y113       FDRE (Hold_fdre_C_D)         0.092     4.085    timinggenerator_source_payload_hsync_reg_TMR_1
  -------------------------------------------------------------------
                         required time                         -4.085    
                         arrival time                           4.208    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 storage_18_reg_0_1_6_11_TMR_2/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timinggenerator_hactive_reg_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.591ns (25.359%)  route 1.740ns (74.641%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        1.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.987ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.591     1.881    storage_18_reg_0_1_6_11_TMR_2/WCLK
    SLICE_X112Y108       RAMD32                                       r  storage_18_reg_0_1_6_11_TMR_2/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.267 r  storage_18_reg_0_1_6_11_TMR_2/RAMC_D1/O
                         net (fo=1, routed)           0.634     2.901    storage_18_reg_0_1_6_11_n_4_TMR_2
    SLICE_X113Y109       LUT6 (Prop_lut6_I2_O)        0.045     2.946 r  timinggenerator_hactive_i_5_TMR_2/O
                         net (fo=1, routed)           0.000     2.946    timinggenerator_hactive_i_5_n_0_TMR_2
    SLICE_X113Y109       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     3.061 f  timinggenerator_hactive_reg_i_3_TMR_2/CO[3]
                         net (fo=1, routed)           1.106     4.166    timinggenerator_hactive0_TMR_2
    SLICE_X113Y111       LUT6 (Prop_lut6_I3_O)        0.045     4.211 r  timinggenerator_hactive_i_1_TMR_2/O
                         net (fo=1, routed)           0.000     4.211    timinggenerator_hactive_i_1_n_0_TMR_2
    SLICE_X113Y111       FDRE                                         r  timinggenerator_hactive_reg_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_2/O
                         net (fo=448, routed)         0.861     3.987    pix_clk_TMR_2
    SLICE_X113Y111       FDRE                                         r  timinggenerator_hactive_reg_TMR_2/C
                         clock pessimism             -0.231     3.757    
                         clock uncertainty            0.240     3.997    
    SLICE_X113Y111       FDRE (Hold_fdre_C_D)         0.091     4.088    timinggenerator_hactive_reg_TMR_2
  -------------------------------------------------------------------
                         required time                         -4.088    
                         arrival time                           4.211    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 storage_18_reg_0_1_78_83_TMR_1/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timinggenerator_source_payload_vsync_reg_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.593ns (25.322%)  route 1.749ns (74.678%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        1.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.575     1.865    storage_18_reg_0_1_78_83_TMR_1/WCLK
    SLICE_X90Y109        RAMD32                                       r  storage_18_reg_0_1_78_83_TMR_1/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y109        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     2.253 r  storage_18_reg_0_1_78_83_TMR_1/RAMB_D1/O
                         net (fo=1, routed)           0.387     2.640    timinggenerator_sink_payload_vsync_end[9]_TMR_1
    SLICE_X91Y110        LUT6 (Prop_lut6_I1_O)        0.045     2.685 r  timinggenerator_source_payload_vsync_i_8_TMR_1/O
                         net (fo=1, routed)           0.000     2.685    timinggenerator_source_payload_vsync_i_8_n_0_TMR_1
    SLICE_X91Y110        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.800 f  timinggenerator_source_payload_vsync_reg_i_3_TMR_1/CO[3]
                         net (fo=1, routed)           1.362     4.162    timinggenerator_source_payload_vsync00_out_TMR_1
    SLICE_X105Y113       LUT6 (Prop_lut6_I5_O)        0.045     4.207 r  timinggenerator_source_payload_vsync_i_1_TMR_1/O
                         net (fo=1, routed)           0.000     4.207    timinggenerator_source_payload_vsync_i_1_n_0_TMR_1
    SLICE_X105Y113       FDRE                                         r  timinggenerator_source_payload_vsync_reg_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         0.855     3.981    pix_clk_TMR_1
    SLICE_X105Y113       FDRE                                         r  timinggenerator_source_payload_vsync_reg_TMR_1/C
                         clock pessimism             -0.231     3.751    
                         clock uncertainty            0.240     3.991    
    SLICE_X105Y113       FDRE (Hold_fdre_C_D)         0.091     4.082    timinggenerator_source_payload_vsync_reg_TMR_1
  -------------------------------------------------------------------
                         required time                         -4.082    
                         arrival time                           4.207    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 storage_18_reg_0_1_0_5_TMR_0/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timinggenerator_hactive_reg_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.631ns (26.835%)  route 1.720ns (73.165%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        1.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.987ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.592     1.882    storage_18_reg_0_1_0_5_TMR_0/WCLK
    SLICE_X112Y103       RAMD32                                       r  storage_18_reg_0_1_0_5_TMR_0/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.268 r  storage_18_reg_0_1_0_5_TMR_0/RAMC_D1/O
                         net (fo=1, routed)           0.512     2.780    storage_18_reg_0_1_0_5_n_4_TMR_0
    SLICE_X113Y104       LUT6 (Prop_lut6_I2_O)        0.045     2.825 r  timinggenerator_hactive_i_7_TMR_0/O
                         net (fo=1, routed)           0.000     2.825    timinggenerator_hactive_i_7_n_0_TMR_0
    SLICE_X113Y104       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.980 f  timinggenerator_hactive_reg_i_3_TMR_0/CO[3]
                         net (fo=1, routed)           1.208     4.188    timinggenerator_hactive0_TMR_0
    SLICE_X113Y110       LUT6 (Prop_lut6_I3_O)        0.045     4.233 r  timinggenerator_hactive_i_1_TMR_0/O
                         net (fo=1, routed)           0.000     4.233    timinggenerator_hactive_i_1_n_0_TMR_0
    SLICE_X113Y110       FDRE                                         r  timinggenerator_hactive_reg_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.861     3.987    pix_clk_TMR_0
    SLICE_X113Y110       FDRE                                         r  timinggenerator_hactive_reg_TMR_0/C
                         clock pessimism             -0.231     3.757    
                         clock uncertainty            0.240     3.997    
    SLICE_X113Y110       FDRE (Hold_fdre_C_D)         0.091     4.088    timinggenerator_hactive_reg_TMR_0
  -------------------------------------------------------------------
                         required time                         -4.088    
                         arrival time                           4.233    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 storage_18_reg_0_1_150_155_TMR_1/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_videoout_state_reg_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             s7hdmioutclocking_mmcm_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk0 rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 0.833ns (35.937%)  route 1.485ns (64.063%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.951ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.561     1.851    storage_18_reg_0_1_150_155_TMR_1/WCLK
    SLICE_X84Y116        RAMD32                                       r  storage_18_reg_0_1_150_155_TMR_1/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     2.237 f  storage_18_reg_0_1_150_155_TMR_1/RAMC_D1/O
                         net (fo=2, routed)           0.309     2.546    dmareader_length[25]_TMR_1
    SLICE_X86Y119        LUT1 (Prop_lut1_I0_O)        0.045     2.591 r  builder_videoout_state_i_24_TMR_1/O
                         net (fo=1, routed)           0.000     2.591    builder_videoout_state_i_24_n_0_TMR_1
    SLICE_X86Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.661 r  builder_videoout_state_reg_i_11_TMR_1/O[0]
                         net (fo=1, routed)           0.420     3.081    builder_videoout_next_state1[25]_TMR_1
    SLICE_X85Y113        LUT6 (Prop_lut6_I4_O)        0.107     3.188 r  builder_videoout_state_i_4_TMR_1/O
                         net (fo=1, routed)           0.000     3.188    builder_videoout_state_i_4_n_0_TMR_1
    SLICE_X85Y113        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     3.287 f  builder_videoout_state_reg_i_2_TMR_1/CO[0]
                         net (fo=1, routed)           0.559     3.846    builder_videoout_next_state0_TMR_1
    SLICE_X84Y120        LUT5 (Prop_lut5_I2_O)        0.126     3.972 r  builder_videoout_state_i_1_TMR_1/O
                         net (fo=1, routed)           0.197     4.169    builder_videoout_state_i_1_n_0_TMR_1
    SLICE_X85Y120        FDRE                                         r  builder_videoout_state_reg_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         0.825     3.951    pix_clk_TMR_1
    SLICE_X85Y120        FDRE                                         r  builder_videoout_state_reg_TMR_1/C
                         clock pessimism             -0.231     3.721    
                         clock uncertainty            0.240     3.961    
    SLICE_X85Y120        FDRE (Hold_fdre_C_D)         0.057     4.018    builder_videoout_state_reg_TMR_1
  -------------------------------------------------------------------
                         required time                         -4.018    
                         arrival time                           4.169    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  s7hdmioutclocking_mmcm_clk0
  To Clock:  s7hdmioutclocking_mmcm_clk1

Setup :            8  Failing Endpoints,  Worst Slack       -2.881ns,  Total Violation      -22.542ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.881ns  (required time - arrival time)
  Source:                 s7hdmioutclocking_ce_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            OSERDESE2_51/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (s7hdmioutclocking_mmcm_clk1 rise@1.333ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 0.642ns (19.474%)  route 2.655ns (80.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.728ns = ( 11.061 - 1.333 ) 
    Source Clock Delay      (SCD):    10.320ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         1.830    10.320    pix_clk_TMR_1
    SLICE_X162Y139       FDRE                                         r  s7hdmioutclocking_ce_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    10.838 r  s7hdmioutclocking_ce_reg_TMR_1/Q
                         net (fo=1, routed)           1.015    11.853    s7hdmioutclocking_ce_TMR_1
    SLICE_X163Y140       LUT3 (Prop_lut3_I1_O)        0.124    11.977 r  s7hdmioutclocking_ce_TMR_VOTER_0/O
                         net (fo=8, routed)           1.640    13.617    s7hdmioutclocking_ce_TMR_VOTER_0
    OLOGIC_X1Y134        OSERDESE2                                    r  OSERDESE2_51/OCE
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      1.333     1.333 r  
    R4                                                0.000     1.333 r  clk100 (IN)
                         net (fo=0)                   0.000     1.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     3.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723     5.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     5.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643     7.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.523 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     9.283    s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.374 r  BUFG_9_TMR_0/O
                         net (fo=8, routed)           1.687    11.061    pix5x_clk_TMR_0
    OLOGIC_X1Y134        OSERDESE2                                    r  OSERDESE2_51/CLK
                         clock pessimism              0.360    11.421    
                         clock uncertainty           -0.182    11.240    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504    10.736    OSERDESE2_51
  -------------------------------------------------------------------
                         required time                         10.736    
                         arrival time                         -13.617    
  -------------------------------------------------------------------
                         slack                                 -2.881    

Slack (VIOLATED) :        -2.876ns  (required time - arrival time)
  Source:                 s7hdmioutclocking_ce_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            OSERDESE2_52/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (s7hdmioutclocking_mmcm_clk1 rise@1.333ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.642ns (19.504%)  route 2.650ns (80.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.728ns = ( 11.061 - 1.333 ) 
    Source Clock Delay      (SCD):    10.320ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         1.830    10.320    pix_clk_TMR_1
    SLICE_X162Y139       FDRE                                         r  s7hdmioutclocking_ce_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    10.838 r  s7hdmioutclocking_ce_reg_TMR_1/Q
                         net (fo=1, routed)           1.015    11.853    s7hdmioutclocking_ce_TMR_1
    SLICE_X163Y140       LUT3 (Prop_lut3_I1_O)        0.124    11.977 r  s7hdmioutclocking_ce_TMR_VOTER_0/O
                         net (fo=8, routed)           1.635    13.612    s7hdmioutclocking_ce_TMR_VOTER_0
    OLOGIC_X1Y133        OSERDESE2                                    r  OSERDESE2_52/OCE
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      1.333     1.333 r  
    R4                                                0.000     1.333 r  clk100 (IN)
                         net (fo=0)                   0.000     1.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     3.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723     5.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     5.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643     7.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.523 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     9.283    s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.374 r  BUFG_9_TMR_0/O
                         net (fo=8, routed)           1.687    11.061    pix5x_clk_TMR_0
    OLOGIC_X1Y133        OSERDESE2                                    r  OSERDESE2_52/CLK
                         clock pessimism              0.360    11.421    
                         clock uncertainty           -0.182    11.240    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504    10.736    OSERDESE2_52
  -------------------------------------------------------------------
                         required time                         10.736    
                         arrival time                         -13.612    
  -------------------------------------------------------------------
                         slack                                 -2.876    

Slack (VIOLATED) :        -2.839ns  (required time - arrival time)
  Source:                 s7hdmioutclocking_ce_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            OSERDESE2_48/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (s7hdmioutclocking_mmcm_clk1 rise@1.333ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.642ns (19.701%)  route 2.617ns (80.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.732ns = ( 11.065 - 1.333 ) 
    Source Clock Delay      (SCD):    10.320ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         1.830    10.320    pix_clk_TMR_1
    SLICE_X162Y139       FDRE                                         r  s7hdmioutclocking_ce_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    10.838 r  s7hdmioutclocking_ce_reg_TMR_1/Q
                         net (fo=1, routed)           1.015    11.853    s7hdmioutclocking_ce_TMR_1
    SLICE_X163Y140       LUT3 (Prop_lut3_I1_O)        0.124    11.977 r  s7hdmioutclocking_ce_TMR_VOTER_0/O
                         net (fo=8, routed)           1.602    13.579    s7hdmioutclocking_ce_TMR_VOTER_0
    OLOGIC_X1Y139        OSERDESE2                                    r  OSERDESE2_48/OCE
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      1.333     1.333 r  
    R4                                                0.000     1.333 r  clk100 (IN)
                         net (fo=0)                   0.000     1.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     3.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723     5.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     5.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643     7.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.523 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     9.283    s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.374 r  BUFG_9_TMR_0/O
                         net (fo=8, routed)           1.691    11.065    pix5x_clk_TMR_0
    OLOGIC_X1Y139        OSERDESE2                                    r  OSERDESE2_48/CLK
                         clock pessimism              0.360    11.425    
                         clock uncertainty           -0.182    11.244    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504    10.740    OSERDESE2_48
  -------------------------------------------------------------------
                         required time                         10.740    
                         arrival time                         -13.579    
  -------------------------------------------------------------------
                         slack                                 -2.839    

Slack (VIOLATED) :        -2.822ns  (required time - arrival time)
  Source:                 s7hdmioutclocking_ce_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            OSERDESE2_49/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (s7hdmioutclocking_mmcm_clk1 rise@1.333ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.642ns (19.822%)  route 2.597ns (80.178%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 11.062 - 1.333 ) 
    Source Clock Delay      (SCD):    10.320ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         1.830    10.320    pix_clk_TMR_1
    SLICE_X162Y139       FDRE                                         r  s7hdmioutclocking_ce_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    10.838 r  s7hdmioutclocking_ce_reg_TMR_1/Q
                         net (fo=1, routed)           1.015    11.853    s7hdmioutclocking_ce_TMR_1
    SLICE_X163Y140       LUT3 (Prop_lut3_I1_O)        0.124    11.977 r  s7hdmioutclocking_ce_TMR_VOTER_0/O
                         net (fo=8, routed)           1.582    13.559    s7hdmioutclocking_ce_TMR_VOTER_0
    OLOGIC_X1Y136        OSERDESE2                                    r  OSERDESE2_49/OCE
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      1.333     1.333 r  
    R4                                                0.000     1.333 r  clk100 (IN)
                         net (fo=0)                   0.000     1.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     3.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723     5.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     5.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643     7.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.523 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     9.283    s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.374 r  BUFG_9_TMR_0/O
                         net (fo=8, routed)           1.688    11.062    pix5x_clk_TMR_0
    OLOGIC_X1Y136        OSERDESE2                                    r  OSERDESE2_49/CLK
                         clock pessimism              0.360    11.422    
                         clock uncertainty           -0.182    11.241    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504    10.737    OSERDESE2_49
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                         -13.559    
  -------------------------------------------------------------------
                         slack                                 -2.822    

Slack (VIOLATED) :        -2.819ns  (required time - arrival time)
  Source:                 s7hdmioutclocking_ce_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            OSERDESE2_45/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (s7hdmioutclocking_mmcm_clk1 rise@1.333ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.642ns (19.810%)  route 2.599ns (80.190%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 11.067 - 1.333 ) 
    Source Clock Delay      (SCD):    10.320ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         1.830    10.320    pix_clk_TMR_1
    SLICE_X162Y139       FDRE                                         r  s7hdmioutclocking_ce_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    10.838 r  s7hdmioutclocking_ce_reg_TMR_1/Q
                         net (fo=1, routed)           1.015    11.853    s7hdmioutclocking_ce_TMR_1
    SLICE_X163Y140       LUT3 (Prop_lut3_I1_O)        0.124    11.977 r  s7hdmioutclocking_ce_TMR_VOTER_0/O
                         net (fo=8, routed)           1.584    13.561    s7hdmioutclocking_ce_TMR_VOTER_0
    OLOGIC_X1Y148        OSERDESE2                                    r  OSERDESE2_45/OCE
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      1.333     1.333 r  
    R4                                                0.000     1.333 r  clk100 (IN)
                         net (fo=0)                   0.000     1.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     3.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723     5.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     5.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643     7.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.523 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     9.283    s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.374 r  BUFG_9_TMR_0/O
                         net (fo=8, routed)           1.693    11.067    pix5x_clk_TMR_0
    OLOGIC_X1Y148        OSERDESE2                                    r  OSERDESE2_45/CLK
                         clock pessimism              0.360    11.427    
                         clock uncertainty           -0.182    11.246    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504    10.742    OSERDESE2_45
  -------------------------------------------------------------------
                         required time                         10.742    
                         arrival time                         -13.561    
  -------------------------------------------------------------------
                         slack                                 -2.819    

Slack (VIOLATED) :        -2.785ns  (required time - arrival time)
  Source:                 s7hdmioutclocking_ce_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            OSERDESE2_47/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (s7hdmioutclocking_mmcm_clk1 rise@1.333ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.642ns (20.034%)  route 2.563ns (79.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.732ns = ( 11.065 - 1.333 ) 
    Source Clock Delay      (SCD):    10.320ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         1.830    10.320    pix_clk_TMR_1
    SLICE_X162Y139       FDRE                                         r  s7hdmioutclocking_ce_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    10.838 r  s7hdmioutclocking_ce_reg_TMR_1/Q
                         net (fo=1, routed)           1.015    11.853    s7hdmioutclocking_ce_TMR_1
    SLICE_X163Y140       LUT3 (Prop_lut3_I1_O)        0.124    11.977 r  s7hdmioutclocking_ce_TMR_VOTER_0/O
                         net (fo=8, routed)           1.547    13.524    s7hdmioutclocking_ce_TMR_VOTER_0
    OLOGIC_X1Y140        OSERDESE2                                    r  OSERDESE2_47/OCE
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      1.333     1.333 r  
    R4                                                0.000     1.333 r  clk100 (IN)
                         net (fo=0)                   0.000     1.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     3.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723     5.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     5.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643     7.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.523 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     9.283    s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.374 r  BUFG_9_TMR_0/O
                         net (fo=8, routed)           1.691    11.065    pix5x_clk_TMR_0
    OLOGIC_X1Y140        OSERDESE2                                    r  OSERDESE2_47/CLK
                         clock pessimism              0.360    11.425    
                         clock uncertainty           -0.182    11.244    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504    10.740    OSERDESE2_47
  -------------------------------------------------------------------
                         required time                         10.740    
                         arrival time                         -13.524    
  -------------------------------------------------------------------
                         slack                                 -2.785    

Slack (VIOLATED) :        -2.782ns  (required time - arrival time)
  Source:                 s7hdmioutclocking_ce_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            OSERDESE2_50/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (s7hdmioutclocking_mmcm_clk1 rise@1.333ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        3.199ns  (logic 0.642ns (20.068%)  route 2.557ns (79.932%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.729ns = ( 11.062 - 1.333 ) 
    Source Clock Delay      (SCD):    10.320ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         1.830    10.320    pix_clk_TMR_1
    SLICE_X162Y139       FDRE                                         r  s7hdmioutclocking_ce_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    10.838 r  s7hdmioutclocking_ce_reg_TMR_1/Q
                         net (fo=1, routed)           1.015    11.853    s7hdmioutclocking_ce_TMR_1
    SLICE_X163Y140       LUT3 (Prop_lut3_I1_O)        0.124    11.977 r  s7hdmioutclocking_ce_TMR_VOTER_0/O
                         net (fo=8, routed)           1.542    13.519    s7hdmioutclocking_ce_TMR_VOTER_0
    OLOGIC_X1Y135        OSERDESE2                                    r  OSERDESE2_50/OCE
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      1.333     1.333 r  
    R4                                                0.000     1.333 r  clk100 (IN)
                         net (fo=0)                   0.000     1.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     3.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723     5.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     5.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643     7.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.523 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     9.283    s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.374 r  BUFG_9_TMR_0/O
                         net (fo=8, routed)           1.688    11.062    pix5x_clk_TMR_0
    OLOGIC_X1Y135        OSERDESE2                                    r  OSERDESE2_50/CLK
                         clock pessimism              0.360    11.422    
                         clock uncertainty           -0.182    11.241    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504    10.737    OSERDESE2_50
  -------------------------------------------------------------------
                         required time                         10.737    
                         arrival time                         -13.519    
  -------------------------------------------------------------------
                         slack                                 -2.782    

Slack (VIOLATED) :        -2.738ns  (required time - arrival time)
  Source:                 s7hdmioutclocking_ce_reg_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            OSERDESE2_46/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.333ns  (s7hdmioutclocking_mmcm_clk1 rise@1.333ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.642ns (20.318%)  route 2.518ns (79.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.734ns = ( 11.067 - 1.333 ) 
    Source Clock Delay      (SCD):    10.320ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.088     2.796 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.808     4.605    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.096     4.701 r  BUFG_4/O
                         net (fo=1, routed)           1.761     6.462    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.550 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           1.843     8.393    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     8.489 r  BUFG_8_TMR_1/O
                         net (fo=448, routed)         1.830    10.320    pix_clk_TMR_1
    SLICE_X162Y139       FDRE                                         r  s7hdmioutclocking_ce_reg_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.518    10.838 r  s7hdmioutclocking_ce_reg_TMR_1/Q
                         net (fo=1, routed)           1.015    11.853    s7hdmioutclocking_ce_TMR_1
    SLICE_X163Y140       LUT3 (Prop_lut3_I1_O)        0.124    11.977 r  s7hdmioutclocking_ce_TMR_VOTER_0/O
                         net (fo=8, routed)           1.503    13.480    s7hdmioutclocking_ce_TMR_VOTER_0
    OLOGIC_X1Y147        OSERDESE2                                    r  OSERDESE2_46/OCE
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      1.333     1.333 r  
    R4                                                0.000     1.333 r  clk100 (IN)
                         net (fo=0)                   0.000     1.333    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     2.738 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.162     3.900    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.083     3.983 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           1.723     5.706    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     5.797 r  BUFG_4/O
                         net (fo=1, routed)           1.643     7.440    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.523 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.760     9.283    s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     9.374 r  BUFG_9_TMR_0/O
                         net (fo=8, routed)           1.693    11.067    pix5x_clk_TMR_0
    OLOGIC_X1Y147        OSERDESE2                                    r  OSERDESE2_46/CLK
                         clock pessimism              0.360    11.427    
                         clock uncertainty           -0.182    11.246    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504    10.742    OSERDESE2_46
  -------------------------------------------------------------------
                         required time                         10.742    
                         arrival time                         -13.480    
  -------------------------------------------------------------------
                         slack                                 -2.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 s7hdmioutclocking_ce_reg_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            OSERDESE2_49/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk1 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.186ns (15.038%)  route 1.051ns (84.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.038ns
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.647     3.167    pix_clk_TMR_0
    SLICE_X163Y140       FDRE                                         r  s7hdmioutclocking_ce_reg_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141     3.308 r  s7hdmioutclocking_ce_reg_TMR_0/Q
                         net (fo=1, routed)           0.398     3.706    s7hdmioutclocking_ce_TMR_0
    SLICE_X163Y140       LUT3 (Prop_lut3_I0_O)        0.045     3.751 r  s7hdmioutclocking_ce_TMR_VOTER_0/O
                         net (fo=8, routed)           0.653     4.404    s7hdmioutclocking_ce_TMR_VOTER_0
    OLOGIC_X1Y136        OSERDESE2                                    r  OSERDESE2_49/OCE
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_9_TMR_0/O
                         net (fo=8, routed)           0.912     4.038    pix5x_clk_TMR_0
    OLOGIC_X1Y136        OSERDESE2                                    r  OSERDESE2_49/CLK
                         clock pessimism             -0.553     3.485    
                         clock uncertainty            0.182     3.667    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.239    OSERDESE2_49
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.404    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 s7hdmioutclocking_ce_reg_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            OSERDESE2_48/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk1 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.186ns (14.860%)  route 1.066ns (85.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.040ns
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.647     3.167    pix_clk_TMR_0
    SLICE_X163Y140       FDRE                                         r  s7hdmioutclocking_ce_reg_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141     3.308 r  s7hdmioutclocking_ce_reg_TMR_0/Q
                         net (fo=1, routed)           0.398     3.706    s7hdmioutclocking_ce_TMR_0
    SLICE_X163Y140       LUT3 (Prop_lut3_I0_O)        0.045     3.751 r  s7hdmioutclocking_ce_TMR_VOTER_0/O
                         net (fo=8, routed)           0.668     4.419    s7hdmioutclocking_ce_TMR_VOTER_0
    OLOGIC_X1Y139        OSERDESE2                                    r  OSERDESE2_48/OCE
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_9_TMR_0/O
                         net (fo=8, routed)           0.914     4.040    pix5x_clk_TMR_0
    OLOGIC_X1Y139        OSERDESE2                                    r  OSERDESE2_48/CLK
                         clock pessimism             -0.553     3.487    
                         clock uncertainty            0.182     3.669    
    OLOGIC_X1Y139        OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.241    OSERDESE2_48
  -------------------------------------------------------------------
                         required time                         -4.241    
                         arrival time                           4.419    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 s7hdmioutclocking_ce_reg_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            OSERDESE2_51/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk1 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.186ns (14.649%)  route 1.084ns (85.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.038ns
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.647     3.167    pix_clk_TMR_0
    SLICE_X163Y140       FDRE                                         r  s7hdmioutclocking_ce_reg_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141     3.308 r  s7hdmioutclocking_ce_reg_TMR_0/Q
                         net (fo=1, routed)           0.398     3.706    s7hdmioutclocking_ce_TMR_0
    SLICE_X163Y140       LUT3 (Prop_lut3_I0_O)        0.045     3.751 r  s7hdmioutclocking_ce_TMR_VOTER_0/O
                         net (fo=8, routed)           0.686     4.437    s7hdmioutclocking_ce_TMR_VOTER_0
    OLOGIC_X1Y134        OSERDESE2                                    r  OSERDESE2_51/OCE
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_9_TMR_0/O
                         net (fo=8, routed)           0.912     4.038    pix5x_clk_TMR_0
    OLOGIC_X1Y134        OSERDESE2                                    r  OSERDESE2_51/CLK
                         clock pessimism             -0.553     3.485    
                         clock uncertainty            0.182     3.667    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.239    OSERDESE2_51
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.437    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 s7hdmioutclocking_ce_reg_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            OSERDESE2_52/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk1 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.186ns (14.512%)  route 1.096ns (85.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.038ns
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.647     3.167    pix_clk_TMR_0
    SLICE_X163Y140       FDRE                                         r  s7hdmioutclocking_ce_reg_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141     3.308 r  s7hdmioutclocking_ce_reg_TMR_0/Q
                         net (fo=1, routed)           0.398     3.706    s7hdmioutclocking_ce_TMR_0
    SLICE_X163Y140       LUT3 (Prop_lut3_I0_O)        0.045     3.751 r  s7hdmioutclocking_ce_TMR_VOTER_0/O
                         net (fo=8, routed)           0.698     4.449    s7hdmioutclocking_ce_TMR_VOTER_0
    OLOGIC_X1Y133        OSERDESE2                                    r  OSERDESE2_52/OCE
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_9_TMR_0/O
                         net (fo=8, routed)           0.912     4.038    pix5x_clk_TMR_0
    OLOGIC_X1Y133        OSERDESE2                                    r  OSERDESE2_52/CLK
                         clock pessimism             -0.553     3.485    
                         clock uncertainty            0.182     3.667    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.239    OSERDESE2_52
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.449    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 s7hdmioutclocking_ce_reg_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            OSERDESE2_46/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk1 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.186ns (13.978%)  route 1.145ns (86.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.042ns
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.647     3.167    pix_clk_TMR_0
    SLICE_X163Y140       FDRE                                         r  s7hdmioutclocking_ce_reg_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141     3.308 r  s7hdmioutclocking_ce_reg_TMR_0/Q
                         net (fo=1, routed)           0.398     3.706    s7hdmioutclocking_ce_TMR_0
    SLICE_X163Y140       LUT3 (Prop_lut3_I0_O)        0.045     3.751 r  s7hdmioutclocking_ce_TMR_VOTER_0/O
                         net (fo=8, routed)           0.747     4.498    s7hdmioutclocking_ce_TMR_VOTER_0
    OLOGIC_X1Y147        OSERDESE2                                    r  OSERDESE2_46/OCE
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_9_TMR_0/O
                         net (fo=8, routed)           0.916     4.042    pix5x_clk_TMR_0
    OLOGIC_X1Y147        OSERDESE2                                    r  OSERDESE2_46/CLK
                         clock pessimism             -0.553     3.489    
                         clock uncertainty            0.182     3.671    
    OLOGIC_X1Y147        OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.243    OSERDESE2_46
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           4.498    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 s7hdmioutclocking_ce_reg_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            OSERDESE2_47/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk1 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.186ns (13.793%)  route 1.162ns (86.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.040ns
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.647     3.167    pix_clk_TMR_0
    SLICE_X163Y140       FDRE                                         r  s7hdmioutclocking_ce_reg_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141     3.308 r  s7hdmioutclocking_ce_reg_TMR_0/Q
                         net (fo=1, routed)           0.398     3.706    s7hdmioutclocking_ce_TMR_0
    SLICE_X163Y140       LUT3 (Prop_lut3_I0_O)        0.045     3.751 r  s7hdmioutclocking_ce_TMR_VOTER_0/O
                         net (fo=8, routed)           0.764     4.516    s7hdmioutclocking_ce_TMR_VOTER_0
    OLOGIC_X1Y140        OSERDESE2                                    r  OSERDESE2_47/OCE
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_9_TMR_0/O
                         net (fo=8, routed)           0.914     4.040    pix5x_clk_TMR_0
    OLOGIC_X1Y140        OSERDESE2                                    r  OSERDESE2_47/CLK
                         clock pessimism             -0.553     3.487    
                         clock uncertainty            0.182     3.669    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.241    OSERDESE2_47
  -------------------------------------------------------------------
                         required time                         -4.241    
                         arrival time                           4.516    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 s7hdmioutclocking_ce_reg_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            OSERDESE2_50/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk1 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.186ns (13.807%)  route 1.161ns (86.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.038ns
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.647     3.167    pix_clk_TMR_0
    SLICE_X163Y140       FDRE                                         r  s7hdmioutclocking_ce_reg_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141     3.308 r  s7hdmioutclocking_ce_reg_TMR_0/Q
                         net (fo=1, routed)           0.398     3.706    s7hdmioutclocking_ce_TMR_0
    SLICE_X163Y140       LUT3 (Prop_lut3_I0_O)        0.045     3.751 r  s7hdmioutclocking_ce_TMR_VOTER_0/O
                         net (fo=8, routed)           0.763     4.514    s7hdmioutclocking_ce_TMR_VOTER_0
    OLOGIC_X1Y135        OSERDESE2                                    r  OSERDESE2_50/OCE
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_9_TMR_0/O
                         net (fo=8, routed)           0.912     4.038    pix5x_clk_TMR_0
    OLOGIC_X1Y135        OSERDESE2                                    r  OSERDESE2_50/CLK
                         clock pessimism             -0.553     3.485    
                         clock uncertainty            0.182     3.667    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.239    OSERDESE2_50
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.514    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 s7hdmioutclocking_ce_reg_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by s7hdmioutclocking_mmcm_clk0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            OSERDESE2_45/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s7hdmioutclocking_mmcm_clk1 rise@0.000ns - s7hdmioutclocking_mmcm_clk0 rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.186ns (13.539%)  route 1.188ns (86.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.042ns
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s7hdmioutclocking_mmcm_clk0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.531     1.264    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_4/O
                         net (fo=1, routed)           0.610     1.900    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.950 r  MMCME2_ADV/CLKOUT0
                         net (fo=3, routed)           0.545     2.495    s7hdmioutclocking_mmcm_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.521 r  BUFG_8_TMR_0/O
                         net (fo=456, routed)         0.647     3.167    pix_clk_TMR_0
    SLICE_X163Y140       FDRE                                         r  s7hdmioutclocking_ce_reg_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141     3.308 r  s7hdmioutclocking_ce_reg_TMR_0/Q
                         net (fo=1, routed)           0.398     3.706    s7hdmioutclocking_ce_TMR_0
    SLICE_X163Y140       LUT3 (Prop_lut3_I0_O)        0.045     3.751 r  s7hdmioutclocking_ce_TMR_VOTER_0/O
                         net (fo=8, routed)           0.790     4.541    s7hdmioutclocking_ce_TMR_VOTER_0
    OLOGIC_X1Y148        OSERDESE2                                    r  OSERDESE2_45/OCE
  -------------------------------------------------------------------    -------------------

                         (clock s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.911    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                      0.053     0.964 r  MMCME2_ADV_1/CLKOUT4
                         net (fo=1, routed)           0.579     1.543    main_soclinux_clkout4
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     1.572 r  BUFG_4/O
                         net (fo=1, routed)           0.879     2.450    clk100_clk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.503 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.595     3.098    s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     3.127 r  BUFG_9_TMR_0/O
                         net (fo=8, routed)           0.916     4.042    pix5x_clk_TMR_0
    OLOGIC_X1Y148        OSERDESE2                                    r  OSERDESE2_45/CLK
                         clock pessimism             -0.553     3.489    
                         clock uncertainty            0.182     3.671    
    OLOGIC_X1Y148        OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.243    OSERDESE2_45
  -------------------------------------------------------------------
                         required time                         -4.243    
                         arrival time                           4.541    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_clocks_rx

Setup :            0  Failing Endpoints,  Worst Slack        3.836ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 FDPE_12_TMR_1/Q
                            (internal pin)
  Destination:            FDPE_13_TMR_1/D
                            (rising edge-triggered cell FDPE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDPE                         0.000     0.000 r  FDPE_12_TMR_1/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl6_rst_meta_TMR_1
    SLICE_X60Y89         FDPE                                         r  FDPE_13_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V13                                               0.000     2.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     2.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  IBUF/O
                         net (fo=3, routed)           0.843     3.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.026     3.314 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         0.647     3.961    eth_rx_clk_TMR_1
    SLICE_X60Y89         FDPE                                         r  FDPE_13_TMR_1/C
                         clock pessimism              0.000     3.961    
                         clock uncertainty           -0.025     3.936    
    SLICE_X60Y89         FDPE (Setup_fdpe_C_D)       -0.035     3.901    FDPE_13_TMR_1
  -------------------------------------------------------------------
                         required time                          3.901    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 FDPE_12_TMR_0/Q
                            (internal pin)
  Destination:            FDPE_13_TMR_0/D
                            (rising edge-triggered cell FDPE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDPE                         0.000     0.000 r  FDPE_12_TMR_0/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl6_rst_meta_TMR_0
    SLICE_X61Y89         FDPE                                         r  FDPE_13_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V13                                               0.000     2.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     2.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  IBUF/O
                         net (fo=3, routed)           0.843     3.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.647     3.961    eth_rx_clk_TMR_0
    SLICE_X61Y89         FDPE                                         r  FDPE_13_TMR_0/C
                         clock pessimism              0.000     3.961    
                         clock uncertainty           -0.025     3.936    
    SLICE_X61Y89         FDPE (Setup_fdpe_C_D)       -0.005     3.931    FDPE_13_TMR_0
  -------------------------------------------------------------------
                         required time                          3.931    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 FDPE_12_TMR_2/Q
                            (internal pin)
  Destination:            FDPE_13_TMR_2/D
                            (rising edge-triggered cell FDPE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDPE                         0.000     0.000 r  FDPE_12_TMR_2/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl6_rst_meta_TMR_2
    SLICE_X61Y91         FDPE                                         r  FDPE_13_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V13                                               0.000     2.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     2.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  IBUF/O
                         net (fo=3, routed)           0.843     3.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026     3.314 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.648     3.962    eth_rx_clk_TMR_2
    SLICE_X61Y91         FDPE                                         r  FDPE_13_TMR_2/C
                         clock pessimism              0.000     3.962    
                         clock uncertainty           -0.025     3.937    
    SLICE_X61Y91         FDPE (Setup_fdpe_C_D)       -0.005     3.932    FDPE_13_TMR_2
  -------------------------------------------------------------------
                         required time                          3.932    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.867    





---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout0
  To Clock:  eth_clocks_rx

Setup :           21  Failing Endpoints,  Worst Slack       -2.321ns,  Total Violation      -40.998ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[6]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[6]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (eth_clocks_rx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        3.024ns  (logic 0.642ns (21.230%)  route 2.382ns (78.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 37.434 - 32.000 ) 
    Source Clock Delay      (SCD):    6.533ns = ( 36.533 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.832    36.533    sys_clk_TMR_1
    SLICE_X66Y61         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[6]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y61         FDRE (Prop_fdre_C_Q)         0.518    37.051 r  main_ethmac_rx_cdc_graycounter1_q_reg[6]_TMR_1/Q
                         net (fo=3, routed)           1.329    38.380    main_ethmac_rx_cdc_graycounter1_q[6]_TMR_1
    SLICE_X66Y61         LUT3 (Prop_lut3_I1_O)        0.124    38.504 r  main_ethmac_rx_cdc_graycounter1_q_6__TMR_VOTER_2/O
                         net (fo=2, routed)           1.053    39.557    main_ethmac_rx_cdc_graycounter1_q_6__TMR_VOTER_2
    SLICE_X69Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[6]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         1.703    37.434    eth_rx_clk_TMR_2
    SLICE_X69Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[6]_TMR_2/C
                         clock pessimism              0.000    37.434    
                         clock uncertainty           -0.154    37.280    
    SLICE_X69Y61         FDRE (Setup_fdre_C_D)       -0.043    37.237    builder_xilinxmultiregimpl7_regs0_reg[6]_TMR_2
  -------------------------------------------------------------------
                         required time                         37.237    
                         arrival time                         -39.557    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.277ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[6]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[6]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (eth_clocks_rx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        2.983ns  (logic 0.642ns (21.523%)  route 2.341ns (78.477%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.433ns = ( 37.433 - 32.000 ) 
    Source Clock Delay      (SCD):    6.533ns = ( 36.533 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.832    36.533    sys_clk_TMR_1
    SLICE_X66Y61         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[6]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y61         FDRE (Prop_fdre_C_Q)         0.518    37.051 r  main_ethmac_rx_cdc_graycounter1_q_reg[6]_TMR_1/Q
                         net (fo=3, routed)           1.321    38.372    main_ethmac_rx_cdc_graycounter1_q[6]_TMR_1
    SLICE_X66Y61         LUT3 (Prop_lut3_I1_O)        0.124    38.496 r  main_ethmac_rx_cdc_graycounter1_q_6__TMR_VOTER_1/O
                         net (fo=2, routed)           1.020    39.516    main_ethmac_rx_cdc_graycounter1_q_6__TMR_VOTER_1
    SLICE_X67Y62         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[6]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         1.702    37.433    eth_rx_clk_TMR_1
    SLICE_X67Y62         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[6]_TMR_1/C
                         clock pessimism              0.000    37.433    
                         clock uncertainty           -0.154    37.279    
    SLICE_X67Y62         FDRE (Setup_fdre_C_D)       -0.040    37.239    builder_xilinxmultiregimpl7_regs0_reg[6]_TMR_1
  -------------------------------------------------------------------
                         required time                         37.239    
                         arrival time                         -39.516    
  -------------------------------------------------------------------
                         slack                                 -2.277    

Slack (VIOLATED) :        -2.170ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[5]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (eth_clocks_rx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        2.877ns  (logic 0.642ns (22.311%)  route 2.235ns (77.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 37.435 - 32.000 ) 
    Source Clock Delay      (SCD):    6.533ns = ( 36.533 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.832    36.533    sys_clk_TMR_1
    SLICE_X66Y61         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[5]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y61         FDRE (Prop_fdre_C_Q)         0.518    37.051 r  main_ethmac_rx_cdc_graycounter1_q_reg[5]_TMR_1/Q
                         net (fo=3, routed)           1.303    38.354    main_ethmac_rx_cdc_graycounter1_q[5]_TMR_1
    SLICE_X66Y60         LUT3 (Prop_lut3_I1_O)        0.124    38.478 r  main_ethmac_rx_cdc_graycounter1_q_5__TMR_VOTER_2/O
                         net (fo=2, routed)           0.933    39.410    main_ethmac_rx_cdc_graycounter1_q_5__TMR_VOTER_2
    SLICE_X69Y60         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         1.704    37.435    eth_rx_clk_TMR_2
    SLICE_X69Y60         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_2/C
                         clock pessimism              0.000    37.435    
                         clock uncertainty           -0.154    37.281    
    SLICE_X69Y60         FDRE (Setup_fdre_C_D)       -0.040    37.241    builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_2
  -------------------------------------------------------------------
                         required time                         37.241    
                         arrival time                         -39.410    
  -------------------------------------------------------------------
                         slack                                 -2.170    

Slack (VIOLATED) :        -2.093ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[1]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (eth_clocks_rx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        2.791ns  (logic 0.718ns (25.724%)  route 2.073ns (74.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 37.436 - 32.000 ) 
    Source Clock Delay      (SCD):    6.536ns = ( 36.536 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.835    36.536    sys_clk_TMR_0
    SLICE_X63Y61         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.419    36.955 r  main_ethmac_rx_cdc_graycounter1_q_reg[1]_TMR_0/Q
                         net (fo=3, routed)           1.125    38.080    main_ethmac_rx_cdc_graycounter1_q[1]_TMR_0
    SLICE_X62Y61         LUT3 (Prop_lut3_I0_O)        0.299    38.379 r  main_ethmac_rx_cdc_graycounter1_q_1__TMR_VOTER_2/O
                         net (fo=2, routed)           0.948    39.327    main_ethmac_rx_cdc_graycounter1_q_1__TMR_VOTER_2
    SLICE_X65Y62         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[1]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         1.705    37.436    eth_rx_clk_TMR_2
    SLICE_X65Y62         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[1]_TMR_2/C
                         clock pessimism              0.000    37.436    
                         clock uncertainty           -0.154    37.282    
    SLICE_X65Y62         FDRE (Setup_fdre_C_D)       -0.047    37.235    builder_xilinxmultiregimpl7_regs0_reg[1]_TMR_2
  -------------------------------------------------------------------
                         required time                         37.235    
                         arrival time                         -39.327    
  -------------------------------------------------------------------
                         slack                                 -2.093    

Slack (VIOLATED) :        -2.027ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[4]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[4]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (eth_clocks_rx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        2.799ns  (logic 0.580ns (20.719%)  route 2.219ns (79.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 37.438 - 32.000 ) 
    Source Clock Delay      (SCD):    6.542ns = ( 36.542 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.841    36.542    sys_clk_TMR_1
    SLICE_X61Y60         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[4]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.456    36.998 r  main_ethmac_rx_cdc_graycounter1_q_reg[4]_TMR_1/Q
                         net (fo=3, routed)           2.219    39.217    main_ethmac_rx_cdc_graycounter1_q[4]_TMR_1
    SLICE_X65Y60         LUT3 (Prop_lut3_I1_O)        0.124    39.341 r  main_ethmac_rx_cdc_graycounter1_q_4__TMR_VOTER_2/O
                         net (fo=2, routed)           0.000    39.341    main_ethmac_rx_cdc_graycounter1_q_4__TMR_VOTER_2
    SLICE_X65Y60         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[4]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         1.707    37.438    eth_rx_clk_TMR_2
    SLICE_X65Y60         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[4]_TMR_2/C
                         clock pessimism              0.000    37.438    
                         clock uncertainty           -0.154    37.284    
    SLICE_X65Y60         FDRE (Setup_fdre_C_D)        0.031    37.315    builder_xilinxmultiregimpl7_regs0_reg[4]_TMR_2
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                         -39.341    
  -------------------------------------------------------------------
                         slack                                 -2.027    

Slack (VIOLATED) :        -2.022ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[0]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (eth_clocks_rx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        2.845ns  (logic 0.580ns (20.384%)  route 2.265ns (79.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.438ns = ( 37.438 - 32.000 ) 
    Source Clock Delay      (SCD):    6.541ns = ( 36.541 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.840    36.541    sys_clk_TMR_1
    SLICE_X59Y61         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[0]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.456    36.997 r  main_ethmac_rx_cdc_graycounter1_q_reg[0]_TMR_1/Q
                         net (fo=3, routed)           2.265    39.262    main_ethmac_rx_cdc_graycounter1_q[0]_TMR_1
    SLICE_X62Y61         LUT3 (Prop_lut3_I1_O)        0.124    39.386 r  main_ethmac_rx_cdc_graycounter1_q_0__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000    39.386    main_ethmac_rx_cdc_graycounter1_q_0__TMR_VOTER_0
    SLICE_X62Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.707    37.438    eth_rx_clk_TMR_0
    SLICE_X62Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_0/C
                         clock pessimism              0.000    37.438    
                         clock uncertainty           -0.154    37.284    
    SLICE_X62Y61         FDRE (Setup_fdre_C_D)        0.081    37.365    builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_0
  -------------------------------------------------------------------
                         required time                         37.365    
                         arrival time                         -39.386    
  -------------------------------------------------------------------
                         slack                                 -2.022    

Slack (VIOLATED) :        -2.019ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[5]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (eth_clocks_rx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        2.797ns  (logic 0.642ns (22.954%)  route 2.155ns (77.046%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 37.435 - 32.000 ) 
    Source Clock Delay      (SCD):    6.534ns = ( 36.534 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.833    36.534    sys_clk_TMR_0
    SLICE_X66Y59         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[5]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.518    37.052 r  main_ethmac_rx_cdc_graycounter1_q_reg[5]_TMR_0/Q
                         net (fo=3, routed)           2.155    39.207    main_ethmac_rx_cdc_graycounter1_q[5]_TMR_0
    SLICE_X67Y60         LUT3 (Prop_lut3_I0_O)        0.124    39.331 r  main_ethmac_rx_cdc_graycounter1_q_5__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000    39.331    main_ethmac_rx_cdc_graycounter1_q_5__TMR_VOTER_0
    SLICE_X67Y60         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.704    37.435    eth_rx_clk_TMR_0
    SLICE_X67Y60         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_0/C
                         clock pessimism              0.000    37.435    
                         clock uncertainty           -0.154    37.281    
    SLICE_X67Y60         FDRE (Setup_fdre_C_D)        0.031    37.312    builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_0
  -------------------------------------------------------------------
                         required time                         37.312    
                         arrival time                         -39.331    
  -------------------------------------------------------------------
                         slack                                 -2.019    

Slack (VIOLATED) :        -2.012ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[2]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (eth_clocks_rx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        2.740ns  (logic 0.580ns (21.170%)  route 2.160ns (78.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 37.437 - 32.000 ) 
    Source Clock Delay      (SCD):    6.542ns = ( 36.542 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.841    36.542    sys_clk_TMR_2
    SLICE_X61Y59         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[2]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456    36.998 r  main_ethmac_rx_cdc_graycounter1_q_reg[2]_TMR_2/Q
                         net (fo=3, routed)           1.244    38.242    main_ethmac_rx_cdc_graycounter1_q[2]_TMR_2
    SLICE_X63Y61         LUT3 (Prop_lut3_I2_O)        0.124    38.366 r  main_ethmac_rx_cdc_graycounter1_q_2__TMR_VOTER_2/O
                         net (fo=2, routed)           0.916    39.282    main_ethmac_rx_cdc_graycounter1_q_2__TMR_VOTER_2
    SLICE_X64Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         1.706    37.437    eth_rx_clk_TMR_2
    SLICE_X64Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_2/C
                         clock pessimism              0.000    37.437    
                         clock uncertainty           -0.154    37.283    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)       -0.013    37.270    builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_2
  -------------------------------------------------------------------
                         required time                         37.270    
                         arrival time                         -39.282    
  -------------------------------------------------------------------
                         slack                                 -2.012    

Slack (VIOLATED) :        -1.990ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[5]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (eth_clocks_rx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        2.818ns  (logic 0.642ns (22.783%)  route 2.176ns (77.217%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.435ns = ( 37.435 - 32.000 ) 
    Source Clock Delay      (SCD):    6.534ns = ( 36.534 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.833    36.534    sys_clk_TMR_0
    SLICE_X66Y59         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[5]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.518    37.052 r  main_ethmac_rx_cdc_graycounter1_q_reg[5]_TMR_0/Q
                         net (fo=3, routed)           2.176    39.228    main_ethmac_rx_cdc_graycounter1_q[5]_TMR_0
    SLICE_X66Y60         LUT3 (Prop_lut3_I0_O)        0.124    39.352 r  main_ethmac_rx_cdc_graycounter1_q_5__TMR_VOTER_1/O
                         net (fo=2, routed)           0.000    39.352    main_ethmac_rx_cdc_graycounter1_q_5__TMR_VOTER_1
    SLICE_X66Y60         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         1.704    37.435    eth_rx_clk_TMR_1
    SLICE_X66Y60         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_1/C
                         clock pessimism              0.000    37.435    
                         clock uncertainty           -0.154    37.281    
    SLICE_X66Y60         FDRE (Setup_fdre_C_D)        0.081    37.362    builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_1
  -------------------------------------------------------------------
                         required time                         37.362    
                         arrival time                         -39.352    
  -------------------------------------------------------------------
                         slack                                 -1.990    

Slack (VIOLATED) :        -1.952ns  (required time - arrival time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[2]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (eth_clocks_rx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        2.724ns  (logic 0.580ns (21.290%)  route 2.144ns (78.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 37.437 - 32.000 ) 
    Source Clock Delay      (SCD):    6.542ns = ( 36.542 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.841    36.542    sys_clk_TMR_2
    SLICE_X61Y59         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[2]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456    36.998 r  main_ethmac_rx_cdc_graycounter1_q_reg[2]_TMR_2/Q
                         net (fo=3, routed)           2.144    39.142    main_ethmac_rx_cdc_graycounter1_q[2]_TMR_2
    SLICE_X65Y61         LUT3 (Prop_lut3_I2_O)        0.124    39.266 r  main_ethmac_rx_cdc_graycounter1_q_2__TMR_VOTER_1/O
                         net (fo=2, routed)           0.000    39.266    main_ethmac_rx_cdc_graycounter1_q_2__TMR_VOTER_1
    SLICE_X65Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         1.706    37.437    eth_rx_clk_TMR_1
    SLICE_X65Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_1/C
                         clock pessimism              0.000    37.437    
                         clock uncertainty           -0.154    37.283    
    SLICE_X65Y61         FDRE (Setup_fdre_C_D)        0.032    37.315    builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_1
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                         -39.266    
  -------------------------------------------------------------------
                         slack                                 -1.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[3]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[3]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.186ns (17.682%)  route 0.866ns (82.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.648     1.938    sys_clk_TMR_0
    SLICE_X59Y59         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[3]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     2.079 r  main_ethmac_rx_cdc_graycounter1_q_reg[3]_TMR_0/Q
                         net (fo=3, routed)           0.866     2.945    main_ethmac_rx_cdc_graycounter1_q[3]_TMR_0
    SLICE_X60Y58         LUT3 (Prop_lut3_I0_O)        0.045     2.990 r  main_ethmac_rx_cdc_graycounter1_q_3__TMR_VOTER_2/O
                         net (fo=2, routed)           0.000     2.990    main_ethmac_rx_cdc_graycounter1_q_3__TMR_VOTER_2
    SLICE_X60Y58         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[3]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.923     2.635    eth_rx_clk_TMR_2
    SLICE_X60Y58         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[3]_TMR_2/C
                         clock pessimism              0.000     2.635    
                         clock uncertainty            0.154     2.790    
    SLICE_X60Y58         FDRE (Hold_fdre_C_D)         0.121     2.911    builder_xilinxmultiregimpl7_regs0_reg[3]_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[6]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[6]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.209ns (20.424%)  route 0.814ns (79.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.642     1.932    sys_clk_TMR_1
    SLICE_X66Y61         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[6]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y61         FDRE (Prop_fdre_C_Q)         0.164     2.096 r  main_ethmac_rx_cdc_graycounter1_q_reg[6]_TMR_1/Q
                         net (fo=3, routed)           0.814     2.911    main_ethmac_rx_cdc_graycounter1_q[6]_TMR_1
    SLICE_X67Y61         LUT3 (Prop_lut3_I1_O)        0.045     2.956 r  main_ethmac_rx_cdc_graycounter1_q_6__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     2.956    main_ethmac_rx_cdc_graycounter1_q_6__TMR_VOTER_0
    SLICE_X67Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[6]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.917     2.629    eth_rx_clk_TMR_0
    SLICE_X67Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[6]_TMR_0/C
                         clock pessimism              0.000     2.629    
                         clock uncertainty            0.154     2.784    
    SLICE_X67Y61         FDRE (Hold_fdre_C_D)         0.092     2.876    builder_xilinxmultiregimpl7_regs0_reg[6]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[5]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.209ns (20.431%)  route 0.814ns (79.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.643     1.933    sys_clk_TMR_2
    SLICE_X66Y58         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[5]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y58         FDRE (Prop_fdre_C_Q)         0.164     2.097 r  main_ethmac_rx_cdc_graycounter1_q_reg[5]_TMR_2/Q
                         net (fo=3, routed)           0.814     2.911    main_ethmac_rx_cdc_graycounter1_q[5]_TMR_2
    SLICE_X67Y60         LUT3 (Prop_lut3_I2_O)        0.045     2.956 r  main_ethmac_rx_cdc_graycounter1_q_5__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     2.956    main_ethmac_rx_cdc_graycounter1_q_5__TMR_VOTER_0
    SLICE_X67Y60         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.917     2.629    eth_rx_clk_TMR_0
    SLICE_X67Y60         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_0/C
                         clock pessimism              0.000     2.629    
                         clock uncertainty            0.154     2.784    
    SLICE_X67Y60         FDRE (Hold_fdre_C_D)         0.092     2.876    builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[2]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.186ns (18.204%)  route 0.836ns (81.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.630ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.645     1.935    sys_clk_TMR_0
    SLICE_X63Y61         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[2]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     2.076 r  main_ethmac_rx_cdc_graycounter1_q_reg[2]_TMR_0/Q
                         net (fo=3, routed)           0.836     2.912    main_ethmac_rx_cdc_graycounter1_q[2]_TMR_0
    SLICE_X63Y62         LUT3 (Prop_lut3_I0_O)        0.045     2.957 r  main_ethmac_rx_cdc_graycounter1_q_2__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     2.957    main_ethmac_rx_cdc_graycounter1_q_2__TMR_VOTER_0
    SLICE_X63Y62         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.918     2.630    eth_rx_clk_TMR_0
    SLICE_X63Y62         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_0/C
                         clock pessimism              0.000     2.630    
                         clock uncertainty            0.154     2.785    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.091     2.876    builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.876    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.186ns (17.645%)  route 0.868ns (82.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.645     1.935    sys_clk_TMR_0
    SLICE_X63Y61         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     2.076 r  main_ethmac_rx_cdc_graycounter1_q_reg[0]_TMR_0/Q
                         net (fo=3, routed)           0.868     2.944    main_ethmac_rx_cdc_graycounter1_q[0]_TMR_0
    SLICE_X62Y60         LUT3 (Prop_lut3_I0_O)        0.045     2.989 r  main_ethmac_rx_cdc_graycounter1_q_0__TMR_VOTER_2/O
                         net (fo=2, routed)           0.000     2.989    main_ethmac_rx_cdc_graycounter1_q_0__TMR_VOTER_2
    SLICE_X62Y60         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_2/O
                         net (fo=146, routed)         0.920     2.632    eth_rx_clk_TMR_2
    SLICE_X62Y60         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_2/C
                         clock pessimism              0.000     2.632    
                         clock uncertainty            0.154     2.787    
    SLICE_X62Y60         FDRE (Hold_fdre_C_D)         0.120     2.907    builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_2
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           2.989    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[1]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[1]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.227ns (21.484%)  route 0.830ns (78.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.697ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.645     1.935    sys_clk_TMR_2
    SLICE_X63Y60         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[1]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.128     2.063 r  main_ethmac_rx_cdc_graycounter1_q_reg[1]_TMR_2/Q
                         net (fo=3, routed)           0.830     2.893    main_ethmac_rx_cdc_graycounter1_q[1]_TMR_2
    SLICE_X62Y61         LUT3 (Prop_lut3_I2_O)        0.099     2.992 r  main_ethmac_rx_cdc_graycounter1_q_1__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     2.992    main_ethmac_rx_cdc_graycounter1_q_1__TMR_VOTER_0
    SLICE_X62Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[1]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.920     2.632    eth_rx_clk_TMR_0
    SLICE_X62Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[1]_TMR_0/C
                         clock pessimism              0.000     2.632    
                         clock uncertainty            0.154     2.787    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.120     2.907    builder_xilinxmultiregimpl7_regs0_reg[1]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.907    
                         arrival time                           2.992    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[5]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.209ns (19.756%)  route 0.849ns (80.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.629ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.643     1.933    sys_clk_TMR_0
    SLICE_X66Y59         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[5]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y59         FDRE (Prop_fdre_C_Q)         0.164     2.097 r  main_ethmac_rx_cdc_graycounter1_q_reg[5]_TMR_0/Q
                         net (fo=3, routed)           0.849     2.946    main_ethmac_rx_cdc_graycounter1_q[5]_TMR_0
    SLICE_X66Y60         LUT3 (Prop_lut3_I0_O)        0.045     2.991 r  main_ethmac_rx_cdc_graycounter1_q_5__TMR_VOTER_1/O
                         net (fo=2, routed)           0.000     2.991    main_ethmac_rx_cdc_graycounter1_q_5__TMR_VOTER_1
    SLICE_X66Y60         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         0.917     2.629    eth_rx_clk_TMR_1
    SLICE_X66Y60         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_1/C
                         clock pessimism              0.000     2.629    
                         clock uncertainty            0.154     2.784    
    SLICE_X66Y60         FDRE (Hold_fdre_C_D)         0.121     2.905    builder_xilinxmultiregimpl7_regs0_reg[5]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[0]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.186ns (18.078%)  route 0.843ns (81.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.647     1.937    sys_clk_TMR_1
    SLICE_X59Y61         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[0]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         FDRE (Prop_fdre_C_Q)         0.141     2.078 r  main_ethmac_rx_cdc_graycounter1_q_reg[0]_TMR_1/Q
                         net (fo=3, routed)           0.843     2.921    main_ethmac_rx_cdc_graycounter1_q[0]_TMR_1
    SLICE_X65Y61         LUT3 (Prop_lut3_I1_O)        0.045     2.966 r  main_ethmac_rx_cdc_graycounter1_q_0__TMR_VOTER_1/O
                         net (fo=2, routed)           0.000     2.966    main_ethmac_rx_cdc_graycounter1_q_0__TMR_VOTER_1
    SLICE_X65Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         0.919     2.631    eth_rx_clk_TMR_1
    SLICE_X65Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_1/C
                         clock pessimism              0.000     2.631    
                         clock uncertainty            0.154     2.786    
    SLICE_X65Y61         FDRE (Hold_fdre_C_D)         0.092     2.878    builder_xilinxmultiregimpl7_regs0_reg[0]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[2]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.105%)  route 0.841ns (81.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.649     1.939    sys_clk_TMR_1
    SLICE_X57Y61         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[2]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y61         FDRE (Prop_fdre_C_Q)         0.141     2.080 r  main_ethmac_rx_cdc_graycounter1_q_reg[2]_TMR_1/Q
                         net (fo=3, routed)           0.841     2.922    main_ethmac_rx_cdc_graycounter1_q[2]_TMR_1
    SLICE_X65Y61         LUT3 (Prop_lut3_I1_O)        0.045     2.967 r  main_ethmac_rx_cdc_graycounter1_q_2__TMR_VOTER_1/O
                         net (fo=2, routed)           0.000     2.967    main_ethmac_rx_cdc_graycounter1_q_2__TMR_VOTER_1
    SLICE_X65Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y11       BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_1/O
                         net (fo=146, routed)         0.919     2.631    eth_rx_clk_TMR_1
    SLICE_X65Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_1/C
                         clock pessimism              0.000     2.631    
                         clock uncertainty            0.154     2.786    
    SLICE_X65Y61         FDRE (Hold_fdre_C_D)         0.092     2.878    builder_xilinxmultiregimpl7_regs0_reg[2]_TMR_1
  -------------------------------------------------------------------
                         required time                         -2.878    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 main_ethmac_rx_cdc_graycounter1_q_reg[4]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl7_regs0_reg[4]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by eth_clocks_rx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clocks_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clocks_rx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.186ns (17.532%)  route 0.875ns (82.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.647     1.937    sys_clk_TMR_1
    SLICE_X61Y60         FDRE                                         r  main_ethmac_rx_cdc_graycounter1_q_reg[4]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     2.078 r  main_ethmac_rx_cdc_graycounter1_q_reg[4]_TMR_1/Q
                         net (fo=3, routed)           0.875     2.953    main_ethmac_rx_cdc_graycounter1_q[4]_TMR_1
    SLICE_X62Y61         LUT3 (Prop_lut3_I1_O)        0.045     2.998 r  main_ethmac_rx_cdc_graycounter1_q_4__TMR_VOTER_0/O
                         net (fo=2, routed)           0.000     2.998    main_ethmac_rx_cdc_graycounter1_q_4__TMR_VOTER_0
    SLICE_X62Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[4]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clocks_rx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.920     2.632    eth_rx_clk_TMR_0
    SLICE_X62Y61         FDRE                                         r  builder_xilinxmultiregimpl7_regs0_reg[4]_TMR_0/C
                         clock pessimism              0.000     2.632    
                         clock uncertainty            0.154     2.787    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.121     2.908    builder_xilinxmultiregimpl7_regs0_reg[4]_TMR_0
  -------------------------------------------------------------------
                         required time                         -2.908    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  main_ethphy_pll_clk_tx

Setup :            0  Failing Endpoints,  Worst Slack        5.285ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 FDPE_10_TMR_0/Q
                            (internal pin)
  Destination:            FDPE_11_TMR_0/D
                            (rising edge-triggered cell FDPE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDPE                         0.000     0.000 r  FDPE_10_TMR_0/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl5_rst_meta_TMR_0
    SLICE_X60Y90         FDPE                                         r  FDPE_11_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V13                                               0.000     2.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     2.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  IBUF/O
                         net (fo=3, routed)           0.843     3.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     4.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     4.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     4.897 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         0.650     5.547    eth_tx_clk_TMR_0
    SLICE_X60Y90         FDPE                                         r  FDPE_11_TMR_0/C
                         clock pessimism              0.000     5.547    
                         clock uncertainty           -0.161     5.386    
    SLICE_X60Y90         FDPE (Setup_fdpe_C_D)       -0.035     5.351    FDPE_11_TMR_0
  -------------------------------------------------------------------
                         required time                          5.351    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 FDPE_10_TMR_1/Q
                            (internal pin)
  Destination:            FDPE_11_TMR_1/D
                            (rising edge-triggered cell FDPE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDPE                         0.000     0.000 r  FDPE_10_TMR_1/Q
                         net (fo=1, routed)           0.075     0.075    builder_xilinxasyncresetsynchronizerimpl5_rst_meta_TMR_1
    SLICE_X58Y89         FDPE                                         r  FDPE_11_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V13                                               0.000     2.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     2.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  IBUF/O
                         net (fo=3, routed)           0.843     3.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     4.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     4.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     4.897 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.649     5.546    eth_tx_clk_TMR_1
    SLICE_X58Y89         FDPE                                         r  FDPE_11_TMR_1/C
                         clock pessimism              0.000     5.546    
                         clock uncertainty           -0.161     5.385    
    SLICE_X58Y89         FDPE (Setup_fdpe_C_D)       -0.005     5.380    FDPE_11_TMR_1
  -------------------------------------------------------------------
                         required time                          5.380    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 FDPE_10_TMR_2/Q
                            (internal pin)
  Destination:            FDPE_11_TMR_2/D
                            (rising edge-triggered cell FDPE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDPE                         0.000     0.000 r  FDPE_10_TMR_2/Q
                         net (fo=1, routed)           0.066     0.066    builder_xilinxasyncresetsynchronizerimpl5_rst_meta_TMR_2
    SLICE_X61Y90         FDPE                                         r  FDPE_11_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    V13                                               0.000     2.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     2.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.445     2.445 r  IBUF/O
                         net (fo=3, routed)           0.843     3.288    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.314 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.701     4.015    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.065 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.805     4.871    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     4.897 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          0.650     5.547    eth_tx_clk_TMR_2
    SLICE_X61Y90         FDPE                                         r  FDPE_11_TMR_2/C
                         clock pessimism              0.000     5.547    
                         clock uncertainty           -0.161     5.386    
    SLICE_X61Y90         FDPE (Setup_fdpe_C_D)       -0.005     5.381    FDPE_11_TMR_2
  -------------------------------------------------------------------
                         required time                          5.381    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  5.315    





---------------------------------------------------------------------------------------------------
From Clock:  main_soclinux_clkout0
  To Clock:  main_ethphy_pll_clk_tx

Setup :           21  Failing Endpoints,  Worst Slack       -3.290ns,  Total Violation      -59.958ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.290ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[3]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_ethphy_pll_clk_tx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        8.181ns  (logic 0.580ns (7.089%)  route 7.601ns (92.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.863ns = ( 41.863 - 32.000 ) 
    Source Clock Delay      (SCD):    6.625ns = ( 36.625 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.924    36.625    sys_clk_TMR_1
    SLICE_X34Y68         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[3]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.456    37.081 r  main_ethmac_tx_cdc_graycounter0_q_reg[3]_TMR_1/Q
                         net (fo=3, routed)           4.142    41.223    main_ethmac_tx_cdc_graycounter0_q[3]_TMR_1
    SLICE_X33Y65         LUT3 (Prop_lut3_I1_O)        0.124    41.347 r  main_ethmac_tx_cdc_graycounter0_q_3__TMR_VOTER_1/O
                         net (fo=2, routed)           3.459    44.806    main_ethmac_tx_cdc_graycounter0_q_3__TMR_VOTER_1
    SLICE_X30Y65         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    37.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    39.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.057 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          1.806    41.863    eth_tx_clk_TMR_1
    SLICE_X30Y65         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_1/C
                         clock pessimism              0.000    41.863    
                         clock uncertainty           -0.252    41.611    
    SLICE_X30Y65         FDRE (Setup_fdre_C_D)       -0.095    41.516    builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_1
  -------------------------------------------------------------------
                         required time                         41.516    
                         arrival time                         -44.806    
  -------------------------------------------------------------------
                         slack                                 -3.290    

Slack (VIOLATED) :        -3.169ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[0]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_ethphy_pll_clk_tx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        8.054ns  (logic 0.715ns (8.877%)  route 7.339ns (91.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.857ns = ( 41.857 - 32.000 ) 
    Source Clock Delay      (SCD):    6.625ns = ( 36.625 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.924    36.625    sys_clk_TMR_1
    SLICE_X34Y68         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[0]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.419    37.044 r  main_ethmac_tx_cdc_graycounter0_q_reg[0]_TMR_1/Q
                         net (fo=3, routed)           2.294    39.338    main_ethmac_tx_cdc_graycounter0_q[0]_TMR_1
    SLICE_X34Y69         LUT3 (Prop_lut3_I1_O)        0.296    39.634 r  main_ethmac_tx_cdc_graycounter0_q_0__TMR_VOTER_0/O
                         net (fo=2, routed)           5.045    44.679    main_ethmac_tx_cdc_graycounter0_q_0__TMR_VOTER_0
    SLICE_X28Y71         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    37.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    39.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.057 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.800    41.857    eth_tx_clk_TMR_0
    SLICE_X28Y71         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_0/C
                         clock pessimism              0.000    41.857    
                         clock uncertainty           -0.252    41.605    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)       -0.095    41.510    builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_0
  -------------------------------------------------------------------
                         required time                         41.510    
                         arrival time                         -44.679    
  -------------------------------------------------------------------
                         slack                                 -3.169    

Slack (VIOLATED) :        -3.145ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[2]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[2]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_ethphy_pll_clk_tx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        8.030ns  (logic 0.580ns (7.223%)  route 7.450ns (92.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.857ns = ( 41.857 - 32.000 ) 
    Source Clock Delay      (SCD):    6.627ns = ( 36.627 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.926    36.627    sys_clk_TMR_0
    SLICE_X35Y67         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[2]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.456    37.083 r  main_ethmac_tx_cdc_graycounter0_q_reg[2]_TMR_0/Q
                         net (fo=3, routed)           3.185    40.268    main_ethmac_tx_cdc_graycounter0_q[2]_TMR_0
    SLICE_X33Y69         LUT3 (Prop_lut3_I0_O)        0.124    40.392 r  main_ethmac_tx_cdc_graycounter0_q_2__TMR_VOTER_0/O
                         net (fo=2, routed)           4.265    44.657    main_ethmac_tx_cdc_graycounter0_q_2__TMR_VOTER_0
    SLICE_X28Y71         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[2]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    37.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    39.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.057 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.800    41.857    eth_tx_clk_TMR_0
    SLICE_X28Y71         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[2]_TMR_0/C
                         clock pessimism              0.000    41.857    
                         clock uncertainty           -0.252    41.605    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)       -0.093    41.512    builder_xilinxmultiregimpl4_regs0_reg[2]_TMR_0
  -------------------------------------------------------------------
                         required time                         41.512    
                         arrival time                         -44.657    
  -------------------------------------------------------------------
                         slack                                 -3.145    

Slack (VIOLATED) :        -3.125ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[5]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[5]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_ethphy_pll_clk_tx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        8.020ns  (logic 0.580ns (7.232%)  route 7.440ns (92.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.858ns = ( 41.858 - 32.000 ) 
    Source Clock Delay      (SCD):    6.619ns = ( 36.619 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.918    36.619    sys_clk_TMR_1
    SLICE_X37Y70         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[5]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.456    37.075 r  main_ethmac_tx_cdc_graycounter0_q_reg[5]_TMR_1/Q
                         net (fo=3, routed)           2.792    39.867    main_ethmac_tx_cdc_graycounter0_q[5]_TMR_1
    SLICE_X37Y70         LUT3 (Prop_lut3_I1_O)        0.124    39.991 r  main_ethmac_tx_cdc_graycounter0_q_5__TMR_VOTER_2/O
                         net (fo=2, routed)           4.647    44.639    main_ethmac_tx_cdc_graycounter0_q_5__TMR_VOTER_2
    SLICE_X29Y70         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[5]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    37.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    39.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    40.057 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          1.801    41.858    eth_tx_clk_TMR_2
    SLICE_X29Y70         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[5]_TMR_2/C
                         clock pessimism              0.000    41.858    
                         clock uncertainty           -0.252    41.606    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)       -0.093    41.513    builder_xilinxmultiregimpl4_regs0_reg[5]_TMR_2
  -------------------------------------------------------------------
                         required time                         41.513    
                         arrival time                         -44.639    
  -------------------------------------------------------------------
                         slack                                 -3.125    

Slack (VIOLATED) :        -3.116ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[3]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_ethphy_pll_clk_tx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        8.054ns  (logic 0.580ns (7.202%)  route 7.474ns (92.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.861ns = ( 41.861 - 32.000 ) 
    Source Clock Delay      (SCD):    6.625ns = ( 36.625 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.924    36.625    sys_clk_TMR_1
    SLICE_X34Y68         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[3]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.456    37.081 r  main_ethmac_tx_cdc_graycounter0_q_reg[3]_TMR_1/Q
                         net (fo=3, routed)           4.321    41.402    main_ethmac_tx_cdc_graycounter0_q[3]_TMR_1
    SLICE_X33Y65         LUT3 (Prop_lut3_I1_O)        0.124    41.526 r  main_ethmac_tx_cdc_graycounter0_q_3__TMR_VOTER_0/O
                         net (fo=2, routed)           3.153    44.679    main_ethmac_tx_cdc_graycounter0_q_3__TMR_VOTER_0
    SLICE_X33Y66         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    37.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    39.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.057 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.804    41.861    eth_tx_clk_TMR_0
    SLICE_X33Y66         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_0/C
                         clock pessimism              0.000    41.861    
                         clock uncertainty           -0.252    41.609    
    SLICE_X33Y66         FDRE (Setup_fdre_C_D)       -0.047    41.562    builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_0
  -------------------------------------------------------------------
                         required time                         41.562    
                         arrival time                         -44.679    
  -------------------------------------------------------------------
                         slack                                 -3.116    

Slack (VIOLATED) :        -3.036ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[6]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[6]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_ethphy_pll_clk_tx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        7.932ns  (logic 0.580ns (7.312%)  route 7.352ns (92.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.857ns = ( 41.857 - 32.000 ) 
    Source Clock Delay      (SCD):    6.617ns = ( 36.617 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.916    36.617    sys_clk_TMR_0
    SLICE_X38Y70         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[6]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.456    37.073 r  main_ethmac_tx_cdc_graycounter0_q_reg[6]_TMR_0/Q
                         net (fo=3, routed)           2.684    39.757    main_ethmac_tx_cdc_graycounter0_q[6]_TMR_0
    SLICE_X37Y71         LUT3 (Prop_lut3_I0_O)        0.124    39.881 r  main_ethmac_tx_cdc_graycounter0_q_6__TMR_VOTER_0/O
                         net (fo=2, routed)           4.668    44.549    main_ethmac_tx_cdc_graycounter0_q_6__TMR_VOTER_0
    SLICE_X28Y71         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[6]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    37.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    39.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.057 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.800    41.857    eth_tx_clk_TMR_0
    SLICE_X28Y71         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[6]_TMR_0/C
                         clock pessimism              0.000    41.857    
                         clock uncertainty           -0.252    41.605    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)       -0.092    41.513    builder_xilinxmultiregimpl4_regs0_reg[6]_TMR_0
  -------------------------------------------------------------------
                         required time                         41.513    
                         arrival time                         -44.549    
  -------------------------------------------------------------------
                         slack                                 -3.036    

Slack (VIOLATED) :        -2.970ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[0]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_ethphy_pll_clk_tx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        7.857ns  (logic 0.718ns (9.138%)  route 7.139ns (90.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.858ns = ( 41.858 - 32.000 ) 
    Source Clock Delay      (SCD):    6.624ns = ( 36.624 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.923    36.624    sys_clk_TMR_0
    SLICE_X34Y69         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[0]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y69         FDRE (Prop_fdre_C_Q)         0.419    37.043 r  main_ethmac_tx_cdc_graycounter0_q_reg[0]_TMR_0/Q
                         net (fo=3, routed)           3.427    40.470    main_ethmac_tx_cdc_graycounter0_q[0]_TMR_0
    SLICE_X34Y69         LUT3 (Prop_lut3_I0_O)        0.299    40.769 r  main_ethmac_tx_cdc_graycounter0_q_0__TMR_VOTER_1/O
                         net (fo=2, routed)           3.712    44.481    main_ethmac_tx_cdc_graycounter0_q_0__TMR_VOTER_1
    SLICE_X30Y69         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    37.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    39.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.057 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          1.801    41.858    eth_tx_clk_TMR_1
    SLICE_X30Y69         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_1/C
                         clock pessimism              0.000    41.858    
                         clock uncertainty           -0.252    41.606    
    SLICE_X30Y69         FDRE (Setup_fdre_C_D)       -0.095    41.511    builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_1
  -------------------------------------------------------------------
                         required time                         41.511    
                         arrival time                         -44.481    
  -------------------------------------------------------------------
                         slack                                 -2.970    

Slack (VIOLATED) :        -2.957ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[1]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[1]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_ethphy_pll_clk_tx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        7.844ns  (logic 0.718ns (9.153%)  route 7.126ns (90.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.857ns = ( 41.857 - 32.000 ) 
    Source Clock Delay      (SCD):    6.625ns = ( 36.625 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        1.924    36.625    sys_clk_TMR_2
    SLICE_X35Y68         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[1]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.419    37.044 r  main_ethmac_tx_cdc_graycounter0_q_reg[1]_TMR_2/Q
                         net (fo=3, routed)           3.016    40.060    main_ethmac_tx_cdc_graycounter0_q[1]_TMR_2
    SLICE_X36Y70         LUT3 (Prop_lut3_I2_O)        0.299    40.359 r  main_ethmac_tx_cdc_graycounter0_q_1__TMR_VOTER_0/O
                         net (fo=2, routed)           4.110    44.469    main_ethmac_tx_cdc_graycounter0_q_1__TMR_VOTER_0
    SLICE_X28Y71         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[1]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    37.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    39.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.057 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.800    41.857    eth_tx_clk_TMR_0
    SLICE_X28Y71         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[1]_TMR_0/C
                         clock pessimism              0.000    41.857    
                         clock uncertainty           -0.252    41.605    
    SLICE_X28Y71         FDRE (Setup_fdre_C_D)       -0.093    41.512    builder_xilinxmultiregimpl4_regs0_reg[1]_TMR_0
  -------------------------------------------------------------------
                         required time                         41.512    
                         arrival time                         -44.469    
  -------------------------------------------------------------------
                         slack                                 -2.957    

Slack (VIOLATED) :        -2.955ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[2]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[2]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_ethphy_pll_clk_tx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        7.841ns  (logic 0.580ns (7.397%)  route 7.261ns (92.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.858ns = ( 41.858 - 32.000 ) 
    Source Clock Delay      (SCD):    6.627ns = ( 36.627 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        1.926    36.627    sys_clk_TMR_0
    SLICE_X35Y67         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[2]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.456    37.083 r  main_ethmac_tx_cdc_graycounter0_q_reg[2]_TMR_0/Q
                         net (fo=3, routed)           3.965    41.048    main_ethmac_tx_cdc_graycounter0_q[2]_TMR_0
    SLICE_X33Y69         LUT3 (Prop_lut3_I0_O)        0.124    41.172 r  main_ethmac_tx_cdc_graycounter0_q_2__TMR_VOTER_1/O
                         net (fo=2, routed)           3.296    44.468    main_ethmac_tx_cdc_graycounter0_q_2__TMR_VOTER_1
    SLICE_X30Y69         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[2]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    37.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    39.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.057 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          1.801    41.858    eth_tx_clk_TMR_1
    SLICE_X30Y69         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[2]_TMR_1/C
                         clock pessimism              0.000    41.858    
                         clock uncertainty           -0.252    41.606    
    SLICE_X30Y69         FDRE (Setup_fdre_C_D)       -0.093    41.513    builder_xilinxmultiregimpl4_regs0_reg[2]_TMR_1
  -------------------------------------------------------------------
                         required time                         41.513    
                         arrival time                         -44.468    
  -------------------------------------------------------------------
                         slack                                 -2.955    

Slack (VIOLATED) :        -2.921ns  (required time - arrival time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[4]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (main_ethphy_pll_clk_tx rise@32.000ns - main_soclinux_clkout0 rise@30.000ns)
  Data Path Delay:        7.815ns  (logic 0.774ns (9.903%)  route 7.041ns (90.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.861ns = ( 41.861 - 32.000 ) 
    Source Clock Delay      (SCD):    6.620ns = ( 36.620 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                     30.000    30.000 r  
    R4                                                0.000    30.000 r  clk100 (IN)
                         net (fo=0)                   0.000    30.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475    31.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.233    32.708    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    32.796 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           1.808    34.605    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    34.701 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        1.919    36.620    sys_clk_TMR_1
    SLICE_X36Y69         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[4]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.478    37.098 r  main_ethmac_tx_cdc_graycounter0_q_reg[4]_TMR_1/Q
                         net (fo=3, routed)           2.542    39.640    main_ethmac_tx_cdc_graycounter0_q[4]_TMR_1
    SLICE_X36Y67         LUT3 (Prop_lut3_I1_O)        0.296    39.936 r  main_ethmac_tx_cdc_graycounter0_q_4__TMR_VOTER_0/O
                         net (fo=2, routed)           4.500    44.435    main_ethmac_tx_cdc_graycounter0_q_4__TMR_VOTER_0
    SLICE_X28Y67         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                     32.000    32.000 r  
    V13                                               0.000    32.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000    32.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         1.306    33.306 r  IBUF/O
                         net (fo=3, routed)           2.334    35.640    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.731 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         1.841    37.572    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    37.655 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           2.311    39.966    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.057 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         1.804    41.861    eth_tx_clk_TMR_0
    SLICE_X28Y67         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_0/C
                         clock pessimism              0.000    41.861    
                         clock uncertainty           -0.252    41.609    
    SLICE_X28Y67         FDRE (Setup_fdre_C_D)       -0.095    41.514    builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_0
  -------------------------------------------------------------------
                         required time                         41.514    
                         arrival time                         -44.435    
  -------------------------------------------------------------------
                         slack                                 -2.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[0]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 0.227ns (7.462%)  route 2.815ns (92.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.600ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.679     1.969    sys_clk_TMR_2
    SLICE_X34Y67         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[0]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDRE (Prop_fdre_C_Q)         0.128     2.097 r  main_ethmac_tx_cdc_graycounter0_q_reg[0]_TMR_2/Q
                         net (fo=3, routed)           1.162     3.259    main_ethmac_tx_cdc_graycounter0_q[0]_TMR_2
    SLICE_X34Y69         LUT3 (Prop_lut3_I2_O)        0.099     3.358 r  main_ethmac_tx_cdc_graycounter0_q_0__TMR_VOTER_1/O
                         net (fo=2, routed)           1.653     5.012    main_ethmac_tx_cdc_graycounter0_q_0__TMR_VOTER_1
    SLICE_X30Y69         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.954     4.600    eth_tx_clk_TMR_1
    SLICE_X30Y69         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_1/C
                         clock pessimism              0.000     4.600    
                         clock uncertainty            0.252     4.852    
    SLICE_X30Y69         FDRE (Hold_fdre_C_D)         0.046     4.898    builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_1
  -------------------------------------------------------------------
                         required time                         -4.898    
                         arrival time                           5.012    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[3]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.186ns (6.023%)  route 2.902ns (93.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.599ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.681     1.971    sys_clk_TMR_2
    SLICE_X33Y65         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[3]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  main_ethmac_tx_cdc_graycounter0_q_reg[3]_TMR_2/Q
                         net (fo=3, routed)           0.959     3.071    main_ethmac_tx_cdc_graycounter0_q[3]_TMR_2
    SLICE_X33Y65         LUT3 (Prop_lut3_I2_O)        0.045     3.116 r  main_ethmac_tx_cdc_graycounter0_q_3__TMR_VOTER_2/O
                         net (fo=2, routed)           1.943     5.060    main_ethmac_tx_cdc_graycounter0_q_3__TMR_VOTER_2
    SLICE_X29Y70         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          0.953     4.599    eth_tx_clk_TMR_2
    SLICE_X29Y70         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_2/C
                         clock pessimism              0.000     4.599    
                         clock uncertainty            0.252     4.851    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.046     4.897    builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_2
  -------------------------------------------------------------------
                         required time                         -4.897    
                         arrival time                           5.060    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[4]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.246ns (7.934%)  route 2.855ns (92.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.604ns
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.676     1.966    sys_clk_TMR_2
    SLICE_X36Y68         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[4]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y68         FDRE (Prop_fdre_C_Q)         0.148     2.114 r  main_ethmac_tx_cdc_graycounter0_q_reg[4]_TMR_2/Q
                         net (fo=3, routed)           1.332     3.447    main_ethmac_tx_cdc_graycounter0_q[4]_TMR_2
    SLICE_X36Y67         LUT3 (Prop_lut3_I2_O)        0.098     3.545 r  main_ethmac_tx_cdc_graycounter0_q_4__TMR_VOTER_1/O
                         net (fo=2, routed)           1.522     5.067    main_ethmac_tx_cdc_graycounter0_q_4__TMR_VOTER_1
    SLICE_X30Y65         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.958     4.604    eth_tx_clk_TMR_1
    SLICE_X30Y65         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_1/C
                         clock pessimism              0.000     4.604    
                         clock uncertainty            0.252     4.856    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.047     4.903    builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_1
  -------------------------------------------------------------------
                         required time                         -4.903    
                         arrival time                           5.067    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[4]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.246ns (7.922%)  route 2.859ns (92.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.602ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.677     1.967    sys_clk_TMR_0
    SLICE_X36Y67         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[4]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y67         FDRE (Prop_fdre_C_Q)         0.148     2.115 r  main_ethmac_tx_cdc_graycounter0_q_reg[4]_TMR_0/Q
                         net (fo=3, routed)           0.625     2.740    main_ethmac_tx_cdc_graycounter0_q[4]_TMR_0
    SLICE_X36Y67         LUT3 (Prop_lut3_I0_O)        0.098     2.838 r  main_ethmac_tx_cdc_graycounter0_q_4__TMR_VOTER_0/O
                         net (fo=2, routed)           2.235     5.073    main_ethmac_tx_cdc_graycounter0_q_4__TMR_VOTER_0
    SLICE_X28Y67         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         0.956     4.602    eth_tx_clk_TMR_0
    SLICE_X28Y67         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_0/C
                         clock pessimism              0.000     4.602    
                         clock uncertainty            0.252     4.854    
    SLICE_X28Y67         FDRE (Hold_fdre_C_D)         0.046     4.900    builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_0
  -------------------------------------------------------------------
                         required time                         -4.900    
                         arrival time                           5.073    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[3]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_0/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.186ns (5.941%)  route 2.945ns (94.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.602ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.681     1.971    sys_clk_TMR_2
    SLICE_X33Y65         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[3]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  main_ethmac_tx_cdc_graycounter0_q_reg[3]_TMR_2/Q
                         net (fo=3, routed)           1.392     3.504    main_ethmac_tx_cdc_graycounter0_q[3]_TMR_2
    SLICE_X33Y65         LUT3 (Prop_lut3_I2_O)        0.045     3.549 r  main_ethmac_tx_cdc_graycounter0_q_3__TMR_VOTER_0/O
                         net (fo=2, routed)           1.553     5.102    main_ethmac_tx_cdc_graycounter0_q_3__TMR_VOTER_0
    SLICE_X33Y66         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_0/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_0/O
                         net (fo=102, routed)         0.956     4.602    eth_tx_clk_TMR_0
    SLICE_X33Y66         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_0/C
                         clock pessimism              0.000     4.602    
                         clock uncertainty            0.252     4.854    
    SLICE_X33Y66         FDRE (Hold_fdre_C_D)         0.075     4.929    builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_0
  -------------------------------------------------------------------
                         required time                         -4.929    
                         arrival time                           5.102    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[6]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[6]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.209ns (6.722%)  route 2.900ns (93.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.599ns
    Source Clock Delay      (SCD):    1.964ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.674     1.964    sys_clk_TMR_2
    SLICE_X36Y70         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[6]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.164     2.128 r  main_ethmac_tx_cdc_graycounter0_q_reg[6]_TMR_2/Q
                         net (fo=3, routed)           1.024     3.152    main_ethmac_tx_cdc_graycounter0_q[6]_TMR_2
    SLICE_X37Y71         LUT3 (Prop_lut3_I2_O)        0.045     3.197 r  main_ethmac_tx_cdc_graycounter0_q_6__TMR_VOTER_2/O
                         net (fo=2, routed)           1.876     5.073    main_ethmac_tx_cdc_graycounter0_q_6__TMR_VOTER_2
    SLICE_X29Y70         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[6]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          0.953     4.599    eth_tx_clk_TMR_2
    SLICE_X29Y70         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[6]_TMR_2/C
                         clock pessimism              0.000     4.599    
                         clock uncertainty            0.252     4.851    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.047     4.898    builder_xilinxmultiregimpl4_regs0_reg[6]_TMR_2
  -------------------------------------------------------------------
                         required time                         -4.898    
                         arrival time                           5.073    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[0]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.226ns (7.260%)  route 2.887ns (92.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.597ns
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.678     1.968    sys_clk_TMR_1
    SLICE_X34Y68         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[0]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.128     2.096 r  main_ethmac_tx_cdc_graycounter0_q_reg[0]_TMR_1/Q
                         net (fo=3, routed)           0.893     2.990    main_ethmac_tx_cdc_graycounter0_q[0]_TMR_1
    SLICE_X34Y69         LUT3 (Prop_lut3_I1_O)        0.098     3.088 r  main_ethmac_tx_cdc_graycounter0_q_0__TMR_VOTER_2/O
                         net (fo=2, routed)           1.994     5.081    main_ethmac_tx_cdc_graycounter0_q_0__TMR_VOTER_2
    SLICE_X28Y72         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          0.951     4.597    eth_tx_clk_TMR_2
    SLICE_X28Y72         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_2/C
                         clock pessimism              0.000     4.597    
                         clock uncertainty            0.252     4.849    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.046     4.895    builder_xilinxmultiregimpl4_regs0_reg[0]_TMR_2
  -------------------------------------------------------------------
                         required time                         -4.895    
                         arrival time                           5.081    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[3]_TMR_2/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_1/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.186ns (5.943%)  route 2.944ns (94.057%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.604ns
    Source Clock Delay      (SCD):    1.971ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_2/O
                         net (fo=5526, routed)        0.681     1.971    sys_clk_TMR_2
    SLICE_X33Y65         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[3]_TMR_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     2.112 r  main_ethmac_tx_cdc_graycounter0_q_reg[3]_TMR_2/Q
                         net (fo=3, routed)           1.510     3.622    main_ethmac_tx_cdc_graycounter0_q[3]_TMR_2
    SLICE_X33Y65         LUT3 (Prop_lut3_I2_O)        0.045     3.667 r  main_ethmac_tx_cdc_graycounter0_q_3__TMR_VOTER_1/O
                         net (fo=2, routed)           1.434     5.101    main_ethmac_tx_cdc_graycounter0_q_3__TMR_VOTER_1
    SLICE_X30Y65         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_1/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_1/O
                         net (fo=97, routed)          0.958     4.604    eth_tx_clk_TMR_1
    SLICE_X30Y65         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_1/C
                         clock pessimism              0.000     4.604    
                         clock uncertainty            0.252     4.856    
    SLICE_X30Y65         FDRE (Hold_fdre_C_D)         0.046     4.902    builder_xilinxmultiregimpl4_regs0_reg[3]_TMR_1
  -------------------------------------------------------------------
                         required time                         -4.902    
                         arrival time                           5.101    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[4]_TMR_1/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.246ns (7.845%)  route 2.890ns (92.155%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.599ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_1/O
                         net (fo=5526, routed)        0.675     1.965    sys_clk_TMR_1
    SLICE_X36Y69         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[4]_TMR_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.148     2.113 r  main_ethmac_tx_cdc_graycounter0_q_reg[4]_TMR_1/Q
                         net (fo=3, routed)           1.170     3.283    main_ethmac_tx_cdc_graycounter0_q[4]_TMR_1
    SLICE_X36Y67         LUT3 (Prop_lut3_I1_O)        0.098     3.381 r  main_ethmac_tx_cdc_graycounter0_q_4__TMR_VOTER_2/O
                         net (fo=2, routed)           1.720     5.101    main_ethmac_tx_cdc_graycounter0_q_4__TMR_VOTER_2
    SLICE_X29Y70         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          0.953     4.599    eth_tx_clk_TMR_2
    SLICE_X29Y70         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_2/C
                         clock pessimism              0.000     4.599    
                         clock uncertainty            0.252     4.851    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.047     4.898    builder_xilinxmultiregimpl4_regs0_reg[4]_TMR_2
  -------------------------------------------------------------------
                         required time                         -4.898    
                         arrival time                           5.101    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 main_ethmac_tx_cdc_graycounter0_q_reg[1]_TMR_0/C
                            (rising edge-triggered cell FDRE clocked by main_soclinux_clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            builder_xilinxmultiregimpl4_regs0_reg[1]_TMR_2/D
                            (rising edge-triggered cell FDRE clocked by main_ethphy_pll_clk_tx  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_ethphy_pll_clk_tx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_ethphy_pll_clk_tx rise@0.000ns - main_soclinux_clkout0 rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 0.227ns (7.242%)  route 2.907ns (92.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.597ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.233ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_soclinux_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.733 r  MMCME2_ADV_1/CLKOUT0
                         net (fo=3, routed)           0.531     1.264    main_soclinux_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.290 r  BUFG_TMR_0/O
                         net (fo=5607, routed)        0.677     1.967    sys_clk_TMR_0
    SLICE_X35Y69         FDRE                                         r  main_ethmac_tx_cdc_graycounter0_q_reg[1]_TMR_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.128     2.095 r  main_ethmac_tx_cdc_graycounter0_q_reg[1]_TMR_0/Q
                         net (fo=3, routed)           1.151     3.247    main_ethmac_tx_cdc_graycounter0_q[1]_TMR_0
    SLICE_X36Y71         LUT3 (Prop_lut3_I0_O)        0.099     3.346 r  main_ethmac_tx_cdc_graycounter0_q_1__TMR_VOTER_2/O
                         net (fo=2, routed)           1.756     5.102    main_ethmac_tx_cdc_graycounter0_q_1__TMR_VOTER_2
    SLICE_X28Y72         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[1]_TMR_2/D
  -------------------------------------------------------------------    -------------------

                         (clock main_ethphy_pll_clk_tx rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_clocks_rx (IN)
                         net (fo=0)                   0.000     0.000    eth_clocks_rx
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  IBUF/O
                         net (fo=3, routed)           0.910     1.684    main_ethphy_eth_rx_clk_ibuf
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.713 r  BUFG_5_TMR_0/O
                         net (fo=152, routed)         0.976     2.689    eth_rx_clk_TMR_0
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.742 r  PLLE2_BASE/CLKOUT0
                         net (fo=3, routed)           0.876     3.618    main_ethphy_pll_clk_tx
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     3.647 r  BUFG_6_TMR_2/O
                         net (fo=97, routed)          0.951     4.597    eth_tx_clk_TMR_2
    SLICE_X28Y72         FDRE                                         r  builder_xilinxmultiregimpl4_regs0_reg[1]_TMR_2/C
                         clock pessimism              0.000     4.597    
                         clock uncertainty            0.252     4.849    
    SLICE_X28Y72         FDRE (Hold_fdre_C_D)         0.047     4.896    builder_xilinxmultiregimpl4_regs0_reg[1]_TMR_2
  -------------------------------------------------------------------
                         required time                         -4.896    
                         arrival time                           5.102    
  -------------------------------------------------------------------
                         slack                                  0.205    





