5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd atask1.vcd -o atask1.cdd -v atask1.v
3 0 $root $root NA 0 0 1
3 0 main main atask1.v 8 36 1
2 1 13 7000a 1 0 20008 0 0 1 4 1
2 2 13 10003 0 1 400 0 0 bar
2 3 13 1000a 1 37 100a 1 2
2 4 14 20002 1 0 20008 0 0 32 64 11 0 0 0 0 0 0 0
2 5 14 10002 2 2c 12000a 4 0 32 2 aa aa aa aa aa aa aa aa
2 6 15 60009 1 0 20008 0 0 1 4 1
2 7 15 60009 1 47 8 6 0 foo.a
2 8 15 1000c 2 3b 2000a 0 7 1 2 1102 foo
1 bar 10 830004 1 0 0 0 1 1 1102
4 8 0 0
4 5 8 0
4 3 5 5
3 6 main.foo main.foo atask1.v 27 34 1
2 9 31 b000b 2 1 1c 0 0 a
2 10 31 a000a 2 1b 2002c 9 0 1 2 1102
2 11 31 a000b 2 47 2c 10 0 foo.a
2 12 31 5000e 2 3b 2600a 0 11 1 2 1102 foo
2 13 30 70007 2 1 1c 0 0 a
2 14 30 30009 2 39 1102e 13 0
2 15 32 90009 2 1 c 0 0 a
2 16 32 30005 0 1 400 0 0 bar
2 17 32 30009 2 37 e 15 16
1 a 28 800008 1 0 0 0 1 1 1102
4 17 0 0
4 12 17 0
4 14 12 17
