#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1790990 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1790b20 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0x1791400 .functor NOT 1, L_0x17cde30, C4<0>, C4<0>, C4<0>;
L_0x17cdb40 .functor XOR 1, L_0x17cd970, L_0x17cdaa0, C4<0>, C4<0>;
L_0x17cdd20 .functor XOR 1, L_0x17cdb40, L_0x17cdc50, C4<0>, C4<0>;
v0x17bbe80_0 .net *"_ivl_10", 0 0, L_0x17cdc50;  1 drivers
v0x17bbf80_0 .net *"_ivl_12", 0 0, L_0x17cdd20;  1 drivers
v0x17bc060_0 .net *"_ivl_2", 0 0, L_0x17cd8d0;  1 drivers
v0x17bc120_0 .net *"_ivl_4", 0 0, L_0x17cd970;  1 drivers
v0x17bc200_0 .net *"_ivl_6", 0 0, L_0x17cdaa0;  1 drivers
v0x17bc330_0 .net *"_ivl_8", 0 0, L_0x17cdb40;  1 drivers
v0x17bc410_0 .var "clk", 0 0;
v0x17bc4b0_0 .net "reset", 0 0, v0x17bb270_0;  1 drivers
v0x17bc550_0 .net "shift_ena_dut", 0 0, v0x17bba10_0;  1 drivers
v0x17bc680_0 .net "shift_ena_ref", 0 0, L_0x17cd770;  1 drivers
v0x17bc720_0 .var/2u "stats1", 159 0;
v0x17bc7c0_0 .var/2u "strobe", 0 0;
v0x17bc880_0 .net "tb_match", 0 0, L_0x17cde30;  1 drivers
v0x17bc940_0 .net "tb_mismatch", 0 0, L_0x1791400;  1 drivers
E_0x178c020/0 .event negedge, v0x17bab10_0;
E_0x178c020/1 .event posedge, v0x17bab10_0;
E_0x178c020 .event/or E_0x178c020/0, E_0x178c020/1;
L_0x17cd8d0 .concat [ 1 0 0 0], L_0x17cd770;
L_0x17cd970 .concat [ 1 0 0 0], L_0x17cd770;
L_0x17cdaa0 .concat [ 1 0 0 0], v0x17bba10_0;
L_0x17cdc50 .concat [ 1 0 0 0], L_0x17cd770;
L_0x17cde30 .cmp/eeq 1, L_0x17cd8d0, L_0x17cdd20;
S_0x1790cb0 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0x1790b20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x175ea40 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x175ea80 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0x175eac0 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x175eb00 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0x175eb40 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0x1784e70 .functor OR 1, L_0x17ccbf0, L_0x17ccea0, C4<0>, C4<0>;
L_0x17cd3a0 .functor OR 1, L_0x1784e70, L_0x17cd220, C4<0>, C4<0>;
L_0x17cd770 .functor OR 1, L_0x17cd3a0, L_0x17cd5e0, C4<0>, C4<0>;
v0x17818e0_0 .net *"_ivl_0", 31 0, L_0x17bca80;  1 drivers
L_0x7f0f8bdaa0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17824d0_0 .net *"_ivl_11", 28 0, L_0x7f0f8bdaa0a8;  1 drivers
L_0x7f0f8bdaa0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x17b9d70_0 .net/2u *"_ivl_12", 31 0, L_0x7f0f8bdaa0f0;  1 drivers
v0x17b9e60_0 .net *"_ivl_14", 0 0, L_0x17ccea0;  1 drivers
v0x17b9f20_0 .net *"_ivl_17", 0 0, L_0x1784e70;  1 drivers
v0x17ba030_0 .net *"_ivl_18", 31 0, L_0x17cd0e0;  1 drivers
L_0x7f0f8bdaa138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17ba110_0 .net *"_ivl_21", 28 0, L_0x7f0f8bdaa138;  1 drivers
L_0x7f0f8bdaa180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x17ba1f0_0 .net/2u *"_ivl_22", 31 0, L_0x7f0f8bdaa180;  1 drivers
v0x17ba2d0_0 .net *"_ivl_24", 0 0, L_0x17cd220;  1 drivers
v0x17ba390_0 .net *"_ivl_27", 0 0, L_0x17cd3a0;  1 drivers
v0x17ba450_0 .net *"_ivl_28", 31 0, L_0x17cd4b0;  1 drivers
L_0x7f0f8bdaa018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17ba530_0 .net *"_ivl_3", 28 0, L_0x7f0f8bdaa018;  1 drivers
L_0x7f0f8bdaa1c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17ba610_0 .net *"_ivl_31", 28 0, L_0x7f0f8bdaa1c8;  1 drivers
L_0x7f0f8bdaa210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x17ba6f0_0 .net/2u *"_ivl_32", 31 0, L_0x7f0f8bdaa210;  1 drivers
v0x17ba7d0_0 .net *"_ivl_34", 0 0, L_0x17cd5e0;  1 drivers
L_0x7f0f8bdaa060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17ba890_0 .net/2u *"_ivl_4", 31 0, L_0x7f0f8bdaa060;  1 drivers
v0x17ba970_0 .net *"_ivl_6", 0 0, L_0x17ccbf0;  1 drivers
v0x17baa30_0 .net *"_ivl_8", 31 0, L_0x17ccd60;  1 drivers
v0x17bab10_0 .net "clk", 0 0, v0x17bc410_0;  1 drivers
v0x17babd0_0 .var "next", 2 0;
v0x17bacb0_0 .net "reset", 0 0, v0x17bb270_0;  alias, 1 drivers
v0x17bad70_0 .net "shift_ena", 0 0, L_0x17cd770;  alias, 1 drivers
v0x17bae30_0 .var "state", 2 0;
E_0x178c270 .event posedge, v0x17bab10_0;
E_0x178cd80 .event anyedge, v0x17bae30_0;
L_0x17bca80 .concat [ 3 29 0 0], v0x17bae30_0, L_0x7f0f8bdaa018;
L_0x17ccbf0 .cmp/eq 32, L_0x17bca80, L_0x7f0f8bdaa060;
L_0x17ccd60 .concat [ 3 29 0 0], v0x17bae30_0, L_0x7f0f8bdaa0a8;
L_0x17ccea0 .cmp/eq 32, L_0x17ccd60, L_0x7f0f8bdaa0f0;
L_0x17cd0e0 .concat [ 3 29 0 0], v0x17bae30_0, L_0x7f0f8bdaa138;
L_0x17cd220 .cmp/eq 32, L_0x17cd0e0, L_0x7f0f8bdaa180;
L_0x17cd4b0 .concat [ 3 29 0 0], v0x17bae30_0, L_0x7f0f8bdaa1c8;
L_0x17cd5e0 .cmp/eq 32, L_0x17cd4b0, L_0x7f0f8bdaa210;
S_0x17baf90 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0x1790b20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x17bb1b0_0 .net "clk", 0 0, v0x17bc410_0;  alias, 1 drivers
v0x17bb270_0 .var "reset", 0 0;
E_0x17739f0 .event negedge, v0x17bab10_0;
S_0x17bb360 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0x1790b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0x177fd30 .param/l "IDLE" 0 4 10, C4<00>;
P_0x177fd70 .param/l "SHIFT" 0 4 11, C4<01>;
v0x17bb670_0 .net "clk", 0 0, v0x17bc410_0;  alias, 1 drivers
v0x17bb780_0 .var "count", 2 0;
v0x17bb860_0 .var "next_state", 1 0;
v0x17bb920_0 .net "reset", 0 0, v0x17bb270_0;  alias, 1 drivers
v0x17bba10_0 .var "shift_ena", 0 0;
v0x17bbb20_0 .var "state", 1 0;
E_0x179b250 .event anyedge, v0x17bbb20_0, v0x17bacb0_0, v0x17bb780_0;
S_0x17bbc80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0x1790b20;
 .timescale -12 -12;
E_0x179b570 .event anyedge, v0x17bc7c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17bc7c0_0;
    %nor/r;
    %assign/vec4 v0x17bc7c0_0, 0;
    %wait E_0x179b570;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17baf90;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17739f0;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x17bb270_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1790cb0;
T_2 ;
Ewait_0 .event/or E_0x178cd80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x17bae30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x17babd0_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x17babd0_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x17babd0_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x17babd0_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x17babd0_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1790cb0;
T_3 ;
    %wait E_0x178c270;
    %load/vec4 v0x17bacb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17bae30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x17babd0_0;
    %assign/vec4 v0x17bae30_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x17bb360;
T_4 ;
    %wait E_0x179b250;
    %load/vec4 v0x17bbb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17bb860_0, 0, 2;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x17bb920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x17bb860_0, 0, 2;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17bb860_0, 0, 2;
T_4.5 ;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x17bb780_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17bb860_0, 0, 2;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x17bb860_0, 0, 2;
T_4.7 ;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x17bb360;
T_5 ;
    %wait E_0x178c270;
    %load/vec4 v0x17bb920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x17bbb20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x17bb860_0;
    %assign/vec4 v0x17bbb20_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x17bb360;
T_6 ;
    %wait E_0x178c270;
    %load/vec4 v0x17bb920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17bba10_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17bb780_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x17bbb20_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_6.4, 4;
    %load/vec4 v0x17bb780_0;
    %cmpi/u 4, 0, 3;
    %flag_get/vec4 5;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17bba10_0, 0;
    %load/vec4 v0x17bb780_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x17bb780_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17bba10_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1790b20;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17bc410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17bc7c0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1790b20;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x17bc410_0;
    %inv;
    %store/vec4 v0x17bc410_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1790b20;
T_9 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17bb1b0_0, v0x17bc940_0, v0x17bc410_0, v0x17bc4b0_0, v0x17bc680_0, v0x17bc550_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1790b20;
T_10 ;
    %load/vec4 v0x17bc720_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x17bc720_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17bc720_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_10.1 ;
    %load/vec4 v0x17bc720_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17bc720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17bc720_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17bc720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1790b20;
T_11 ;
    %wait E_0x178c020;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17bc720_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bc720_0, 4, 32;
    %load/vec4 v0x17bc880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x17bc720_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bc720_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17bc720_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bc720_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x17bc680_0;
    %load/vec4 v0x17bc680_0;
    %load/vec4 v0x17bc550_0;
    %xor;
    %load/vec4 v0x17bc680_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x17bc720_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bc720_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x17bc720_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17bc720_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/review2015_fsmshift/iter0/response11/top_module.sv";
