INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/1 Term/ArchOfCalcMachinesAndSys/project_3/project_3.srcs/sources_1/new/d_trigger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_trigger
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/1 Term/ArchOfCalcMachinesAndSys/project_3/project_3.srcs/sim_1/new/d_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_test
WARNING: [VRFC 10-3248] data object 'stop' is already declared [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/1 Term/ArchOfCalcMachinesAndSys/project_3/project_3.srcs/sim_1/new/d_test.v:5]
WARNING: [VRFC 10-9364] second declaration of 'stop' is ignored [C:/Backup/Less Important/My programs/Git/MIREA/InfAndCompTechnology/Bachelor/2 course/1 Term/ArchOfCalcMachinesAndSys/project_3/project_3.srcs/sim_1/new/d_test.v:5]
