Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: decode.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "decode.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "decode"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : decode
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "A:\Cloud\Git\Verilog_Lab\MIPS_ISA_GROUP\decode.v" into library work
Parsing module <decode>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <decode>.
WARNING:HDLCompiler:413 - "A:\Cloud\Git\Verilog_Lab\MIPS_ISA_GROUP\decode.v" Line 299: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <decode>.
    Related source file is "A:\Cloud\Git\Verilog_Lab\MIPS_ISA_GROUP\decode.v".
        R0 = 5'b00000
        R1 = 5'b00001
        R2 = 5'b00010
        R3 = 5'b00011
        R4 = 5'b00100
        R5 = 5'b00101
        R6 = 5'b00110
        R7 = 5'b00111
        R8 = 5'b01000
        R9 = 5'b01001
        R10 = 5'b01010
        R11 = 5'b01011
        R12 = 5'b01100
        R13 = 5'b01101
        R14 = 5'b01110
        R15 = 5'b01111
        R16 = 5'b10000
        R17 = 5'b10001
        R18 = 5'b10010
        R19 = 5'b10011
        R20 = 5'b10100
        R21 = 5'b10101
        R22 = 5'b10110
        R23 = 5'b10111
        R24 = 5'b11000
        R25 = 5'b11001
        R26 = 5'b11010
        R27 = 5'b11011
        R28 = 5'b11100
        R29 = 5'b11101
        R30 = 5'b11110
        R31 = 5'b11111
        addu = 6'b000001
        beq = 6'b000010
        lw = 6'b000011
        mult = 6'b000100
        addi = 6'b000101
        j = 6'b000110
        nop = 6'b000111
WARNING:Xst:647 - Input <r32> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <sign_e>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 32-bit register for signal <npc>.
    Found 1-bit register for signal <pc_s>.
    Found 32-bit subtractor for signal <pc_i[31]_ir[15]_sub_10_OUT> created at line 298.
    Found 32-bit 32-to-1 multiplexer for signal <src[4]_r31[31]_wide_mux_6_OUT> created at line 212.
    Found 32-bit 32-to-1 multiplexer for signal <target[4]_r31[31]_wide_mux_7_OUT> created at line 253.
    Found 32-bit comparator equal for signal <src[4]_target[4]_equal_9_o> created at line 298
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 129 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <decode> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit subtractor                                     : 1
# Registers                                            : 5
 1-bit register                                        : 1
 32-bit register                                       : 4
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 8
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit subtractor                                     : 1
# Registers                                            : 129
 Flip-Flops                                            : 129
# Comparators                                          : 1
 32-bit comparator equal                               : 1
# Multiplexers                                         : 8
 32-bit 2-to-1 multiplexer                             : 2
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <sign_e_15> in Unit <decode> is equivalent to the following 16 FFs/Latches, which will be removed : <sign_e_16> <sign_e_17> <sign_e_18> <sign_e_19> <sign_e_20> <sign_e_21> <sign_e_22> <sign_e_23> <sign_e_24> <sign_e_25> <sign_e_26> <sign_e_27> <sign_e_28> <sign_e_29> <sign_e_30> <sign_e_31> 

Optimizing unit <decode> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block decode, actual ratio is 1.
FlipFlop sign_e_15 has been replicated 16 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 129
 Flip-Flops                                            : 129

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : decode.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 882
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 53
#      LUT4                        : 2
#      LUT5                        : 32
#      LUT6                        : 654
#      MUXCY                       : 42
#      MUXF7                       : 64
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 129
#      FDCE                        : 128
#      FDE                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 1239
#      IBUF                        : 1089
#      OBUF                        : 150

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  742  out of  63400     1%  
    Number used as Logic:               742  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    742
   Number with an unused Flip Flop:     742  out of    742   100%  
   Number with an unused LUT:             0  out of    742     0%  
   Number of fully used LUT-FF pairs:     0  out of    742     0%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                        1272
 Number of bonded IOBs:                1240  out of    210   590% (*) 
    IOB Flip Flops/Latches:             129

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 129   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 4.974ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: 1.028ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 164185 / 386
-------------------------------------------------------------------------
Offset:              4.974ns (Levels of Logic = 18)
  Source:            reset (PAD)
  Destination:       npc_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to npc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           184   0.001   0.509  reset_IBUF (reset_IBUF)
     LUT2:I0->O          257   0.097   0.835  Mmux_src21 (src_1_OBUF)
     LUT6:I0->O            1   0.097   0.556  Mmux_src[4]_r31[31]_wide_mux_6_OUT_81 (Mmux_src[4]_r31[31]_wide_mux_6_OUT_81)
     LUT6:I2->O            1   0.097   0.000  Mmux_src[4]_r31[31]_wide_mux_6_OUT_3 (Mmux_src[4]_r31[31]_wide_mux_6_OUT_3)
     MUXF7:I1->O           2   0.279   0.698  Mmux_src[4]_r31[31]_wide_mux_6_OUT_2_f7 (src[4]_r31[31]_wide_mux_6_OUT<0>)
     LUT6:I0->O            1   0.097   0.000  Mcompar_src[4]_target[4]_equal_9_o_lut<0> (Mcompar_src[4]_target[4]_equal_9_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_src[4]_target[4]_equal_9_o_cy<0> (Mcompar_src[4]_target[4]_equal_9_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_src[4]_target[4]_equal_9_o_cy<1> (Mcompar_src[4]_target[4]_equal_9_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_src[4]_target[4]_equal_9_o_cy<2> (Mcompar_src[4]_target[4]_equal_9_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_src[4]_target[4]_equal_9_o_cy<3> (Mcompar_src[4]_target[4]_equal_9_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_src[4]_target[4]_equal_9_o_cy<4> (Mcompar_src[4]_target[4]_equal_9_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_src[4]_target[4]_equal_9_o_cy<5> (Mcompar_src[4]_target[4]_equal_9_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_src[4]_target[4]_equal_9_o_cy<6> (Mcompar_src[4]_target[4]_equal_9_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_src[4]_target[4]_equal_9_o_cy<7> (Mcompar_src[4]_target[4]_equal_9_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_src[4]_target[4]_equal_9_o_cy<8> (Mcompar_src[4]_target[4]_equal_9_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_src[4]_target[4]_equal_9_o_cy<9> (Mcompar_src[4]_target[4]_equal_9_o_cy<9>)
     MUXCY:CI->O          33   0.253   0.790  Mcompar_src[4]_target[4]_equal_9_o_cy<10> (src[4]_target[4]_equal_9_o)
     LUT5:I0->O            1   0.097   0.000  Mmux__n0111321 (_n0111<9>)
     FDCE:D                    0.008          npc_9
    ----------------------------------------
    Total                      4.974ns (1.586ns logic, 3.388ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 129 / 129
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            npc_31 (FF)
  Destination:       npc<31> (PAD)
  Source Clock:      clk rising

  Data Path: npc_31 to npc<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.361   0.279  npc_31 (npc_31)
     OBUF:I->O                 0.000          npc_31_OBUF (npc<31>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 42 / 21
-------------------------------------------------------------------------
Delay:               1.028ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       src<1> (PAD)

  Data Path: reset to src<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           184   0.001   0.509  reset_IBUF (reset_IBUF)
     LUT2:I0->O          257   0.097   0.421  Mmux_src21 (src_1_OBUF)
     OBUF:I->O                 0.000          src_1_OBUF (src<1>)
    ----------------------------------------
    Total                      1.028ns (0.098ns logic, 0.930ns route)
                                       (9.5% logic, 90.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.19 secs
 
--> 

Total memory usage is 4642292 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

