#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Jan 25 18:26:01 2023
# Process ID: 11688
# Current directory: E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25940 E:\Repos\POWERLAB-UTFSM\AX7020_PWM_test\PWM_test_Vivado\PWM_test_Vivado.xpr
# Log file: E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/vivado.log
# Journal file: E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado\vivado.jou
# Running On: ALAN-MAIN-PC, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 12, Host memory: 25712 MB
#-----------------------------------------------------------
start_gui
open_project E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/PWM_test_Vivado.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 500 us
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 500 us
relaunch_sim
run 500 us
save_wave_config {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg}
close_sim
close_sim
export_ip_user_files -of_objects  [get_files E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv] -no_script -reset -force -quiet
remove_files  E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_pwm_clock.sv
add_files -norecurse E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/SystemVerilog_sources/div_clock.sv
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
close_design
launch_simulation
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 500 us
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation -mode post-synthesis -type functional
open_wave_config E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg
source TESTBENCH_pwm_16bits.tcl
run 500 us
relaunch_sim
run 500 us
relaunch_sim
run 500 us
save_wave_config {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg}
close_sim
save_wave_config {E:/Repos/POWERLAB-UTFSM/AX7020_PWM_test/PWM_test_Vivado/TESTBENCH_pwm_16bits_behav.wcfg}
close_sim
