// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vbiriscv_mem_top.h for the primary calling header

#include "Vbiriscv_mem_top__pch.h"
#include "Vbiriscv_mem_top_biriscv_issue.h"

VL_ATTR_COLD void Vbiriscv_mem_top_biriscv_issue___eval_initial__TOP__biriscv_mem_top__u_core__u_issue(Vbiriscv_mem_top_biriscv_issue* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vbiriscv_mem_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+            Vbiriscv_mem_top_biriscv_issue___eval_initial__TOP__biriscv_mem_top__u_core__u_issue\n"); );
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelfRef.enable_dual_issue_w = 1U;
    vlSelfRef.enable_muldiv_w = 1U;
    vlSelfRef.enable_mul_bypass_w = 1U;
    vlSelfRef.opcode0_invalid_o = 0U;
    vlSelfRef.opcode1_invalid_o = 0U;
    vlSelfRef.lsu_opcode_invalid_o = 0U;
    vlSelfRef.mul_opcode_invalid_o = 0U;
    vlSelfRef.u_pipe0_ctrl__DOT__squash_wb_i = 0U;
    vlSelfRef.u_pipe1_ctrl__DOT__issue_csr_i = 0U;
    vlSelfRef.u_pipe1_ctrl__DOT__issue_div_i = 0U;
}

VL_ATTR_COLD void Vbiriscv_mem_top_biriscv_issue___ctor_var_reset(Vbiriscv_mem_top_biriscv_issue* vlSelf) {
    (void)vlSelf;  // Prevent unused variable warning
    Vbiriscv_mem_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+            Vbiriscv_mem_top_biriscv_issue___ctor_var_reset\n"); );
    auto& vlSelfRef = std::ref(*vlSelf).get();
    // Body
    vlSelf->clk_i = VL_RAND_RESET_I(1);
    vlSelf->rst_i = VL_RAND_RESET_I(1);
    vlSelf->fetch0_valid_i = VL_RAND_RESET_I(1);
    vlSelf->fetch0_instr_i = VL_RAND_RESET_I(32);
    vlSelf->fetch0_pc_i = VL_RAND_RESET_I(32);
    vlSelf->fetch0_fault_fetch_i = VL_RAND_RESET_I(1);
    vlSelf->fetch0_fault_page_i = VL_RAND_RESET_I(1);
    vlSelf->fetch0_instr_exec_i = VL_RAND_RESET_I(1);
    vlSelf->fetch0_instr_lsu_i = VL_RAND_RESET_I(1);
    vlSelf->fetch0_instr_branch_i = VL_RAND_RESET_I(1);
    vlSelf->fetch0_instr_mul_i = VL_RAND_RESET_I(1);
    vlSelf->fetch0_instr_div_i = VL_RAND_RESET_I(1);
    vlSelf->fetch0_instr_csr_i = VL_RAND_RESET_I(1);
    vlSelf->fetch0_instr_rd_valid_i = VL_RAND_RESET_I(1);
    vlSelf->fetch0_instr_invalid_i = VL_RAND_RESET_I(1);
    vlSelf->fetch1_valid_i = VL_RAND_RESET_I(1);
    vlSelf->fetch1_instr_i = VL_RAND_RESET_I(32);
    vlSelf->fetch1_pc_i = VL_RAND_RESET_I(32);
    vlSelf->fetch1_fault_fetch_i = VL_RAND_RESET_I(1);
    vlSelf->fetch1_fault_page_i = VL_RAND_RESET_I(1);
    vlSelf->fetch1_instr_exec_i = VL_RAND_RESET_I(1);
    vlSelf->fetch1_instr_lsu_i = VL_RAND_RESET_I(1);
    vlSelf->fetch1_instr_branch_i = VL_RAND_RESET_I(1);
    vlSelf->fetch1_instr_mul_i = VL_RAND_RESET_I(1);
    vlSelf->fetch1_instr_div_i = VL_RAND_RESET_I(1);
    vlSelf->fetch1_instr_csr_i = VL_RAND_RESET_I(1);
    vlSelf->fetch1_instr_rd_valid_i = VL_RAND_RESET_I(1);
    vlSelf->fetch1_instr_invalid_i = VL_RAND_RESET_I(1);
    vlSelf->branch_exec0_request_i = VL_RAND_RESET_I(1);
    vlSelf->branch_exec0_is_taken_i = VL_RAND_RESET_I(1);
    vlSelf->branch_exec0_is_not_taken_i = VL_RAND_RESET_I(1);
    vlSelf->branch_exec0_source_i = VL_RAND_RESET_I(32);
    vlSelf->branch_exec0_is_call_i = VL_RAND_RESET_I(1);
    vlSelf->branch_exec0_is_ret_i = VL_RAND_RESET_I(1);
    vlSelf->branch_exec0_is_jmp_i = VL_RAND_RESET_I(1);
    vlSelf->branch_exec0_pc_i = VL_RAND_RESET_I(32);
    vlSelf->branch_d_exec0_request_i = VL_RAND_RESET_I(1);
    vlSelf->branch_d_exec0_pc_i = VL_RAND_RESET_I(32);
    vlSelf->branch_d_exec0_priv_i = VL_RAND_RESET_I(2);
    vlSelf->branch_exec1_request_i = VL_RAND_RESET_I(1);
    vlSelf->branch_exec1_is_taken_i = VL_RAND_RESET_I(1);
    vlSelf->branch_exec1_is_not_taken_i = VL_RAND_RESET_I(1);
    vlSelf->branch_exec1_source_i = VL_RAND_RESET_I(32);
    vlSelf->branch_exec1_is_call_i = VL_RAND_RESET_I(1);
    vlSelf->branch_exec1_is_ret_i = VL_RAND_RESET_I(1);
    vlSelf->branch_exec1_is_jmp_i = VL_RAND_RESET_I(1);
    vlSelf->branch_exec1_pc_i = VL_RAND_RESET_I(32);
    vlSelf->branch_d_exec1_request_i = VL_RAND_RESET_I(1);
    vlSelf->branch_d_exec1_pc_i = VL_RAND_RESET_I(32);
    vlSelf->branch_d_exec1_priv_i = VL_RAND_RESET_I(2);
    vlSelf->branch_csr_request_i = VL_RAND_RESET_I(1);
    vlSelf->branch_csr_pc_i = VL_RAND_RESET_I(32);
    vlSelf->branch_csr_priv_i = VL_RAND_RESET_I(2);
    vlSelf->writeback_exec0_value_i = VL_RAND_RESET_I(32);
    vlSelf->writeback_exec1_value_i = VL_RAND_RESET_I(32);
    vlSelf->writeback_mem_valid_i = VL_RAND_RESET_I(1);
    vlSelf->writeback_mem_value_i = VL_RAND_RESET_I(32);
    vlSelf->writeback_mem_exception_i = VL_RAND_RESET_I(6);
    vlSelf->writeback_mul_value_i = VL_RAND_RESET_I(32);
    vlSelf->writeback_div_valid_i = VL_RAND_RESET_I(1);
    vlSelf->writeback_div_value_i = VL_RAND_RESET_I(32);
    vlSelf->csr_result_e1_value_i = VL_RAND_RESET_I(32);
    vlSelf->csr_result_e1_write_i = VL_RAND_RESET_I(1);
    vlSelf->csr_result_e1_wdata_i = VL_RAND_RESET_I(32);
    vlSelf->csr_result_e1_exception_i = VL_RAND_RESET_I(6);
    vlSelf->lsu_stall_i = VL_RAND_RESET_I(1);
    vlSelf->take_interrupt_i = VL_RAND_RESET_I(1);
    vlSelf->fetch0_accept_o = VL_RAND_RESET_I(1);
    vlSelf->fetch1_accept_o = VL_RAND_RESET_I(1);
    vlSelf->branch_request_o = VL_RAND_RESET_I(1);
    vlSelf->branch_pc_o = VL_RAND_RESET_I(32);
    vlSelf->branch_priv_o = VL_RAND_RESET_I(2);
    vlSelf->branch_info_request_o = VL_RAND_RESET_I(1);
    vlSelf->branch_info_is_taken_o = VL_RAND_RESET_I(1);
    vlSelf->branch_info_is_not_taken_o = VL_RAND_RESET_I(1);
    vlSelf->branch_info_source_o = VL_RAND_RESET_I(32);
    vlSelf->branch_info_is_call_o = VL_RAND_RESET_I(1);
    vlSelf->branch_info_is_ret_o = VL_RAND_RESET_I(1);
    vlSelf->branch_info_is_jmp_o = VL_RAND_RESET_I(1);
    vlSelf->branch_info_pc_o = VL_RAND_RESET_I(32);
    vlSelf->exec0_opcode_valid_o = VL_RAND_RESET_I(1);
    vlSelf->exec1_opcode_valid_o = VL_RAND_RESET_I(1);
    vlSelf->lsu_opcode_valid_o = VL_RAND_RESET_I(1);
    vlSelf->csr_opcode_valid_o = VL_RAND_RESET_I(1);
    vlSelf->mul_opcode_valid_o = VL_RAND_RESET_I(1);
    vlSelf->div_opcode_valid_o = VL_RAND_RESET_I(1);
    vlSelf->opcode0_opcode_o = VL_RAND_RESET_I(32);
    vlSelf->opcode0_pc_o = VL_RAND_RESET_I(32);
    vlSelf->opcode0_invalid_o = VL_RAND_RESET_I(1);
    vlSelf->opcode0_rd_idx_o = VL_RAND_RESET_I(5);
    vlSelf->opcode0_ra_idx_o = VL_RAND_RESET_I(5);
    vlSelf->opcode0_rb_idx_o = VL_RAND_RESET_I(5);
    vlSelf->opcode0_ra_operand_o = VL_RAND_RESET_I(32);
    vlSelf->opcode0_rb_operand_o = VL_RAND_RESET_I(32);
    vlSelf->opcode1_opcode_o = VL_RAND_RESET_I(32);
    vlSelf->opcode1_pc_o = VL_RAND_RESET_I(32);
    vlSelf->opcode1_invalid_o = VL_RAND_RESET_I(1);
    vlSelf->opcode1_rd_idx_o = VL_RAND_RESET_I(5);
    vlSelf->opcode1_ra_idx_o = VL_RAND_RESET_I(5);
    vlSelf->opcode1_rb_idx_o = VL_RAND_RESET_I(5);
    vlSelf->opcode1_ra_operand_o = VL_RAND_RESET_I(32);
    vlSelf->opcode1_rb_operand_o = VL_RAND_RESET_I(32);
    vlSelf->lsu_opcode_opcode_o = VL_RAND_RESET_I(32);
    vlSelf->lsu_opcode_pc_o = VL_RAND_RESET_I(32);
    vlSelf->lsu_opcode_invalid_o = VL_RAND_RESET_I(1);
    vlSelf->lsu_opcode_rd_idx_o = VL_RAND_RESET_I(5);
    vlSelf->lsu_opcode_ra_idx_o = VL_RAND_RESET_I(5);
    vlSelf->lsu_opcode_rb_idx_o = VL_RAND_RESET_I(5);
    vlSelf->lsu_opcode_ra_operand_o = VL_RAND_RESET_I(32);
    vlSelf->lsu_opcode_rb_operand_o = VL_RAND_RESET_I(32);
    vlSelf->mul_opcode_opcode_o = VL_RAND_RESET_I(32);
    vlSelf->mul_opcode_pc_o = VL_RAND_RESET_I(32);
    vlSelf->mul_opcode_invalid_o = VL_RAND_RESET_I(1);
    vlSelf->mul_opcode_rd_idx_o = VL_RAND_RESET_I(5);
    vlSelf->mul_opcode_ra_idx_o = VL_RAND_RESET_I(5);
    vlSelf->mul_opcode_rb_idx_o = VL_RAND_RESET_I(5);
    vlSelf->mul_opcode_ra_operand_o = VL_RAND_RESET_I(32);
    vlSelf->mul_opcode_rb_operand_o = VL_RAND_RESET_I(32);
    vlSelf->csr_opcode_opcode_o = VL_RAND_RESET_I(32);
    vlSelf->csr_opcode_pc_o = VL_RAND_RESET_I(32);
    vlSelf->csr_opcode_invalid_o = VL_RAND_RESET_I(1);
    vlSelf->csr_opcode_rd_idx_o = VL_RAND_RESET_I(5);
    vlSelf->csr_opcode_ra_idx_o = VL_RAND_RESET_I(5);
    vlSelf->csr_opcode_rb_idx_o = VL_RAND_RESET_I(5);
    vlSelf->csr_opcode_ra_operand_o = VL_RAND_RESET_I(32);
    vlSelf->csr_opcode_rb_operand_o = VL_RAND_RESET_I(32);
    vlSelf->csr_writeback_write_o = VL_RAND_RESET_I(1);
    vlSelf->csr_writeback_waddr_o = VL_RAND_RESET_I(12);
    vlSelf->csr_writeback_wdata_o = VL_RAND_RESET_I(32);
    vlSelf->csr_writeback_exception_o = VL_RAND_RESET_I(6);
    vlSelf->csr_writeback_exception_pc_o = VL_RAND_RESET_I(32);
    vlSelf->csr_writeback_exception_addr_o = VL_RAND_RESET_I(32);
    vlSelf->exec0_hold_o = VL_RAND_RESET_I(1);
    vlSelf->exec1_hold_o = VL_RAND_RESET_I(1);
    vlSelf->mul_hold_o = VL_RAND_RESET_I(1);
    vlSelf->interrupt_inhibit_o = VL_RAND_RESET_I(1);
    vlSelf->enable_dual_issue_w = VL_RAND_RESET_I(1);
    vlSelf->enable_muldiv_w = VL_RAND_RESET_I(1);
    vlSelf->enable_mul_bypass_w = VL_RAND_RESET_I(1);
    vlSelf->stall_w = VL_RAND_RESET_I(1);
    vlSelf->squash_w = VL_RAND_RESET_I(1);
    vlSelf->single_issue_w = VL_RAND_RESET_I(1);
    vlSelf->dual_issue_w = VL_RAND_RESET_I(1);
    vlSelf->pc_x_q = VL_RAND_RESET_I(32);
    vlSelf->priv_x_q = VL_RAND_RESET_I(2);
    vlSelf->mispredicted_r = VL_RAND_RESET_I(1);
    vlSelf->slot0_valid_r = VL_RAND_RESET_I(1);
    vlSelf->slot1_valid_r = VL_RAND_RESET_I(1);
    vlSelf->opcode_a_valid_r = VL_RAND_RESET_I(1);
    vlSelf->opcode_b_valid_r = VL_RAND_RESET_I(1);
    vlSelf->opcode_a_fault_r = VL_RAND_RESET_I(2);
    vlSelf->opcode_b_fault_r = VL_RAND_RESET_I(2);
    vlSelf->opcode_a_r = VL_RAND_RESET_I(32);
    vlSelf->opcode_b_r = VL_RAND_RESET_I(32);
    vlSelf->opcode_a_pc_r = VL_RAND_RESET_I(32);
    vlSelf->opcode_b_pc_r = VL_RAND_RESET_I(32);
    vlSelf->issue_a_ra_idx_w = VL_RAND_RESET_I(5);
    vlSelf->issue_a_rb_idx_w = VL_RAND_RESET_I(5);
    vlSelf->issue_a_rd_idx_w = VL_RAND_RESET_I(5);
    vlSelf->issue_a_sb_alloc_w = VL_RAND_RESET_I(1);
    vlSelf->issue_a_exec_w = VL_RAND_RESET_I(1);
    vlSelf->issue_a_lsu_w = VL_RAND_RESET_I(1);
    vlSelf->issue_a_branch_w = VL_RAND_RESET_I(1);
    vlSelf->issue_a_mul_w = VL_RAND_RESET_I(1);
    vlSelf->issue_a_div_w = VL_RAND_RESET_I(1);
    vlSelf->issue_a_csr_w = VL_RAND_RESET_I(1);
    vlSelf->issue_a_invalid_w = VL_RAND_RESET_I(1);
    vlSelf->issue_b_ra_idx_w = VL_RAND_RESET_I(5);
    vlSelf->issue_b_rb_idx_w = VL_RAND_RESET_I(5);
    vlSelf->issue_b_rd_idx_w = VL_RAND_RESET_I(5);
    vlSelf->issue_b_sb_alloc_w = VL_RAND_RESET_I(1);
    vlSelf->issue_b_exec_w = VL_RAND_RESET_I(1);
    vlSelf->issue_b_lsu_w = VL_RAND_RESET_I(1);
    vlSelf->issue_b_branch_w = VL_RAND_RESET_I(1);
    vlSelf->issue_b_mul_w = VL_RAND_RESET_I(1);
    vlSelf->issue_b_div_w = VL_RAND_RESET_I(1);
    vlSelf->issue_b_csr_w = VL_RAND_RESET_I(1);
    vlSelf->issue_b_invalid_w = VL_RAND_RESET_I(1);
    vlSelf->pipe0_squash_e1_e2_w = VL_RAND_RESET_I(1);
    vlSelf->pipe1_squash_e1_e2_w = VL_RAND_RESET_I(1);
    vlSelf->opcode_a_issue_r = VL_RAND_RESET_I(1);
    vlSelf->opcode_a_accept_r = VL_RAND_RESET_I(1);
    vlSelf->pipe0_stall_raw_w = VL_RAND_RESET_I(1);
    vlSelf->pipe0_load_e1_w = VL_RAND_RESET_I(1);
    vlSelf->pipe0_store_e1_w = VL_RAND_RESET_I(1);
    vlSelf->pipe0_mul_e1_w = VL_RAND_RESET_I(1);
    vlSelf->pipe0_branch_e1_w = VL_RAND_RESET_I(1);
    vlSelf->pipe0_rd_e1_w = VL_RAND_RESET_I(5);
    vlSelf->pipe0_pc_e1_w = VL_RAND_RESET_I(32);
    vlSelf->pipe0_opcode_e1_w = VL_RAND_RESET_I(32);
    vlSelf->pipe0_operand_ra_e1_w = VL_RAND_RESET_I(32);
    vlSelf->pipe0_operand_rb_e1_w = VL_RAND_RESET_I(32);
    vlSelf->pipe0_load_e2_w = VL_RAND_RESET_I(1);
    vlSelf->pipe0_mul_e2_w = VL_RAND_RESET_I(1);
    vlSelf->pipe0_rd_e2_w = VL_RAND_RESET_I(5);
    vlSelf->pipe0_result_e2_w = VL_RAND_RESET_I(32);
    vlSelf->pipe0_valid_wb_w = VL_RAND_RESET_I(1);
    vlSelf->pipe0_csr_wb_w = VL_RAND_RESET_I(1);
    vlSelf->pipe0_rd_wb_w = VL_RAND_RESET_I(5);
    vlSelf->pipe0_result_wb_w = VL_RAND_RESET_I(32);
    vlSelf->pipe0_pc_wb_w = VL_RAND_RESET_I(32);
    vlSelf->pipe0_opc_wb_w = VL_RAND_RESET_I(32);
    vlSelf->pipe0_ra_val_wb_w = VL_RAND_RESET_I(32);
    vlSelf->pipe0_rb_val_wb_w = VL_RAND_RESET_I(32);
    vlSelf->pipe0_exception_wb_w = VL_RAND_RESET_I(6);
    vlSelf->issue_a_fault_w = VL_RAND_RESET_I(6);
    vlSelf->opcode_b_issue_r = VL_RAND_RESET_I(1);
    vlSelf->opcode_b_accept_r = VL_RAND_RESET_I(1);
    vlSelf->pipe1_stall_raw_w = VL_RAND_RESET_I(1);
    vlSelf->pipe1_load_e1_w = VL_RAND_RESET_I(1);
    vlSelf->pipe1_store_e1_w = VL_RAND_RESET_I(1);
    vlSelf->pipe1_mul_e1_w = VL_RAND_RESET_I(1);
    vlSelf->pipe1_branch_e1_w = VL_RAND_RESET_I(1);
    vlSelf->pipe1_rd_e1_w = VL_RAND_RESET_I(5);
    vlSelf->pipe1_pc_e1_w = VL_RAND_RESET_I(32);
    vlSelf->pipe1_opcode_e1_w = VL_RAND_RESET_I(32);
    vlSelf->pipe1_operand_ra_e1_w = VL_RAND_RESET_I(32);
    vlSelf->pipe1_operand_rb_e1_w = VL_RAND_RESET_I(32);
    vlSelf->pipe1_load_e2_w = VL_RAND_RESET_I(1);
    vlSelf->pipe1_mul_e2_w = VL_RAND_RESET_I(1);
    vlSelf->pipe1_rd_e2_w = VL_RAND_RESET_I(5);
    vlSelf->pipe1_result_e2_w = VL_RAND_RESET_I(32);
    vlSelf->pipe1_valid_wb_w = VL_RAND_RESET_I(1);
    vlSelf->pipe1_rd_wb_w = VL_RAND_RESET_I(5);
    vlSelf->pipe1_result_wb_w = VL_RAND_RESET_I(32);
    vlSelf->pipe1_pc_wb_w = VL_RAND_RESET_I(32);
    vlSelf->pipe1_opc_wb_w = VL_RAND_RESET_I(32);
    vlSelf->pipe1_ra_val_wb_w = VL_RAND_RESET_I(32);
    vlSelf->pipe1_rb_val_wb_w = VL_RAND_RESET_I(32);
    vlSelf->pipe1_exception_wb_w = VL_RAND_RESET_I(6);
    vlSelf->issue_b_fault_w = VL_RAND_RESET_I(6);
    vlSelf->div_pending_q = VL_RAND_RESET_I(1);
    vlSelf->csr_pending_q = VL_RAND_RESET_I(1);
    vlSelf->scoreboard_r = VL_RAND_RESET_I(32);
    vlSelf->pipe1_mux_lsu_r = VL_RAND_RESET_I(1);
    vlSelf->pipe1_mux_mul_r = VL_RAND_RESET_I(1);
    vlSelf->pipe1_ok_w = VL_RAND_RESET_I(1);
    vlSelf->dual_issue_ok_w = VL_RAND_RESET_I(1);
    vlSelf->issue_a_ra_value_w = VL_RAND_RESET_I(32);
    vlSelf->issue_a_rb_value_w = VL_RAND_RESET_I(32);
    vlSelf->issue_b_ra_value_w = VL_RAND_RESET_I(32);
    vlSelf->issue_b_rb_value_w = VL_RAND_RESET_I(32);
    vlSelf->issue_a_ra_value_r = VL_RAND_RESET_I(32);
    vlSelf->issue_a_rb_value_r = VL_RAND_RESET_I(32);
    vlSelf->issue_b_ra_value_r = VL_RAND_RESET_I(32);
    vlSelf->issue_b_rb_value_r = VL_RAND_RESET_I(32);
    vlSelf->v_pipe0_rs1_w = VL_RAND_RESET_I(5);
    vlSelf->v_pipe0_rs2_w = VL_RAND_RESET_I(5);
    vlSelf->v_pipe1_rs1_w = VL_RAND_RESET_I(5);
    vlSelf->v_pipe1_rs2_w = VL_RAND_RESET_I(5);
    vlSelf->u_pipe0_ctrl__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__issue_valid_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__issue_accept_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__issue_stall_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__issue_lsu_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__issue_csr_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__issue_div_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__issue_mul_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__issue_branch_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__issue_rd_valid_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__issue_rd_i = VL_RAND_RESET_I(5);
    vlSelf->u_pipe0_ctrl__DOT__issue_exception_i = VL_RAND_RESET_I(6);
    vlSelf->u_pipe0_ctrl__DOT__take_interrupt_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__issue_branch_taken_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__issue_branch_target_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__issue_pc_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__issue_opcode_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__issue_operand_ra_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__issue_operand_rb_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__alu_result_e1_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__csr_result_value_e1_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__csr_result_write_e1_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__csr_result_wdata_e1_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__csr_result_exception_e1_i = VL_RAND_RESET_I(6);
    vlSelf->u_pipe0_ctrl__DOT__load_e1_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__store_e1_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__mul_e1_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__branch_e1_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__rd_e1_o = VL_RAND_RESET_I(5);
    vlSelf->u_pipe0_ctrl__DOT__pc_e1_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__opcode_e1_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__operand_ra_e1_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__operand_rb_e1_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__mem_complete_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__mem_result_e2_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__mem_exception_e2_i = VL_RAND_RESET_I(6);
    vlSelf->u_pipe0_ctrl__DOT__mul_result_e2_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__load_e2_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__mul_e2_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__rd_e2_o = VL_RAND_RESET_I(5);
    vlSelf->u_pipe0_ctrl__DOT__result_e2_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__div_complete_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__div_result_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__valid_wb_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__csr_wb_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__rd_wb_o = VL_RAND_RESET_I(5);
    vlSelf->u_pipe0_ctrl__DOT__result_wb_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__pc_wb_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__opcode_wb_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__operand_ra_wb_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__operand_rb_wb_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__exception_wb_o = VL_RAND_RESET_I(6);
    vlSelf->u_pipe0_ctrl__DOT__csr_write_wb_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__csr_waddr_wb_o = VL_RAND_RESET_I(12);
    vlSelf->u_pipe0_ctrl__DOT__csr_wdata_wb_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__stall_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__squash_e1_e2_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__squash_e1_e2_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__squash_wb_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__squash_e1_e2_w = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__branch_misaligned_w = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__valid_e1_q = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__ctrl_e1_q = VL_RAND_RESET_I(10);
    vlSelf->u_pipe0_ctrl__DOT__pc_e1_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__npc_e1_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__opcode_e1_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__operand_ra_e1_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__operand_rb_e1_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__exception_e1_q = VL_RAND_RESET_I(6);
    vlSelf->u_pipe0_ctrl__DOT__alu_e1_w = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__csr_e1_w = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__div_e1_w = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__valid_e2_q = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__ctrl_e2_q = VL_RAND_RESET_I(10);
    vlSelf->u_pipe0_ctrl__DOT__csr_wr_e2_q = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__csr_wdata_e2_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__result_e2_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__pc_e2_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__npc_e2_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__opcode_e2_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__operand_ra_e2_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__operand_rb_e2_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__exception_e2_q = VL_RAND_RESET_I(6);
    vlSelf->u_pipe0_ctrl__DOT__result_e2_r = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__valid_e2_w = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__load_store_e2_w = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__exception_e2_r = VL_RAND_RESET_I(6);
    vlSelf->u_pipe0_ctrl__DOT__squash_e1_e2_q = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__valid_wb_q = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__ctrl_wb_q = VL_RAND_RESET_I(10);
    vlSelf->u_pipe0_ctrl__DOT__csr_wr_wb_q = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__csr_wdata_wb_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__result_wb_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__pc_wb_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__npc_wb_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__opcode_wb_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__operand_ra_wb_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__operand_rb_wb_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__exception_wb_q = VL_RAND_RESET_I(6);
    vlSelf->u_pipe0_ctrl__DOT__complete_wb_w = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__u_trace_d__DOT__valid_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__u_trace_d__DOT__pc_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__u_trace_d__DOT__opcode_i = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_ctrl__DOT__u_trace_d__DOT__dbg_inst_str);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_ctrl__DOT__u_trace_d__DOT__dbg_inst_ra);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_ctrl__DOT__u_trace_d__DOT__dbg_inst_rb);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_ctrl__DOT__u_trace_d__DOT__dbg_inst_rd);
    vlSelf->u_pipe0_ctrl__DOT__u_trace_d__DOT__dbg_inst_imm = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__u_trace_d__DOT__dbg_inst_pc = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__u_trace_d__DOT__ra_idx_w = VL_RAND_RESET_I(5);
    vlSelf->u_pipe0_ctrl__DOT__u_trace_d__DOT__rb_idx_w = VL_RAND_RESET_I(5);
    vlSelf->u_pipe0_ctrl__DOT__u_trace_d__DOT__rd_idx_w = VL_RAND_RESET_I(5);
    vlSelf->u_pipe0_ctrl__DOT__u_trace_wb__DOT__valid_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_ctrl__DOT__u_trace_wb__DOT__pc_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__u_trace_wb__DOT__opcode_i = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_ctrl__DOT__u_trace_wb__DOT__dbg_inst_str);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_ctrl__DOT__u_trace_wb__DOT__dbg_inst_ra);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_ctrl__DOT__u_trace_wb__DOT__dbg_inst_rb);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_ctrl__DOT__u_trace_wb__DOT__dbg_inst_rd);
    vlSelf->u_pipe0_ctrl__DOT__u_trace_wb__DOT__dbg_inst_imm = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__u_trace_wb__DOT__dbg_inst_pc = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_ctrl__DOT__u_trace_wb__DOT__ra_idx_w = VL_RAND_RESET_I(5);
    vlSelf->u_pipe0_ctrl__DOT__u_trace_wb__DOT__rb_idx_w = VL_RAND_RESET_I(5);
    vlSelf->u_pipe0_ctrl__DOT__u_trace_wb__DOT__rd_idx_w = VL_RAND_RESET_I(5);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_ctrl__DOT__u_trace_wb__DOT____VdfgExtracted_h80d7e585__0);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_ctrl__DOT__u_trace_wb__DOT____VdfgExtracted_hef8b1dcb__0);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_ctrl__DOT__u_trace_wb__DOT____VdfgExtracted_h5dd7f615__0);
    vlSelf->u_pipe1_ctrl__DOT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__issue_valid_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__issue_accept_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__issue_stall_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__issue_lsu_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__issue_csr_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__issue_div_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__issue_mul_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__issue_branch_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__issue_rd_valid_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__issue_rd_i = VL_RAND_RESET_I(5);
    vlSelf->u_pipe1_ctrl__DOT__issue_exception_i = VL_RAND_RESET_I(6);
    vlSelf->u_pipe1_ctrl__DOT__take_interrupt_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__issue_branch_taken_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__issue_branch_target_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__issue_pc_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__issue_opcode_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__issue_operand_ra_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__issue_operand_rb_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__alu_result_e1_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__csr_result_value_e1_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__csr_result_write_e1_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__csr_result_wdata_e1_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__csr_result_exception_e1_i = VL_RAND_RESET_I(6);
    vlSelf->u_pipe1_ctrl__DOT__load_e1_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__store_e1_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__mul_e1_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__branch_e1_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__rd_e1_o = VL_RAND_RESET_I(5);
    vlSelf->u_pipe1_ctrl__DOT__pc_e1_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__opcode_e1_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__operand_ra_e1_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__operand_rb_e1_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__mem_complete_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__mem_result_e2_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__mem_exception_e2_i = VL_RAND_RESET_I(6);
    vlSelf->u_pipe1_ctrl__DOT__mul_result_e2_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__load_e2_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__mul_e2_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__rd_e2_o = VL_RAND_RESET_I(5);
    vlSelf->u_pipe1_ctrl__DOT__result_e2_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__div_complete_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__div_result_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__valid_wb_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__csr_wb_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__rd_wb_o = VL_RAND_RESET_I(5);
    vlSelf->u_pipe1_ctrl__DOT__result_wb_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__pc_wb_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__opcode_wb_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__operand_ra_wb_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__operand_rb_wb_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__exception_wb_o = VL_RAND_RESET_I(6);
    vlSelf->u_pipe1_ctrl__DOT__csr_write_wb_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__csr_waddr_wb_o = VL_RAND_RESET_I(12);
    vlSelf->u_pipe1_ctrl__DOT__csr_wdata_wb_o = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__stall_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__squash_e1_e2_o = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__squash_e1_e2_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__squash_wb_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__squash_e1_e2_w = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__branch_misaligned_w = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__valid_e1_q = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__ctrl_e1_q = VL_RAND_RESET_I(10);
    vlSelf->u_pipe1_ctrl__DOT__pc_e1_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__npc_e1_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__opcode_e1_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__operand_ra_e1_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__operand_rb_e1_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__exception_e1_q = VL_RAND_RESET_I(6);
    vlSelf->u_pipe1_ctrl__DOT__alu_e1_w = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__csr_e1_w = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__div_e1_w = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__valid_e2_q = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__ctrl_e2_q = VL_RAND_RESET_I(10);
    vlSelf->u_pipe1_ctrl__DOT__csr_wr_e2_q = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__csr_wdata_e2_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__result_e2_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__pc_e2_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__npc_e2_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__opcode_e2_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__operand_ra_e2_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__operand_rb_e2_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__exception_e2_q = VL_RAND_RESET_I(6);
    vlSelf->u_pipe1_ctrl__DOT__result_e2_r = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__valid_e2_w = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__load_store_e2_w = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__exception_e2_r = VL_RAND_RESET_I(6);
    vlSelf->u_pipe1_ctrl__DOT__squash_e1_e2_q = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__valid_wb_q = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__ctrl_wb_q = VL_RAND_RESET_I(10);
    vlSelf->u_pipe1_ctrl__DOT__csr_wr_wb_q = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__csr_wdata_wb_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__result_wb_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__pc_wb_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__npc_wb_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__opcode_wb_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__operand_ra_wb_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__operand_rb_wb_q = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__exception_wb_q = VL_RAND_RESET_I(6);
    vlSelf->u_pipe1_ctrl__DOT__complete_wb_w = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__u_trace_d__DOT__valid_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__u_trace_d__DOT__pc_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__u_trace_d__DOT__opcode_i = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(80, vlSelf->u_pipe1_ctrl__DOT__u_trace_d__DOT__dbg_inst_str);
    VL_RAND_RESET_W(80, vlSelf->u_pipe1_ctrl__DOT__u_trace_d__DOT__dbg_inst_ra);
    VL_RAND_RESET_W(80, vlSelf->u_pipe1_ctrl__DOT__u_trace_d__DOT__dbg_inst_rb);
    VL_RAND_RESET_W(80, vlSelf->u_pipe1_ctrl__DOT__u_trace_d__DOT__dbg_inst_rd);
    vlSelf->u_pipe1_ctrl__DOT__u_trace_d__DOT__dbg_inst_imm = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__u_trace_d__DOT__dbg_inst_pc = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__u_trace_d__DOT__ra_idx_w = VL_RAND_RESET_I(5);
    vlSelf->u_pipe1_ctrl__DOT__u_trace_d__DOT__rb_idx_w = VL_RAND_RESET_I(5);
    vlSelf->u_pipe1_ctrl__DOT__u_trace_d__DOT__rd_idx_w = VL_RAND_RESET_I(5);
    vlSelf->u_pipe1_ctrl__DOT__u_trace_wb__DOT__valid_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe1_ctrl__DOT__u_trace_wb__DOT__pc_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__u_trace_wb__DOT__opcode_i = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(80, vlSelf->u_pipe1_ctrl__DOT__u_trace_wb__DOT__dbg_inst_str);
    VL_RAND_RESET_W(80, vlSelf->u_pipe1_ctrl__DOT__u_trace_wb__DOT__dbg_inst_ra);
    VL_RAND_RESET_W(80, vlSelf->u_pipe1_ctrl__DOT__u_trace_wb__DOT__dbg_inst_rb);
    VL_RAND_RESET_W(80, vlSelf->u_pipe1_ctrl__DOT__u_trace_wb__DOT__dbg_inst_rd);
    vlSelf->u_pipe1_ctrl__DOT__u_trace_wb__DOT__dbg_inst_imm = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__u_trace_wb__DOT__dbg_inst_pc = VL_RAND_RESET_I(32);
    vlSelf->u_pipe1_ctrl__DOT__u_trace_wb__DOT__ra_idx_w = VL_RAND_RESET_I(5);
    vlSelf->u_pipe1_ctrl__DOT__u_trace_wb__DOT__rb_idx_w = VL_RAND_RESET_I(5);
    vlSelf->u_pipe1_ctrl__DOT__u_trace_wb__DOT__rd_idx_w = VL_RAND_RESET_I(5);
    VL_RAND_RESET_W(80, vlSelf->u_pipe1_ctrl__DOT__u_trace_wb__DOT____VdfgExtracted_h80d7e585__0);
    VL_RAND_RESET_W(80, vlSelf->u_pipe1_ctrl__DOT__u_trace_wb__DOT____VdfgExtracted_hef8b1dcb__0);
    VL_RAND_RESET_W(80, vlSelf->u_pipe1_ctrl__DOT__u_trace_wb__DOT____VdfgExtracted_h5dd7f615__0);
    vlSelf->u_pipe0_dec0_verif__DOT__valid_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_dec0_verif__DOT__pc_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_dec0_verif__DOT__opcode_i = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_dec0_verif__DOT__dbg_inst_str);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_dec0_verif__DOT__dbg_inst_ra);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_dec0_verif__DOT__dbg_inst_rb);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_dec0_verif__DOT__dbg_inst_rd);
    vlSelf->u_pipe0_dec0_verif__DOT__dbg_inst_imm = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_dec0_verif__DOT__dbg_inst_pc = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_dec0_verif__DOT__ra_idx_w = VL_RAND_RESET_I(5);
    vlSelf->u_pipe0_dec0_verif__DOT__rb_idx_w = VL_RAND_RESET_I(5);
    vlSelf->u_pipe0_dec0_verif__DOT__rd_idx_w = VL_RAND_RESET_I(5);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_dec0_verif__DOT____VdfgExtracted_h80d7e585__0);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_dec0_verif__DOT____VdfgExtracted_hef8b1dcb__0);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_dec0_verif__DOT____VdfgExtracted_h5dd7f615__0);
    vlSelf->u_pipe0_dec1_verif__DOT__valid_i = VL_RAND_RESET_I(1);
    vlSelf->u_pipe0_dec1_verif__DOT__pc_i = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_dec1_verif__DOT__opcode_i = VL_RAND_RESET_I(32);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_dec1_verif__DOT__dbg_inst_str);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_dec1_verif__DOT__dbg_inst_ra);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_dec1_verif__DOT__dbg_inst_rb);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_dec1_verif__DOT__dbg_inst_rd);
    vlSelf->u_pipe0_dec1_verif__DOT__dbg_inst_imm = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_dec1_verif__DOT__dbg_inst_pc = VL_RAND_RESET_I(32);
    vlSelf->u_pipe0_dec1_verif__DOT__ra_idx_w = VL_RAND_RESET_I(5);
    vlSelf->u_pipe0_dec1_verif__DOT__rb_idx_w = VL_RAND_RESET_I(5);
    vlSelf->u_pipe0_dec1_verif__DOT__rd_idx_w = VL_RAND_RESET_I(5);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_dec1_verif__DOT____VdfgExtracted_h80d7e585__0);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_dec1_verif__DOT____VdfgExtracted_hef8b1dcb__0);
    VL_RAND_RESET_W(80, vlSelf->u_pipe0_dec1_verif__DOT____VdfgExtracted_h5dd7f615__0);
}
