// Seed: 2721102214
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  tri0 id_9;
  assign module_1.id_18 = 0;
  reg id_10, id_11;
  wire id_12;
  if (1) reg id_13;
  always @(negedge 1) begin : LABEL_0
    id_7 = id_13;
  end
  wire id_14;
  wire id_15;
  initial begin : LABEL_0
    if (id_9 == id_4) begin : LABEL_0
      disable id_16;
      id_17(1);
      id_11 <= id_4 == 1;
    end
  end
  wire id_18;
  always @(*)
    if (id_13) disable id_19;
    else id_7 <= 1;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wire id_4,
    input tri0 id_5
    , id_17,
    output wor id_6
    , id_18,
    input wire id_7,
    output supply0 id_8,
    input tri0 id_9,
    input wire id_10,
    output tri id_11,
    input wire id_12,
    input tri id_13,
    input supply0 id_14,
    input tri0 id_15
);
  reg  id_19;
  wire id_20;
  tri0 id_21 = 1 == 1;
  assign id_0  = 1 & id_10;
  assign id_11 = 1'b0;
  assign id_8  = 1;
  tri id_22 = id_2, id_23;
  module_0 modCall_1 (
      id_21,
      id_20,
      id_21,
      id_21,
      id_20,
      id_17,
      id_18,
      id_21
  );
  always @(posedge 1) begin : LABEL_0
    id_17 <= id_19;
  end
endmodule
