Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Sun May 03 16:57:27 2015
| Host         : XCOJAMESM22 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file xilinx_pcie_2_1_ep_7x_control_sets_placed.rpt
| Design       : xilinx_pcie_2_1_ep_7x
| Device       : xc7vx485t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    77 |
| Minimum Number of register sites lost to control set restrictions |   235 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             129 |           63 |
| No           | No                    | Yes                    |              11 |            4 |
| No           | Yes                   | No                     |            2945 |          896 |
| Yes          | No                    | No                     |              55 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             977 |          317 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                             Clock Signal                                             |                                                                                      Enable Signal                                                                                      |                                                              Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1                                    |                                                                                                                                                                                         |                                                                                                                                           |                1 |              2 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    |                                                                                                                                                                                         | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out_i_1_n_0                                                        |                1 |              2 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[21]_i_1_n_0                                               |                                                                                                                                           |                1 |              2 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           |                                                                                                                                                                                         | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/reset_n_reg1_i_1_n_0                                  |                1 |              2 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[21]_i_1_n_0                                               | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tuser[13]_i_1_n_0 |                1 |              3 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.req_be_reg[3]_0[0]                                                                                                                           | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |                1 |              4 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.wr_be_reg[3][0]                                                                                                                              | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |                1 |              4 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1                                    | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index[4]_i_1__0_n_0                                                | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                1 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1                                    | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/index[4]_i_1__1_n_0                                                | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                1 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[33]_i_1_n_0                                                                                                                  |                                                                                                                                           |                4 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1                                    | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/index[4]_i_1__5_n_0                                                | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1                                    | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/index[4]_i_1__2_n_0                                                | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1                                    | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/index[4]_i_1__3_n_0                                                | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1                                    | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index[4]_i_1__6_n_0                                                | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1_n_0                                     | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                1 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1                                    | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/index[4]_i_1__4_n_0                                                | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__2_n_0                                  | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                2 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__3_n_0                                  | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                2 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__4_n_0                                  | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                2 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__5_n_0                                  | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                2 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__0_n_0                                  | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                1 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__1_n_0                                  | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                1 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det[4]_i_1__6_n_0                                  | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |                3 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1                                    | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/index[4]_i_1_n_0                                                   | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              5 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                                              |                                                                                                                                           |                2 |              6 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                                           |                                                                                                                                           |                2 |              6 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0                                           |                                                                                                                                           |                1 |              6 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                                           |                                                                                                                                           |                2 |              6 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__5_n_0                                           |                                                                                                                                           |                2 |              6 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                                           |                                                                                                                                           |                2 |              6 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__6_n_0                                           |                                                                                                                                           |                1 |              6 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1                                    | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1_n_0    | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              6 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1                                    | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode[5]_i_1__0_n_0 | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |                2 |              6 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__4_n_0                                           |                                                                                                                                           |                1 |              6 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[33]_i_1_n_0                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[70]_i_1_n_0                                                                    |                3 |              7 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           |                                                                                                                                                                                         | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pl_ltssm_state_q[5]_i_1_n_0                                          |                2 |              7 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[33]_i_1_n_0                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[119]_i_1_n_0                                                                   |                4 |              8 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[33]_i_1_n_0                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[103]_i_1_n_0                                                                   |                3 |              8 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[33]_i_1_n_0                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[111]_i_1_n_0                                                                   |                2 |              8 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[33]_i_1_n_0                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[127]_i_1_n_0                                                                   |                3 |              9 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.req_addr[12]_i_1_n_0                                                                                                                       | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |                8 |             11 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.wr_addr[10]_i_1_n_0                                                                                                                        | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |                4 |             11 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/pcie_7x_i/E[0]                                                                                                   | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/cfg_bus_number_d[7]_i_1_n_0                                        |                3 |             16 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | vc707_pcie_x8_gen2_support_i/pio_rx_sm_128.tlp_type_reg[0][0]                                                                                                                           | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |                8 |             18 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff[18]_i_1__2_n_0                                          | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                     |                8 |             19 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff[18]_i_1__5_n_0                                          | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                     |                7 |             19 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff[18]_i_1_n_0                                             | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                     |               10 |             19 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[18]_i_1__1_n_0                                          | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                     |                6 |             19 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff[18]_i_1__0_n_0                                          | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                     |                7 |             19 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff[18]_i_1__3_n_0                                          | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                     |                7 |             19 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff[18]_i_1__4_n_0                                          | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                     |                9 |             19 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff[18]_i_1__6_n_0                                          | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                     |                6 |             19 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                                        | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__5_n_0   |                6 |             22 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                                        | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__1_n_0   |                6 |             22 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                                        | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__0_n_0   |                6 |             22 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                                        | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1_n_0      |                6 |             22 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                                        | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__2_n_0   |                6 |             22 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                                        | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__6_n_0   |                6 |             22 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                                        | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__3_n_0   |                6 |             22 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                                        | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__4_n_0   |                6 |             22 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    |                                                                                                                                                                                         | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |                9 |             24 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | vc707_pcie_x8_gen2_support_i/E[0]                                                                                                                                                       | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |               11 |             31 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | app/PIO/PIO_EP_inst/EP_RX_inst/pio_rx_sm_128.wr_en_i_1_n_0                                                                                                                              | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |               12 |             32 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | app/PIO/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state_reg_n_0_[2]                                                                                                                     | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |               10 |             32 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | app/PIO/PIO_EP_inst/EP_MEM_inst/FSM_onehot_wr_mem_state_reg_n_0_[3]                                                                                                                     | app/PIO/PIO_EP_inst/EP_RX_inst/SR[0]                                                                                                      |                5 |             32 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    |                                                                                                                                                                                         |                                                                                                                                           |               18 |             50 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[33]_i_1_n_0                                                                                                                  | app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_128.s_axis_tx_tdata[95]_i_1_n_0                                                                    |               14 |             59 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           |                                                                                                                                                                                         |                                                                                                                                           |               28 |             61 |
|  vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk |                                                                                                                                                                                         |                                                                                                                                           |               32 |             72 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata[127]_i_1_n_0                                              | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out                                                                |               46 |            129 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/E[0]                                                                      | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out                                                                |               38 |            135 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           |                                                                                                                                                                                         | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2             |               44 |            144 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_3                                    |                                                                                                                                                                                         | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/user_reset_out                                                                |               38 |            145 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           |                                                                                                                                                                                         | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cfg_wait_cnt_reg[5]_0         |               56 |            177 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           |                                                                                                                                                                                         | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/phy_rdy_n_int                                                        |              146 |            605 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/pclk_sel_reg1_reg[7]_1                                    |                                                                                                                                                                                         | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                 |              239 |            722 |
|  vc707_pcie_x8_gen2_support_i/pipe_clock_i/gen3_reg2_reg_0                                           |                                                                                                                                                                                         | vc707_pcie_x8_gen2_support_i/vc707_pcie_x8_gen2_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset                     |              364 |           1128 |
+------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


