<stg><name>conv2d_fix16.228</name>


<trans_list>

<trans id="246" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="6" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="7" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="17" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="19" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)

]]></Node>
<StgValue><ssdm name="output_depth_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %input_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_depth)

]]></Node>
<StgValue><ssdm name="input_depth_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="16">
<![CDATA[
:6  %tmp_s = zext i16 %output_height_read to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="16">
<![CDATA[
:7  %tmp_105 = zext i16 %output_width_read to i32

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="16">
<![CDATA[
:8  %tmp_106 = zext i16 %input_height_read to i32

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="16">
<![CDATA[
:9  %tmp_107 = zext i16 %input_width_read to i32

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="16">
<![CDATA[
:10  %tmp_108 = zext i16 %input_depth_read to i32

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit:0  %out_d = phi i16 [ 0, %0 ], [ %out_d_3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul1 = phi i32 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:2  %phi_mul4 = phi i32 [ 0, %0 ], [ %next_mul5, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul4"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:3  %next_mul5 = add i32 %phi_mul4, %tmp_108

]]></Node>
<StgValue><ssdm name="next_mul5"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:4  %next_mul2 = add i32 %phi_mul1, %tmp_s

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:5  %exitcond5 = icmp eq i16 %out_d, %output_depth_read

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:6  %out_d_3 = add i16 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_3"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %exitcond5, label %3, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="16">
<![CDATA[
.preheader7.preheader:0  %tmp_110 = zext i16 %out_d to i64

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader7.preheader:1  %Conv2D_3_b_addr = getelementptr [16 x i12]* @Conv2D_3_b, i64 0, i64 %tmp_110

]]></Node>
<StgValue><ssdm name="Conv2D_3_b_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="4">
<![CDATA[
.preheader7.preheader:2  %Conv2D_3_b_load = load i12* %Conv2D_3_b_addr, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_b_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="4">
<![CDATA[
.preheader7.preheader:2  %Conv2D_3_b_load = load i12* %Conv2D_3_b_addr, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_b_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="12">
<![CDATA[
.preheader7.preheader:3  %Conv2D_3_b_load_cast = sext i12 %Conv2D_3_b_load to i16

]]></Node>
<StgValue><ssdm name="Conv2D_3_b_load_cast"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="12">
<![CDATA[
.preheader7.preheader:4  %tmp_35 = sext i12 %Conv2D_3_b_load to i15

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:5  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader7:0  %out_h = phi i16 [ 0, %.preheader7.preheader ], [ %out_h_3, %.preheader7.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader7:1  %exitcond4 = icmp eq i16 %out_h, %output_height_read

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader7:2  %out_h_3 = add i16 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_3"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:3  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="16">
<![CDATA[
.preheader6.preheader:0  %tmp_111 = zext i16 %out_h to i32

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:1  %tmp = add i32 %phi_mul1, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:2  %tmp3 = mul i32 %tmp, %tmp_105

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:3  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader6:0  %out_w = phi i16 [ %out_w_3, %._crit_edge ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader6:1  %exitcond3 = icmp eq i16 %out_w, %output_width_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader6:2  %out_w_3 = add i16 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_3"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:3  br i1 %exitcond3, label %.preheader7.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="16">
<![CDATA[
:0  %tmp_112 = zext i16 %out_w to i32

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="17" op_0_bw="16">
<![CDATA[
:1  %tmp_114_cast = zext i16 %out_w to i17

]]></Node>
<StgValue><ssdm name="tmp_114_cast"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_113 = add i32 %tmp3, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_114 = sext i32 %tmp_113 to i64

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr11 = getelementptr [3136 x i16]* %output_r, i64 0, i64 %tmp_114

]]></Node>
<StgValue><ssdm name="output_addr11"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:5  store i16 0, i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %tmp_127_0_1 = add i17 %tmp_114_cast, 1

]]></Node>
<StgValue><ssdm name="tmp_127_0_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="17">
<![CDATA[
:7  %tmp_127_0_1_cast = zext i17 %tmp_127_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_127_0_1_cast"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:8  %tmp_127_0_2 = add i17 %tmp_114_cast, 2

]]></Node>
<StgValue><ssdm name="tmp_127_0_2"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="17">
<![CDATA[
:9  %tmp_127_0_2_cast = zext i17 %tmp_127_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_127_0_2_cast"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.loopexit:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %in_d = phi i16 [ 0, %1 ], [ %in_d_1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="in_d"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i32 [ 0, %1 ], [ %next_mul, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %exitcond2 = icmp eq i16 %in_d, %input_depth_read

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %in_d_1 = add i16 %in_d, 1

]]></Node>
<StgValue><ssdm name="in_d_1"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %._crit_edge, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="16">
<![CDATA[
.preheader.preheader:0  %tmp_116 = zext i16 %in_d to i32

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %next_mul = add i32 %phi_mul, %tmp_106

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp_117 = add i32 %phi_mul4, %tmp_116

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:5  %tmp4 = add i32 %phi_mul, %tmp_111

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="12">
<![CDATA[
._crit_edge:0  %output_load = load i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:6  %tmp5 = mul i32 %tmp4, %tmp_107

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:46  %tmp4_1 = add i32 1, %tmp4

]]></Node>
<StgValue><ssdm name="tmp4_1"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:87  %tmp4_2 = add i32 2, %tmp4

]]></Node>
<StgValue><ssdm name="tmp4_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp_44 = shl i32 %tmp_117, 3

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:4  %tmp_118 = add i32 %tmp_44, %tmp_117

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:7  %tmp_119 = add i32 %tmp5, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:8  %tmp_120 = sext i32 %tmp_119 to i64

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:9  %Padding2D_3_array_ad = getelementptr [2048 x i16]* @Padding2D_3_array, i64 0, i64 %tmp_120

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_ad"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:10  %Padding2D_3_array_lo = load i16* %Padding2D_3_array_ad, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:12  %tmp_121 = sext i32 %tmp_118 to i64

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:13  %Conv2D_3_w_addr = getelementptr [1152 x i13]* @Conv2D_3_w, i64 0, i64 %tmp_121

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_addr"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:14  %Conv2D_3_w_load = load i13* %Conv2D_3_w_addr, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:20  %tmp_128_0_1 = add i32 %tmp_127_0_1_cast, %tmp5

]]></Node>
<StgValue><ssdm name="tmp_128_0_1"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:21  %tmp_129_0_1 = sext i32 %tmp_128_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_129_0_1"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22  %Padding2D_3_array_ad_1 = getelementptr [2048 x i16]* @Padding2D_3_array, i64 0, i64 %tmp_129_0_1

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_ad_1"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:23  %Padding2D_3_array_lo_1 = load i16* %Padding2D_3_array_ad_1, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo_1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:25  %tmp_132_0_1 = add i32 1, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_132_0_1"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:26  %tmp_133_0_1 = sext i32 %tmp_132_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_133_0_1"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="11" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:27  %Conv2D_3_w_addr_1 = getelementptr [1152 x i13]* @Conv2D_3_w, i64 0, i64 %tmp_133_0_1

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:28  %Conv2D_3_w_load_1 = load i13* %Conv2D_3_w_addr_1, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load_1"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:47  %tmp5_1 = mul i32 %tmp4_1, %tmp_107

]]></Node>
<StgValue><ssdm name="tmp5_1"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:88  %tmp5_2 = mul i32 %tmp4_2, %tmp_107

]]></Node>
<StgValue><ssdm name="tmp5_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="105" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:10  %Padding2D_3_array_lo = load i16* %Padding2D_3_array_ad, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:14  %Conv2D_3_w_load = load i13* %Conv2D_3_w_addr, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:23  %Padding2D_3_array_lo_1 = load i16* %Padding2D_3_array_ad_1, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo_1"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:28  %Conv2D_3_w_load_1 = load i13* %Conv2D_3_w_addr_1, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load_1"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:33  %tmp_128_0_2 = add i32 %tmp_127_0_2_cast, %tmp5

]]></Node>
<StgValue><ssdm name="tmp_128_0_2"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:34  %tmp_129_0_2 = sext i32 %tmp_128_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_129_0_2"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:35  %Padding2D_3_array_ad_2 = getelementptr [2048 x i16]* @Padding2D_3_array, i64 0, i64 %tmp_129_0_2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_ad_2"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:36  %Padding2D_3_array_lo_2 = load i16* %Padding2D_3_array_ad_2, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo_2"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:38  %tmp_132_0_2 = add i32 2, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_132_0_2"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:39  %tmp_133_0_2 = sext i32 %tmp_132_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_133_0_2"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:40  %Conv2D_3_w_addr_2 = getelementptr [1152 x i13]* @Conv2D_3_w, i64 0, i64 %tmp_133_0_2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_addr_2"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:41  %Conv2D_3_w_load_2 = load i13* %Conv2D_3_w_addr_2, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load_2"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:48  %tmp_128_1 = add i32 %tmp5_1, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_128_1"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:49  %tmp_129_1 = sext i32 %tmp_128_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_129_1"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:50  %Padding2D_3_array_ad_3 = getelementptr [2048 x i16]* @Padding2D_3_array, i64 0, i64 %tmp_129_1

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_ad_3"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:51  %Padding2D_3_array_lo_3 = load i16* %Padding2D_3_array_ad_3, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo_3"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:53  %tmp_132_1 = add i32 3, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_132_1"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:54  %tmp_133_1 = sext i32 %tmp_132_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_133_1"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:55  %Conv2D_3_w_addr_3 = getelementptr [1152 x i13]* @Conv2D_3_w, i64 0, i64 %tmp_133_1

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_addr_3"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:56  %Conv2D_3_w_load_3 = load i13* %Conv2D_3_w_addr_3, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="29" op_0_bw="16">
<![CDATA[
.preheader.preheader:11  %tmp_130_cast_cast = sext i16 %Padding2D_3_array_lo to i29

]]></Node>
<StgValue><ssdm name="tmp_130_cast_cast"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="29" op_0_bw="13">
<![CDATA[
.preheader.preheader:15  %tmp_134_cast_cast = sext i13 %Conv2D_3_w_load to i29

]]></Node>
<StgValue><ssdm name="tmp_134_cast_cast"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.preheader:16  %tmp_122 = mul i29 %tmp_134_cast_cast, %tmp_130_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:17  %tmp_45 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_122, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="29" op_0_bw="16">
<![CDATA[
.preheader.preheader:24  %tmp_130_0_1_cast_cas = sext i16 %Padding2D_3_array_lo_1 to i29

]]></Node>
<StgValue><ssdm name="tmp_130_0_1_cast_cas"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="29" op_0_bw="13">
<![CDATA[
.preheader.preheader:29  %tmp_134_0_1_cast_cas = sext i13 %Conv2D_3_w_load_1 to i29

]]></Node>
<StgValue><ssdm name="tmp_134_0_1_cast_cas"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.preheader:30  %tmp_135_0_1 = mul i29 %tmp_134_0_1_cast_cas, %tmp_130_0_1_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_135_0_1"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:31  %tmp_46 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_135_0_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:36  %Padding2D_3_array_lo_2 = load i16* %Padding2D_3_array_ad_2, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo_2"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:41  %Conv2D_3_w_load_2 = load i13* %Conv2D_3_w_addr_2, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load_2"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:51  %Padding2D_3_array_lo_3 = load i16* %Padding2D_3_array_ad_3, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo_3"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:56  %Conv2D_3_w_load_3 = load i13* %Conv2D_3_w_addr_3, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load_3"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:61  %tmp_128_1_1 = add i32 %tmp_127_0_1_cast, %tmp5_1

]]></Node>
<StgValue><ssdm name="tmp_128_1_1"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:62  %tmp_129_1_1 = sext i32 %tmp_128_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_129_1_1"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:63  %Padding2D_3_array_ad_4 = getelementptr [2048 x i16]* @Padding2D_3_array, i64 0, i64 %tmp_129_1_1

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_ad_4"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:64  %Padding2D_3_array_lo_4 = load i16* %Padding2D_3_array_ad_4, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo_4"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:66  %tmp_132_1_1 = add i32 4, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_132_1_1"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:67  %tmp_133_1_1 = sext i32 %tmp_132_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_133_1_1"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:68  %Conv2D_3_w_addr_4 = getelementptr [1152 x i13]* @Conv2D_3_w, i64 0, i64 %tmp_133_1_1

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_addr_4"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:69  %Conv2D_3_w_load_4 = load i13* %Conv2D_3_w_addr_4, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load_4"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:74  %tmp_128_1_2 = add i32 %tmp_127_0_2_cast, %tmp5_1

]]></Node>
<StgValue><ssdm name="tmp_128_1_2"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:75  %tmp_129_1_2 = sext i32 %tmp_128_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_129_1_2"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:76  %Padding2D_3_array_ad_5 = getelementptr [2048 x i16]* @Padding2D_3_array, i64 0, i64 %tmp_129_1_2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_ad_5"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:77  %Padding2D_3_array_lo_5 = load i16* %Padding2D_3_array_ad_5, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo_5"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:79  %tmp_132_1_2 = add i32 5, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_132_1_2"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:80  %tmp_133_1_2 = sext i32 %tmp_132_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_133_1_2"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:81  %Conv2D_3_w_addr_5 = getelementptr [1152 x i13]* @Conv2D_3_w, i64 0, i64 %tmp_133_1_2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_addr_5"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:82  %Conv2D_3_w_load_5 = load i13* %Conv2D_3_w_addr_5, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load_5"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:89  %tmp_128_2 = add i32 %tmp5_2, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_128_2"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:102  %tmp_128_2_1 = add i32 %tmp_127_0_1_cast, %tmp5_2

]]></Node>
<StgValue><ssdm name="tmp_128_2_1"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:115  %tmp_128_2_2 = add i32 %tmp_127_0_2_cast, %tmp5_2

]]></Node>
<StgValue><ssdm name="tmp_128_2_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="29" op_0_bw="16">
<![CDATA[
.preheader.preheader:37  %tmp_130_0_2_cast_cas = sext i16 %Padding2D_3_array_lo_2 to i29

]]></Node>
<StgValue><ssdm name="tmp_130_0_2_cast_cas"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="29" op_0_bw="13">
<![CDATA[
.preheader.preheader:42  %tmp_134_0_2_cast_cas = sext i13 %Conv2D_3_w_load_2 to i29

]]></Node>
<StgValue><ssdm name="tmp_134_0_2_cast_cas"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.preheader:43  %tmp_135_0_2 = mul i29 %tmp_134_0_2_cast_cas, %tmp_130_0_2_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_135_0_2"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:44  %tmp_47 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_135_0_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="29" op_0_bw="16">
<![CDATA[
.preheader.preheader:52  %tmp_130_1_cast_cast = sext i16 %Padding2D_3_array_lo_3 to i29

]]></Node>
<StgValue><ssdm name="tmp_130_1_cast_cast"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="29" op_0_bw="13">
<![CDATA[
.preheader.preheader:57  %tmp_134_1_cast_cast = sext i13 %Conv2D_3_w_load_3 to i29

]]></Node>
<StgValue><ssdm name="tmp_134_1_cast_cast"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.preheader:58  %tmp_135_1 = mul i29 %tmp_134_1_cast_cast, %tmp_130_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_135_1"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:59  %tmp_48 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_135_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:64  %Padding2D_3_array_lo_4 = load i16* %Padding2D_3_array_ad_4, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo_4"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:69  %Conv2D_3_w_load_4 = load i13* %Conv2D_3_w_addr_4, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load_4"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:77  %Padding2D_3_array_lo_5 = load i16* %Padding2D_3_array_ad_5, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo_5"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:82  %Conv2D_3_w_load_5 = load i13* %Conv2D_3_w_addr_5, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load_5"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:90  %tmp_129_2 = sext i32 %tmp_128_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_129_2"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:91  %Padding2D_3_array_ad_6 = getelementptr [2048 x i16]* @Padding2D_3_array, i64 0, i64 %tmp_129_2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_ad_6"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:92  %Padding2D_3_array_lo_6 = load i16* %Padding2D_3_array_ad_6, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo_6"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:94  %tmp_132_2 = add i32 6, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_132_2"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:95  %tmp_133_2 = sext i32 %tmp_132_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_133_2"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:96  %Conv2D_3_w_addr_6 = getelementptr [1152 x i13]* @Conv2D_3_w, i64 0, i64 %tmp_133_2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_addr_6"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:97  %Conv2D_3_w_load_6 = load i13* %Conv2D_3_w_addr_6, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load_6"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:103  %tmp_129_2_1 = sext i32 %tmp_128_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_129_2_1"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:104  %Padding2D_3_array_ad_7 = getelementptr [2048 x i16]* @Padding2D_3_array, i64 0, i64 %tmp_129_2_1

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_ad_7"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:105  %Padding2D_3_array_lo_7 = load i16* %Padding2D_3_array_ad_7, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo_7"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:107  %tmp_132_2_1 = add i32 7, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_132_2_1"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:108  %tmp_133_2_1 = sext i32 %tmp_132_2_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_133_2_1"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:109  %Conv2D_3_w_addr_7 = getelementptr [1152 x i13]* @Conv2D_3_w, i64 0, i64 %tmp_133_2_1

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_addr_7"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:110  %Conv2D_3_w_load_7 = load i13* %Conv2D_3_w_addr_7, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load_7"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:120  %tmp_132_2_2 = add i32 8, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_132_2_2"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:121  %tmp_133_2_2 = sext i32 %tmp_132_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_133_2_2"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:122  %Conv2D_3_w_addr_8 = getelementptr [1152 x i13]* @Conv2D_3_w, i64 0, i64 %tmp_133_2_2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_addr_8"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:123  %Conv2D_3_w_load_8 = load i13* %Conv2D_3_w_addr_8, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="186" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader:32  %tmp_137_0_1 = sext i15 %tmp_46 to i16

]]></Node>
<StgValue><ssdm name="tmp_137_0_1"/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader:45  %tmp_137_0_2 = sext i15 %tmp_47 to i16

]]></Node>
<StgValue><ssdm name="tmp_137_0_2"/></StgValue>
</operation>

<operation id="188" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader:60  %tmp_137_1 = sext i15 %tmp_48 to i16

]]></Node>
<StgValue><ssdm name="tmp_137_1"/></StgValue>
</operation>

<operation id="189" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="29" op_0_bw="16">
<![CDATA[
.preheader.preheader:65  %tmp_130_1_1_cast_cas = sext i16 %Padding2D_3_array_lo_4 to i29

]]></Node>
<StgValue><ssdm name="tmp_130_1_1_cast_cas"/></StgValue>
</operation>

<operation id="190" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="29" op_0_bw="13">
<![CDATA[
.preheader.preheader:70  %tmp_134_1_1_cast_cas = sext i13 %Conv2D_3_w_load_4 to i29

]]></Node>
<StgValue><ssdm name="tmp_134_1_1_cast_cas"/></StgValue>
</operation>

<operation id="191" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.preheader:71  %tmp_135_1_1 = mul i29 %tmp_134_1_1_cast_cas, %tmp_130_1_1_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_135_1_1"/></StgValue>
</operation>

<operation id="192" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:72  %tmp_49 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_135_1_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="29" op_0_bw="16">
<![CDATA[
.preheader.preheader:78  %tmp_130_1_2_cast_cas = sext i16 %Padding2D_3_array_lo_5 to i29

]]></Node>
<StgValue><ssdm name="tmp_130_1_2_cast_cas"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="29" op_0_bw="13">
<![CDATA[
.preheader.preheader:83  %tmp_134_1_2_cast_cas = sext i13 %Conv2D_3_w_load_5 to i29

]]></Node>
<StgValue><ssdm name="tmp_134_1_2_cast_cas"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.preheader:84  %tmp_135_1_2 = mul i29 %tmp_134_1_2_cast_cas, %tmp_130_1_2_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_135_1_2"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:85  %tmp_50 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_135_1_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:92  %Padding2D_3_array_lo_6 = load i16* %Padding2D_3_array_ad_6, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo_6"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:97  %Conv2D_3_w_load_6 = load i13* %Conv2D_3_w_addr_6, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load_6"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:105  %Padding2D_3_array_lo_7 = load i16* %Padding2D_3_array_ad_7, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo_7"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:110  %Conv2D_3_w_load_7 = load i13* %Conv2D_3_w_addr_7, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load_7"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:116  %tmp_129_2_2 = sext i32 %tmp_128_2_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_129_2_2"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:117  %Padding2D_3_array_ad_8 = getelementptr [2048 x i16]* @Padding2D_3_array, i64 0, i64 %tmp_129_2_2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_ad_8"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:118  %Padding2D_3_array_lo_8 = load i16* %Padding2D_3_array_ad_8, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo_8"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="11">
<![CDATA[
.preheader.preheader:123  %Conv2D_3_w_load_8 = load i13* %Conv2D_3_w_addr_8, align 2

]]></Node>
<StgValue><ssdm name="Conv2D_3_w_load_8"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:129  %tmp7 = add i16 %tmp_137_0_2, %tmp_137_1

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:130  %tmp6 = add i16 %tmp7, %tmp_137_0_1

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="29" op_0_bw="16">
<![CDATA[
.preheader.preheader:93  %tmp_130_2_cast_cast = sext i16 %Padding2D_3_array_lo_6 to i29

]]></Node>
<StgValue><ssdm name="tmp_130_2_cast_cast"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="29" op_0_bw="13">
<![CDATA[
.preheader.preheader:98  %tmp_134_2_cast_cast = sext i13 %Conv2D_3_w_load_6 to i29

]]></Node>
<StgValue><ssdm name="tmp_134_2_cast_cast"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.preheader:99  %tmp_135_2 = mul i29 %tmp_134_2_cast_cast, %tmp_130_2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_135_2"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:100  %tmp_51 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_135_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="29" op_0_bw="16">
<![CDATA[
.preheader.preheader:106  %tmp_130_2_1_cast_cas = sext i16 %Padding2D_3_array_lo_7 to i29

]]></Node>
<StgValue><ssdm name="tmp_130_2_1_cast_cas"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="29" op_0_bw="13">
<![CDATA[
.preheader.preheader:111  %tmp_134_2_1_cast_cas = sext i13 %Conv2D_3_w_load_7 to i29

]]></Node>
<StgValue><ssdm name="tmp_134_2_1_cast_cas"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.preheader:112  %tmp_135_2_1 = mul i29 %tmp_134_2_1_cast_cas, %tmp_130_2_1_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_135_2_1"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:113  %tmp_52 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_135_2_1, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="11">
<![CDATA[
.preheader.preheader:118  %Padding2D_3_array_lo_8 = load i16* %Padding2D_3_array_ad_8, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_3_array_lo_8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="216" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="12">
<![CDATA[
.preheader.preheader:19  %output_load_2 = load i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name="output_load_2"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="29" op_0_bw="16">
<![CDATA[
.preheader.preheader:119  %tmp_130_2_2_cast_cas = sext i16 %Padding2D_3_array_lo_8 to i29

]]></Node>
<StgValue><ssdm name="tmp_130_2_2_cast_cas"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="29" op_0_bw="13">
<![CDATA[
.preheader.preheader:124  %tmp_134_2_2_cast_cas = sext i13 %Conv2D_3_w_load_8 to i29

]]></Node>
<StgValue><ssdm name="tmp_134_2_2_cast_cas"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.preheader:125  %tmp_135_2_2 = mul i29 %tmp_134_2_2_cast_cas, %tmp_130_2_2_cast_cas

]]></Node>
<StgValue><ssdm name="tmp_135_2_2"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="15" op_0_bw="15" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:126  %tmp_53 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_135_2_2, i32 14, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader:18  %tmp_123 = sext i15 %tmp_45 to i16

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="12">
<![CDATA[
.preheader.preheader:19  %output_load_2 = load i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name="output_load_2"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader:73  %tmp_137_1_1 = sext i15 %tmp_49 to i16

]]></Node>
<StgValue><ssdm name="tmp_137_1_1"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader:86  %tmp_137_1_2 = sext i15 %tmp_50 to i16

]]></Node>
<StgValue><ssdm name="tmp_137_1_2"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader:101  %tmp_137_2 = sext i15 %tmp_51 to i16

]]></Node>
<StgValue><ssdm name="tmp_137_2"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader:114  %tmp_137_2_1 = sext i15 %tmp_52 to i16

]]></Node>
<StgValue><ssdm name="tmp_137_2_1"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="15">
<![CDATA[
.preheader.preheader:127  %tmp_137_2_2 = sext i15 %tmp_53 to i16

]]></Node>
<StgValue><ssdm name="tmp_137_2_2"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:128  %tmp2 = add i16 %output_load_2, %tmp_123

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:132  %tmp9 = add i16 %tmp_137_1_1, %tmp_137_1_2

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:133  %tmp11 = add i16 %tmp_137_2_1, %tmp_137_2_2

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:134  %tmp10 = add i16 %tmp11, %tmp_137_2

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:135  %tmp8 = add i16 %tmp10, %tmp9

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="233" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:131  %tmp1 = add i16 %tmp6, %tmp2

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:136  %tmp_138_2_2 = add i16 %tmp8, %tmp1

]]></Node>
<StgValue><ssdm name="tmp_138_2_2"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
.preheader.preheader:137  store i16 %tmp_138_2_2, i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:138  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="237" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="12">
<![CDATA[
._crit_edge:0  %output_load = load i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="15" op_0_bw="16">
<![CDATA[
._crit_edge:1  %tmp_42 = trunc i16 %output_load to i15

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:2  %tmp_115 = add i16 %Conv2D_3_b_load_cast, %output_load

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
._crit_edge:3  %tmp_117_cast = add i15 %tmp_42, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:4  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_115, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge:5  %p_tmp_s = select i1 %tmp_43, i15 0, i15 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="p_tmp_s"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge:6  %p_tmp_cast = zext i15 %p_tmp_s to i16

]]></Node>
<StgValue><ssdm name="p_tmp_cast"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
._crit_edge:7  store i16 %p_tmp_cast, i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:8  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
