PPA Report for priority_encoder_reg.v (Module: priority_encoder_reg)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 3
IO Count: 13
Cell Count: 47

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 514.48 MHz
End-to-End Path Delay: 5.386 ns
Reg-to-Reg Critical Path Delay: 2.743 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
