# A simple XOR gate
circuit AND(a,b)
	out a and b
end

circuit XOR(a,b)
	t1 = a and not b
	t2 = not a and b
	t3 = t1 or t2
	out t3
end

circuit HA(a,b)
	sum = XOR(a,b)'' # unnecessary, but cool for parsing!
	carry = AND(a,b)
	out sum, carry
end

# This is a full-adder
circuit FA(a,b,c)
	sum1, carry1 = HA(a,b)
	sum2, carry2 = HA(sum1,c)
	out sum2, carry1 or carry2
end

circuit gen(comp,a,b,c)
	t1 = comp(a,b)
	t2 = comp(t1,c)
	out t2
end
