# Simple Counter - Verilog to Standard Cells & SPICE
Example of how to use `yosys`, `vlog2Verilog` and `vlog2Spice` to generate a RTL verilog file as well as a spice netlist mapped to the `sky130` PDK.
