// Seed: 488441475
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_11 = 1'b0;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    output tri1 id_2,
    input supply1 id_3,
    output supply0 id_4
    , id_6
);
  supply1 id_7 = (1) == 1;
  module_0(
      id_7, id_6, id_7, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_7
  );
endmodule
