From bd11af4b00e536822390d809893c8c7ccd201f64 Mon Sep 17 00:00:00 2001
From: arathinx <ayyappanx.rathinam@intel.com>
Date: Mon, 29 Oct 2018 18:24:03 +0800
Subject: [PATCH] DRVLIB_SW-938: disable-gate-clocks-not-used-in-cgu-driver
 (bugfix)

---
 drivers/clk/intel/clk-prx300.c               |   8 +-
 include/dt-bindings/clock/intel,prx300-clk.h | 118 ++++++++++++++-------------
 2 files changed, 64 insertions(+), 62 deletions(-)

diff --git a/drivers/clk/intel/clk-prx300.c b/drivers/clk/intel/clk-prx300.c
index 3456bb28923f..5a8e4add6346 100644
--- a/drivers/clk/intel/clk-prx300.c
+++ b/drivers/clk/intel/clk-prx300.c
@@ -135,7 +135,7 @@ static const struct intel_pll_clk_data prx300_pll_clks[] __initconst = {
 	[LJPLL4] = INTEL_PLL(PRX300_CLK_LJPLL4, PLL_PFM_V2, "ljpll4", pll_p,
 			     CLK_IGNORE_UNUSED, LJPLL4_CFG0, NULL, TYPE_LJPLL),
 	[LJPLL5] = INTEL_PLL(PRX300_CLK_LJPLL5, PLL_PFM_V2, "ljpll5", pll_p,
-			     CLK_IGNORE_UNUSED, LJPLL3_CFG0, NULL, TYPE_LJPLL),
+			     CLK_IGNORE_UNUSED, LJPLL5_CFG0, NULL, TYPE_LJPLL),
 };
 
 static const struct intel_clk_branch prx300_branch_clks[] __initconst = {
@@ -146,10 +146,10 @@ static const struct intel_clk_branch prx300_branch_clks[] __initconst = {
 		  PLL_DIV(PLL0A_CFG0), 12, PLL_DIV_WIDTH, 27, 1, 0, 0, pll_div),
 	INTEL_DIV(PRX300_CLK_SW, "sw", "pll0b", CLK_IGNORE_UNUSED,
 		  PLL_DIV(PLL0B_CFG0), 0, PLL_DIV_WIDTH, 24, 1, 0, 0, pll_div),
-	INTEL_DIV(PRX300_CLK_NGI, "ngi", "pll0b", CLK_IGNORE_UNUSED,
-		  PLL_DIV(PLL0B_CFG0), 8, PLL_DIV_WIDTH, 25, 1, 0, 0, pll_div),
 	INTEL_DIV(PRX300_CLK_SSX4, "ssx4", "pll0b", CLK_IGNORE_UNUSED,
-		  PLL_DIV(PLL0B_CFG0), 4, PLL_DIV_WIDTH, 26, 1, 0, 0, pll_div),
+		  PLL_DIV(PLL0B_CFG0), 4, PLL_DIV_WIDTH, 25, 1, 0, 0, pll_div),
+	INTEL_DIV(PRX300_CLK_NGI, "ngi", "pll0b", CLK_IGNORE_UNUSED,
+		  PLL_DIV(PLL0B_CFG0), 8, PLL_DIV_WIDTH, 26, 1, 0, 0, pll_div),
 	INTEL_DIV(PRX300_CLK_DSP, "dsp", "pll1", CLK_IGNORE_UNUSED,
 		  PLL_DIV(PLL1_CFG0), 0, PLL_DIV_WIDTH, 24, 1, 0, 0, pll_div),
 	INTEL_DIV(PRX300_CLK_IF, "voice_if_clk", "pll1", CLK_IGNORE_UNUSED,
diff --git a/include/dt-bindings/clock/intel,prx300-clk.h b/include/dt-bindings/clock/intel,prx300-clk.h
index 150cc2c8be74..2f0e16fdf5e4 100644
--- a/include/dt-bindings/clock/intel,prx300-clk.h
+++ b/include/dt-bindings/clock/intel,prx300-clk.h
@@ -12,78 +12,80 @@
 
 /* clocks from PLLs */
 /* ROPLL0A */
-#define PRX300_CLK_CPU		9
-#define PRX300_CLK_QSPI		10
+#define PRX300_CLK_CPU		20
+#define PRX300_CLK_QSPI		21
 /* ROPLL0B */
-#define PRX300_CLK_SW		11
-#define PRX300_CLK_NGI		12
-#define PRX300_CLK_SSX4		13
+#define PRX300_CLK_SW		25
+#define PRX300_CLK_SSX4		26
+#define PRX300_CLK_NGI		27
+#define PRX300_CLK_PPV4		28
 /* ROPLL1 */
-#define PRX300_CLK_DSP		14
-#define PRX300_CLK_IF		15
+#define PRX300_CLK_DSP		30
+#define PRX300_CLK_IF		31
 /* ROPLL2 */
-#define PRX300_CLK_DDR		16
+#define PRX300_CLK_DDR		35
 /* LJPLL3  */
-#define PRX300_CLK_GPHY		17
-#define PRX300_CLK_CBPHY	18
-#define PRX300_CLK_POOL		19
-#define PRX300_CLK_PTP		20
+#define PRX300_CLK_GPHY		40
+#define PRX300_CLK_CBPHY	41
+#define PRX300_CLK_POOL		42
+#define PRX300_CLK_PTP		43
 /* LJPLL4 */
-#define PRX300_CLK_PCIE		21
+#define PRX300_CLK_PCIE		45
 /* LJPLL5 */
-#define PRX300_CLK_PONPHY	22
-#define PRX300_CLK_PONIP	23
+#define PRX300_CLK_PONPHY	50
+#define PRX300_CLK_PONIP	51
+
+#define PRX300_CLK_SLIC		55
 
-#define PRX300_CLK_SLIC		24
 /* Gate0 clock shift */
-#define PRX300_GCLK_XBAR0	50
-#define PRX300_GCLK_XBAR1	51
-#define PRX300_GCLK_XBAR7	52
+#define PRX300_GCLK_XBAR0	80
+#define PRX300_GCLK_XBAR1	81
+#define PRX300_GCLK_XBAR7	82
 
 /* clocks under gate1-clk */
-#define PRX300_GCLK_V_CODEC	53
-#define PRX300_GCLK_DMA0		54
-#define PRX300_GCLK_I2C0		55
-#define PRX300_GCLK_I2C1		56
-#define PRX300_GCLK_I2C2		57
-#define PRX300_GCLK_SPI1		58
-#define PRX300_GCLK_SPI0		59
-#define PRX300_GCLK_QSPI		60
-#define PRX300_GCLK_CQEM		61
-#define PRX300_GCLK_SSO			62
-#define PRX300_GCLK_GPTC0		63
-#define PRX300_GCLK_GPTC1		64
-#define PRX300_GCLK_GPTC2		65
-#define PRX300_GCLK_URT0		66
-#define PRX300_GCLK_URT1		67
-#define PRX300_GCLK_SECPT		68
-#define PRX300_GCLK_SCPU		69
-#define PRX300_GCLK_MPE			70
-#define PRX300_GCLK_TDM			71
-#define PRX300_GCLK_PP			72
-#define PRX300_GCLK_DMA3		73
-#define PRX300_GCLK_SWITCH		74
-#define PRX300_GCLK_PON			75
-#define PRX300_GCLK_AON			76
-#define PRX300_GCLK_DDR			77
+#define PRX300_GCLK_V_CODEC	85
+#define PRX300_GCLK_DMA0	86
+#define PRX300_GCLK_I2C0	87
+#define PRX300_GCLK_I2C1	88
+#define PRX300_GCLK_I2C2	89
+#define PRX300_GCLK_SPI1	90
+#define PRX300_GCLK_SPI0	91
+#define PRX300_GCLK_QSPI	92
+#define PRX300_GCLK_CQEM	93
+#define PRX300_GCLK_SSO		94
+#define PRX300_GCLK_GPTC0	95
+#define PRX300_GCLK_GPTC1	96
+#define PRX300_GCLK_GPTC2	97
+#define PRX300_GCLK_URT0	98
+#define PRX300_GCLK_URT1	99
+#define PRX300_GCLK_SECPT	100
+#define PRX300_GCLK_SCPU	101
+#define PRX300_GCLK_MPE		102
+#define PRX300_GCLK_TDM		103
+#define PRX300_GCLK_PP		104
+#define PRX300_GCLK_DMA3	105
+#define PRX300_GCLK_SWITCH	106
+#define PRX300_GCLK_PON		107
+#define PRX300_GCLK_AON		108
+#define PRX300_GCLK_DDR		109
 
 /* clocks under gate2-clk */
-#define PRX300_GCLK_PCIE_CTRL0	78
-#define PRX300_GCLK_MSI0		79
-#define PRX300_GCLK_PD0			80
-#define PRX300_GCLK_PCIE_CTRL1	81
-#define PRX300_GCLK_MSI1		82
-#define PRX300_GCLK_PD1			83
-#define PRX300_GCLK_ASPI		84
-#define PRX300_GCLK_ADMA		85
-#define PRX300_GCLK_AHIF		86
-#define PRX300_GCLK_ASL			87
+#define PRX300_GCLK_PCIE_CTRL0	110
+#define PRX300_GCLK_MSI0	111
+#define PRX300_GCLK_PD0		112
+#define PRX300_GCLK_PCIE_CTRL1	113
+#define PRX300_GCLK_MSI1	114
+#define PRX300_GCLK_PD1		115
+#define PRX300_GCLK_ASPI	116
+#define PRX300_GCLK_ADMA	117
+#define PRX300_GCLK_AHIF	118
+#define PRX300_GCLK_ASL		119
 
 /* clocks under gate3-clk */
-#define PRX300_GCLK_SWREF		88
-#define PRX300_GCLK_CBPHY0		89
-#define PRX300_GCLK_CBPHY1		90
+#define PRX300_GCLK_SWREF	120
+#define PRX300_GCLK_CBPHY0	121
+#define PRX300_GCLK_CBPHY1	122
 
-#define PRX300_CLK_NR_CLKS		120
+#define PRX300_CLK_NR_CLKS	128
 
 #endif /* __INTEL_PRX300_CLK_H_ */
