{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756800834562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756800834563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  2 16:13:54 2025 " "Processing started: Tue Sep  2 16:13:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756800834563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800834563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpu -c fpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpu -c fpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800834563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756800834991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756800834992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fadd_s.v 1 1 " "Found 1 design units, including 1 entities, in source file fadd_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 fadd_s " "Found entity 1: fadd_s" {  } { { "fadd_s.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fadd_s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756800846574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_0 " "Found entity 1: fpu_0" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756800846576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_0_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_0_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_comprehensive_tb " "Found entity 1: fpu_comprehensive_tb" {  } { { "fpu_0_tb.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756800846578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpu " "Found entity 1: fpu" {  } { { "fpu.bdf" "" { Schematic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756800846579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846579 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpu_0 " "Elaborating entity \"fpu_0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756800846659 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fpu_0.v(187) " "Verilog HDL Case Statement information at fpu_0.v(187): all case item expressions in this case statement are onehot" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 187 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fpu_0.v(203) " "Verilog HDL Case Statement information at fpu_0.v(203): all case item expressions in this case statement are onehot" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 203 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_wb_addr fpu_0.v(156) " "Verilog HDL Always Construct warning at fpu_0.v(156): inferring latch(es) for variable \"reg_wb_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_wb_data fpu_0.v(156) " "Verilog HDL Always Construct warning at fpu_0.v(156): inferring latch(es) for variable \"reg_wb_data\", which holds its previous value in one or more paths through the always construct" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[0\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[0\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[1\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[1\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[2\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[2\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[3\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[3\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[4\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[4\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[5\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[5\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[6\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[6\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[7\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[7\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[8\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[8\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[9\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[9\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[10\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[10\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[11\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[11\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[12\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[12\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[13\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[13\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[14\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[14\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846666 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[15\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[15\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[16\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[16\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[17\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[17\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[18\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[18\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[19\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[19\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[20\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[20\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[21\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[21\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[22\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[22\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[23\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[23\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[24\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[24\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[25\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[25\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[26\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[26\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[27\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[27\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[28\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[28\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[29\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[29\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[30\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[30\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_data\[31\] fpu_0.v(156) " "Inferred latch for \"reg_wb_data\[31\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_addr\[0\] fpu_0.v(156) " "Inferred latch for \"reg_wb_addr\[0\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_addr\[1\] fpu_0.v(156) " "Inferred latch for \"reg_wb_addr\[1\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_addr\[2\] fpu_0.v(156) " "Inferred latch for \"reg_wb_addr\[2\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_addr\[3\] fpu_0.v(156) " "Inferred latch for \"reg_wb_addr\[3\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_wb_addr\[4\] fpu_0.v(156) " "Inferred latch for \"reg_wb_addr\[4\]\" at fpu_0.v(156)" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800846667 "|fpu_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fadd_s fadd_s:fadd_s " "Elaborating entity \"fadd_s\" for hierarchy \"fadd_s:fadd_s\"" {  } { { "fpu_0.v" "fadd_s" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756800846670 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exp_norm_x2_i fadd_s.v(48) " "Verilog HDL or VHDL warning at fadd_s.v(48): object \"exp_norm_x2_i\" assigned a value but never read" {  } { { "fadd_s.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fadd_s.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756800846674 "|fpu_0|fadd_s:fadd_s"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce fadd_s.v(52) " "Verilog HDL or VHDL warning at fadd_s.v(52): object \"ce\" assigned a value but never read" {  } { { "fadd_s.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fadd_s.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756800846674 "|fpu_0|fadd_s:fadd_s"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exp_init_x1_st1 fadd_s.v(70) " "Verilog HDL or VHDL warning at fadd_s.v(70): object \"exp_init_x1_st1\" assigned a value but never read" {  } { { "fadd_s.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fadd_s.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756800846674 "|fpu_0|fadd_s:fadd_s"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exp_init_x2_st1 fadd_s.v(71) " "Verilog HDL or VHDL warning at fadd_s.v(71): object \"exp_init_x2_st1\" assigned a value but never read" {  } { { "fadd_s.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fadd_s.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756800846674 "|fpu_0|fadd_s:fadd_s"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "symbol_insigni fadd_s.v(113) " "Verilog HDL or VHDL warning at fadd_s.v(113): object \"symbol_insigni\" assigned a value but never read" {  } { { "fadd_s.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fadd_s.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756800846674 "|fpu_0|fadd_s:fadd_s"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "man_signi_ext fadd_s.v(117) " "Verilog HDL or VHDL warning at fadd_s.v(117): object \"man_signi_ext\" assigned a value but never read" {  } { { "fadd_s.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fadd_s.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1756800846674 "|fpu_0|fadd_s:fadd_s"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fadd_s.v(232) " "Verilog HDL assignment warning at fadd_s.v(232): truncated value with size 32 to match size of target (8)" {  } { { "fadd_s.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fadd_s.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1756800846674 "|fpu_0|fadd_s:fadd_s"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_enable GND " "Pin \"reg_wb_enable\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_addr\[0\] GND " "Pin \"reg_wb_addr\[0\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_addr\[1\] GND " "Pin \"reg_wb_addr\[1\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_addr\[2\] GND " "Pin \"reg_wb_addr\[2\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_addr\[3\] GND " "Pin \"reg_wb_addr\[3\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_addr\[4\] GND " "Pin \"reg_wb_addr\[4\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[0\] GND " "Pin \"reg_wb_data\[0\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[1\] GND " "Pin \"reg_wb_data\[1\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[2\] GND " "Pin \"reg_wb_data\[2\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[3\] GND " "Pin \"reg_wb_data\[3\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[4\] GND " "Pin \"reg_wb_data\[4\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[5\] GND " "Pin \"reg_wb_data\[5\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[6\] GND " "Pin \"reg_wb_data\[6\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[7\] GND " "Pin \"reg_wb_data\[7\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[8\] GND " "Pin \"reg_wb_data\[8\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[9\] GND " "Pin \"reg_wb_data\[9\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[10\] GND " "Pin \"reg_wb_data\[10\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[11\] GND " "Pin \"reg_wb_data\[11\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[12\] GND " "Pin \"reg_wb_data\[12\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[13\] GND " "Pin \"reg_wb_data\[13\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[14\] GND " "Pin \"reg_wb_data\[14\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[15\] GND " "Pin \"reg_wb_data\[15\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[16\] GND " "Pin \"reg_wb_data\[16\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[17\] GND " "Pin \"reg_wb_data\[17\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[18\] GND " "Pin \"reg_wb_data\[18\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[19\] GND " "Pin \"reg_wb_data\[19\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[20\] GND " "Pin \"reg_wb_data\[20\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[21\] GND " "Pin \"reg_wb_data\[21\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[22\] GND " "Pin \"reg_wb_data\[22\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[23\] GND " "Pin \"reg_wb_data\[23\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[24\] GND " "Pin \"reg_wb_data\[24\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[25\] GND " "Pin \"reg_wb_data\[25\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[26\] GND " "Pin \"reg_wb_data\[26\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[27\] GND " "Pin \"reg_wb_data\[27\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[28\] GND " "Pin \"reg_wb_data\[28\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[29\] GND " "Pin \"reg_wb_data\[29\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[30\] GND " "Pin \"reg_wb_data\[30\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_wb_data\[31\] GND " "Pin \"reg_wb_data\[31\]\" is stuck at GND" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756800848702 "|fpu_0|reg_wb_data[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1756800848702 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756800848882 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1756800850029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756800850436 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756800850436 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "39 " "Design contains 39 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_fdiv " "No output dependent on input pin \"instr_fdiv\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|instr_fdiv"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr_fmul " "No output dependent on input pin \"instr_fmul\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|instr_fmul"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[0\] " "No output dependent on input pin \"reg_rs2\[0\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[1\] " "No output dependent on input pin \"reg_rs2\[1\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[2\] " "No output dependent on input pin \"reg_rs2\[2\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[3\] " "No output dependent on input pin \"reg_rs2\[3\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[4\] " "No output dependent on input pin \"reg_rs2\[4\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[5\] " "No output dependent on input pin \"reg_rs2\[5\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[6\] " "No output dependent on input pin \"reg_rs2\[6\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[7\] " "No output dependent on input pin \"reg_rs2\[7\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[8\] " "No output dependent on input pin \"reg_rs2\[8\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[9\] " "No output dependent on input pin \"reg_rs2\[9\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[10\] " "No output dependent on input pin \"reg_rs2\[10\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[11\] " "No output dependent on input pin \"reg_rs2\[11\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[12\] " "No output dependent on input pin \"reg_rs2\[12\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[13\] " "No output dependent on input pin \"reg_rs2\[13\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[14\] " "No output dependent on input pin \"reg_rs2\[14\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[15\] " "No output dependent on input pin \"reg_rs2\[15\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[16\] " "No output dependent on input pin \"reg_rs2\[16\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[17\] " "No output dependent on input pin \"reg_rs2\[17\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[18\] " "No output dependent on input pin \"reg_rs2\[18\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[19\] " "No output dependent on input pin \"reg_rs2\[19\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[20\] " "No output dependent on input pin \"reg_rs2\[20\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[21\] " "No output dependent on input pin \"reg_rs2\[21\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[22\] " "No output dependent on input pin \"reg_rs2\[22\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[23\] " "No output dependent on input pin \"reg_rs2\[23\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[24\] " "No output dependent on input pin \"reg_rs2\[24\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[25\] " "No output dependent on input pin \"reg_rs2\[25\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[26\] " "No output dependent on input pin \"reg_rs2\[26\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[27\] " "No output dependent on input pin \"reg_rs2\[27\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[28\] " "No output dependent on input pin \"reg_rs2\[28\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[29\] " "No output dependent on input pin \"reg_rs2\[29\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[30\] " "No output dependent on input pin \"reg_rs2\[30\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_rs2\[31\] " "No output dependent on input pin \"reg_rs2\[31\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|reg_rs2[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr\[0\] " "No output dependent on input pin \"rd_addr\[0\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|rd_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr\[1\] " "No output dependent on input pin \"rd_addr\[1\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|rd_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr\[2\] " "No output dependent on input pin \"rd_addr\[2\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|rd_addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr\[3\] " "No output dependent on input pin \"rd_addr\[3\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|rd_addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_addr\[4\] " "No output dependent on input pin \"rd_addr\[4\]\"" {  } { { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756800850737 "|fpu_0|rd_addr[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1756800850737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1283 " "Implemented 1283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "211 " "Implemented 211 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756800850750 ""} { "Info" "ICUT_CUT_TM_OPINS" "144 " "Implemented 144 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756800850750 ""} { "Info" "ICUT_CUT_TM_LCELLS" "928 " "Implemented 928 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756800850750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756800850750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756800850776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  2 16:14:10 2025 " "Processing ended: Tue Sep  2 16:14:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756800850776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756800850776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756800850776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756800850776 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1756800852981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756800852982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  2 16:14:12 2025 " "Processing started: Tue Sep  2 16:14:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756800852982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1756800852982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpu -c fpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpu -c fpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1756800852982 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1756800853071 ""}
{ "Info" "0" "" "Project  = fpu" {  } {  } 0 0 "Project  = fpu" 0 0 "Fitter" 0 0 1756800853073 ""}
{ "Info" "0" "" "Revision = fpu" {  } {  } 0 0 "Revision = fpu" 0 0 "Fitter" 0 0 1756800853073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1756800853439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1756800853439 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpu 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"fpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1756800853461 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756800853587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756800853587 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1756800854560 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1756800854629 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1756800854802 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "355 355 " "No exact pin location assignment(s) for 355 pins of 355 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1756800855409 ""}
{ "Error" "ECIO_NUM_USER_IO_CAPACITY_EXCEEDED" "355 288 " "Design requires 355 user-specified I/O pins -- too many to fit in the 288 user I/O pin locations available in the selected device" { { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG1" "355 355 0 " "Current design requires 355 user-specified I/O pins -- 355 normal user-specified I/O pins and 0 programming pins that have been constrained to use dual-purpose I/O pin locations" {  } {  } 0 179001 "Current design requires %1!d! user-specified I/O pins -- %2!d! normal user-specified I/O pins and %3!d! programming pins that have been constrained to use dual-purpose I/O pin locations" 0 0 "Design Software" 0 -1 1756800880058 ""} { "Info" "ICIO_NUM_USER_IO_CAPACITY_EXCEEDED_SUBMSG2" "288 260 28 " "Targeted device has 288 I/O pin locations available for user I/O -- 260 general-purpose I/O pins and 28 dual-purpose I/O pins" {  } {  } 0 179002 "Targeted device has %1!d! I/O pin locations available for user I/O -- %2!d! general-purpose I/O pins and %3!d! dual-purpose I/O pins" 0 0 "Design Software" 0 -1 1756800880058 ""}  } {  } 0 179000 "Design requires %1!d! user-specified I/O pins -- too many to fit in the %2!d! user I/O pin locations available in the selected device" 0 0 "Fitter" 0 -1 1756800880058 ""}
{ "Error" "EFSV_FITCC_ERROR_DURING_CONSTRAINTS_PROPAGATION" "" "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." {  } {  } 0 12289 "An error occurred while applying the periphery constraints. Review the offending constraints and rerun the Fitter." 0 0 "Fitter" 0 -1 1756800880066 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:26 " "Fitter preparation operations ending: elapsed time is 00:00:26" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756800880069 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "38 " "Following 38 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_enable GND " "Pin reg_wb_enable has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_enable } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_addr\[0\] GND " "Pin reg_wb_addr\[0\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_addr[0] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_addr\[1\] GND " "Pin reg_wb_addr\[1\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_addr[1] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_addr\[2\] GND " "Pin reg_wb_addr\[2\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_addr[2] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_addr\[3\] GND " "Pin reg_wb_addr\[3\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_addr[3] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_addr\[4\] GND " "Pin reg_wb_addr\[4\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_addr[4] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[0\] GND " "Pin reg_wb_data\[0\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[0] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[1\] GND " "Pin reg_wb_data\[1\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[1] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[2\] GND " "Pin reg_wb_data\[2\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[2] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[3\] GND " "Pin reg_wb_data\[3\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[3] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[4\] GND " "Pin reg_wb_data\[4\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[4] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[5\] GND " "Pin reg_wb_data\[5\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[5] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[6\] GND " "Pin reg_wb_data\[6\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[6] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[7\] GND " "Pin reg_wb_data\[7\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[7] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[8\] GND " "Pin reg_wb_data\[8\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[8] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[9\] GND " "Pin reg_wb_data\[9\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[9] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[10\] GND " "Pin reg_wb_data\[10\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[10] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[11\] GND " "Pin reg_wb_data\[11\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[11] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[12\] GND " "Pin reg_wb_data\[12\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[12] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[13\] GND " "Pin reg_wb_data\[13\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[13] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[14\] GND " "Pin reg_wb_data\[14\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[14] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[15\] GND " "Pin reg_wb_data\[15\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[15] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[16\] GND " "Pin reg_wb_data\[16\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[16] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[17\] GND " "Pin reg_wb_data\[17\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[17] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[18\] GND " "Pin reg_wb_data\[18\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[18] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[19\] GND " "Pin reg_wb_data\[19\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[19] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[20\] GND " "Pin reg_wb_data\[20\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[20] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[21\] GND " "Pin reg_wb_data\[21\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[21] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[22\] GND " "Pin reg_wb_data\[22\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[22] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[23\] GND " "Pin reg_wb_data\[23\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[23] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[24\] GND " "Pin reg_wb_data\[24\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[24] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[25\] GND " "Pin reg_wb_data\[25\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[25] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[26\] GND " "Pin reg_wb_data\[26\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[26] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[27\] GND " "Pin reg_wb_data\[27\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[27] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[28\] GND " "Pin reg_wb_data\[28\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[28] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[29\] GND " "Pin reg_wb_data\[29\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[29] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[30\] GND " "Pin reg_wb_data\[30\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[30] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "reg_wb_data\[31\] GND " "Pin reg_wb_data\[31\] has GND driving its datain port" {  } { { "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/rissun57/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { reg_wb_data[31] } } } { "fpu_0.v" "" { Text "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/fpu_0.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "/home/rissun57/Desktop/RTL_2/RTL_0/RTL/fpu/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1756800881304 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1756800881304 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1756800881307 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 5 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756800881870 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep  2 16:14:41 2025 " "Processing ended: Tue Sep  2 16:14:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756800881870 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756800881870 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756800881870 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1756800881870 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 94 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 94 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1756800882677 ""}
