Running: /opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/sundar/Desktop/comporg/a2/rf2mem/rf2m_tb_isim_beh.exe -prj /home/sundar/Desktop/comporg/a2/rf2mem/rf2m_tb_beh.prj work.rf2m_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/sundar/Desktop/comporg/a2/rf2mem/rf2mem.v" into library work
Analyzing Verilog file "/home/sundar/Desktop/comporg/a2/rf2mem/imem.v" into library work
Analyzing Verilog file "/home/sundar/Desktop/comporg/a2/rf2mem/dmem.v" into library work
Analyzing Verilog file "/home/sundar/Desktop/comporg/a2/rf2mem/rf2mem_tb.v" into library work
Analyzing Verilog file "/opt/tools/xilinx/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/sundar/Desktop/comporg/a2/rf2mem/rf2mem_tb.v" Line 38: Port clk is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 95608 KB
Fuse CPU Usage: 1900 ms
Compiling module rf_bram
Compiling module bram_imem
Compiling module bram_dmem
Compiling module rf2m_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable /home/sundar/Desktop/comporg/a2/rf2mem/rf2m_tb_isim_beh.exe
Fuse Memory Usage: 656096 KB
Fuse CPU Usage: 1950 ms
GCC CPU Usage: 930 ms
