Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Aug  4 18:57:48 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_utilization -file fpga_top_utilization_placed.rpt -pb fpga_top_utilization_placed.pb
| Design       : fpga_top
| Device       : xczu7evfbvb900-1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 42094 |     0 |    230400 | 18.27 |
|   LUT as Logic             | 39415 |     0 |    230400 | 17.11 |
|   LUT as Memory            |  2679 |     0 |    101760 |  2.63 |
|     LUT as Distributed RAM |    32 |     0 |           |       |
|     LUT as Shift Register  |  2647 |     0 |           |       |
| CLB Registers              | 55760 |     0 |    460800 | 12.10 |
|   Register as Flip Flop    | 42448 |     0 |    460800 |  9.21 |
|   Register as Latch        | 13312 |     0 |    460800 |  2.89 |
| CARRY8                     |  1523 |     0 |     28800 |  5.29 |
| F7 Muxes                   |  2173 |     0 |    115200 |  1.89 |
| F8 Muxes                   |   574 |     0 |     57600 |  1.00 |
| F9 Muxes                   |     0 |     0 |     28800 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 47    |          Yes |           - |          Set |
| 49762 |          Yes |           - |        Reset |
| 10    |          Yes |         Set |            - |
| 5941  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  8592 |     0 |     28800 | 29.83 |
|   CLBL                                     |  4266 |     0 |           |       |
|   CLBM                                     |  4326 |     0 |           |       |
| LUT as Logic                               | 39415 |     0 |    230400 | 17.11 |
|   using O5 output only                     |    76 |       |           |       |
|   using O6 output only                     | 24896 |       |           |       |
|   using O5 and O6                          | 14443 |       |           |       |
| LUT as Memory                              |  2679 |     0 |    101760 |  2.63 |
|   LUT as Distributed RAM                   |    32 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    32 |       |           |       |
|   LUT as Shift Register                    |  2647 |     0 |           |       |
|     using O5 output only                   |     1 |       |           |       |
|     using O6 output only                   |  2221 |       |           |       |
|     using O5 and O6                        |   425 |       |           |       |
| CLB Registers                              | 55760 |     0 |    460800 | 12.10 |
|   Register driven from within the CLB      | 26135 |       |           |       |
|   Register driven from outside the CLB     | 29625 |       |           |       |
|     LUT in front of the register is unused | 21006 |       |           |       |
|     LUT in front of the register is used   |  8619 |       |           |       |
| Unique Control Sets                        |   274 |       |     57600 |  0.48 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       312 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       312 |  0.00 |
|   RAMB18       |    0 |     0 |       624 |  0.00 |
| URAM           |    0 |     0 |        96 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  472 |     0 |      1728 | 27.31 |
|   DSP48E2 only |  472 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    4 |     4 |       204 |  1.96 |
| HPIOB_M          |    3 |     3 |        72 |  4.17 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    1 |     1 |        72 |  1.39 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |       544 |  1.29 |
|   BUFGCE             |    7 |     0 |       208 |  3.37 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    0 |     0 |        96 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         4 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |         2 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
| VCU             |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDCE       | 36450 |            Register |
| LUT2       | 24781 |                 CLB |
| LUT6       | 14505 |                 CLB |
| LDCE       | 13312 |            Register |
| FDRE       |  5941 |            Register |
| LUT3       |  5688 |                 CLB |
| LUT4       |  4235 |                 CLB |
| LUT5       |  4166 |                 CLB |
| SRL16E     |  3072 |                 CLB |
| MUXF7      |  2173 |                 CLB |
| CARRY8     |  1523 |                 CLB |
| MUXF8      |   574 |                 CLB |
| LUT1       |   483 |                 CLB |
| DSP48E2    |   472 |          Arithmetic |
| RAMD32     |    56 |                 CLB |
| FDPE       |    47 |            Register |
| FDSE       |    10 |            Register |
| RAMS32     |     8 |                 CLB |
| BUFGCE     |     7 |               Clock |
| IBUFCTRL   |     2 |              Others |
| OBUF       |     1 |                 I/O |
| MMCME4_ADV |     1 |               Clock |
| INBUF      |     1 |                 I/O |
| DIFFINBUF  |     1 |                 I/O |
| BSCANE2    |     1 |       Configuration |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------+------+
|  Ref Name | Used |
+-----------+------+
| vio_1     |    1 |
| dbg_hub   |    1 |
| clk_wiz_0 |    1 |
+-----------+------+


