<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_C8F0D554-BD51-4F46-B8E9-570F46FE9A87"><title>Tline Spec (Memory)</title><body><section id="SECTION_A2C37B9A-5089-4932-8B2E-E44F70A02E2E"><p>Interface: LPDDR5/x</p></section><section id="SECTION_PCB_Stack-up_C8F0D554-BD51-4F46-B8E9-570F46FE9A87_Tline_Spec_Memory_A2C37B9A-5089-4932-8B2E-E44F70A02E2E_Notes"><title>Notes</title><table id="TABLE_PCB_Stack-up_C8F0D554-BD51-4F46-B8E9-570F46FE9A87_Tline_Spec_Memory_A2C37B9A-5089-4932-8B2E-E44F70A02E2E_Notes_1"><title>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x Notes</title><tgroup cols="1"><thead><row><entry>Note</entry></row></thead><tbody><row><entry><p>RCOMP to other nets spacing requirement is minimum 400um.</p></entry></row><row><entry><p>DDR to Non-DDR nets spacing requirement is minimum 500um. </p></entry></row><row><entry><p>DRAM RESET to be routed with 40 ohm impedance on L2, L4 &amp; L10 and the spacing requirement is minimum 250um from other nets.</p></entry></row><row><entry><p>Route RCOMP with 75um TW (MR) in Layer 1,10. GND shield to any high speed IO with VSS trace/ strip. GND reference required.</p></entry></row></tbody></tgroup></table></section><section id="SECTION_PCB_Stack-up_C8F0D554-BD51-4F46-B8E9-570F46FE9A87_Tline_Spec_Memory_A2C37B9A-5089-4932-8B2E-E44F70A02E2E_Trace_Width"><title>Trace Width</title><table id="TABLE_PCB_Stack-up_C8F0D554-BD51-4F46-B8E9-570F46FE9A87_Tline_Spec_Memory_A2C37B9A-5089-4932-8B2E-E44F70A02E2E_Trace_Width_1" scale="60"><title>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-0, CH-2, CH-4, CH-6 Trace Width Specs</title><tgroup cols="11"><thead><row valign="top"><entry outputclass="rotate90">Trace</entry><entry outputclass="rotate90">Tline Type</entry><entry outputclass="rotate90">Routing Layers</entry><entry outputclass="rotate90">Signals</entry><entry outputclass="rotate90">Pin group/Location</entry><entry outputclass="rotate90">Trace Width (um)</entry><entry outputclass="rotate90">Intra-pair (um)</entry><entry outputclass="rotate90">Z SE (Default) (ohm)</entry><entry outputclass="rotate90">Z Diff (Default) (ohm)</entry><entry outputclass="rotate90">A SE (dB/inch @ 2GHz)</entry><entry outputclass="rotate90">A Diff (dB/inch @ 2GHz)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>SL</p></entry><entry><p>2</p></entry><entry><p>DQ</p></entry><entry><p>Outer</p></entry><entry><p>95</p></entry><entry><p /></entry><entry><p>37</p></entry><entry><p /></entry><entry><p>-0.51</p></entry><entry><p /></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p>2</p></entry><entry><p>DQ</p></entry><entry><p>Outer</p></entry><entry><p>95</p></entry><entry><p /></entry><entry><p>37</p></entry><entry><p /></entry><entry><p>-0.51</p></entry><entry><p /></entry></row><row><entry><p>BI</p></entry><entry><p>SL</p></entry><entry><p>2</p></entry><entry><p>DQ</p></entry><entry><p>Outer</p></entry><entry><p>95</p></entry><entry><p /></entry><entry><p>37</p></entry><entry><p /></entry><entry><p>-0.51</p></entry><entry><p /></entry></row><row><entry><p>BO</p></entry><entry><p>SL</p></entry><entry><p>2</p></entry><entry><p>RDQS</p></entry><entry><p>Outer</p></entry><entry><p>80</p></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>-0.51</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p>2</p></entry><entry><p>RDQS</p></entry><entry><p>Outer</p></entry><entry><p>80</p></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>-0.51</p></entry></row><row><entry><p>BI</p></entry><entry><p>SL</p></entry><entry><p>2</p></entry><entry><p>RDQS</p></entry><entry><p>Outer</p></entry><entry><p>80</p></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>-0.51</p></entry></row><row><entry><p>BO</p></entry><entry><p>SL</p></entry><entry><p>2</p></entry><entry><p>WCK</p></entry><entry><p>Outer</p></entry><entry><p>90</p></entry><entry><p>60</p></entry><entry><p /></entry><entry><p>70</p></entry><entry><p /></entry><entry><p>-0.5</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p>2</p></entry><entry><p>WCK</p></entry><entry><p>Outer</p></entry><entry><p>105</p></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>65</p></entry><entry><p /></entry><entry><p>-0.5</p></entry></row><row><entry><p>BI</p></entry><entry><p>SL</p></entry><entry><p>2</p></entry><entry><p>WCK</p></entry><entry><p>Outer</p></entry><entry><p>105</p></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>65</p></entry><entry><p /></entry><entry><p>-0.5</p></entry></row><row><entry><p>BO</p></entry><entry><p>SL</p></entry><entry><p>8</p></entry><entry><p>CLK</p></entry><entry><p>Outer</p></entry><entry><p>75</p></entry><entry><p>65</p></entry><entry><p /></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>-0.47</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p>8</p></entry><entry><p>CLK</p></entry><entry><p>Outer</p></entry><entry><p>75</p></entry><entry><p>65</p></entry><entry><p /></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>-0.47</p></entry></row><row><entry><p>BI</p></entry><entry><p>SL</p></entry><entry><p>8</p></entry><entry><p>CLK</p></entry><entry><p>Outer</p></entry><entry><p>75</p></entry><entry><p>65</p></entry><entry><p /></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>-0.47</p></entry></row><row><entry><p>BO</p></entry><entry><p>SL</p></entry><entry><p>8</p></entry><entry><p>CA/CS</p></entry><entry><p>Outer</p></entry><entry><p>80</p></entry><entry><p /></entry><entry><p>40</p></entry><entry><p /></entry><entry><p>-0.45</p></entry><entry><p /></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p>8</p></entry><entry><p>CA/CS</p></entry><entry><p>Outer</p></entry><entry><p>80</p></entry><entry><p /></entry><entry><p>40</p></entry><entry><p /></entry><entry><p>-0.45</p></entry><entry><p /></entry></row><row><entry><p>BI</p></entry><entry><p>SL</p></entry><entry><p>8</p></entry><entry><p>CA/CS</p></entry><entry><p>Outer</p></entry><entry><p>80</p></entry><entry><p /></entry><entry><p>40</p></entry><entry><p /></entry><entry><p>-0.45</p></entry><entry><p /></entry></row><row><entry><p>BO</p></entry><entry><p>SL</p></entry><entry><p>2, 4</p></entry><entry><p>RESET</p></entry><entry><p>All</p></entry><entry><p>85</p></entry><entry><p /></entry><entry><p>40</p></entry><entry><p /></entry><entry><p>-0.49</p></entry><entry><p /></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p>2, 4</p></entry><entry><p>RESET</p></entry><entry><p>All</p></entry><entry><p>85</p></entry><entry><p /></entry><entry><p>40</p></entry><entry><p /></entry><entry><p>-0.49</p></entry><entry><p /></entry></row><row><entry><p>BI</p></entry><entry><p>SL</p></entry><entry><p>2, 4</p></entry><entry><p>RESET</p></entry><entry><p>All</p></entry><entry><p>85</p></entry><entry><p /></entry><entry><p>40</p></entry><entry><p /></entry><entry><p>-0.49</p></entry><entry><p /></entry></row></tbody></tgroup></table><table id="TABLE_PCB_Stack-up_C8F0D554-BD51-4F46-B8E9-570F46FE9A87_Tline_Spec_Memory_A2C37B9A-5089-4932-8B2E-E44F70A02E2E_Trace_Width_2" scale="60"><title>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-1, CH-3, CH-5, CH-7 Trace Width Specs</title><tgroup cols="11"><thead><row valign="top"><entry outputclass="rotate90">Trace</entry><entry outputclass="rotate90">Tline Type</entry><entry outputclass="rotate90">Routing Layers</entry><entry outputclass="rotate90">Signals</entry><entry outputclass="rotate90">Pin group/Location</entry><entry outputclass="rotate90">Trace Width (um)</entry><entry outputclass="rotate90">Intra-pair (um)</entry><entry outputclass="rotate90">Z SE (Default) (ohm)</entry><entry outputclass="rotate90">Z Diff (Default) (ohm)</entry><entry outputclass="rotate90">A SE (dB/inch @ 2GHz)</entry><entry outputclass="rotate90">A Diff (dB/inch @ 2GHz)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>SL</p></entry><entry><p>4</p></entry><entry><p>DQ</p></entry><entry><p>Inner</p></entry><entry><p>95</p></entry><entry><p /></entry><entry><p>37</p></entry><entry><p /></entry><entry><p>-0.47</p></entry><entry><p /></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p>4</p></entry><entry><p>DQ</p></entry><entry><p>Inner</p></entry><entry><p>95</p></entry><entry><p /></entry><entry><p>37</p></entry><entry><p /></entry><entry><p>-0.47</p></entry><entry><p /></entry></row><row><entry><p>BI</p></entry><entry><p>SL</p></entry><entry><p>4</p></entry><entry><p>DQ</p></entry><entry><p>Inner</p></entry><entry><p>95</p></entry><entry><p /></entry><entry><p>37</p></entry><entry><p /></entry><entry><p>-0.47</p></entry><entry><p /></entry></row><row><entry><p>BO</p></entry><entry><p>SL</p></entry><entry><p>4</p></entry><entry><p>RDQS</p></entry><entry><p>Inner</p></entry><entry><p>85</p></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>-0.49</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p>4</p></entry><entry><p>RDQS</p></entry><entry><p>Inner</p></entry><entry><p>85</p></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>-0.49</p></entry></row><row><entry><p>BI</p></entry><entry><p>SL</p></entry><entry><p>4</p></entry><entry><p>RDQS</p></entry><entry><p>Inner</p></entry><entry><p>85</p></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>-0.49</p></entry></row><row><entry><p>BO</p></entry><entry><p>SL</p></entry><entry><p>4</p></entry><entry><p>WCK</p></entry><entry><p>Inner</p></entry><entry><p>90</p></entry><entry><p>60</p></entry><entry><p /></entry><entry><p>70</p></entry><entry><p /></entry><entry><p>-0.48</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p>4</p></entry><entry><p>WCK</p></entry><entry><p>Inner</p></entry><entry><p>110</p></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>65</p></entry><entry><p /></entry><entry><p>-0.48</p></entry></row><row><entry><p>BI</p></entry><entry><p>SL</p></entry><entry><p>4</p></entry><entry><p>WCK</p></entry><entry><p>Inner</p></entry><entry><p>110</p></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>65</p></entry><entry><p /></entry><entry><p>-0.48</p></entry></row><row><entry><p>BO</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CLK</p></entry><entry><p>Inner</p></entry><entry><p>80</p></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>-0.43</p></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CLK</p></entry><entry><p>Inner</p></entry><entry><p>80</p></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>-0.43</p></entry></row><row><entry><p>BI</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CLK</p></entry><entry><p>Inner</p></entry><entry><p>80</p></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>75</p></entry><entry><p /></entry><entry><p>-0.43</p></entry></row><row><entry><p>BO</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CA/CS</p></entry><entry><p>Inner</p></entry><entry><p>85</p></entry><entry><p /></entry><entry><p>40</p></entry><entry><p /></entry><entry><p>-0.4</p></entry><entry><p /></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CA/CS</p></entry><entry><p>Inner</p></entry><entry><p>85</p></entry><entry><p /></entry><entry><p>40</p></entry><entry><p /></entry><entry><p>-0.4</p></entry><entry><p /></entry></row><row><entry><p>BI</p></entry><entry><p>SL</p></entry><entry><p>6</p></entry><entry><p>CA/CS</p></entry><entry><p>Inner</p></entry><entry><p>85</p></entry><entry><p /></entry><entry><p>40</p></entry><entry><p /></entry><entry><p>-0.4</p></entry><entry><p /></entry></row><row><entry><p>BO</p></entry><entry><p>SL</p></entry><entry><p>2, 4</p></entry><entry><p>RESET</p></entry><entry><p>All</p></entry><entry><p>85</p></entry><entry><p /></entry><entry><p>40</p></entry><entry><p /></entry><entry><p>-0.49</p></entry><entry><p /></entry></row><row><entry><p>M</p></entry><entry><p>SL</p></entry><entry><p>2, 4</p></entry><entry><p>RESET</p></entry><entry><p>All</p></entry><entry><p>85</p></entry><entry><p /></entry><entry><p>40</p></entry><entry><p /></entry><entry><p>-0.49</p></entry><entry><p /></entry></row><row><entry><p>BI</p></entry><entry><p>SL</p></entry><entry><p>2, 4</p></entry><entry><p>RESET</p></entry><entry><p>All</p></entry><entry><p>85</p></entry><entry><p /></entry><entry><p>40</p></entry><entry><p /></entry><entry><p>-0.49</p></entry><entry><p /></entry></row></tbody></tgroup></table></section><section id="SECTION_PCB_Stack-up_C8F0D554-BD51-4F46-B8E9-570F46FE9A87_Tline_Spec_Memory_A2C37B9A-5089-4932-8B2E-E44F70A02E2E_Trace_Spacing"><title>Trace Spacing</title><table id="TABLE_PCB_Stack-up_C8F0D554-BD51-4F46-B8E9-570F46FE9A87_Tline_Spec_Memory_A2C37B9A-5089-4932-8B2E-E44F70A02E2E_Trace_Spacing_1" scale="60"><title>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-0, CH-2, CH-4, CH-6 Trace Spacing Specs</title><tgroup cols="16"><thead><row valign="top"><entry outputclass="rotate90">Trace</entry><entry outputclass="rotate90">CA/CS to CA/CS (um)</entry><entry outputclass="rotate90">CLK to CA/CS (um)</entry><entry outputclass="rotate90">DQ to DQ of same byte (um)</entry><entry outputclass="rotate90">Byte to Byte (um)</entry><entry outputclass="rotate90">RDQS pair to DQ of same byte (um)</entry><entry outputclass="rotate90">DQ to CA/CS (um)</entry><entry outputclass="rotate90">WCK pair to DQ of same byte (um)</entry><entry outputclass="rotate90">WCK pair to DQS pair of same byte (um)</entry><entry outputclass="rotate90">K, CA/CS to CA/CS (%)</entry><entry outputclass="rotate90">K, CLK to CA/CS (%)</entry><entry outputclass="rotate90">K, DQ to DQ of same byte (%)</entry><entry outputclass="rotate90">K, Byte to Byte (%)</entry><entry outputclass="rotate90">K, RDQS pair to DQ of same byte (%)</entry><entry outputclass="rotate90">K, WCK pair to DQ of same byte (%)</entry><entry outputclass="rotate90">K, WCK pair to DQS pair of same byte (%)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>88</p></entry><entry><p>110</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>100</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>120</p></entry><entry><p>2.6</p></entry><entry><p>1.6</p></entry><entry><p>2.1</p></entry><entry><p>2.1</p></entry><entry><p>1.7</p></entry><entry><p>2.09</p></entry><entry><p>0.501</p></entry></row><row><entry><p>M</p></entry><entry><p>180</p></entry><entry><p>300</p></entry><entry><p>180</p></entry><entry><p>200</p></entry><entry><p>200</p></entry><entry><p>500</p></entry><entry><p>300</p></entry><entry><p>300</p></entry><entry><p>0.34</p></entry><entry><p>0.024</p></entry><entry><p>0.26</p></entry><entry><p>0.16</p></entry><entry><p>0.17</p></entry><entry><p>0.17</p></entry><entry><p>0.008</p></entry></row><row><entry><p>BI</p></entry><entry><p>180</p></entry><entry><p>150</p></entry><entry><p>180</p></entry><entry><p>200</p></entry><entry><p>200</p></entry><entry><p>88</p></entry><entry><p>300</p></entry><entry><p>300</p></entry><entry><p>0.34</p></entry><entry><p>0.67</p></entry><entry><p>0.26</p></entry><entry><p>0.16</p></entry><entry><p>0.17</p></entry><entry><p>0.17</p></entry><entry><p>0.008</p></entry></row></tbody></tgroup></table><table id="TABLE_PCB_Stack-up_C8F0D554-BD51-4F46-B8E9-570F46FE9A87_Tline_Spec_Memory_A2C37B9A-5089-4932-8B2E-E44F70A02E2E_Trace_Spacing_2" scale="60"><title>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-1, CH-3, CH-5, CH-7 Trace Spacing Specs</title><tgroup cols="16"><thead><row valign="top"><entry outputclass="rotate90">Trace</entry><entry outputclass="rotate90">CA/CS to CA/CS (um)</entry><entry outputclass="rotate90">CLK to CA/CS (um)</entry><entry outputclass="rotate90">DQ to DQ of same byte (um)</entry><entry outputclass="rotate90">Byte to Byte (um)</entry><entry outputclass="rotate90">RDQS pair to DQ of same byte (um)</entry><entry outputclass="rotate90">DQ to CA/CS (um)</entry><entry outputclass="rotate90">WCK pair to DQ of same byte (um)</entry><entry outputclass="rotate90">WCK pair to DQS pair of same byte (um)</entry><entry outputclass="rotate90">K, CA/CS to CA/CS (%)</entry><entry outputclass="rotate90">K, CLK to CA/CS (%)</entry><entry outputclass="rotate90">K, DQ to DQ of same byte (%)</entry><entry outputclass="rotate90">K, Byte to Byte (%)</entry><entry outputclass="rotate90">K, RDQS pair to DQ of same byte (%)</entry><entry outputclass="rotate90">K, WCK pair to DQ of same byte (%)</entry><entry outputclass="rotate90">K, WCK pair to DQS pair of same byte (%)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>100</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>88</p></entry><entry><p>3.9</p></entry><entry><p>4</p></entry><entry><p>2.07</p></entry><entry><p>2.07</p></entry><entry><p>1.6</p></entry><entry><p>2</p></entry><entry><p>0.98</p></entry></row><row><entry><p>M</p></entry><entry><p>180</p></entry><entry><p>300</p></entry><entry><p>180</p></entry><entry><p>200</p></entry><entry><p>200</p></entry><entry><p>500</p></entry><entry><p>300</p></entry><entry><p>300</p></entry><entry><p>0.73</p></entry><entry><p>0.08</p></entry><entry><p>0.25</p></entry><entry><p>0.15</p></entry><entry><p>0.16</p></entry><entry><p>0.16</p></entry><entry><p>0.007</p></entry></row><row><entry><p>BI</p></entry><entry><p>180</p></entry><entry><p>150</p></entry><entry><p>180</p></entry><entry><p>200</p></entry><entry><p>200</p></entry><entry><p>88</p></entry><entry><p>300</p></entry><entry><p>300</p></entry><entry><p>0.73</p></entry><entry><p>1.2</p></entry><entry><p>0.25</p></entry><entry><p>0.15</p></entry><entry><p>0.16</p></entry><entry><p>0.16</p></entry><entry><p>0.007</p></entry></row></tbody></tgroup></table><table id="TABLE_PCB_Stack-up_C8F0D554-BD51-4F46-B8E9-570F46FE9A87_Tline_Spec_Memory_A2C37B9A-5089-4932-8B2E-E44F70A02E2E_Trace_Spacing_3"><title>Type-4 2-x-2+, 0.8mm, 10L, Mainstream, Premium Mid Loss (PML) LPDDR5/x MD x32 Type-4 CH-0, CH-1, CH-2, CH-3, CH-4, CH-5, CH-6, CH-7 Channel to Channel Trace Spacing Specs</title><tgroup cols="3"><thead><row><entry>Trace</entry><entry>CA/CS to CA/CS (um)</entry><entry>DQ to DQ (um)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>200</p></entry><entry><p>250</p></entry></row><row><entry><p>M</p></entry><entry><p>500</p></entry><entry><p>500</p></entry></row><row><entry><p>BI</p></entry><entry><p>500</p></entry><entry><p>500</p></entry></row></tbody></tgroup></table></section></body></topic>