// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 85 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (SystemVerilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "test")
  (DATE "04/10/2018 01:14:47")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Cam_sdiod\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4871:4871:4871) (4883:4883:4883))
        (PORT oe (5573:5573:5573) (5480:5480:5480))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
        (IOPATH oe o (2959:2959:2959) (2862:2862:2862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Cam_reset_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4294:4294:4294) (4031:4031:4031))
        (IOPATH i o (2840:2840:2840) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Cam_sdioc\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3530:3530:3530) (3496:3496:3496))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Cam_xclk\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3098:3098:3098) (3198:3198:3198))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2629:2629:2629) (2688:2688:2688))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2331:2331:2331) (2362:2362:2362))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2730:2730:2730) (2666:2666:2666))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2662:2662:2662) (2721:2721:2721))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1674:1674:1674) (1719:1719:1719))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2647:2647:2647) (2707:2707:2707))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2838:2838:2838) (2853:2853:2853))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2883:2883:2883) (2877:2877:2877))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3971:3971:3971) (3945:3945:3945))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4401:4401:4401) (4412:4412:4412))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4021:4021:4021) (3900:3900:3900))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4284:4284:4284) (4323:4323:4323))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3539:3539:3539) (3470:3470:3470))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4802:4802:4802) (4831:4831:4831))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3654:3654:3654) (3611:3611:3611))
        (IOPATH i o (2848:2848:2848) (2806:2806:2806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4420:4420:4420) (4429:4429:4429))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2435:2435:2435) (2518:2518:2518))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2710:2710:2710) (2623:2623:2623))
        (IOPATH i o (2908:2908:2908) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2286:2286:2286) (2287:2287:2287))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1579:1579:1579) (1568:1568:1568))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1561:1561:1561) (1550:1550:1550))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2426:2426:2426) (2505:2505:2505))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3225:3225:3225) (3151:3151:3151))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2911:2911:2911) (3025:3025:3025))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4420:4420:4420) (4522:4522:4522))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4867:4867:4867) (4977:4977:4977))
        (IOPATH i o (2806:2806:2806) (2848:2848:2848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3551:3551:3551) (3823:3823:3823))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4854:4854:4854) (4836:4836:4836))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR5\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4562:4562:4562) (4917:4917:4917))
        (IOPATH i o (2858:2858:2858) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LEDR6\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4278:4278:4278) (4611:4611:4611))
        (IOPATH i o (2878:2878:2878) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4260:4260:4260) (4164:4164:4164))
        (IOPATH i o (2898:2898:2898) (2856:2856:2856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1662:1662:1662) (1607:1607:1607))
        (IOPATH i o (4220:4220:4220) (4282:4282:4282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4167:4167:4167) (4106:4106:4106))
        (IOPATH i o (2868:2868:2868) (2826:2826:2826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (618:618:618) (565:565:565))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (929:929:929) (885:885:885))
        (IOPATH i o (2783:2783:2783) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1497:1497:1497) (1462:1462:1462))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1327:1327:1327) (1333:1333:1333))
        (IOPATH i o (2745:2745:2745) (2773:2773:2773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1628:1628:1628) (1593:1593:1593))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (710:710:710) (677:677:677))
        (IOPATH i o (2865:2865:2865) (2840:2840:2840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (671:671:671) (638:638:638))
        (IOPATH i o (2855:2855:2855) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (704:704:704) (684:684:684))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1015:1015:1015) (990:990:990))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (705:705:705) (689:689:689))
        (IOPATH i o (4130:4130:4130) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (656:656:656) (689:689:689))
        (IOPATH i o (4211:4211:4211) (4140:4140:4140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (667:667:667) (649:649:649))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (714:714:714) (681:681:681))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (364:364:364) (349:349:349))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (366:366:366) (352:352:352))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (673:673:673) (640:640:640))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (662:662:662) (640:640:640))
        (IOPATH i o (2885:2885:2885) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (674:674:674) (696:696:696))
        (IOPATH i o (2870:2870:2870) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1196:1196:1196) (1150:1150:1150))
        (IOPATH i o (2875:2875:2875) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1172:1172:1172) (1113:1113:1113))
        (IOPATH i o (2773:2773:2773) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2001:2001:2001) (1993:1993:1993))
        (IOPATH i o (4220:4220:4220) (4282:4282:4282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2649:2649:2649) (2562:2562:2562))
        (IOPATH i o (2838:2838:2838) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1730:1730:1730) (1740:1740:1740))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2259:2259:2259) (2222:2222:2222))
        (IOPATH i o (2888:2888:2888) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX3\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2333:2333:2333) (2363:2363:2363))
        (IOPATH i o (2816:2816:2816) (2858:2858:2858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (720:720:720) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE Clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (187:187:187) (173:173:173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Reset\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (640:640:640) (746:746:746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (537:537:537))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (505:505:505))
        (PORT datab (4332:4332:4332) (4695:4695:4695))
        (PORT datac (412:412:412) (423:423:423))
        (PORT datad (631:631:631) (617:617:617))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (680:680:680))
        (PORT datab (4261:4261:4261) (4608:4608:4608))
        (PORT datac (214:214:214) (251:251:251))
        (PORT datad (273:273:273) (318:318:318))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1134:1134:1134) (1110:1110:1110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (467:467:467) (525:525:525))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (732:732:732))
        (PORT datab (4330:4330:4330) (4692:4692:4692))
        (PORT datac (345:345:345) (463:463:463))
        (PORT datad (376:376:376) (384:384:384))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1134:1134:1134) (1110:1110:1110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (536:536:536))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (732:732:732))
        (PORT datab (4331:4331:4331) (4694:4694:4694))
        (PORT datac (341:341:341) (458:458:458))
        (PORT datad (403:403:403) (409:409:409))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1134:1134:1134) (1110:1110:1110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (475:475:475) (525:525:525))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (732:732:732))
        (PORT datab (4330:4330:4330) (4693:4693:4693))
        (PORT datac (344:344:344) (462:462:462))
        (PORT datad (378:378:378) (386:386:386))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1134:1134:1134) (1110:1110:1110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (745:745:745) (770:770:770))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (695:695:695))
        (PORT datab (4257:4257:4257) (4604:4604:4604))
        (PORT datac (596:596:596) (582:582:582))
        (PORT datad (277:277:277) (323:323:323))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (762:762:762))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (697:697:697))
        (PORT datab (4257:4257:4257) (4604:4604:4604))
        (PORT datac (588:588:588) (572:572:572))
        (PORT datad (278:278:278) (324:324:324))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (735:735:735))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (602:602:602) (685:685:685))
        (PORT datab (4259:4259:4259) (4607:4607:4607))
        (PORT datac (599:599:599) (585:585:585))
        (PORT datad (274:274:274) (320:320:320))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (742:742:742))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4491:4491:4491) (4827:4827:4827))
        (PORT datab (310:310:310) (365:365:365))
        (PORT datac (557:557:557) (648:648:648))
        (PORT datad (616:616:616) (605:605:605))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (732:732:732) (752:752:752))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (692:692:692))
        (PORT datab (4258:4258:4258) (4605:4605:4605))
        (PORT datac (594:594:594) (581:581:581))
        (PORT datad (276:276:276) (322:322:322))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (769:769:769) (785:785:785))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4489:4489:4489) (4825:4825:4825))
        (PORT datab (308:308:308) (363:363:363))
        (PORT datac (553:553:553) (643:643:643))
        (PORT datad (620:620:620) (606:606:606))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (979:979:979) (984:984:984))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (534:534:534))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (510:510:510))
        (PORT datab (4330:4330:4330) (4693:4693:4693))
        (PORT datac (372:372:372) (386:386:386))
        (PORT datad (632:632:632) (618:618:618))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1134:1134:1134) (1110:1110:1110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (563:563:563))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (732:732:732))
        (PORT datab (4334:4334:4334) (4697:4697:4697))
        (PORT datac (334:334:334) (451:451:451))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1134:1134:1134) (1110:1110:1110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (554:554:554))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (732:732:732))
        (PORT datab (4333:4333:4333) (4697:4697:4697))
        (PORT datac (335:335:335) (452:452:452))
        (PORT datad (645:645:645) (623:623:623))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1134:1134:1134) (1110:1110:1110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (526:526:526))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (732:732:732))
        (PORT datab (4332:4332:4332) (4696:4696:4696))
        (PORT datac (338:338:338) (455:455:455))
        (PORT datad (400:400:400) (404:404:404))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1134:1134:1134) (1110:1110:1110))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (397:397:397))
        (PORT datab (307:307:307) (391:391:391))
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (276:276:276) (348:348:348))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (275:275:275) (356:356:356))
        (PORT datad (277:277:277) (349:349:349))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datad (400:400:400) (404:404:404))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (290:290:290))
        (PORT datac (236:236:236) (271:271:271))
        (PORT datad (396:396:396) (408:408:408))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (567:567:567))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\[14\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (508:508:508))
        (PORT datab (441:441:441) (441:441:441))
        (PORT datad (375:375:375) (381:381:381))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5232:5232:5232) (4928:4928:4928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\[15\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (450:450:450))
        (PORT datab (428:428:428) (449:449:449))
        (PORT datac (493:493:493) (547:547:547))
        (PORT datad (219:219:219) (250:250:250))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (684:684:684) (718:718:718))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE freq_counter\[15\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (732:732:732))
        (PORT datad (639:639:639) (615:615:615))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE freq_counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5232:5232:5232) (4928:4928:4928))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (235:235:235) (271:271:271))
        (PORT datad (395:395:395) (407:407:407))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (692:692:692))
        (PORT datab (531:531:531) (580:580:580))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (223:223:223) (254:254:254))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SCCB_clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (211:211:211) (247:247:247))
        (PORT datad (2172:2172:2172) (2157:2157:2157))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE SCCB_clk\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1348:1348:1348) (1326:1326:1326))
        (IOPATH datab combout (418:418:418) (425:425:425))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE SCCB_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE SCCB_clk\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2198:2198:2198) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|prep_sig2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (394:394:394))
        (PORT datad (724:724:724) (765:765:765))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SCCB_Run\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (4199:4199:4199) (4522:4522:4522))
        (PORT datac (4380:4380:4380) (4740:4740:4740))
        (PORT datad (801:801:801) (852:852:852))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state\.HALT\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (747:747:747) (749:749:749))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.HALT)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (438:438:438))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (797:797:797))
        (PORT datab (473:473:473) (491:491:491))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.Phase1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5317:5317:5317) (5005:5005:5005))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (468:468:468))
        (PORT datad (441:441:441) (451:451:451))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.Phase2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5317:5317:5317) (5005:5005:5005))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (440:440:440))
        (PORT datac (317:317:317) (425:425:425))
        (PORT datad (318:318:318) (408:408:408))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (851:851:851))
        (PORT datab (691:691:691) (681:681:681))
        (PORT datac (721:721:721) (757:757:757))
        (PORT datad (739:739:739) (769:769:769))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|cam_clk\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datad (727:727:727) (772:772:772))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|cam_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1307:1307:1307) (1380:1380:1380))
        (PORT ena (1565:1565:1565) (1591:1591:1591))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (457:457:457))
        (PORT datac (762:762:762) (804:804:804))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (605:605:605))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (981:981:981) (1026:1026:1026))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (782:782:782))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (981:981:981) (1026:1026:1026))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (776:776:776))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (981:981:981) (1026:1026:1026))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (310:310:310) (398:398:398))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (981:981:981) (1026:1026:1026))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (439:439:439))
        (PORT datab (324:324:324) (415:415:415))
        (PORT datac (308:308:308) (391:391:391))
        (PORT datad (308:308:308) (395:395:395))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (493:493:493) (571:571:571))
        (PORT datad (210:210:210) (236:236:236))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (832:832:832))
        (PORT datab (555:555:555) (601:601:601))
        (PORT datac (228:228:228) (259:259:259))
        (PORT datad (478:478:478) (529:529:529))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (466:466:466))
        (PORT datab (341:341:341) (427:427:427))
        (PORT datad (316:316:316) (406:406:406))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (339:339:339))
        (PORT datab (553:553:553) (599:599:599))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (401:401:401) (405:405:405))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|state_counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (875:875:875))
        (PORT datac (507:507:507) (570:570:570))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (981:981:981) (1026:1026:1026))
        (PORT ena (953:953:953) (950:950:950))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (415:415:415))
        (PORT datac (307:307:307) (390:390:390))
        (PORT datad (309:309:309) (395:395:395))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (439:439:439))
        (PORT datac (491:491:491) (569:569:569))
        (PORT datad (252:252:252) (275:275:275))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (769:769:769))
        (PORT datab (448:448:448) (467:467:467))
        (PORT datad (318:318:318) (408:408:408))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.INPUT)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5317:5317:5317) (5005:5005:5005))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[7\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (889:889:889))
        (PORT datac (775:775:775) (836:836:836))
        (PORT datad (1116:1116:1116) (1140:1140:1140))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1464:1464:1464))
        (PORT ena (954:954:954) (951:951:951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (394:394:394))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1464:1464:1464))
        (PORT ena (954:954:954) (951:951:951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1464:1464:1464))
        (PORT ena (954:954:954) (951:951:951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (401:401:401))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1464:1464:1464))
        (PORT ena (954:954:954) (951:951:951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1464:1464:1464))
        (PORT ena (954:954:954) (951:951:951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (554:554:554))
        (PORT datab (303:303:303) (395:395:395))
        (PORT datac (269:269:269) (360:360:360))
        (PORT datad (271:271:271) (352:352:352))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (387:387:387))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1464:1464:1464))
        (PORT ena (954:954:954) (951:951:951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1464:1464:1464))
        (PORT ena (954:954:954) (951:951:951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage2\[7\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (390:390:390))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1367:1367:1367) (1464:1464:1464))
        (PORT ena (954:954:954) (951:951:951))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (393:393:393))
        (PORT datac (263:263:263) (348:348:348))
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (303:303:303) (394:394:394))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (574:574:574))
        (PORT datab (445:445:445) (464:464:464))
        (PORT datad (696:696:696) (692:692:692))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.BREAK)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5317:5317:5317) (5005:5005:5005))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (406:406:406))
        (PORT datab (475:475:475) (492:492:492))
        (PORT datad (693:693:693) (689:689:689))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.Phase3)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5317:5317:5317) (5005:5005:5005))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (587:587:587))
        (PORT datab (472:472:472) (490:490:490))
        (PORT datad (414:414:414) (425:425:425))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.Phase4)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5317:5317:5317) (5005:5005:5005))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (433:433:433))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (854:854:854) (910:910:910))
        (PORT datad (721:721:721) (755:755:755))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1316:1316:1316) (1336:1336:1336))
        (PORT ena (1453:1453:1453) (1429:1429:1429))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (435:435:435))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1316:1316:1316) (1336:1336:1336))
        (PORT ena (1453:1453:1453) (1429:1429:1429))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (405:405:405))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1316:1316:1316) (1336:1336:1336))
        (PORT ena (1453:1453:1453) (1429:1429:1429))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (441:441:441))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1316:1316:1316) (1336:1336:1336))
        (PORT ena (1453:1453:1453) (1429:1429:1429))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (414:414:414))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1316:1316:1316) (1336:1336:1336))
        (PORT ena (1453:1453:1453) (1429:1429:1429))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (427:427:427))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1316:1316:1316) (1336:1336:1336))
        (PORT ena (1453:1453:1453) (1429:1429:1429))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (441:441:441))
        (PORT datad (303:303:303) (389:389:389))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (435:435:435))
        (PORT datad (308:308:308) (385:385:385))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (388:388:388))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1316:1316:1316) (1336:1336:1336))
        (PORT ena (1453:1453:1453) (1429:1429:1429))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|SCCB_COUNTER\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (336:336:336))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|SCCB_COUNTER\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1316:1316:1316) (1336:1336:1336))
        (PORT ena (1453:1453:1453) (1429:1429:1429))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (261:261:261) (346:346:346))
        (PORT datad (263:263:263) (337:337:337))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (574:574:574))
        (PORT datad (496:496:496) (562:562:562))
        (IOPATH dataa combout (377:377:377) (382:382:382))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (453:453:453))
        (PORT datab (416:416:416) (430:430:430))
        (PORT datac (393:393:393) (394:394:394))
        (PORT datad (215:215:215) (244:244:244))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[0\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1128:1128:1128))
        (PORT datab (754:754:754) (788:788:788))
        (PORT datac (1040:1040:1040) (1082:1082:1082))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2591:2591:2591))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1351:1351:1351) (1442:1442:1442))
        (PORT ena (1445:1445:1445) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2591:2591:2591))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1351:1351:1351) (1442:1442:1442))
        (PORT ena (1445:1445:1445) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2591:2591:2591))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1351:1351:1351) (1442:1442:1442))
        (PORT ena (1445:1445:1445) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[3\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2591:2591:2591))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1351:1351:1351) (1442:1442:1442))
        (PORT ena (1445:1445:1445) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (561:561:561))
        (PORT datab (476:476:476) (527:527:527))
        (PORT datac (435:435:435) (490:490:490))
        (PORT datad (462:462:462) (507:507:507))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2591:2591:2591))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1351:1351:1351) (1442:1442:1442))
        (PORT ena (1445:1445:1445) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2591:2591:2591))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1351:1351:1351) (1442:1442:1442))
        (PORT ena (1445:1445:1445) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1351:1351:1351) (1442:1442:1442))
        (PORT ena (1476:1476:1476) (1437:1437:1437))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2591:2591:2591))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1351:1351:1351) (1442:1442:1442))
        (PORT ena (1445:1445:1445) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (566:566:566))
        (PORT datab (750:750:750) (795:795:795))
        (PORT datac (771:771:771) (802:802:802))
        (PORT datad (437:437:437) (484:484:484))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[8\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2591:2591:2591))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1351:1351:1351) (1442:1442:1442))
        (PORT ena (1445:1445:1445) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[9\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2591:2591:2591))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1351:1351:1351) (1442:1442:1442))
        (PORT ena (1445:1445:1445) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[10\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2591:2591:2591))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1351:1351:1351) (1442:1442:1442))
        (PORT ena (1445:1445:1445) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[11\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2591:2591:2591))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1351:1351:1351) (1442:1442:1442))
        (PORT ena (1445:1445:1445) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[12\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2591:2591:2591))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1351:1351:1351) (1442:1442:1442))
        (PORT ena (1445:1445:1445) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[13\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2591:2591:2591))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1351:1351:1351) (1442:1442:1442))
        (PORT ena (1445:1445:1445) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[14\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2579:2579:2579) (2591:2591:2591))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1351:1351:1351) (1442:1442:1442))
        (PORT ena (1445:1445:1445) (1400:1400:1400))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|garbage\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|garbage\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2153:2153:2153))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1351:1351:1351) (1442:1442:1442))
        (PORT ena (1476:1476:1476) (1437:1437:1437))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (771:771:771))
        (PORT datab (513:513:513) (554:554:554))
        (PORT datac (471:471:471) (518:518:518))
        (PORT datad (464:464:464) (507:507:507))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (801:801:801))
        (PORT datab (516:516:516) (559:559:559))
        (PORT datac (448:448:448) (493:493:493))
        (PORT datad (439:439:439) (484:484:484))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Equal5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (442:442:442))
        (PORT datab (451:451:451) (471:471:471))
        (PORT datad (763:763:763) (770:770:770))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.FIN)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5317:5317:5317) (5005:5005:5005))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (904:904:904))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datac (4161:4161:4161) (4482:4482:4482))
        (PORT datad (764:764:764) (771:771:771))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.STOP)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5317:5317:5317) (5005:5005:5005))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|prep_sig2)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1342:1342:1342) (1424:1424:1424))
        (PORT ena (1805:1805:1805) (1799:1799:1799))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (793:793:793))
        (PORT datab (495:495:495) (564:564:564))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|state\.PREP)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (5317:5317:5317) (5005:5005:5005))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|prep_sig1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (724:724:724) (766:766:766))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|prep_sig1)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1342:1342:1342) (1424:1424:1424))
        (PORT ena (1805:1805:1805) (1799:1799:1799))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (814:814:814))
        (PORT datab (1143:1143:1143) (1168:1168:1168))
        (PORT datac (760:760:760) (796:796:796))
        (PORT datad (722:722:722) (764:764:764))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (435:435:435))
        (PORT datad (293:293:293) (375:375:375))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (464:464:464))
        (PORT datad (315:315:315) (405:405:405))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1295:1295:1295))
        (PORT datab (1192:1192:1192) (1248:1248:1248))
        (PORT datac (1058:1058:1058) (1101:1101:1101))
        (PORT datad (1134:1134:1134) (1178:1178:1178))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (440:440:440))
        (PORT datad (292:292:292) (372:372:372))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~36)
    (DELAY
      (ABSOLUTE
        (PORT datac (793:793:793) (843:843:843))
        (PORT datad (805:805:805) (877:877:877))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1422:1422:1422))
        (PORT datab (1157:1157:1157) (1208:1208:1208))
        (PORT datac (1190:1190:1190) (1252:1252:1252))
        (PORT datad (1127:1127:1127) (1170:1170:1170))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1422:1422:1422))
        (PORT datab (1194:1194:1194) (1248:1248:1248))
        (PORT datac (1190:1190:1190) (1252:1252:1252))
        (PORT datad (1126:1126:1126) (1169:1169:1169))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1055:1055:1055))
        (PORT datab (753:753:753) (749:749:749))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1425:1425:1425))
        (PORT datab (1196:1196:1196) (1251:1251:1251))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\[0\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (586:586:586))
        (PORT datab (335:335:335) (429:429:429))
        (PORT datac (283:283:283) (369:369:369))
        (PORT datad (293:293:293) (374:374:374))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\[0\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (305:305:305))
        (PORT datab (720:720:720) (773:773:773))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (1016:1016:1016) (1049:1049:1049))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1652:1652:1652) (1670:1670:1670))
        (PORT ena (1737:1737:1737) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (923:923:923))
        (PORT datab (828:828:828) (895:895:895))
        (PORT datac (811:811:811) (874:874:874))
        (PORT datad (838:838:838) (889:889:889))
        (IOPATH dataa combout (412:412:412) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (927:927:927))
        (PORT datab (850:850:850) (917:917:917))
        (PORT datac (809:809:809) (872:872:872))
        (PORT datad (842:842:842) (895:895:895))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (884:884:884))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (795:795:795) (855:855:855))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (921:921:921))
        (PORT datab (865:865:865) (905:905:905))
        (PORT datac (793:793:793) (842:842:842))
        (PORT datad (835:835:835) (886:886:886))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (827:827:827) (895:895:895))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (803:803:803) (875:875:875))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (260:260:260) (295:295:295))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2159:2159:2159))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1377:1377:1377) (1391:1391:1391))
        (PORT ena (1420:1420:1420) (1372:1372:1372))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (921:921:921))
        (PORT datab (853:853:853) (920:920:920))
        (PORT datac (811:811:811) (874:874:874))
        (PORT datad (836:836:836) (888:888:888))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (925:925:925))
        (PORT datab (851:851:851) (918:918:918))
        (PORT datac (809:809:809) (872:872:872))
        (PORT datad (840:840:840) (892:892:892))
        (IOPATH dataa combout (391:391:391) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (790:790:790) (839:839:839))
        (PORT datad (794:794:794) (853:853:853))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (926:926:926))
        (PORT datab (850:850:850) (918:918:918))
        (PORT datac (809:809:809) (872:872:872))
        (PORT datad (842:842:842) (894:894:894))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1426:1426:1426))
        (PORT datab (1192:1192:1192) (1248:1248:1248))
        (PORT datac (1189:1189:1189) (1251:1251:1251))
        (PORT datad (1134:1134:1134) (1177:1177:1177))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (711:711:711))
        (PORT datab (776:776:776) (772:772:772))
        (PORT datac (1152:1152:1152) (1216:1216:1216))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1652:1652:1652) (1670:1670:1670))
        (PORT ena (1737:1737:1737) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (861:861:861))
        (PORT datab (637:637:637) (723:723:723))
        (PORT datac (541:541:541) (619:619:619))
        (PORT datad (806:806:806) (872:872:872))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (931:931:931))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (543:543:543) (621:621:621))
        (PORT datad (531:531:531) (603:603:603))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (936:936:936))
        (PORT datab (641:641:641) (727:727:727))
        (PORT datac (546:546:546) (625:625:625))
        (PORT datad (530:530:530) (602:602:602))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (934:934:934))
        (PORT datab (640:640:640) (726:726:726))
        (PORT datac (545:545:545) (623:623:623))
        (PORT datad (531:531:531) (602:602:602))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (853:853:853) (915:915:915))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (839:839:839) (895:895:895))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1323:1323:1323) (1348:1348:1348))
        (PORT ena (1217:1217:1217) (1202:1202:1202))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (516:516:516))
        (PORT datab (455:455:455) (517:517:517))
        (PORT datac (710:710:710) (758:758:758))
        (PORT datad (739:739:739) (783:783:783))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (516:516:516))
        (PORT datab (745:745:745) (794:794:794))
        (PORT datac (754:754:754) (799:799:799))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1425:1425:1425))
        (PORT datab (1154:1154:1154) (1204:1204:1204))
        (PORT datac (1188:1188:1188) (1250:1250:1250))
        (PORT datad (1132:1132:1132) (1175:1175:1175))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1224:1224:1224))
        (PORT datab (1156:1156:1156) (1207:1207:1207))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (1146:1146:1146) (1208:1208:1208))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1425:1425:1425))
        (PORT datab (1154:1154:1154) (1205:1205:1205))
        (PORT datac (1189:1189:1189) (1251:1251:1251))
        (PORT datad (1132:1132:1132) (1175:1175:1175))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1095:1095:1095) (1145:1145:1145))
        (PORT datab (1194:1194:1194) (1250:1250:1250))
        (PORT datac (1151:1151:1151) (1215:1215:1215))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1195:1195:1195) (1250:1250:1250))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1652:1652:1652) (1670:1670:1670))
        (PORT ena (1737:1737:1737) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1035:1035:1035))
        (PORT datab (921:921:921) (989:989:989))
        (PORT datac (1150:1150:1150) (1208:1208:1208))
        (PORT datad (1068:1068:1068) (1111:1111:1111))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1036:1036:1036))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1151:1151:1151) (1209:1209:1209))
        (PORT datad (867:867:867) (931:931:931))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1249:1249:1249))
        (PORT datab (902:902:902) (992:992:992))
        (PORT datac (903:903:903) (984:984:984))
        (PORT datad (1091:1091:1091) (1130:1130:1130))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1220:1220:1220))
        (PORT datab (904:904:904) (994:994:994))
        (PORT datac (905:905:905) (986:986:986))
        (PORT datad (1094:1094:1094) (1134:1134:1134))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1220:1220:1220))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1084:1084:1084) (1131:1131:1131))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (990:990:990))
        (PORT datac (204:204:204) (235:235:235))
        (PORT datad (374:374:374) (367:367:367))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1674:1674:1674) (1698:1698:1698))
        (PORT ena (1523:1523:1523) (1503:1503:1503))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1426:1426:1426))
        (PORT datab (1192:1192:1192) (1249:1249:1249))
        (PORT datac (1152:1152:1152) (1216:1216:1216))
        (PORT datad (1105:1105:1105) (1161:1161:1161))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1334:1334:1334) (1426:1426:1426))
        (PORT datab (1193:1193:1193) (1249:1249:1249))
        (PORT datac (1152:1152:1152) (1216:1216:1216))
        (PORT datad (1105:1105:1105) (1160:1160:1160))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1209:1209:1209))
        (PORT datab (1155:1155:1155) (1198:1198:1198))
        (PORT datac (881:881:881) (944:944:944))
        (PORT datad (1080:1080:1080) (1122:1122:1122))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1207:1207:1207))
        (PORT datab (1153:1153:1153) (1197:1197:1197))
        (PORT datac (886:886:886) (949:949:949))
        (PORT datad (1083:1083:1083) (1125:1125:1125))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1297:1297:1297))
        (PORT datab (407:407:407) (425:425:425))
        (PORT datac (373:373:373) (389:389:389))
        (PORT datad (1129:1129:1129) (1172:1172:1172))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1298:1298:1298))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1652:1652:1652) (1670:1670:1670))
        (PORT ena (1737:1737:1737) (1690:1690:1690))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1209:1209:1209))
        (PORT datab (846:846:846) (913:913:913))
        (PORT datac (883:883:883) (946:946:946))
        (PORT datad (1081:1081:1081) (1123:1123:1123))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1182:1182:1182))
        (PORT datab (902:902:902) (992:992:992))
        (PORT datac (1040:1040:1040) (1078:1078:1078))
        (PORT datad (1145:1145:1145) (1201:1201:1201))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (1121:1121:1121) (1170:1170:1170))
        (PORT datac (907:907:907) (989:989:989))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Write_data\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1156:1156:1156) (1199:1199:1199))
        (PORT datad (706:706:706) (704:704:704))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Write_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1811:1811:1811) (1823:1823:1823))
        (PORT ena (1490:1490:1490) (1465:1465:1465))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (513:513:513))
        (PORT datab (285:285:285) (367:367:367))
        (PORT datac (712:712:712) (760:760:760))
        (PORT datad (743:743:743) (787:787:787))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (841:841:841))
        (PORT datab (456:456:456) (508:508:508))
        (PORT datac (731:731:731) (788:788:788))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1065:1065:1065))
        (PORT datab (741:741:741) (786:786:786))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (794:794:794))
        (PORT datab (748:748:748) (798:798:798))
        (PORT datac (700:700:700) (681:681:681))
        (PORT datad (747:747:747) (791:791:791))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (559:559:559))
        (PORT datab (526:526:526) (603:603:603))
        (PORT datac (522:522:522) (576:576:576))
        (PORT datad (300:300:300) (389:389:389))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (789:789:789))
        (PORT datac (1003:1003:1003) (1023:1023:1023))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (283:283:283))
        (PORT datab (657:657:657) (646:646:646))
        (PORT datac (654:654:654) (636:636:636))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (734:734:734))
        (PORT datab (684:684:684) (669:669:669))
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (792:792:792))
        (PORT datab (721:721:721) (765:765:765))
        (PORT datac (675:675:675) (662:662:662))
        (PORT datad (696:696:696) (682:682:682))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (440:440:440))
        (PORT datab (352:352:352) (451:451:451))
        (PORT datac (318:318:318) (426:426:426))
        (PORT datad (319:319:319) (400:400:400))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (339:339:339))
        (PORT datab (456:456:456) (462:462:462))
        (PORT datac (711:711:711) (732:732:732))
        (PORT datad (309:309:309) (395:395:395))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (452:452:452))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (617:617:617) (604:604:604))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (816:816:816))
        (PORT datab (783:783:783) (839:839:839))
        (PORT datac (790:790:790) (835:835:835))
        (PORT datad (704:704:704) (731:731:731))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (609:609:609))
        (PORT datab (546:546:546) (602:602:602))
        (PORT datac (781:781:781) (828:828:828))
        (PORT datad (521:521:521) (576:576:576))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (603:603:603))
        (PORT datac (537:537:537) (609:609:609))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (574:574:574))
        (PORT datab (817:817:817) (865:865:865))
        (PORT datac (536:536:536) (608:608:608))
        (PORT datad (522:522:522) (577:577:577))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (608:608:608))
        (PORT datab (548:548:548) (604:604:604))
        (PORT datac (779:779:779) (825:825:825))
        (PORT datad (519:519:519) (573:573:573))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (531:531:531) (605:605:605))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (502:502:502) (561:561:561))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (384:384:384) (398:398:398))
        (PORT datad (401:401:401) (404:404:404))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1462:1462:1462) (1468:1468:1468))
        (PORT ena (1417:1417:1417) (1376:1376:1376))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1036:1036:1036))
        (PORT datab (1189:1189:1189) (1249:1249:1249))
        (PORT datac (883:883:883) (948:948:948))
        (PORT datad (1069:1069:1069) (1112:1112:1112))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (995:995:995))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (854:854:854) (930:930:930))
        (PORT datad (869:869:869) (933:933:933))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1674:1674:1674) (1698:1698:1698))
        (PORT ena (1523:1523:1523) (1503:1503:1503))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1035:1035:1035))
        (PORT datab (922:922:922) (990:990:990))
        (PORT datac (851:851:851) (927:927:927))
        (PORT datad (872:872:872) (940:940:940))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (1034:1034:1034))
        (PORT datab (918:918:918) (986:986:986))
        (PORT datac (847:847:847) (921:921:921))
        (PORT datad (867:867:867) (933:933:933))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (294:294:294))
        (PORT datab (891:891:891) (957:957:957))
        (PORT datac (1145:1145:1145) (1203:1203:1203))
        (PORT datad (210:210:210) (236:236:236))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (290:290:290))
        (PORT datab (896:896:896) (964:964:964))
        (PORT datac (1153:1153:1153) (1211:1211:1211))
        (PORT datad (216:216:216) (243:243:243))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (984:984:984))
        (PORT datab (238:238:238) (273:273:273))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1674:1674:1674) (1698:1698:1698))
        (PORT ena (1523:1523:1523) (1503:1503:1503))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (553:553:553))
        (PORT datab (825:825:825) (864:864:864))
        (PORT datac (745:745:745) (797:797:797))
        (PORT datad (761:761:761) (807:807:807))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (610:610:610))
        (PORT datab (817:817:817) (866:866:866))
        (PORT datac (536:536:536) (608:608:608))
        (PORT datad (522:522:522) (577:577:577))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (604:604:604))
        (PORT datab (247:247:247) (285:285:285))
        (PORT datac (537:537:537) (608:608:608))
        (PORT datad (208:208:208) (231:231:231))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (536:536:536) (608:608:608))
        (PORT datad (495:495:495) (563:563:563))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (604:604:604))
        (PORT datab (531:531:531) (605:605:605))
        (PORT datac (537:537:537) (608:608:608))
        (PORT datad (494:494:494) (562:562:562))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (531:531:531) (606:606:606))
        (PORT datac (382:382:382) (396:396:396))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (434:434:434))
        (PORT datab (264:264:264) (299:299:299))
        (PORT datac (374:374:374) (390:390:390))
        (PORT datad (305:305:305) (392:392:392))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1316:1316:1316) (1336:1336:1336))
        (PORT ena (1003:1003:1003) (1008:1008:1008))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (842:842:842))
        (PORT datab (824:824:824) (862:862:862))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (424:424:424) (475:475:475))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (905:905:905) (995:995:995))
        (PORT datac (906:906:906) (987:987:987))
        (PORT datad (1131:1131:1131) (1172:1172:1172))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1253:1253:1253))
        (PORT datab (905:905:905) (996:996:996))
        (PORT datac (906:906:906) (988:988:988))
        (PORT datad (1132:1132:1132) (1172:1172:1172))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1252:1252:1252))
        (PORT datab (904:904:904) (994:994:994))
        (PORT datac (905:905:905) (986:986:986))
        (PORT datad (1131:1131:1131) (1172:1172:1172))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1247:1247:1247))
        (PORT datab (901:901:901) (990:990:990))
        (PORT datac (902:902:902) (983:983:983))
        (PORT datad (1129:1129:1129) (1170:1170:1170))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1149:1149:1149) (1187:1187:1187))
        (PORT datab (236:236:236) (270:270:270))
        (PORT datac (1086:1086:1086) (1133:1133:1133))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1084:1084:1084) (1131:1131:1131))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1814:1814:1814) (1818:1818:1818))
        (PORT ena (1535:1535:1535) (1517:1517:1517))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (932:932:932))
        (PORT datab (639:639:639) (725:725:725))
        (PORT datac (544:544:544) (622:622:622))
        (PORT datad (530:530:530) (602:602:602))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (931:931:931))
        (PORT datab (563:563:563) (644:644:644))
        (PORT datac (593:593:593) (688:688:688))
        (PORT datad (804:804:804) (870:870:870))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (419:419:419))
        (PORT datab (831:831:831) (885:885:885))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (802:802:802) (868:868:868))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (931:931:931))
        (PORT datab (639:639:639) (724:724:724))
        (PORT datac (543:543:543) (621:621:621))
        (PORT datad (805:805:805) (871:871:871))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (565:565:565) (645:645:645))
        (PORT datac (594:594:594) (688:688:688))
        (PORT datad (806:806:806) (873:873:873))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (838:838:838) (895:895:895))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1323:1323:1323) (1348:1348:1348))
        (PORT ena (1217:1217:1217) (1202:1202:1202))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (919:919:919))
        (PORT datab (829:829:829) (896:896:896))
        (PORT datac (812:812:812) (875:875:875))
        (PORT datad (833:833:833) (884:884:884))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (928:928:928))
        (PORT datab (825:825:825) (893:893:893))
        (PORT datac (809:809:809) (872:872:872))
        (PORT datad (844:844:844) (896:896:896))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (805:805:805) (877:877:877))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (859:859:859))
        (PORT datab (640:640:640) (726:726:726))
        (PORT datac (545:545:545) (623:623:623))
        (PORT datad (803:803:803) (869:869:869))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (861:861:861))
        (PORT datab (638:638:638) (724:724:724))
        (PORT datac (542:542:542) (620:620:620))
        (PORT datad (805:805:805) (872:872:872))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (832:832:832) (886:886:886))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (810:810:810) (882:882:882))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (831:831:831) (886:886:886))
        (PORT datac (373:373:373) (374:374:374))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2158:2158:2158))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1323:1323:1323) (1348:1348:1348))
        (PORT ena (1217:1217:1217) (1202:1202:1202))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (832:832:832))
        (PORT datab (782:782:782) (837:837:837))
        (PORT datac (789:789:789) (833:833:833))
        (PORT datad (751:751:751) (792:792:792))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1035:1035:1035))
        (PORT datab (920:920:920) (987:987:987))
        (PORT datac (1147:1147:1147) (1204:1204:1204))
        (PORT datad (869:869:869) (935:935:935))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (1036:1036:1036))
        (PORT datab (922:922:922) (990:990:990))
        (PORT datac (1150:1150:1150) (1208:1208:1208))
        (PORT datad (871:871:871) (938:938:938))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1034:1034:1034))
        (PORT datab (919:919:919) (987:987:987))
        (PORT datac (1146:1146:1146) (1203:1203:1203))
        (PORT datad (868:868:868) (934:934:934))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (988:988:988))
        (PORT datab (920:920:920) (987:987:987))
        (PORT datac (1147:1147:1147) (1205:1205:1205))
        (PORT datad (901:901:901) (981:981:981))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (981:981:981))
        (PORT datab (894:894:894) (961:961:961))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Sub_address\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (425:425:425))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1071:1071:1071) (1114:1114:1114))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|Sub_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1674:1674:1674) (1698:1698:1698))
        (PORT ena (1523:1523:1523) (1503:1503:1503))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (871:871:871))
        (PORT datab (782:782:782) (837:837:837))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (765:765:765) (812:812:812))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (815:815:815))
        (PORT datab (748:748:748) (782:782:782))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (294:294:294))
        (PORT datab (795:795:795) (822:822:822))
        (PORT datac (753:753:753) (784:784:784))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|curr_data\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (451:451:451))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (377:377:377) (385:385:385))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|curr_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (808:808:808))
        (PORT datab (695:695:695) (731:731:731))
        (PORT datac (208:208:208) (245:245:245))
        (PORT datad (424:424:424) (427:427:427))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (735:735:735) (783:783:783))
        (PORT datad (322:322:322) (408:408:408))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (832:832:832))
        (PORT datab (527:527:527) (604:604:604))
        (PORT datac (522:522:522) (576:576:576))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (402:402:402))
        (PORT datab (303:303:303) (395:395:395))
        (PORT datac (457:457:457) (511:511:511))
        (PORT datad (271:271:271) (352:352:352))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (886:886:886))
        (PORT datab (303:303:303) (393:393:393))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (461:461:461))
        (PORT datab (630:630:630) (620:620:620))
        (PORT datac (592:592:592) (582:582:582))
        (PORT datad (911:911:911) (900:900:900))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (814:814:814))
        (PORT datab (793:793:793) (820:820:820))
        (PORT datac (752:752:752) (783:783:783))
        (PORT datad (397:397:397) (390:390:390))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (789:789:789))
        (PORT datab (749:749:749) (782:782:782))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (781:781:781))
        (PORT datab (243:243:243) (281:281:281))
        (PORT datac (724:724:724) (769:769:769))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (394:394:394))
        (PORT datab (239:239:239) (274:274:274))
        (PORT datac (950:950:950) (979:979:979))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (470:470:470))
        (PORT datab (350:350:350) (441:441:441))
        (PORT datac (305:305:305) (389:389:389))
        (PORT datad (319:319:319) (409:409:409))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (513:513:513))
        (PORT datab (356:356:356) (451:451:451))
        (PORT datac (627:627:627) (617:617:617))
        (PORT datad (462:462:462) (470:470:470))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (510:510:510))
        (PORT datab (359:359:359) (454:454:454))
        (PORT datac (721:721:721) (756:756:756))
        (PORT datad (464:464:464) (472:472:472))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (566:566:566))
        (PORT datab (523:523:523) (569:569:569))
        (PORT datac (456:456:456) (516:516:516))
        (PORT datad (443:443:443) (457:457:457))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (799:799:799))
        (PORT datab (751:751:751) (798:798:798))
        (PORT datac (425:425:425) (439:439:439))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (849:849:849))
        (PORT datac (739:739:739) (789:789:789))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (799:799:799))
        (PORT datab (692:692:692) (681:681:681))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdiod\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (819:819:819))
        (PORT datab (260:260:260) (294:294:294))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|sdiod\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (2151:2151:2151) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1182:1182:1182) (1164:1164:1164))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|sdiod\~en)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (977:977:977) (973:973:973))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (726:726:726) (762:762:762))
        (PORT datad (764:764:764) (796:796:796))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (830:830:830))
        (PORT datab (463:463:463) (530:530:530))
        (PORT datac (716:716:716) (761:761:761))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (821:821:821))
        (PORT datab (802:802:802) (838:838:838))
        (PORT datac (655:655:655) (644:644:644))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (799:799:799))
        (PORT datab (245:245:245) (283:283:283))
        (PORT datac (656:656:656) (645:645:645))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE sccb\|sdioc\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (737:737:737) (736:736:736))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE sccb\|sdioc)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2157:2157:2157))
        (PORT d (87:87:87) (104:104:104))
        (PORT sload (1462:1462:1462) (1468:1468:1468))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sload (posedge clk) (186:186:186))
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VGA_Clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1850:1850:1850) (1864:1864:1864))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VGA_Clk\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1728:1728:1728) (1701:1701:1701))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VGA_Clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (2133:2133:2133) (2145:2145:2145))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_pclk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (729:729:729) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (412:412:412))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (412:412:412))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (283:283:283) (368:368:368))
        (PORT datad (285:285:285) (362:362:362))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (412:412:412))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (283:283:283) (368:368:368))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[15\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[16\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (414:414:414))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Run\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (650:650:650) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|state\.SLEEP\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (4720:4720:4720) (5104:5104:5104))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|state\.SLEEP)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3877:3877:3877))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6232:6232:6232) (5905:5905:5905))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_vsync\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (709:709:709) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (418:418:418))
        (PORT datad (4723:4723:4723) (5108:5108:5108))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (414:414:414))
        (PORT datac (290:290:290) (379:379:379))
        (PORT datad (4163:4163:4163) (4539:4539:4539))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|state\.RUN)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3877:3877:3877))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6232:6232:6232) (5905:5905:5905))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4197:4197:4197) (4589:4589:4589))
        (PORT datab (241:241:241) (277:277:277))
        (PORT datad (460:460:460) (516:516:516))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|state\.PREP)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3877:3877:3877))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6232:6232:6232) (5905:5905:5905))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|byte_num\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (576:576:576))
        (PORT datac (294:294:294) (383:383:383))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_href\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (699:699:699) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4931:4931:4931) (5319:5319:5319))
        (PORT datab (309:309:309) (392:392:392))
        (PORT datac (292:292:292) (381:381:381))
        (PORT datad (457:457:457) (510:510:510))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|byte_num)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3620:3620:3620))
        (PORT asdata (633:633:633) (659:659:659))
        (PORT ena (1104:1104:1104) (1082:1082:1082))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\[13\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (579:579:579))
        (PORT datac (4882:4882:4882) (5273:5273:5273))
        (PORT datad (460:460:460) (515:515:515))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[7\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1222:1222:1222))
        (PORT datab (1046:1046:1046) (1049:1049:1049))
        (PORT datac (1144:1144:1144) (1185:1185:1185))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3231:3231:3231) (3415:3415:3415))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[17\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (406:406:406))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3231:3231:3231) (3415:3415:3415))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[18\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3231:3231:3231) (3415:3415:3415))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[19\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (384:384:384))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3231:3231:3231) (3415:3415:3415))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (413:413:413))
        (PORT datab (316:316:316) (405:405:405))
        (PORT datac (284:284:284) (369:369:369))
        (PORT datad (286:286:286) (364:364:364))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (446:446:446) (493:493:493))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (430:430:430))
        (PORT datab (327:327:327) (420:420:420))
        (PORT datac (293:293:293) (383:383:383))
        (PORT datad (294:294:294) (374:374:374))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal6\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (283:283:283) (369:369:369))
        (PORT datad (285:285:285) (362:362:362))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (712:712:712))
        (PORT datab (258:258:258) (292:292:292))
        (PORT datac (703:703:703) (705:705:705))
        (PORT datad (695:695:695) (692:692:692))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[15\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (300:300:300))
        (PORT datac (1145:1145:1145) (1186:1186:1186))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3437:3437:3437) (3537:3537:3537))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1301:1301:1301) (1338:1338:1338))
        (PORT ena (1440:1440:1440) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (403:403:403))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3437:3437:3437) (3537:3537:3537))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1301:1301:1301) (1338:1338:1338))
        (PORT ena (1440:1440:1440) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (402:402:402))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3437:3437:3437) (3537:3537:3537))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1301:1301:1301) (1338:1338:1338))
        (PORT ena (1440:1440:1440) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (404:404:404))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3437:3437:3437) (3537:3537:3537))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1301:1301:1301) (1338:1338:1338))
        (PORT ena (1440:1440:1440) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (401:401:401))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3437:3437:3437) (3537:3537:3537))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1301:1301:1301) (1338:1338:1338))
        (PORT ena (1440:1440:1440) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (410:410:410))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3437:3437:3437) (3537:3537:3537))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1301:1301:1301) (1338:1338:1338))
        (PORT ena (1440:1440:1440) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (411:411:411))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3437:3437:3437) (3537:3537:3537))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1301:1301:1301) (1338:1338:1338))
        (PORT ena (1440:1440:1440) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (421:421:421))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3437:3437:3437) (3537:3537:3537))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1301:1301:1301) (1338:1338:1338))
        (PORT ena (1440:1440:1440) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[8\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (322:322:322) (414:414:414))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3437:3437:3437) (3537:3537:3537))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1301:1301:1301) (1338:1338:1338))
        (PORT ena (1440:1440:1440) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[9\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (423:423:423))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3437:3437:3437) (3537:3537:3537))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1301:1301:1301) (1338:1338:1338))
        (PORT ena (1440:1440:1440) (1412:1412:1412))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[10\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3231:3231:3231) (3415:3415:3415))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[11\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (402:402:402))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3231:3231:3231) (3415:3415:3415))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[12\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (401:401:401))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3231:3231:3231) (3415:3415:3415))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[13\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (409:409:409))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3231:3231:3231) (3415:3415:3415))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|horizontal_counter\[14\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (403:403:403))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3231:3231:3231) (3415:3415:3415))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|horizontal_counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3231:3231:3231) (3415:3415:3415))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (814:814:814) (874:874:874))
        (PORT ena (946:946:946) (936:936:936))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[0\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (477:477:477))
        (PORT datab (1085:1085:1085) (1088:1088:1088))
        (PORT datac (1405:1405:1405) (1434:1434:1434))
        (PORT datad (1164:1164:1164) (1208:1208:1208))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2792:2792:2792))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1987:1987:1987) (2059:2059:2059))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2792:2792:2792))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1987:1987:1987) (2059:2059:2059))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2792:2792:2792))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1987:1987:1987) (2059:2059:2059))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2792:2792:2792))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1987:1987:1987) (2059:2059:2059))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (315:315:315) (402:402:402))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2792:2792:2792))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1987:1987:1987) (2059:2059:2059))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (410:410:410))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2792:2792:2792))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1987:1987:1987) (2059:2059:2059))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (425:425:425))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2792:2792:2792))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1987:1987:1987) (2059:2059:2059))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (411:411:411))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2792:2792:2792))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1987:1987:1987) (2059:2059:2059))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[8\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2792:2792:2792))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1987:1987:1987) (2059:2059:2059))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (786:786:786))
        (PORT datab (487:487:487) (551:551:551))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (851:851:851))
        (PORT datab (533:533:533) (586:586:586))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (566:566:566))
        (PORT datab (487:487:487) (551:551:551))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (802:802:802))
        (PORT datab (532:532:532) (586:586:586))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (565:565:565))
        (PORT datab (546:546:546) (592:592:592))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (749:749:749))
        (PORT datab (529:529:529) (580:580:580))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (813:813:813))
        (PORT datab (498:498:498) (568:568:568))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[7\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1107:1107:1107))
        (PORT datab (1015:1015:1015) (1041:1041:1041))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[8\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1731:1731:1731) (1730:1730:1730))
        (PORT datab (1025:1025:1025) (1053:1053:1053))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1201:1201:1201))
        (PORT datab (745:745:745) (746:746:746))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[10\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (724:724:724))
        (PORT datab (784:784:784) (818:818:818))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[11\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (752:752:752))
        (PORT datab (698:698:698) (733:733:733))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[12\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1003:1003:1003))
        (PORT datab (742:742:742) (793:793:793))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[13\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (807:807:807))
        (PORT datab (775:775:775) (772:772:772))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[14\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (789:789:789))
        (PORT datab (738:738:738) (748:748:748))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[15\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (787:787:787))
        (PORT datab (1016:1016:1016) (999:999:999))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (415:415:415))
        (PORT datab (341:341:341) (428:428:428))
        (PORT datac (284:284:284) (370:370:370))
        (PORT datad (286:286:286) (363:363:363))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[9\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (398:398:398))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2690:2690:2690) (2792:2792:2792))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1987:1987:1987) (2059:2059:2059))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[10\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3324:3324:3324))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1693:1693:1693) (1774:1774:1774))
        (PORT ena (1472:1472:1472) (1439:1439:1439))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[11\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (378:378:378))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3324:3324:3324))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1693:1693:1693) (1774:1774:1774))
        (PORT ena (1472:1472:1472) (1439:1439:1439))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (587:587:587))
        (PORT datab (294:294:294) (381:381:381))
        (PORT datac (758:758:758) (804:804:804))
        (PORT datad (287:287:287) (364:364:364))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[12\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (378:378:378))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3324:3324:3324))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1693:1693:1693) (1774:1774:1774))
        (PORT ena (1472:1472:1472) (1439:1439:1439))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[13\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (385:385:385))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3324:3324:3324))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1693:1693:1693) (1774:1774:1774))
        (PORT ena (1472:1472:1472) (1439:1439:1439))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[14\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (293:293:293) (380:380:380))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3324:3324:3324))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1693:1693:1693) (1774:1774:1774))
        (PORT ena (1472:1472:1472) (1439:1439:1439))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3324:3324:3324))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1693:1693:1693) (1774:1774:1774))
        (PORT ena (1472:1472:1472) (1439:1439:1439))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (389:389:389))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (262:262:262) (339:339:339))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[16\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (390:390:390))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3324:3324:3324))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1693:1693:1693) (1774:1774:1774))
        (PORT ena (1472:1472:1472) (1439:1439:1439))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[17\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (381:381:381))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3324:3324:3324))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1693:1693:1693) (1774:1774:1774))
        (PORT ena (1472:1472:1472) (1439:1439:1439))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[18\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (382:382:382))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3324:3324:3324))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1693:1693:1693) (1774:1774:1774))
        (PORT ena (1472:1472:1472) (1439:1439:1439))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vertical_counter\[19\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (382:382:382))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vertical_counter\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3178:3178:3178) (3324:3324:3324))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1693:1693:1693) (1774:1774:1774))
        (PORT ena (1472:1472:1472) (1439:1439:1439))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (390:390:390))
        (PORT datab (293:293:293) (380:380:380))
        (PORT datac (261:261:261) (345:345:345))
        (PORT datad (262:262:262) (338:338:338))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (737:737:737))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[16\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (931:931:931))
        (PORT datab (856:856:856) (909:909:909))
        (PORT datac (4565:4565:4565) (4965:4965:4965))
        (PORT datad (741:741:741) (753:753:753))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2948:2948:2948))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1453:1453:1453) (1428:1428:1428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2948:2948:2948))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1453:1453:1453) (1428:1428:1428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (591:591:591))
        (PORT datab (738:738:738) (769:769:769))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[16\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (788:788:788))
        (PORT datab (747:747:747) (746:746:746))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2948:2948:2948))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1453:1453:1453) (1428:1428:1428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wren\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4814:4814:4814) (5212:5212:5212))
        (PORT datab (1409:1409:1409) (1448:1448:1448))
        (PORT datad (1416:1416:1416) (1452:1452:1452))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wren)
    (DELAY
      (ABSOLUTE
        (PORT clk (2836:2836:2836) (2983:2983:2983))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (1692:1692:1692) (1764:1764:1764))
        (PORT ena (2122:2122:2122) (2130:2130:2130))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (723:723:723) (757:757:757))
        (PORT datad (468:468:468) (528:528:528))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[17\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (755:755:755) (755:755:755))
        (PORT datad (680:680:680) (707:707:707))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2948:2948:2948))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1453:1453:1453) (1428:1428:1428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (529:529:529) (581:581:581))
        (PORT datac (284:284:284) (368:368:368))
        (PORT datad (459:459:459) (515:515:515))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2948:2948:2948))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1453:1453:1453) (1428:1428:1428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1115w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (986:986:986))
        (PORT datab (659:659:659) (753:753:753))
        (PORT datac (257:257:257) (315:315:315))
        (PORT datad (1013:1013:1013) (1049:1049:1049))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE Inoutmodule\|VGA_Clk\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2150:2150:2150) (2172:2172:2172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1449:1449:1449))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vc\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (449:449:449))
        (PORT datac (396:396:396) (416:416:416))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6247:6247:6247) (5915:5915:5915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6247:6247:6247) (5915:5915:5915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6247:6247:6247) (5915:5915:5915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (420:420:420))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6247:6247:6247) (5915:5915:5915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (559:559:559))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6247:6247:6247) (5915:5915:5915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|hc\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (295:295:295))
        (PORT datad (700:700:700) (703:703:703))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6247:6247:6247) (5915:5915:5915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (797:797:797))
        (PORT datab (801:801:801) (829:829:829))
        (PORT datac (742:742:742) (757:757:757))
        (PORT datad (714:714:714) (744:744:744))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (461:461:461) (528:528:528))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6247:6247:6247) (5915:5915:5915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (541:541:541))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6247:6247:6247) (5915:5915:5915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (413:413:413))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|hc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (285:285:285))
        (PORT datad (701:701:701) (703:703:703))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6247:6247:6247) (5915:5915:5915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|hc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (282:282:282))
        (PORT datad (701:701:701) (703:703:703))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6247:6247:6247) (5915:5915:5915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (750:750:750))
        (PORT datab (731:731:731) (760:760:760))
        (PORT datac (702:702:702) (746:746:746))
        (PORT datad (721:721:721) (748:748:748))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (774:774:774))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (730:730:730) (760:760:760))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5848:5848:5848) (5520:5520:5520))
        (PORT ena (1685:1685:1685) (1655:1655:1655))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1422:1422:1422))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT asdata (1127:1127:1127) (1107:1107:1107))
        (PORT clrn (5848:5848:5848) (5520:5520:5520))
        (PORT ena (1685:1685:1685) (1655:1655:1655))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (593:593:593))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vc\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (402:402:402) (423:423:423))
        (PORT datad (393:393:393) (396:396:396))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5848:5848:5848) (5520:5520:5520))
        (PORT ena (1685:1685:1685) (1655:1655:1655))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1373:1373:1373))
        (PORT datab (485:485:485) (550:550:550))
        (PORT datad (479:479:479) (527:527:527))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (580:580:580))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (485:485:485) (550:550:550))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT asdata (1020:1020:1020) (997:997:997))
        (PORT clrn (5848:5848:5848) (5520:5520:5520))
        (PORT ena (1685:1685:1685) (1655:1655:1655))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (405:405:405))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT asdata (620:620:620) (653:653:653))
        (PORT clrn (5686:5686:5686) (5325:5325:5325))
        (PORT ena (1642:1642:1642) (1594:1594:1594))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1050:1050:1050) (1086:1086:1086))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (396:396:396) (416:416:416))
        (PORT datad (416:416:416) (419:419:419))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5848:5848:5848) (5520:5520:5520))
        (PORT ena (1685:1685:1685) (1655:1655:1655))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (851:851:851))
        (PORT datab (760:760:760) (787:787:787))
        (PORT datac (715:715:715) (752:752:752))
        (PORT datad (771:771:771) (805:805:805))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1361:1361:1361))
        (PORT datab (407:407:407) (416:416:416))
        (PORT datad (624:624:624) (613:613:613))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (544:544:544) (590:590:590))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|vc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (458:458:458))
        (PORT datac (423:423:423) (429:429:429))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5848:5848:5848) (5520:5520:5520))
        (PORT ena (1685:1685:1685) (1655:1655:1655))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1426:1426:1426))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT asdata (1100:1100:1100) (1074:1074:1074))
        (PORT clrn (5848:5848:5848) (5520:5520:5520))
        (PORT ena (1685:1685:1685) (1655:1655:1655))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (691:691:691) (726:726:726))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT asdata (1026:1026:1026) (1001:1001:1001))
        (PORT clrn (5848:5848:5848) (5520:5520:5520))
        (PORT ena (1685:1685:1685) (1655:1655:1655))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2155:2155:2155))
        (PORT asdata (1104:1104:1104) (1080:1080:1080))
        (PORT clrn (5848:5848:5848) (5520:5520:5520))
        (PORT ena (1685:1685:1685) (1655:1655:1655))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (411:411:411))
        (PORT datab (304:304:304) (387:387:387))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (419:419:419))
        (PORT datab (304:304:304) (387:387:387))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (410:410:410))
        (PORT datab (314:314:314) (402:402:402))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (420:420:420))
        (PORT datab (506:506:506) (562:562:562))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (424:424:424))
        (PORT datab (313:313:313) (400:400:400))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (572:572:572))
        (PORT datab (758:758:758) (813:813:813))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (929:929:929))
        (PORT datab (475:475:475) (539:539:539))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (411:411:411))
        (PORT datab (806:806:806) (862:862:862))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (443:443:443))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (414:414:414))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (418:418:418))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (421:421:421))
        (PORT datab (322:322:322) (414:414:414))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (424:424:424))
        (PORT datab (760:760:760) (789:789:789))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (408:408:408))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (436:436:436) (436:436:436))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1204w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (360:360:360))
        (PORT datac (261:261:261) (310:310:310))
        (PORT datad (262:262:262) (299:299:299))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (659:659:659) (765:765:765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1634:1634:1634) (1652:1652:1652))
        (PORT datad (4573:4573:4573) (4965:4965:4965))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (936:936:936))
        (PORT datab (851:851:851) (904:904:904))
        (PORT datac (4561:4561:4561) (4961:4961:4961))
        (PORT datad (825:825:825) (881:881:881))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\[5\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (864:864:864) (821:821:821))
        (PORT datad (1623:1623:1623) (1611:1611:1611))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4247:4247:4247) (4493:4493:4493))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (430:430:430))
        (PORT datab (327:327:327) (420:420:420))
        (PORT datac (293:293:293) (383:383:383))
        (PORT datad (294:294:294) (375:375:375))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (814:814:814) (776:776:776))
        (PORT datad (1002:1002:1002) (969:969:969))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_trigger)
    (DELAY
      (ABSOLUTE
        (PORT clk (3669:3669:3669) (3754:3754:3754))
        (PORT asdata (2144:2144:2144) (2159:2159:2159))
        (PORT ena (2690:2690:2690) (2636:2636:2636))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (374:374:374))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE Inoutmodule\|encryption_module1\|always0\~0clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2020:2020:2020) (2000:2000:2000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (428:428:428))
        (PORT datad (680:680:680) (661:661:661))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT datac (492:492:492) (545:545:545))
        (PORT datad (483:483:483) (542:542:542))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (293:293:293))
        (PORT datab (573:573:573) (642:642:642))
        (PORT datad (419:419:419) (421:421:421))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (418:418:418))
        (PORT datab (768:768:768) (823:823:823))
        (PORT datad (305:305:305) (391:391:391))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (411:411:411))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (309:309:309) (392:392:392))
        (PORT datad (487:487:487) (540:540:540))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (290:290:290))
        (PORT datab (342:342:342) (429:429:429))
        (PORT datac (212:212:212) (250:250:250))
        (PORT datad (526:526:526) (598:598:598))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (627:627:627))
        (PORT datab (340:340:340) (427:427:427))
        (PORT datac (306:306:306) (388:388:388))
        (PORT datad (287:287:287) (365:365:365))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (572:572:572))
        (PORT datab (570:570:570) (638:638:638))
        (PORT datac (310:310:310) (395:395:395))
        (PORT datad (213:213:213) (241:241:241))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (577:577:577))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (428:428:428))
        (PORT datab (334:334:334) (417:417:417))
        (PORT datac (276:276:276) (356:356:356))
        (PORT datad (487:487:487) (536:536:536))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (281:281:281))
        (PORT datad (217:217:217) (244:244:244))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (776:776:776))
        (PORT datab (518:518:518) (581:581:581))
        (PORT datac (709:709:709) (738:738:738))
        (PORT datad (738:738:738) (771:771:771))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (806:806:806))
        (PORT datab (766:766:766) (806:806:806))
        (PORT datac (718:718:718) (755:755:755))
        (PORT datad (215:215:215) (244:244:244))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (584:584:584))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT datac (722:722:722) (760:760:760))
        (PORT datad (693:693:693) (737:737:737))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (288:288:288))
        (PORT datab (755:755:755) (792:792:792))
        (PORT datad (215:215:215) (244:244:244))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (848:848:848))
        (PORT datab (749:749:749) (794:794:794))
        (PORT datad (773:773:773) (801:801:801))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2125:2125:2125) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (779:779:779))
        (PORT datab (548:548:548) (591:591:591))
        (PORT datac (717:717:717) (757:757:757))
        (PORT datad (694:694:694) (735:735:735))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (593:593:593))
        (PORT datab (246:246:246) (284:284:284))
        (PORT datac (483:483:483) (533:533:533))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (534:534:534))
        (PORT datab (310:310:310) (395:395:395))
        (PORT datac (308:308:308) (392:392:392))
        (PORT datad (492:492:492) (550:550:550))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (403:403:403) (411:411:411))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (803:803:803))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (413:413:413))
        (PORT datab (311:311:311) (396:396:396))
        (PORT datac (718:718:718) (754:754:754))
        (PORT datad (733:733:733) (765:765:765))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (581:581:581))
        (PORT datad (396:396:396) (401:401:401))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (332:332:332) (414:414:414))
        (PORT datac (276:276:276) (357:357:357))
        (PORT datad (509:509:509) (560:560:560))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (403:403:403))
        (PORT datab (553:553:553) (602:602:602))
        (PORT datac (284:284:284) (371:371:371))
        (PORT datad (733:733:733) (765:765:765))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (380:380:380) (385:385:385))
        (PORT datad (229:229:229) (253:253:253))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (575:575:575))
        (PORT datab (500:500:500) (555:555:555))
        (PORT datac (682:682:682) (719:719:719))
        (PORT datad (671:671:671) (701:701:701))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (585:585:585))
        (PORT datab (768:768:768) (822:822:822))
        (PORT datac (680:680:680) (709:709:709))
        (PORT datad (498:498:498) (542:542:542))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (539:539:539))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (448:448:448) (507:507:507))
        (PORT datad (702:702:702) (730:730:730))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (415:415:415))
        (PORT datab (478:478:478) (539:539:539))
        (PORT datac (697:697:697) (724:724:724))
        (PORT datad (674:674:674) (692:692:692))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (282:282:282))
        (PORT datab (239:239:239) (275:275:275))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (831:831:831) (865:865:865))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (357:357:357) (353:353:353))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (590:590:590))
        (PORT datab (333:333:333) (416:416:416))
        (PORT datac (709:709:709) (726:726:726))
        (PORT datad (714:714:714) (753:753:753))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (426:426:426))
        (PORT datab (778:778:778) (817:817:817))
        (PORT datac (517:517:517) (568:568:568))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (423:423:423))
        (PORT datac (300:300:300) (379:379:379))
        (PORT datad (714:714:714) (754:754:754))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (430:430:430))
        (PORT datac (517:517:517) (568:568:568))
        (PORT datad (212:212:212) (238:238:238))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (798:798:798))
        (PORT datab (715:715:715) (746:746:746))
        (PORT datad (694:694:694) (672:672:672))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (590:590:590))
        (PORT datab (521:521:521) (575:575:575))
        (PORT datac (729:729:729) (753:753:753))
        (PORT datad (413:413:413) (413:413:413))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (784:784:784))
        (PORT datab (539:539:539) (593:593:593))
        (PORT datac (1022:1022:1022) (1039:1039:1039))
        (PORT datad (415:415:415) (418:418:418))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1039:1039:1039))
        (PORT datab (517:517:517) (575:575:575))
        (PORT datad (415:415:415) (418:418:418))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datad (737:737:737) (770:770:770))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (427:427:427))
        (PORT datac (482:482:482) (532:532:532))
        (PORT datad (488:488:488) (528:528:528))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1044:1044:1044) (1067:1067:1067))
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (746:746:746) (775:775:775))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (565:565:565))
        (PORT datab (543:543:543) (586:586:586))
        (PORT datac (485:485:485) (537:537:537))
        (PORT datad (523:523:523) (594:594:594))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (806:806:806))
        (PORT datab (317:317:317) (404:404:404))
        (PORT datac (788:788:788) (814:814:814))
        (PORT datad (766:766:766) (802:802:802))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (809:809:809))
        (PORT datab (331:331:331) (425:425:425))
        (PORT datac (707:707:707) (735:735:735))
        (PORT datad (706:706:706) (731:731:731))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (584:584:584))
        (PORT datab (527:527:527) (575:575:575))
        (PORT datac (502:502:502) (549:549:549))
        (PORT datad (777:777:777) (809:809:809))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (461:461:461))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (828:828:828) (863:863:863))
        (PORT datac (285:285:285) (371:371:371))
        (PORT datad (306:306:306) (392:392:392))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2126:2126:2126) (2137:2137:2137))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (772:772:772))
        (PORT datab (550:550:550) (593:593:593))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (427:427:427))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datab (574:574:574) (642:642:642))
        (PORT datad (479:479:479) (537:537:537))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (567:567:567))
        (PORT datab (318:318:318) (407:407:407))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (426:426:426))
        (PORT datad (507:507:507) (556:556:556))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2139:2139:2139))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (627:627:627))
        (PORT datab (342:342:342) (430:430:430))
        (PORT datad (597:597:597) (583:583:583))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2138:2138:2138))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|R_xor2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datad (735:735:735) (767:767:767))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|R_prev\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2129:2129:2129) (2140:2140:2140))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (889:889:889))
        (PORT datab (755:755:755) (761:761:761))
        (PORT datac (992:992:992) (1005:1005:1005))
        (PORT datad (1537:1537:1537) (1490:1490:1490))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4155:4155:4155) (4339:4339:4339))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1612:1612:1612) (1547:1547:1547))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (467:467:467) (513:513:513))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3181:3181:3181))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1343:1343:1343) (1291:1291:1291))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (486:486:486) (536:536:536))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3201:3201:3201) (3388:3388:3388))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (450:450:450) (500:500:500))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3201:3201:3201) (3388:3388:3388))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (478:478:478) (528:528:528))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3201:3201:3201) (3388:3388:3388))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (450:450:450) (509:509:509))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3201:3201:3201) (3388:3388:3388))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (479:479:479) (529:529:529))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3201:3201:3201) (3388:3388:3388))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (478:478:478) (527:527:527))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3201:3201:3201) (3388:3388:3388))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (942:942:942) (926:926:926))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2948:2948:2948))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1453:1453:1453) (1428:1428:1428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2948:2948:2948))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1453:1453:1453) (1428:1428:1428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2948:2948:2948))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1453:1453:1453) (1428:1428:1428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2948:2948:2948))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1453:1453:1453) (1428:1428:1428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2948:2948:2948))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1453:1453:1453) (1428:1428:1428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_wraddress\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2806:2806:2806) (2948:2948:2948))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1453:1453:1453) (1428:1428:1428))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (3383:3383:3383))
        (PORT clk (4085:4085:4085) (4232:4232:4232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3261:3261:3261) (3516:3516:3516))
        (PORT d[1] (2730:2730:2730) (2882:2882:2882))
        (PORT d[2] (3661:3661:3661) (3866:3866:3866))
        (PORT d[3] (4056:4056:4056) (4335:4335:4335))
        (PORT d[4] (2909:2909:2909) (3059:3059:3059))
        (PORT d[5] (3436:3436:3436) (3610:3610:3610))
        (PORT d[6] (4044:4044:4044) (4346:4346:4346))
        (PORT d[7] (3078:3078:3078) (3246:3246:3246))
        (PORT d[8] (2100:2100:2100) (2268:2268:2268))
        (PORT d[9] (3821:3821:3821) (4053:4053:4053))
        (PORT d[10] (2739:2739:2739) (2901:2901:2901))
        (PORT d[11] (3970:3970:3970) (4255:4255:4255))
        (PORT d[12] (3741:3741:3741) (3962:3962:3962))
        (PORT clk (4081:4081:4081) (4228:4228:4228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (2888:2888:2888))
        (PORT clk (4081:4081:4081) (4228:4228:4228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4085:4085:4085) (4232:4232:4232))
        (PORT d[0] (3813:3813:3813) (3824:3824:3824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4086:4086:4086) (4233:4233:4233))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4086:4086:4086) (4233:4233:4233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4086:4086:4086) (4233:4233:4233))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4086:4086:4086) (4233:4233:4233))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3567:3567:3567) (3693:3693:3693))
        (PORT d[1] (3875:3875:3875) (3994:3994:3994))
        (PORT d[2] (3377:3377:3377) (3530:3530:3530))
        (PORT d[3] (4086:4086:4086) (4365:4365:4365))
        (PORT d[4] (3321:3321:3321) (3595:3595:3595))
        (PORT d[5] (3784:3784:3784) (3996:3996:3996))
        (PORT d[6] (3746:3746:3746) (3825:3825:3825))
        (PORT d[7] (3589:3589:3589) (3707:3707:3707))
        (PORT d[8] (2437:2437:2437) (2556:2556:2556))
        (PORT d[9] (2758:2758:2758) (2910:2910:2910))
        (PORT d[10] (3364:3364:3364) (3492:3492:3492))
        (PORT d[11] (3154:3154:3154) (3232:3232:3232))
        (PORT d[12] (3027:3027:3027) (3158:3158:3158))
        (PORT clk (2426:2426:2426) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2413:2413:2413))
        (PORT d[0] (2517:2517:2517) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2410:2410:2410))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1098w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (987:987:987))
        (PORT datab (660:660:660) (754:754:754))
        (PORT datac (258:258:258) (316:316:316))
        (PORT datad (1013:1013:1013) (1049:1049:1049))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1186w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (362:362:362))
        (PORT datac (263:263:263) (312:312:312))
        (PORT datad (264:264:264) (301:301:301))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2937:2937:2937))
        (PORT clk (3730:3730:3730) (3823:3823:3823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3402:3402:3402))
        (PORT d[1] (2689:2689:2689) (2801:2801:2801))
        (PORT d[2] (2574:2574:2574) (2754:2754:2754))
        (PORT d[3] (3550:3550:3550) (3759:3759:3759))
        (PORT d[4] (2742:2742:2742) (2872:2872:2872))
        (PORT d[5] (2857:2857:2857) (2936:2936:2936))
        (PORT d[6] (3656:3656:3656) (3900:3900:3900))
        (PORT d[7] (2884:2884:2884) (2983:2983:2983))
        (PORT d[8] (1995:1995:1995) (2100:2100:2100))
        (PORT d[9] (3976:3976:3976) (4130:4130:4130))
        (PORT d[10] (2507:2507:2507) (2607:2607:2607))
        (PORT d[11] (3142:3142:3142) (3329:3329:3329))
        (PORT d[12] (3989:3989:3989) (4118:4118:4118))
        (PORT clk (3726:3726:3726) (3819:3819:3819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (2762:2762:2762))
        (PORT clk (3726:3726:3726) (3819:3819:3819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3730:3730:3730) (3823:3823:3823))
        (PORT d[0] (3429:3429:3429) (3393:3393:3393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3824:3824:3824))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3824:3824:3824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3824:3824:3824))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3824:3824:3824))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (3116:3116:3116))
        (PORT d[1] (3190:3190:3190) (3275:3275:3275))
        (PORT d[2] (3179:3179:3179) (3375:3375:3375))
        (PORT d[3] (4511:4511:4511) (4813:4813:4813))
        (PORT d[4] (2887:2887:2887) (3125:3125:3125))
        (PORT d[5] (2929:2929:2929) (3035:3035:3035))
        (PORT d[6] (3507:3507:3507) (3601:3601:3601))
        (PORT d[7] (3291:3291:3291) (3372:3372:3372))
        (PORT d[8] (2053:2053:2053) (2165:2165:2165))
        (PORT d[9] (2318:2318:2318) (2388:2388:2388))
        (PORT d[10] (2912:2912:2912) (2995:2995:2995))
        (PORT d[11] (2503:2503:2503) (2562:2562:2562))
        (PORT d[12] (2813:2813:2813) (2881:2881:2881))
        (PORT clk (2416:2416:2416) (2404:2404:2404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2404:2404:2404))
        (PORT d[0] (2051:2051:2051) (2073:2073:2073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2401:2401:2401))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2154:2154:2154))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|out_address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2154:2154:2154))
        (PORT asdata (1110:1110:1110) (1136:1136:1136))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1125w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (985:985:985))
        (PORT datab (658:658:658) (752:752:752))
        (PORT datac (256:256:256) (314:314:314))
        (PORT datad (1013:1013:1013) (1049:1049:1049))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1215w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (459:459:459))
        (PORT datac (437:437:437) (447:447:447))
        (PORT datad (431:431:431) (440:440:440))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3226:3226:3226))
        (PORT clk (3802:3802:3802) (3929:3929:3929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3153:3153:3153) (3368:3368:3368))
        (PORT d[1] (2734:2734:2734) (2872:2872:2872))
        (PORT d[2] (3246:3246:3246) (3422:3422:3422))
        (PORT d[3] (3923:3923:3923) (4134:4134:4134))
        (PORT d[4] (3233:3233:3233) (3452:3452:3452))
        (PORT d[5] (3515:3515:3515) (3580:3580:3580))
        (PORT d[6] (3265:3265:3265) (3510:3510:3510))
        (PORT d[7] (3265:3265:3265) (3363:3363:3363))
        (PORT d[8] (2088:2088:2088) (2243:2243:2243))
        (PORT d[9] (3439:3439:3439) (3633:3633:3633))
        (PORT d[10] (2959:2959:2959) (3076:3076:3076))
        (PORT d[11] (3666:3666:3666) (3871:3871:3871))
        (PORT d[12] (4251:4251:4251) (4485:4485:4485))
        (PORT clk (3798:3798:3798) (3925:3925:3925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2642:2642:2642))
        (PORT clk (3798:3798:3798) (3925:3925:3925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3802:3802:3802) (3929:3929:3929))
        (PORT d[0] (3316:3316:3316) (3273:3273:3273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3803:3803:3803) (3930:3930:3930))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3803:3803:3803) (3930:3930:3930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3803:3803:3803) (3930:3930:3930))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3803:3803:3803) (3930:3930:3930))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (3088:3088:3088))
        (PORT d[1] (3170:3170:3170) (3254:3254:3254))
        (PORT d[2] (3424:3424:3424) (3590:3590:3590))
        (PORT d[3] (4152:4152:4152) (4459:4459:4459))
        (PORT d[4] (3363:3363:3363) (3612:3612:3612))
        (PORT d[5] (3350:3350:3350) (3458:3458:3458))
        (PORT d[6] (3896:3896:3896) (3985:3985:3985))
        (PORT d[7] (2418:2418:2418) (2468:2468:2468))
        (PORT d[8] (2016:2016:2016) (2092:2092:2092))
        (PORT d[9] (1970:1970:1970) (2046:2046:2046))
        (PORT d[10] (2915:2915:2915) (3040:3040:3040))
        (PORT d[11] (2208:2208:2208) (2280:2280:2280))
        (PORT d[12] (2506:2506:2506) (2544:2544:2544))
        (PORT clk (2441:2441:2441) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2429:2429:2429))
        (PORT d[0] (1958:1958:1958) (1934:1934:1934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2426:2426:2426))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2582:2582:2582))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|out_address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2154:2154:2154))
        (PORT asdata (834:834:834) (880:880:880))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (996:996:996))
        (PORT datab (3859:3859:3859) (4040:4040:4040))
        (PORT datac (768:768:768) (758:758:758))
        (PORT datad (5292:5292:5292) (5384:5384:5384))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1135w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (984:984:984))
        (PORT datab (657:657:657) (751:751:751))
        (PORT datac (255:255:255) (313:313:313))
        (PORT datad (1013:1013:1013) (1049:1049:1049))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1226w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (459:459:459))
        (PORT datac (435:435:435) (445:445:445))
        (PORT datad (430:430:430) (439:439:439))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2867:2867:2867))
        (PORT clk (3714:3714:3714) (3814:3814:3814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (3039:3039:3039))
        (PORT d[1] (2703:2703:2703) (2817:2817:2817))
        (PORT d[2] (3230:3230:3230) (3396:3396:3396))
        (PORT d[3] (3551:3551:3551) (3760:3760:3760))
        (PORT d[4] (3097:3097:3097) (3215:3215:3215))
        (PORT d[5] (3191:3191:3191) (3239:3239:3239))
        (PORT d[6] (3624:3624:3624) (3864:3864:3864))
        (PORT d[7] (3244:3244:3244) (3329:3329:3329))
        (PORT d[8] (1998:1998:1998) (2103:2103:2103))
        (PORT d[9] (3513:3513:3513) (3749:3749:3749))
        (PORT d[10] (2695:2695:2695) (2823:2823:2823))
        (PORT d[11] (3466:3466:3466) (3656:3656:3656))
        (PORT d[12] (3806:3806:3806) (4003:4003:4003))
        (PORT clk (3710:3710:3710) (3810:3810:3810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2411:2411:2411))
        (PORT clk (3710:3710:3710) (3810:3810:3810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3814:3814:3814))
        (PORT d[0] (3088:3088:3088) (3070:3070:3070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3815:3815:3815))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3815:3815:3815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3815:3815:3815))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3815:3815:3815))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (3098:3098:3098))
        (PORT d[1] (3189:3189:3189) (3274:3274:3274))
        (PORT d[2] (3081:3081:3081) (3253:3253:3253))
        (PORT d[3] (4512:4512:4512) (4814:4814:4814))
        (PORT d[4] (3281:3281:3281) (3500:3500:3500))
        (PORT d[5] (2963:2963:2963) (3071:3071:3071))
        (PORT d[6] (3522:3522:3522) (3617:3617:3617))
        (PORT d[7] (3216:3216:3216) (3298:3298:3298))
        (PORT d[8] (1673:1673:1673) (1744:1744:1744))
        (PORT d[9] (2340:2340:2340) (2415:2415:2415))
        (PORT d[10] (2880:2880:2880) (2997:2997:2997))
        (PORT d[11] (2497:2497:2497) (2556:2556:2556))
        (PORT d[12] (2851:2851:2851) (2922:2922:2922))
        (PORT clk (2422:2422:2422) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2412:2412:2412))
        (PORT d[0] (2007:2007:2007) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2409:2409:2409))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2294:2294:2294) (2181:2181:2181))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (3825:3825:3825) (4004:4004:4004))
        (PORT datad (395:395:395) (394:394:394))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2582:2582:2582))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|out_address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2154:2154:2154))
        (PORT asdata (1097:1097:1097) (1126:1126:1126))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1165w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (985:985:985))
        (PORT datab (657:657:657) (751:751:751))
        (PORT datac (256:256:256) (314:314:314))
        (PORT datad (1013:1013:1013) (1049:1049:1049))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1259w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (361:361:361))
        (PORT datac (262:262:262) (311:311:311))
        (PORT datad (263:263:263) (299:299:299))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (3001:3001:3001))
        (PORT clk (4087:4087:4087) (4230:4230:4230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3555:3555:3555))
        (PORT d[1] (3380:3380:3380) (3515:3515:3515))
        (PORT d[2] (3338:3338:3338) (3571:3571:3571))
        (PORT d[3] (3783:3783:3783) (3921:3921:3921))
        (PORT d[4] (3597:3597:3597) (3839:3839:3839))
        (PORT d[5] (3765:3765:3765) (3929:3929:3929))
        (PORT d[6] (4035:4035:4035) (4317:4317:4317))
        (PORT d[7] (3105:3105:3105) (3277:3277:3277))
        (PORT d[8] (2962:2962:2962) (3164:3164:3164))
        (PORT d[9] (3821:3821:3821) (4051:4051:4051))
        (PORT d[10] (2757:2757:2757) (2917:2917:2917))
        (PORT d[11] (4312:4312:4312) (4592:4592:4592))
        (PORT d[12] (3948:3948:3948) (4202:4202:4202))
        (PORT clk (4083:4083:4083) (4226:4226:4226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2599:2599:2599))
        (PORT clk (4083:4083:4083) (4226:4226:4226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4087:4087:4087) (4230:4230:4230))
        (PORT d[0] (3172:3172:3172) (3207:3207:3207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4088:4088:4088) (4231:4231:4231))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4088:4088:4088) (4231:4231:4231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4088:4088:4088) (4231:4231:4231))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4088:4088:4088) (4231:4231:4231))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (3716:3716:3716))
        (PORT d[1] (3600:3600:3600) (3725:3725:3725))
        (PORT d[2] (3188:3188:3188) (3437:3437:3437))
        (PORT d[3] (4468:4468:4468) (4746:4746:4746))
        (PORT d[4] (3396:3396:3396) (3675:3675:3675))
        (PORT d[5] (3676:3676:3676) (3879:3879:3879))
        (PORT d[6] (4117:4117:4117) (4190:4190:4190))
        (PORT d[7] (2925:2925:2925) (3041:3041:3041))
        (PORT d[8] (2128:2128:2128) (2252:2252:2252))
        (PORT d[9] (2732:2732:2732) (2881:2881:2881))
        (PORT d[10] (3445:3445:3445) (3596:3596:3596))
        (PORT d[11] (2622:2622:2622) (2730:2730:2730))
        (PORT d[12] (3018:3018:3018) (3148:3148:3148))
        (PORT clk (2443:2443:2443) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2430:2430:2430))
        (PORT d[0] (2405:2405:2405) (2416:2416:2416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a109.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2427:2427:2427))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1155w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (983:983:983))
        (PORT datab (655:655:655) (748:748:748))
        (PORT datac (253:253:253) (311:311:311))
        (PORT datad (1013:1013:1013) (1049:1049:1049))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1248w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (361:361:361))
        (PORT datac (263:263:263) (311:311:311))
        (PORT datad (263:263:263) (300:300:300))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2589:2589:2589))
        (PORT clk (3681:3681:3681) (3780:3780:3780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2861:2861:2861) (3084:3084:3084))
        (PORT d[1] (2710:2710:2710) (2825:2825:2825))
        (PORT d[2] (2915:2915:2915) (3096:3096:3096))
        (PORT d[3] (3900:3900:3900) (4109:4109:4109))
        (PORT d[4] (3456:3456:3456) (3568:3568:3568))
        (PORT d[5] (3174:3174:3174) (3246:3246:3246))
        (PORT d[6] (3643:3643:3643) (3884:3884:3884))
        (PORT d[7] (3213:3213:3213) (3307:3307:3307))
        (PORT d[8] (1972:1972:1972) (2085:2085:2085))
        (PORT d[9] (3418:3418:3418) (3615:3615:3615))
        (PORT d[10] (2684:2684:2684) (2813:2813:2813))
        (PORT d[11] (3500:3500:3500) (3684:3684:3684))
        (PORT d[12] (3830:3830:3830) (4020:4020:4020))
        (PORT clk (3677:3677:3677) (3776:3776:3776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2205:2205:2205))
        (PORT clk (3677:3677:3677) (3776:3776:3776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3780:3780:3780))
        (PORT d[0] (2854:2854:2854) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3781:3781:3781))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3781:3781:3781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3781:3781:3781))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3781:3781:3781))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3323:3323:3323) (3443:3443:3443))
        (PORT d[1] (3183:3183:3183) (3268:3268:3268))
        (PORT d[2] (2854:2854:2854) (3058:3058:3058))
        (PORT d[3] (4586:4586:4586) (4868:4868:4868))
        (PORT d[4] (2974:2974:2974) (3223:3223:3223))
        (PORT d[5] (2969:2969:2969) (3081:3081:3081))
        (PORT d[6] (3529:3529:3529) (3625:3625:3625))
        (PORT d[7] (2562:2562:2562) (2656:2656:2656))
        (PORT d[8] (1635:1635:1635) (1703:1703:1703))
        (PORT d[9] (2320:2320:2320) (2389:2389:2389))
        (PORT d[10] (2997:2997:2997) (3082:3082:3082))
        (PORT d[11] (2372:2372:2372) (2422:2422:2422))
        (PORT d[12] (2498:2498:2498) (2564:2564:2564))
        (PORT clk (2427:2427:2427) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (PORT d[0] (1955:1955:1955) (1970:1970:1970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2411:2411:2411))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1145w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (983:983:983))
        (PORT datab (655:655:655) (748:748:748))
        (PORT datac (254:254:254) (311:311:311))
        (PORT datad (1012:1012:1012) (1048:1048:1048))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1237w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (359:359:359))
        (PORT datac (261:261:261) (309:309:309))
        (PORT datad (262:262:262) (298:298:298))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (3035:3035:3035))
        (PORT clk (3926:3926:3926) (4097:4097:4097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3747:3747:3747))
        (PORT d[1] (4076:4076:4076) (4238:4238:4238))
        (PORT d[2] (3311:3311:3311) (3525:3525:3525))
        (PORT d[3] (3338:3338:3338) (3622:3622:3622))
        (PORT d[4] (2857:2857:2857) (2989:2989:2989))
        (PORT d[5] (3070:3070:3070) (3240:3240:3240))
        (PORT d[6] (3724:3724:3724) (4033:4033:4033))
        (PORT d[7] (3086:3086:3086) (3247:3247:3247))
        (PORT d[8] (2797:2797:2797) (2983:2983:2983))
        (PORT d[9] (3795:3795:3795) (3989:3989:3989))
        (PORT d[10] (3105:3105:3105) (3264:3264:3264))
        (PORT d[11] (3559:3559:3559) (3827:3827:3827))
        (PORT d[12] (4577:4577:4577) (4801:4801:4801))
        (PORT clk (3922:3922:3922) (4093:4093:4093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (2997:2997:2997))
        (PORT clk (3922:3922:3922) (4093:4093:4093))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3926:3926:3926) (4097:4097:4097))
        (PORT d[0] (3603:3603:3603) (3628:3628:3628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3927:3927:3927) (4098:4098:4098))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3927:3927:3927) (4098:4098:4098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3927:3927:3927) (4098:4098:4098))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3927:3927:3927) (4098:4098:4098))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3764:3764:3764))
        (PORT d[1] (4224:4224:4224) (4333:4333:4333))
        (PORT d[2] (2723:2723:2723) (2889:2889:2889))
        (PORT d[3] (4122:4122:4122) (4394:4394:4394))
        (PORT d[4] (3950:3950:3950) (4240:4240:4240))
        (PORT d[5] (4170:4170:4170) (4354:4354:4354))
        (PORT d[6] (4126:4126:4126) (4210:4210:4210))
        (PORT d[7] (3227:3227:3227) (3354:3354:3354))
        (PORT d[8] (2896:2896:2896) (3048:3048:3048))
        (PORT d[9] (2774:2774:2774) (2915:2915:2915))
        (PORT d[10] (3358:3358:3358) (3489:3489:3489))
        (PORT d[11] (3001:3001:3001) (3142:3142:3142))
        (PORT d[12] (2895:2895:2895) (2984:2984:2984))
        (PORT clk (2420:2420:2420) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2406:2406:2406))
        (PORT d[0] (2489:2489:2489) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2403:2403:2403))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1641:1641:1641) (1609:1609:1609))
        (PORT datab (3867:3867:3867) (4048:4048:4048))
        (PORT datac (2216:2216:2216) (2218:2218:2218))
        (PORT datad (5290:5290:5290) (5382:5382:5382))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|decode2\|w_anode1175w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (990:990:990))
        (PORT datab (663:663:663) (758:758:758))
        (PORT datac (260:260:260) (319:319:319))
        (PORT datad (1014:1014:1014) (1050:1050:1050))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1270w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (482:482:482))
        (PORT datac (436:436:436) (446:446:446))
        (PORT datad (409:409:409) (419:419:419))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2369:2369:2369) (2495:2495:2495))
        (PORT clk (3808:3808:3808) (3943:3943:3943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3368:3368:3368))
        (PORT d[1] (2721:2721:2721) (2871:2871:2871))
        (PORT d[2] (3251:3251:3251) (3428:3428:3428))
        (PORT d[3] (4246:4246:4246) (4451:4451:4451))
        (PORT d[4] (2911:2911:2911) (3130:3130:3130))
        (PORT d[5] (3548:3548:3548) (3616:3616:3616))
        (PORT d[6] (3284:3284:3284) (3530:3530:3530))
        (PORT d[7] (3339:3339:3339) (3485:3485:3485))
        (PORT d[8] (2738:2738:2738) (2883:2883:2883))
        (PORT d[9] (3917:3917:3917) (4137:4137:4137))
        (PORT d[10] (3015:3015:3015) (3135:3135:3135))
        (PORT d[11] (3376:3376:3376) (3585:3585:3585))
        (PORT d[12] (4218:4218:4218) (4449:4449:4449))
        (PORT clk (3804:3804:3804) (3939:3939:3939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2724:2724:2724))
        (PORT clk (3804:3804:3804) (3939:3939:3939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3808:3808:3808) (3943:3943:3943))
        (PORT d[0] (3054:3054:3054) (3043:3043:3043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3809:3809:3809) (3944:3944:3944))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3809:3809:3809) (3944:3944:3944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3809:3809:3809) (3944:3944:3944))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3809:3809:3809) (3944:3944:3944))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3323:3323:3323) (3448:3448:3448))
        (PORT d[1] (3186:3186:3186) (3272:3272:3272))
        (PORT d[2] (3745:3745:3745) (3904:3904:3904))
        (PORT d[3] (4239:4239:4239) (4527:4527:4527))
        (PORT d[4] (3371:3371:3371) (3621:3621:3621))
        (PORT d[5] (3542:3542:3542) (3801:3801:3801))
        (PORT d[6] (3928:3928:3928) (4021:4021:4021))
        (PORT d[7] (2427:2427:2427) (2481:2481:2481))
        (PORT d[8] (1974:1974:1974) (2046:2046:2046))
        (PORT d[9] (1949:1949:1949) (2019:2019:2019))
        (PORT d[10] (2930:2930:2930) (3044:3044:3044))
        (PORT d[11] (2178:2178:2178) (2238:2238:2238))
        (PORT d[12] (2191:2191:2191) (2235:2235:2235))
        (PORT clk (2444:2444:2444) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2431:2431:2431))
        (PORT d[0] (1709:1709:1709) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a125.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2428:2428:2428))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2221:2221:2221) (2171:2171:2171))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (1315:1315:1315) (1265:1265:1265))
        (PORT datad (5290:5290:5290) (5382:5382:5382))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2408:2408:2408) (2481:2481:2481))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (427:427:427))
        (PORT datab (324:324:324) (416:416:416))
        (PORT datad (294:294:294) (378:378:378))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1283:1283:1283))
        (PORT datab (1379:1379:1379) (1400:1400:1400))
        (PORT datad (385:385:385) (395:395:395))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1552:1552:1552))
        (PORT datab (322:322:322) (414:414:414))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (412:412:412))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (761:761:761) (790:790:790))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (394:394:394) (397:397:397))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (3336:3336:3336) (3274:3274:3274))
        (PORT datac (3390:3390:3390) (3465:3465:3465))
        (PORT datad (3704:3704:3704) (3749:3749:3749))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (3336:3336:3336) (3273:3273:3273))
        (PORT datad (3704:3704:3704) (3749:3749:3749))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (494:494:494) (559:559:559))
        (PORT datac (282:282:282) (365:365:365))
        (PORT datad (486:486:486) (541:541:541))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1165w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (467:467:467))
        (PORT datab (336:336:336) (434:434:434))
        (PORT datac (505:505:505) (563:563:563))
        (PORT datad (455:455:455) (460:460:460))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2567:2567:2567))
        (PORT clk (2811:2811:2811) (2835:2835:2835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1825:1825:1825) (1915:1915:1915))
        (PORT d[1] (2592:2592:2592) (2684:2684:2684))
        (PORT d[2] (2729:2729:2729) (2791:2791:2791))
        (PORT d[3] (2361:2361:2361) (2529:2529:2529))
        (PORT d[4] (2225:2225:2225) (2285:2285:2285))
        (PORT d[5] (2651:2651:2651) (2774:2774:2774))
        (PORT d[6] (2479:2479:2479) (2506:2506:2506))
        (PORT d[7] (2878:2878:2878) (2923:2923:2923))
        (PORT d[8] (3318:3318:3318) (3463:3463:3463))
        (PORT d[9] (2848:2848:2848) (2933:2933:2933))
        (PORT d[10] (2538:2538:2538) (2589:2589:2589))
        (PORT d[11] (2516:2516:2516) (2550:2550:2550))
        (PORT d[12] (3371:3371:3371) (3434:3434:3434))
        (PORT clk (2807:2807:2807) (2831:2831:2831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2080:2080:2080))
        (PORT clk (2807:2807:2807) (2831:2831:2831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2811:2811:2811) (2835:2835:2835))
        (PORT d[0] (2743:2743:2743) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2812:2812:2812) (2836:2836:2836))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3787:3787:3787) (3985:3985:3985))
        (PORT d[1] (4335:4335:4335) (4499:4499:4499))
        (PORT d[2] (2311:2311:2311) (2441:2441:2441))
        (PORT d[3] (2466:2466:2466) (2607:2607:2607))
        (PORT d[4] (3377:3377:3377) (3538:3538:3538))
        (PORT d[5] (2946:2946:2946) (3031:3031:3031))
        (PORT d[6] (3451:3451:3451) (3523:3523:3523))
        (PORT d[7] (2900:2900:2900) (2893:2893:2893))
        (PORT d[8] (2704:2704:2704) (2848:2848:2848))
        (PORT d[9] (2788:2788:2788) (2796:2796:2796))
        (PORT d[10] (2917:2917:2917) (3039:3039:3039))
        (PORT d[11] (2660:2660:2660) (2690:2690:2690))
        (PORT d[12] (2815:2815:2815) (2911:2911:2911))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (PORT d[0] (1887:1887:1887) (1842:1842:1842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a109.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (277:277:277) (357:357:357))
        (PORT datad (435:435:435) (482:482:482))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1125w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (871:871:871))
        (PORT datab (590:590:590) (648:648:648))
        (PORT datac (704:704:704) (737:737:737))
        (PORT datad (683:683:683) (674:674:674))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (2073:2073:2073))
        (PORT clk (3197:3197:3197) (3245:3245:3245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2108:2108:2108))
        (PORT d[1] (1518:1518:1518) (1569:1569:1569))
        (PORT d[2] (1176:1176:1176) (1240:1240:1240))
        (PORT d[3] (1248:1248:1248) (1304:1304:1304))
        (PORT d[4] (1192:1192:1192) (1239:1239:1239))
        (PORT d[5] (1187:1187:1187) (1238:1238:1238))
        (PORT d[6] (2614:2614:2614) (2705:2705:2705))
        (PORT d[7] (1516:1516:1516) (1567:1567:1567))
        (PORT d[8] (1533:1533:1533) (1588:1588:1588))
        (PORT d[9] (1927:1927:1927) (1914:1914:1914))
        (PORT d[10] (1502:1502:1502) (1554:1554:1554))
        (PORT d[11] (1461:1461:1461) (1502:1502:1502))
        (PORT d[12] (1864:1864:1864) (1899:1899:1899))
        (PORT clk (3193:3193:3193) (3241:3241:3241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1335:1335:1335))
        (PORT clk (3193:3193:3193) (3241:3241:3241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3197:3197:3197) (3245:3245:3245))
        (PORT d[0] (2016:2016:2016) (1962:1962:1962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3198:3198:3198) (3246:3246:3246))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3198:3198:3198) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3198:3198:3198) (3246:3246:3246))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3198:3198:3198) (3246:3246:3246))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2714:2714:2714))
        (PORT d[1] (2107:2107:2107) (2124:2124:2124))
        (PORT d[2] (3030:3030:3030) (3163:3163:3163))
        (PORT d[3] (2047:2047:2047) (2144:2144:2144))
        (PORT d[4] (1546:1546:1546) (1594:1594:1594))
        (PORT d[5] (2189:2189:2189) (2256:2256:2256))
        (PORT d[6] (2038:2038:2038) (2035:2035:2035))
        (PORT d[7] (1499:1499:1499) (1499:1499:1499))
        (PORT d[8] (1603:1603:1603) (1607:1607:1607))
        (PORT d[9] (1436:1436:1436) (1433:1433:1433))
        (PORT d[10] (2189:2189:2189) (2179:2179:2179))
        (PORT d[11] (1513:1513:1513) (1514:1514:1514))
        (PORT d[12] (1587:1587:1587) (1587:1587:1587))
        (PORT clk (2453:2453:2453) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT d[0] (1099:1099:1099) (1073:1073:1073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1125w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (987:987:987))
        (PORT datab (463:463:463) (473:473:473))
        (PORT datac (491:491:491) (573:573:573))
        (PORT datad (611:611:611) (705:705:705))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2240:2240:2240))
        (PORT clk (2737:2737:2737) (2802:2802:2802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2783:2783:2783))
        (PORT d[1] (2577:2577:2577) (2547:2547:2547))
        (PORT d[2] (2338:2338:2338) (2446:2446:2446))
        (PORT d[3] (1965:1965:1965) (2092:2092:2092))
        (PORT d[4] (2360:2360:2360) (2512:2512:2512))
        (PORT d[5] (2813:2813:2813) (2914:2914:2914))
        (PORT d[6] (2452:2452:2452) (2619:2619:2619))
        (PORT d[7] (2489:2489:2489) (2572:2572:2572))
        (PORT d[8] (2993:2993:2993) (3141:3141:3141))
        (PORT d[9] (2535:2535:2535) (2640:2640:2640))
        (PORT d[10] (2575:2575:2575) (2671:2671:2671))
        (PORT d[11] (2313:2313:2313) (2410:2410:2410))
        (PORT d[12] (2734:2734:2734) (2811:2811:2811))
        (PORT clk (2733:2733:2733) (2798:2798:2798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2235:2235:2235))
        (PORT clk (2733:2733:2733) (2798:2798:2798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2737:2737:2737) (2802:2802:2802))
        (PORT d[0] (3017:3017:3017) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2738:2738:2738) (2803:2803:2803))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2868:2868:2868))
        (PORT d[1] (3926:3926:3926) (4012:4012:4012))
        (PORT d[2] (4358:4358:4358) (4616:4616:4616))
        (PORT d[3] (2768:2768:2768) (2918:2918:2918))
        (PORT d[4] (3151:3151:3151) (3221:3221:3221))
        (PORT d[5] (2687:2687:2687) (2772:2772:2772))
        (PORT d[6] (2963:2963:2963) (2924:2924:2924))
        (PORT d[7] (3317:3317:3317) (3420:3420:3420))
        (PORT d[8] (2484:2484:2484) (2556:2556:2556))
        (PORT d[9] (2874:2874:2874) (2958:2958:2958))
        (PORT d[10] (2854:2854:2854) (2934:2934:2934))
        (PORT d[11] (2437:2437:2437) (2553:2553:2553))
        (PORT d[12] (2347:2347:2347) (2439:2439:2439))
        (PORT clk (2399:2399:2399) (2385:2385:2385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2385:2385:2385))
        (PORT d[0] (2005:2005:2005) (2020:2020:2020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2382:2382:2382))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1697:1697:1697))
        (PORT datab (2086:2086:2086) (2120:2120:2120))
        (PORT datac (3163:3163:3163) (3328:3328:3328))
        (PORT datad (2600:2600:2600) (2554:2554:2554))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1165w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (871:871:871))
        (PORT datab (543:543:543) (610:610:610))
        (PORT datac (445:445:445) (462:462:462))
        (PORT datad (542:542:542) (605:605:605))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2945:2945:2945))
        (PORT clk (2590:2590:2590) (2623:2623:2623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (2159:2159:2159))
        (PORT d[1] (3134:3134:3134) (3272:3272:3272))
        (PORT d[2] (2762:2762:2762) (2921:2921:2921))
        (PORT d[3] (2050:2050:2050) (2180:2180:2180))
        (PORT d[4] (2030:2030:2030) (2149:2149:2149))
        (PORT d[5] (2890:2890:2890) (3037:3037:3037))
        (PORT d[6] (2416:2416:2416) (2578:2578:2578))
        (PORT d[7] (2861:2861:2861) (2979:2979:2979))
        (PORT d[8] (2844:2844:2844) (2928:2928:2928))
        (PORT d[9] (2608:2608:2608) (2726:2726:2726))
        (PORT d[10] (2590:2590:2590) (2717:2717:2717))
        (PORT d[11] (2711:2711:2711) (2882:2882:2882))
        (PORT d[12] (3504:3504:3504) (3629:3629:3629))
        (PORT clk (2586:2586:2586) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2240:2240:2240))
        (PORT clk (2586:2586:2586) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2623:2623:2623))
        (PORT d[0] (2863:2863:2863) (2871:2871:2871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2624:2624:2624))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2624:2624:2624))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2624:2624:2624))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3626:3626:3626))
        (PORT d[1] (4289:4289:4289) (4373:4373:4373))
        (PORT d[2] (3625:3625:3625) (3879:3879:3879))
        (PORT d[3] (3570:3570:3570) (3741:3741:3741))
        (PORT d[4] (3639:3639:3639) (3752:3752:3752))
        (PORT d[5] (2939:2939:2939) (3064:3064:3064))
        (PORT d[6] (3707:3707:3707) (3850:3850:3850))
        (PORT d[7] (2989:2989:2989) (3104:3104:3104))
        (PORT d[8] (2757:2757:2757) (2904:2904:2904))
        (PORT d[9] (3380:3380:3380) (3500:3500:3500))
        (PORT d[10] (3242:3242:3242) (3341:3341:3341))
        (PORT d[11] (2801:2801:2801) (2950:2950:2950))
        (PORT d[12] (2659:2659:2659) (2744:2744:2744))
        (PORT clk (2452:2452:2452) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2439:2439:2439))
        (PORT d[0] (2384:2384:2384) (2387:2387:2387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a109.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2436:2436:2436))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1388:1388:1388))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (3160:3160:3160) (3325:3325:3325))
        (PORT datad (1845:1845:1845) (1812:1812:1812))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1145w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (618:618:618))
        (PORT datab (662:662:662) (757:757:757))
        (PORT datac (853:853:853) (936:936:936))
        (PORT datad (268:268:268) (297:297:297))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3727:3727:3727))
        (PORT clk (3838:3838:3838) (3980:3980:3980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (3154:3154:3154))
        (PORT d[1] (3050:3050:3050) (3208:3208:3208))
        (PORT d[2] (3290:3290:3290) (3527:3527:3527))
        (PORT d[3] (4059:4059:4059) (4334:4334:4334))
        (PORT d[4] (3256:3256:3256) (3440:3440:3440))
        (PORT d[5] (4240:4240:4240) (4355:4355:4355))
        (PORT d[6] (3689:3689:3689) (3977:3977:3977))
        (PORT d[7] (3401:3401:3401) (3581:3581:3581))
        (PORT d[8] (2890:2890:2890) (3079:3079:3079))
        (PORT d[9] (3783:3783:3783) (3970:3970:3970))
        (PORT d[10] (3150:3150:3150) (3352:3352:3352))
        (PORT d[11] (3930:3930:3930) (4200:4200:4200))
        (PORT d[12] (4782:4782:4782) (4991:4991:4991))
        (PORT clk (3834:3834:3834) (3976:3976:3976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3428:3428:3428))
        (PORT clk (3834:3834:3834) (3976:3976:3976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3838:3838:3838) (3980:3980:3980))
        (PORT d[0] (3964:3964:3964) (4034:4034:4034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3839:3839:3839) (3981:3981:3981))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3839:3839:3839) (3981:3981:3981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3839:3839:3839) (3981:3981:3981))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3839:3839:3839) (3981:3981:3981))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3496:3496:3496))
        (PORT d[1] (4305:4305:4305) (4451:4451:4451))
        (PORT d[2] (3430:3430:3430) (3624:3624:3624))
        (PORT d[3] (3714:3714:3714) (3987:3987:3987))
        (PORT d[4] (3962:3962:3962) (4258:4258:4258))
        (PORT d[5] (3355:3355:3355) (3534:3534:3534))
        (PORT d[6] (4448:4448:4448) (4541:4541:4541))
        (PORT d[7] (3570:3570:3570) (3691:3691:3691))
        (PORT d[8] (2839:2839:2839) (2989:2989:2989))
        (PORT d[9] (3160:3160:3160) (3326:3326:3326))
        (PORT d[10] (3420:3420:3420) (3579:3579:3579))
        (PORT d[11] (3007:3007:3007) (3148:3148:3148))
        (PORT d[12] (2959:2959:2959) (3071:3071:3071))
        (PORT clk (2456:2456:2456) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (PORT d[0] (2542:2542:2542) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1098w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (620:620:620))
        (PORT datab (663:663:663) (758:758:758))
        (PORT datac (854:854:854) (938:938:938))
        (PORT datad (268:268:268) (297:297:297))
        (IOPATH dataa combout (349:349:349) (360:360:360))
        (IOPATH datab combout (350:350:350) (364:364:364))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3506:3506:3506))
        (PORT clk (3757:3757:3757) (3874:3874:3874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3229:3229:3229))
        (PORT d[1] (3409:3409:3409) (3560:3560:3560))
        (PORT d[2] (3277:3277:3277) (3477:3477:3477))
        (PORT d[3] (3944:3944:3944) (4229:4229:4229))
        (PORT d[4] (3160:3160:3160) (3332:3332:3332))
        (PORT d[5] (3965:3965:3965) (4090:4090:4090))
        (PORT d[6] (4047:4047:4047) (4375:4375:4375))
        (PORT d[7] (3826:3826:3826) (4066:4066:4066))
        (PORT d[8] (3196:3196:3196) (3381:3381:3381))
        (PORT d[9] (3414:3414:3414) (3600:3600:3600))
        (PORT d[10] (3490:3490:3490) (3676:3676:3676))
        (PORT d[11] (3958:3958:3958) (4262:4262:4262))
        (PORT d[12] (4070:4070:4070) (4294:4294:4294))
        (PORT clk (3753:3753:3753) (3870:3870:3870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3382:3382:3382))
        (PORT clk (3753:3753:3753) (3870:3870:3870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3757:3757:3757) (3874:3874:3874))
        (PORT d[0] (3965:3965:3965) (4013:4013:4013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3758:3758:3758) (3875:3875:3875))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3758:3758:3758) (3875:3875:3875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3758:3758:3758) (3875:3875:3875))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3758:3758:3758) (3875:3875:3875))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3496:3496:3496))
        (PORT d[1] (4649:4649:4649) (4799:4799:4799))
        (PORT d[2] (3100:3100:3100) (3297:3297:3297))
        (PORT d[3] (3634:3634:3634) (3862:3862:3862))
        (PORT d[4] (3741:3741:3741) (4057:4057:4057))
        (PORT d[5] (3373:3373:3373) (3541:3541:3541))
        (PORT d[6] (4454:4454:4454) (4547:4547:4547))
        (PORT d[7] (3315:3315:3315) (3473:3473:3473))
        (PORT d[8] (2797:2797:2797) (2952:2952:2952))
        (PORT d[9] (3177:3177:3177) (3348:3348:3348))
        (PORT d[10] (3370:3370:3370) (3530:3530:3530))
        (PORT d[11] (3400:3400:3400) (3524:3524:3524))
        (PORT d[12] (3292:3292:3292) (3416:3416:3416))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (2650:2650:2650) (2776:2776:2776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1145w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (460:460:460))
        (PORT datab (331:331:331) (428:428:428))
        (PORT datac (253:253:253) (284:284:284))
        (PORT datad (299:299:299) (370:370:370))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (2868:2868:2868))
        (PORT clk (2952:2952:2952) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2612:2612:2612))
        (PORT d[1] (2895:2895:2895) (3001:3001:3001))
        (PORT d[2] (3151:3151:3151) (3271:3271:3271))
        (PORT d[3] (3133:3133:3133) (3308:3308:3308))
        (PORT d[4] (2851:2851:2851) (2990:2990:2990))
        (PORT d[5] (2646:2646:2646) (2799:2799:2799))
        (PORT d[6] (3488:3488:3488) (3692:3692:3692))
        (PORT d[7] (2752:2752:2752) (2907:2907:2907))
        (PORT d[8] (2955:2955:2955) (3199:3199:3199))
        (PORT d[9] (3717:3717:3717) (3927:3927:3927))
        (PORT d[10] (3002:3002:3002) (3148:3148:3148))
        (PORT d[11] (2820:2820:2820) (3023:3023:3023))
        (PORT d[12] (3616:3616:3616) (3760:3760:3760))
        (PORT clk (2948:2948:2948) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (2871:2871:2871))
        (PORT clk (2948:2948:2948) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3024:3024:3024))
        (PORT d[0] (3561:3561:3561) (3498:3498:3498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3025:3025:3025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3657:3657:3657))
        (PORT d[1] (4213:4213:4213) (4384:4384:4384))
        (PORT d[2] (3159:3159:3159) (3349:3349:3349))
        (PORT d[3] (2947:2947:2947) (3137:3137:3137))
        (PORT d[4] (3999:3999:3999) (4304:4304:4304))
        (PORT d[5] (2947:2947:2947) (3085:3085:3085))
        (PORT d[6] (3732:3732:3732) (3805:3805:3805))
        (PORT d[7] (3389:3389:3389) (3563:3563:3563))
        (PORT d[8] (2593:2593:2593) (2693:2693:2693))
        (PORT d[9] (3018:3018:3018) (3103:3103:3103))
        (PORT d[10] (2770:2770:2770) (2833:2833:2833))
        (PORT d[11] (3008:3008:3008) (3023:3023:3023))
        (PORT d[12] (2890:2890:2890) (2985:2985:2985))
        (PORT clk (2457:2457:2457) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2439:2439:2439))
        (PORT d[0] (2309:2309:2309) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2436:2436:2436))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1098w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (867:867:867))
        (PORT datab (540:540:540) (607:607:607))
        (PORT datac (450:450:450) (468:468:468))
        (PORT datad (537:537:537) (598:598:598))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2578:2578:2578))
        (PORT clk (3044:3044:3044) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2904:2904:2904))
        (PORT d[1] (3181:3181:3181) (3276:3276:3276))
        (PORT d[2] (2756:2756:2756) (2884:2884:2884))
        (PORT d[3] (3109:3109:3109) (3275:3275:3275))
        (PORT d[4] (2732:2732:2732) (2859:2859:2859))
        (PORT d[5] (2990:2990:2990) (3134:3134:3134))
        (PORT d[6] (3492:3492:3492) (3693:3693:3693))
        (PORT d[7] (3015:3015:3015) (3175:3175:3175))
        (PORT d[8] (2975:2975:2975) (3219:3219:3219))
        (PORT d[9] (3664:3664:3664) (3873:3873:3873))
        (PORT d[10] (3363:3363:3363) (3500:3500:3500))
        (PORT d[11] (3534:3534:3534) (3789:3789:3789))
        (PORT d[12] (3656:3656:3656) (3802:3802:3802))
        (PORT clk (3040:3040:3040) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2740:2740:2740))
        (PORT clk (3040:3040:3040) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3044:3044:3044) (3121:3121:3121))
        (PORT d[0] (3315:3315:3315) (3371:3371:3371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (3122:3122:3122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3096:3096:3096))
        (PORT d[1] (4316:4316:4316) (4503:4503:4503))
        (PORT d[2] (2793:2793:2793) (3007:3007:3007))
        (PORT d[3] (2951:2951:2951) (3140:3140:3140))
        (PORT d[4] (3082:3082:3082) (3313:3313:3313))
        (PORT d[5] (3192:3192:3192) (3306:3306:3306))
        (PORT d[6] (3737:3737:3737) (3809:3809:3809))
        (PORT d[7] (3696:3696:3696) (3861:3861:3861))
        (PORT d[8] (2572:2572:2572) (2691:2691:2691))
        (PORT d[9] (2922:2922:2922) (3040:3040:3040))
        (PORT d[10] (3073:3073:3073) (3131:3131:3131))
        (PORT d[11] (3019:3019:3019) (3036:3036:3036))
        (PORT d[12] (2931:2931:2931) (3028:3028:3028))
        (PORT clk (2471:2471:2471) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (PORT d[0] (2224:2224:2224) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1678:1678:1678))
        (PORT datab (2103:2103:2103) (2097:2097:2097))
        (PORT datac (3161:3161:3161) (3326:3326:3326))
        (PORT datad (2605:2605:2605) (2561:2561:2561))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2655:2655:2655) (2608:2608:2608))
        (PORT datab (3170:3170:3170) (3050:3050:3050))
        (PORT datac (2764:2764:2764) (2838:2838:2838))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4013:4013:4013) (4286:4286:4286))
        (PORT datab (6275:6275:6275) (6455:6455:6455))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1175w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (867:867:867))
        (PORT datab (540:540:540) (607:607:607))
        (PORT datac (692:692:692) (722:722:722))
        (PORT datad (687:687:687) (679:679:679))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2394:2394:2394))
        (PORT clk (2967:2967:2967) (3021:3021:3021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2927:2927:2927))
        (PORT d[1] (1901:1901:1901) (1959:1959:1959))
        (PORT d[2] (1985:1985:1985) (2053:2053:2053))
        (PORT d[3] (2432:2432:2432) (2607:2607:2607))
        (PORT d[4] (1925:1925:1925) (1970:1970:1970))
        (PORT d[5] (2251:2251:2251) (2338:2338:2338))
        (PORT d[6] (1874:1874:1874) (1926:1926:1926))
        (PORT d[7] (1537:1537:1537) (1596:1596:1596))
        (PORT d[8] (1839:1839:1839) (1879:1879:1879))
        (PORT d[9] (2657:2657:2657) (2704:2704:2704))
        (PORT d[10] (1809:1809:1809) (1856:1856:1856))
        (PORT d[11] (2144:2144:2144) (2172:2172:2172))
        (PORT d[12] (2670:2670:2670) (2705:2705:2705))
        (PORT clk (2963:2963:2963) (3017:3017:3017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1726:1726:1726))
        (PORT clk (2963:2963:2963) (3017:3017:3017))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3021:3021:3021))
        (PORT d[0] (2409:2409:2409) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3022:3022:3022))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3022:3022:3022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3022:3022:3022))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3022:3022:3022))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (2801:2801:2801))
        (PORT d[1] (3225:3225:3225) (3235:3235:3235))
        (PORT d[2] (2625:2625:2625) (2759:2759:2759))
        (PORT d[3] (2020:2020:2020) (2116:2116:2116))
        (PORT d[4] (2268:2268:2268) (2411:2411:2411))
        (PORT d[5] (1892:1892:1892) (1965:1965:1965))
        (PORT d[6] (2778:2778:2778) (2828:2828:2828))
        (PORT d[7] (2224:2224:2224) (2228:2228:2228))
        (PORT d[8] (2406:2406:2406) (2469:2469:2469))
        (PORT d[9] (2256:2256:2256) (2244:2244:2244))
        (PORT d[10] (2367:2367:2367) (2375:2375:2375))
        (PORT d[11] (2159:2159:2159) (2149:2149:2149))
        (PORT d[12] (2317:2317:2317) (2310:2310:2310))
        (PORT clk (2422:2422:2422) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2409:2409:2409))
        (PORT d[0] (1815:1815:1815) (1752:1752:1752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a125.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2406:2406:2406))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1135w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (984:984:984))
        (PORT datab (464:464:464) (474:474:474))
        (PORT datac (489:489:489) (570:570:570))
        (PORT datad (607:607:607) (701:701:701))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2411:2411:2411))
        (PORT clk (2963:2963:2963) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2232:2232:2232))
        (PORT d[1] (2289:2289:2289) (2345:2345:2345))
        (PORT d[2] (1984:1984:1984) (2058:2058:2058))
        (PORT d[3] (2444:2444:2444) (2615:2615:2615))
        (PORT d[4] (2265:2265:2265) (2298:2298:2298))
        (PORT d[5] (2259:2259:2259) (2346:2346:2346))
        (PORT d[6] (2099:2099:2099) (2129:2129:2129))
        (PORT d[7] (2167:2167:2167) (2205:2205:2205))
        (PORT d[8] (1856:1856:1856) (1899:1899:1899))
        (PORT d[9] (2884:2884:2884) (2955:2955:2955))
        (PORT d[10] (1849:1849:1849) (1902:1902:1902))
        (PORT d[11] (1822:1822:1822) (1868:1868:1868))
        (PORT d[12] (2619:2619:2619) (2652:2652:2652))
        (PORT clk (2959:2959:2959) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2008:2008:2008))
        (PORT clk (2959:2959:2959) (3010:3010:3010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2963:2963:2963) (3014:3014:3014))
        (PORT d[0] (2703:2703:2703) (2642:2642:2642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3015:3015:3015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2964:2964:2964) (3015:3015:3015))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (3148:3148:3148))
        (PORT d[1] (3206:3206:3206) (3215:3215:3215))
        (PORT d[2] (2644:2644:2644) (2780:2780:2780))
        (PORT d[3] (2057:2057:2057) (2160:2160:2160))
        (PORT d[4] (2666:2666:2666) (2806:2806:2806))
        (PORT d[5] (1899:1899:1899) (1973:1973:1973))
        (PORT d[6] (3969:3969:3969) (3968:3968:3968))
        (PORT d[7] (2551:2551:2551) (2546:2546:2546))
        (PORT d[8] (2384:2384:2384) (2454:2454:2454))
        (PORT d[9] (2784:2784:2784) (2787:2787:2787))
        (PORT d[10] (3094:3094:3094) (3138:3138:3138))
        (PORT d[11] (2197:2197:2197) (2188:2188:2188))
        (PORT d[12] (2711:2711:2711) (2703:2703:2703))
        (PORT clk (2436:2436:2436) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2423:2423:2423))
        (PORT d[0] (1739:1739:1739) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2420:2420:2420))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1135w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (873:873:873))
        (PORT datab (592:592:592) (650:650:650))
        (PORT datac (705:705:705) (738:738:738))
        (PORT datad (682:682:682) (674:674:674))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2414:2414:2414))
        (PORT clk (2967:2967:2967) (3025:3025:3025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (1921:1921:1921))
        (PORT d[1] (1904:1904:1904) (1966:1966:1966))
        (PORT d[2] (1947:1947:1947) (2020:2020:2020))
        (PORT d[3] (2344:2344:2344) (2511:2511:2511))
        (PORT d[4] (1918:1918:1918) (1963:1963:1963))
        (PORT d[5] (2212:2212:2212) (2306:2306:2306))
        (PORT d[6] (1907:1907:1907) (1962:1962:1962))
        (PORT d[7] (1852:1852:1852) (1899:1899:1899))
        (PORT d[8] (1883:1883:1883) (1926:1926:1926))
        (PORT d[9] (2885:2885:2885) (2956:2956:2956))
        (PORT d[10] (2105:2105:2105) (2153:2153:2153))
        (PORT d[11] (1785:1785:1785) (1828:1828:1828))
        (PORT d[12] (2580:2580:2580) (2612:2612:2612))
        (PORT clk (2963:2963:2963) (3021:3021:3021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2115:2115:2115))
        (PORT clk (2963:2963:2963) (3021:3021:3021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (3025:3025:3025))
        (PORT d[0] (2813:2813:2813) (2746:2746:2746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3026:3026:3026))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3026:3026:3026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3026:3026:3026))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (3026:3026:3026))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3427:3427:3427))
        (PORT d[1] (3207:3207:3207) (3216:3216:3216))
        (PORT d[2] (1923:1923:1923) (2027:2027:2027))
        (PORT d[3] (2067:2067:2067) (2169:2169:2169))
        (PORT d[4] (2627:2627:2627) (2764:2764:2764))
        (PORT d[5] (2200:2200:2200) (2272:2272:2272))
        (PORT d[6] (3104:3104:3104) (3151:3151:3151))
        (PORT d[7] (2216:2216:2216) (2220:2220:2220))
        (PORT d[8] (2159:2159:2159) (2236:2236:2236))
        (PORT d[9] (2257:2257:2257) (2245:2245:2245))
        (PORT d[10] (2713:2713:2713) (2709:2709:2709))
        (PORT d[11] (2173:2173:2173) (2161:2161:2161))
        (PORT d[12] (2343:2343:2343) (2338:2338:2338))
        (PORT clk (2430:2430:2430) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2415:2415:2415))
        (PORT d[0] (1732:1732:1732) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2412:2412:2412))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1051:1051:1051))
        (PORT datab (1060:1060:1060) (1060:1060:1060))
        (PORT datac (3160:3160:3160) (3325:3325:3325))
        (PORT datad (2606:2606:2606) (2561:2561:2561))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1175w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (466:466:466))
        (PORT datab (335:335:335) (433:433:433))
        (PORT datac (504:504:504) (563:563:563))
        (PORT datad (455:455:455) (460:460:460))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2423:2423:2423))
        (PORT clk (3008:3008:3008) (3089:3089:3089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2593:2593:2593))
        (PORT d[1] (1523:1523:1523) (1576:1576:1576))
        (PORT d[2] (1578:1578:1578) (1647:1647:1647))
        (PORT d[3] (2478:2478:2478) (2655:2655:2655))
        (PORT d[4] (2295:2295:2295) (2339:2339:2339))
        (PORT d[5] (1536:1536:1536) (1578:1578:1578))
        (PORT d[6] (1535:1535:1535) (1590:1590:1590))
        (PORT d[7] (1507:1507:1507) (1560:1560:1560))
        (PORT d[8] (1591:1591:1591) (1645:1645:1645))
        (PORT d[9] (3234:3234:3234) (3301:3301:3301))
        (PORT d[10] (1485:1485:1485) (1530:1530:1530))
        (PORT d[11] (1452:1452:1452) (1497:1497:1497))
        (PORT d[12] (2240:2240:2240) (2278:2278:2278))
        (PORT clk (3004:3004:3004) (3085:3085:3085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1749:1749:1749))
        (PORT clk (3004:3004:3004) (3085:3085:3085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3008:3008:3008) (3089:3089:3089))
        (PORT d[0] (2448:2448:2448) (2380:2380:2380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3090:3090:3090))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3090:3090:3090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3090:3090:3090))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3009:3009:3009) (3090:3090:3090))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (2797:2797:2797))
        (PORT d[1] (2842:2842:2842) (2852:2852:2852))
        (PORT d[2] (2651:2651:2651) (2790:2790:2790))
        (PORT d[3] (2000:2000:2000) (2091:2091:2091))
        (PORT d[4] (2625:2625:2625) (2758:2758:2758))
        (PORT d[5] (1931:1931:1931) (2012:2012:2012))
        (PORT d[6] (3135:3135:3135) (3179:3179:3179))
        (PORT d[7] (1873:1873:1873) (1878:1878:1878))
        (PORT d[8] (2518:2518:2518) (2588:2588:2588))
        (PORT d[9] (1876:1876:1876) (1867:1867:1867))
        (PORT d[10] (2565:2565:2565) (2550:2550:2550))
        (PORT d[11] (1841:1841:1841) (1837:1837:1837))
        (PORT d[12] (1995:1995:1995) (1995:1995:1995))
        (PORT clk (2430:2430:2430) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2415:2415:2415))
        (PORT d[0] (1728:1728:1728) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a125.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2412:2412:2412))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3200:3200:3200) (3375:3375:3375))
        (PORT datab (1364:1364:1364) (1346:1346:1346))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (1395:1395:1395) (1380:1380:1380))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1115w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (618:618:618))
        (PORT datab (662:662:662) (757:757:757))
        (PORT datac (854:854:854) (937:937:937))
        (PORT datad (268:268:268) (297:297:297))
        (IOPATH dataa combout (357:357:357) (352:352:352))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2657:2657:2657))
        (PORT clk (2571:2571:2571) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2603:2603:2603))
        (PORT d[1] (2722:2722:2722) (2856:2856:2856))
        (PORT d[2] (3080:3080:3080) (3222:3222:3222))
        (PORT d[3] (2612:2612:2612) (2724:2724:2724))
        (PORT d[4] (2968:2968:2968) (3055:3055:3055))
        (PORT d[5] (2971:2971:2971) (3108:3108:3108))
        (PORT d[6] (2442:2442:2442) (2607:2607:2607))
        (PORT d[7] (2964:2964:2964) (3091:3091:3091))
        (PORT d[8] (3068:3068:3068) (3227:3227:3227))
        (PORT d[9] (2867:2867:2867) (2983:2983:2983))
        (PORT d[10] (3015:3015:3015) (3164:3164:3164))
        (PORT d[11] (3079:3079:3079) (3284:3284:3284))
        (PORT d[12] (3281:3281:3281) (3436:3436:3436))
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2477:2477:2477))
        (PORT clk (2567:2567:2567) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2602:2602:2602))
        (PORT d[0] (3153:3153:3153) (3133:3133:3133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2603:2603:2603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2572:2572:2572) (2603:2603:2603))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3436:3436:3436) (3608:3608:3608))
        (PORT d[1] (4260:4260:4260) (4373:4373:4373))
        (PORT d[2] (3235:3235:3235) (3483:3483:3483))
        (PORT d[3] (2835:2835:2835) (3019:3019:3019))
        (PORT d[4] (3168:3168:3168) (3266:3266:3266))
        (PORT d[5] (2886:2886:2886) (3011:3011:3011))
        (PORT d[6] (3641:3641:3641) (3775:3775:3775))
        (PORT d[7] (2980:2980:2980) (3090:3090:3090))
        (PORT d[8] (3078:3078:3078) (3217:3217:3217))
        (PORT d[9] (3009:3009:3009) (3126:3126:3126))
        (PORT d[10] (2903:2903:2903) (3013:3013:3013))
        (PORT d[11] (2861:2861:2861) (3015:3015:3015))
        (PORT d[12] (3096:3096:3096) (3161:3161:3161))
        (PORT clk (2462:2462:2462) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (PORT d[0] (2082:2082:2082) (2140:2140:2140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|decode2\|w_anode1155w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (465:465:465))
        (PORT datab (335:335:335) (433:433:433))
        (PORT datac (504:504:504) (562:562:562))
        (PORT datad (455:455:455) (460:460:460))
        (IOPATH dataa combout (375:375:375) (382:382:382))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2569:2569:2569))
        (PORT clk (3065:3065:3065) (3160:3160:3160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2505:2505:2505))
        (PORT d[1] (3042:3042:3042) (3141:3141:3141))
        (PORT d[2] (2555:2555:2555) (2691:2691:2691))
        (PORT d[3] (3103:3103:3103) (3268:3268:3268))
        (PORT d[4] (2708:2708:2708) (2783:2783:2783))
        (PORT d[5] (2243:2243:2243) (2386:2386:2386))
        (PORT d[6] (3545:3545:3545) (3751:3751:3751))
        (PORT d[7] (3000:3000:3000) (3109:3109:3109))
        (PORT d[8] (2500:2500:2500) (2649:2649:2649))
        (PORT d[9] (2968:2968:2968) (3089:3089:3089))
        (PORT d[10] (2993:2993:2993) (3132:3132:3132))
        (PORT d[11] (2846:2846:2846) (3051:3051:3051))
        (PORT d[12] (3577:3577:3577) (3720:3720:3720))
        (PORT clk (3061:3061:3061) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2334:2334:2334))
        (PORT clk (3061:3061:3061) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3065:3065:3065) (3160:3160:3160))
        (PORT d[0] (2938:2938:2938) (2965:2965:2965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3161:3161:3161))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3161:3161:3161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3161:3161:3161))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3066:3066:3066) (3161:3161:3161))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3429:3429:3429))
        (PORT d[1] (3893:3893:3893) (4040:4040:4040))
        (PORT d[2] (3014:3014:3014) (3140:3140:3140))
        (PORT d[3] (4014:4014:4014) (4194:4194:4194))
        (PORT d[4] (3259:3259:3259) (3494:3494:3494))
        (PORT d[5] (3400:3400:3400) (3533:3533:3533))
        (PORT d[6] (3538:3538:3538) (3627:3627:3627))
        (PORT d[7] (3294:3294:3294) (3429:3429:3429))
        (PORT d[8] (2327:2327:2327) (2430:2430:2430))
        (PORT d[9] (2571:2571:2571) (2663:2663:2663))
        (PORT d[10] (2995:2995:2995) (3156:3156:3156))
        (PORT d[11] (2666:2666:2666) (2671:2671:2671))
        (PORT d[12] (2630:2630:2630) (2626:2626:2626))
        (PORT clk (2444:2444:2444) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2431:2431:2431))
        (PORT d[0] (2185:2185:2185) (2129:2129:2129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2428:2428:2428))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1155w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (871:871:871))
        (PORT datab (542:542:542) (610:610:610))
        (PORT datac (446:446:446) (463:463:463))
        (PORT datad (541:541:541) (604:604:604))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (386:386:386) (386:386:386))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2544:2544:2544))
        (PORT clk (2843:2843:2843) (2857:2857:2857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2316:2316:2316))
        (PORT d[1] (2617:2617:2617) (2713:2713:2713))
        (PORT d[2] (3040:3040:3040) (3113:3113:3113))
        (PORT d[3] (2481:2481:2481) (2661:2661:2661))
        (PORT d[4] (2507:2507:2507) (2563:2563:2563))
        (PORT d[5] (2604:2604:2604) (2722:2722:2722))
        (PORT d[6] (3060:3060:3060) (3251:3251:3251))
        (PORT d[7] (3013:3013:3013) (3181:3181:3181))
        (PORT d[8] (3354:3354:3354) (3505:3505:3505))
        (PORT d[9] (2535:2535:2535) (2629:2629:2629))
        (PORT d[10] (3170:3170:3170) (3208:3208:3208))
        (PORT d[11] (3118:3118:3118) (3298:3298:3298))
        (PORT d[12] (3364:3364:3364) (3438:3438:3438))
        (PORT clk (2839:2839:2839) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2169:2169:2169))
        (PORT clk (2839:2839:2839) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2843:2843:2843) (2857:2857:2857))
        (PORT d[0] (2819:2819:2819) (2800:2800:2800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2858:2858:2858))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2858:2858:2858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2858:2858:2858))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2844:2844:2844) (2858:2858:2858))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (3920:3920:3920))
        (PORT d[1] (4373:4373:4373) (4543:4543:4543))
        (PORT d[2] (2895:2895:2895) (3114:3114:3114))
        (PORT d[3] (2429:2429:2429) (2568:2568:2568))
        (PORT d[4] (3000:3000:3000) (3165:3165:3165))
        (PORT d[5] (2561:2561:2561) (2651:2651:2651))
        (PORT d[6] (3146:3146:3146) (3226:3226:3226))
        (PORT d[7] (3429:3429:3429) (3587:3587:3587))
        (PORT d[8] (3018:3018:3018) (3153:3153:3153))
        (PORT d[9] (2809:2809:2809) (2818:2818:2818))
        (PORT d[10] (2882:2882:2882) (3001:3001:3001))
        (PORT d[11] (2658:2658:2658) (2689:2689:2689))
        (PORT d[12] (3037:3037:3037) (3047:3047:3047))
        (PORT clk (2476:2476:2476) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (PORT d[0] (2248:2248:2248) (2182:2182:2182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2463:2463:2463))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|decode2\|w_anode1115w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (867:867:867))
        (PORT datab (540:540:540) (607:607:607))
        (PORT datac (450:450:450) (468:468:468))
        (PORT datad (536:536:536) (598:598:598))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2831:2831:2831))
        (PORT clk (2583:2583:2583) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2306:2306:2306))
        (PORT d[1] (2277:2277:2277) (2367:2367:2367))
        (PORT d[2] (3051:3051:3051) (3123:3123:3123))
        (PORT d[3] (2472:2472:2472) (2652:2652:2652))
        (PORT d[4] (2203:2203:2203) (2266:2266:2266))
        (PORT d[5] (2598:2598:2598) (2718:2718:2718))
        (PORT d[6] (2834:2834:2834) (2855:2855:2855))
        (PORT d[7] (3040:3040:3040) (3209:3209:3209))
        (PORT d[8] (3009:3009:3009) (3158:3158:3158))
        (PORT d[9] (2825:2825:2825) (2908:2908:2908))
        (PORT d[10] (2858:2858:2858) (2906:2906:2906))
        (PORT d[11] (2979:2979:2979) (3126:3126:3126))
        (PORT d[12] (3042:3042:3042) (3104:3104:3104))
        (PORT clk (2579:2579:2579) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2029:2029:2029))
        (PORT clk (2579:2579:2579) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2583:2583:2583) (2618:2618:2618))
        (PORT d[0] (2698:2698:2698) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2584:2584:2584) (2619:2619:2619))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2584:2584:2584) (2619:2619:2619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2584:2584:2584) (2619:2619:2619))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2584:2584:2584) (2619:2619:2619))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (3835:3835:3835))
        (PORT d[1] (4648:4648:4648) (4803:4803:4803))
        (PORT d[2] (3186:3186:3186) (3393:3393:3393))
        (PORT d[3] (2454:2454:2454) (2594:2594:2594))
        (PORT d[4] (2632:2632:2632) (2796:2796:2796))
        (PORT d[5] (2911:2911:2911) (2994:2994:2994))
        (PORT d[6] (3432:3432:3432) (3503:3503:3503))
        (PORT d[7] (3041:3041:3041) (3138:3138:3138))
        (PORT d[8] (2740:2740:2740) (2883:2883:2883))
        (PORT d[9] (2782:2782:2782) (2790:2790:2790))
        (PORT d[10] (3211:3211:3211) (3317:3317:3317))
        (PORT d[11] (2657:2657:2657) (2688:2688:2688))
        (PORT d[12] (3006:3006:3006) (3013:3013:3013))
        (PORT clk (2474:2474:2474) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (PORT d[0] (2240:2240:2240) (2187:2187:2187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1506:1506:1506))
        (PORT datab (1404:1404:1404) (1406:1406:1406))
        (PORT datac (3164:3164:3164) (3329:3329:3329))
        (PORT datad (2599:2599:2599) (2553:2553:2553))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2119:2119:2119) (2143:2143:2143))
        (PORT datab (2551:2551:2551) (2495:2495:2495))
        (PORT datac (1156:1156:1156) (1094:1094:1094))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4013:4013:4013) (4285:4285:4285))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2903:2903:2903) (2861:2861:2861))
        (PORT datab (662:662:662) (668:668:668))
        (PORT datac (671:671:671) (656:656:656))
        (PORT datad (4799:4799:4799) (4692:4692:4692))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (719:719:719) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1629:1629:1629) (1646:1646:1646))
        (PORT datad (4126:4126:4126) (4497:4497:4497))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4247:4247:4247) (4493:4493:4493))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1082:1082:1082))
        (PORT datab (1614:1614:1614) (1591:1591:1591))
        (PORT datac (1009:1009:1009) (1021:1021:1021))
        (PORT datad (1044:1044:1044) (1032:1032:1032))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4152:4152:4152) (4336:4336:4336))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1615:1615:1615) (1550:1550:1550))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3776:3776:3776) (3996:3996:3996))
        (PORT clk (3786:3786:3786) (3925:3925:3925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2937:2937:2937))
        (PORT d[1] (2362:2362:2362) (2502:2502:2502))
        (PORT d[2] (2051:2051:2051) (2206:2206:2206))
        (PORT d[3] (3296:3296:3296) (3489:3489:3489))
        (PORT d[4] (2289:2289:2289) (2406:2406:2406))
        (PORT d[5] (3345:3345:3345) (3390:3390:3390))
        (PORT d[6] (2691:2691:2691) (2828:2828:2828))
        (PORT d[7] (3421:3421:3421) (3635:3635:3635))
        (PORT d[8] (3333:3333:3333) (3590:3590:3590))
        (PORT d[9] (2762:2762:2762) (2868:2868:2868))
        (PORT d[10] (3114:3114:3114) (3309:3309:3309))
        (PORT d[11] (3708:3708:3708) (3877:3877:3877))
        (PORT d[12] (3240:3240:3240) (3301:3301:3301))
        (PORT clk (3782:3782:3782) (3921:3921:3921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2698:2698:2698))
        (PORT clk (3782:3782:3782) (3921:3921:3921))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3786:3786:3786) (3925:3925:3925))
        (PORT d[0] (3376:3376:3376) (3329:3329:3329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3787:3787:3787) (3926:3926:3926))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3787:3787:3787) (3926:3926:3926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3787:3787:3787) (3926:3926:3926))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3787:3787:3787) (3926:3926:3926))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2760:2760:2760))
        (PORT d[1] (2962:2962:2962) (2988:2988:2988))
        (PORT d[2] (2701:2701:2701) (2753:2753:2753))
        (PORT d[3] (3046:3046:3046) (3079:3079:3079))
        (PORT d[4] (4271:4271:4271) (4469:4469:4469))
        (PORT d[5] (4150:4150:4150) (4357:4357:4357))
        (PORT d[6] (3510:3510:3510) (3622:3622:3622))
        (PORT d[7] (2682:2682:2682) (2750:2750:2750))
        (PORT d[8] (2704:2704:2704) (2840:2840:2840))
        (PORT d[9] (2605:2605:2605) (2635:2635:2635))
        (PORT d[10] (2612:2612:2612) (2650:2650:2650))
        (PORT d[11] (2450:2450:2450) (2465:2465:2465))
        (PORT d[12] (2380:2380:2380) (2384:2384:2384))
        (PORT clk (2450:2450:2450) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (PORT d[0] (1777:1777:1777) (1770:1770:1770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3644:3644:3644))
        (PORT clk (3810:3810:3810) (3949:3949:3949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3558:3558:3558))
        (PORT d[1] (2673:2673:2673) (2800:2800:2800))
        (PORT d[2] (2384:2384:2384) (2530:2530:2530))
        (PORT d[3] (2930:2930:2930) (3165:3165:3165))
        (PORT d[4] (2665:2665:2665) (2786:2786:2786))
        (PORT d[5] (3722:3722:3722) (3928:3928:3928))
        (PORT d[6] (2706:2706:2706) (2846:2846:2846))
        (PORT d[7] (3484:3484:3484) (3693:3693:3693))
        (PORT d[8] (3278:3278:3278) (3527:3527:3527))
        (PORT d[9] (2932:2932:2932) (3042:3042:3042))
        (PORT d[10] (3433:3433:3433) (3613:3613:3613))
        (PORT d[11] (3531:3531:3531) (3766:3766:3766))
        (PORT d[12] (3155:3155:3155) (3248:3248:3248))
        (PORT clk (3806:3806:3806) (3945:3945:3945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (2961:2961:2961))
        (PORT clk (3806:3806:3806) (3945:3945:3945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3810:3810:3810) (3949:3949:3949))
        (PORT d[0] (3573:3573:3573) (3593:3593:3593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3811:3811:3811) (3950:3950:3950))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3811:3811:3811) (3950:3950:3950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3811:3811:3811) (3950:3950:3950))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3811:3811:3811) (3950:3950:3950))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3131:3131:3131))
        (PORT d[1] (4798:4798:4798) (4984:4984:4984))
        (PORT d[2] (3059:3059:3059) (3110:3110:3110))
        (PORT d[3] (3390:3390:3390) (3424:3424:3424))
        (PORT d[4] (3943:3943:3943) (4147:4147:4147))
        (PORT d[5] (3505:3505:3505) (3713:3713:3713))
        (PORT d[6] (3147:3147:3147) (3144:3144:3144))
        (PORT d[7] (2294:2294:2294) (2364:2364:2364))
        (PORT d[8] (2855:2855:2855) (3052:3052:3052))
        (PORT d[9] (2926:2926:2926) (2950:2950:2950))
        (PORT d[10] (2253:2253:2253) (2303:2303:2303))
        (PORT d[11] (2589:2589:2589) (2663:2663:2663))
        (PORT d[12] (2883:2883:2883) (2961:2961:2961))
        (PORT clk (2422:2422:2422) (2407:2407:2407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2407:2407:2407))
        (PORT d[0] (1757:1757:1757) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2404:2404:2404))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3018:3018:3018) (3178:3178:3178))
        (PORT clk (3894:3894:3894) (4051:4051:4051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2876:2876:2876) (2961:2961:2961))
        (PORT d[1] (3680:3680:3680) (3846:3846:3846))
        (PORT d[2] (2787:2787:2787) (2956:2956:2956))
        (PORT d[3] (3272:3272:3272) (3483:3483:3483))
        (PORT d[4] (3101:3101:3101) (3292:3292:3292))
        (PORT d[5] (3293:3293:3293) (3469:3469:3469))
        (PORT d[6] (3753:3753:3753) (3949:3949:3949))
        (PORT d[7] (4165:4165:4165) (4394:4394:4394))
        (PORT d[8] (3747:3747:3747) (3922:3922:3922))
        (PORT d[9] (3109:3109:3109) (3284:3284:3284))
        (PORT d[10] (3823:3823:3823) (4090:4090:4090))
        (PORT d[11] (3171:3171:3171) (3366:3366:3366))
        (PORT d[12] (3389:3389:3389) (3532:3532:3532))
        (PORT clk (3890:3890:3890) (4047:4047:4047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (2985:2985:2985))
        (PORT clk (3890:3890:3890) (4047:4047:4047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3894:3894:3894) (4051:4051:4051))
        (PORT d[0] (3656:3656:3656) (3708:3708:3708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3895:3895:3895) (4052:4052:4052))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3895:3895:3895) (4052:4052:4052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3895:3895:3895) (4052:4052:4052))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3895:3895:3895) (4052:4052:4052))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3711:3711:3711) (3912:3912:3912))
        (PORT d[1] (4287:4287:4287) (4411:4411:4411))
        (PORT d[2] (3937:3937:3937) (4197:4197:4197))
        (PORT d[3] (4959:4959:4959) (5007:5007:5007))
        (PORT d[4] (2914:2914:2914) (3148:3148:3148))
        (PORT d[5] (3537:3537:3537) (3784:3784:3784))
        (PORT d[6] (3333:3333:3333) (3361:3361:3361))
        (PORT d[7] (3013:3013:3013) (3106:3106:3106))
        (PORT d[8] (2661:2661:2661) (2801:2801:2801))
        (PORT d[9] (3046:3046:3046) (3169:3169:3169))
        (PORT d[10] (3250:3250:3250) (3372:3372:3372))
        (PORT d[11] (2951:2951:2951) (3061:3061:3061))
        (PORT d[12] (3316:3316:3316) (3417:3417:3417))
        (PORT clk (2453:2453:2453) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (PORT d[0] (2465:2465:2465) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5557:5557:5557) (5710:5710:5710))
        (PORT datab (3626:3626:3626) (3796:3796:3796))
        (PORT datac (1682:1682:1682) (1582:1582:1582))
        (PORT datad (1780:1780:1780) (1761:1761:1761))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3669:3669:3669))
        (PORT clk (3869:3869:3869) (4039:4039:4039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3354:3354:3354))
        (PORT d[1] (2997:2997:2997) (3158:3158:3158))
        (PORT d[2] (2387:2387:2387) (2535:2535:2535))
        (PORT d[3] (3702:3702:3702) (3971:3971:3971))
        (PORT d[4] (3473:3473:3473) (3670:3670:3670))
        (PORT d[5] (4125:4125:4125) (4330:4330:4330))
        (PORT d[6] (3085:3085:3085) (3250:3250:3250))
        (PORT d[7] (4266:4266:4266) (4571:4571:4571))
        (PORT d[8] (3858:3858:3858) (4043:4043:4043))
        (PORT d[9] (3601:3601:3601) (3731:3731:3731))
        (PORT d[10] (4313:4313:4313) (4588:4588:4588))
        (PORT d[11] (4010:4010:4010) (4295:4295:4295))
        (PORT d[12] (3272:3272:3272) (3362:3362:3362))
        (PORT clk (3865:3865:3865) (4035:4035:4035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3237:3237:3237) (3216:3216:3216))
        (PORT clk (3865:3865:3865) (4035:4035:4035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3869:3869:3869) (4039:4039:4039))
        (PORT d[0] (3859:3859:3859) (3847:3847:3847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3870:3870:3870) (4040:4040:4040))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3870:3870:3870) (4040:4040:4040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3870:3870:3870) (4040:4040:4040))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3870:3870:3870) (4040:4040:4040))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4388:4388:4388) (4410:4410:4410))
        (PORT d[1] (4455:4455:4455) (4642:4642:4642))
        (PORT d[2] (3788:3788:3788) (3838:3838:3838))
        (PORT d[3] (4076:4076:4076) (4102:4102:4102))
        (PORT d[4] (4031:4031:4031) (4287:4287:4287))
        (PORT d[5] (3872:3872:3872) (4111:4111:4111))
        (PORT d[6] (3948:3948:3948) (3997:3997:3997))
        (PORT d[7] (2278:2278:2278) (2344:2344:2344))
        (PORT d[8] (3219:3219:3219) (3461:3461:3461))
        (PORT d[9] (2752:2752:2752) (2851:2851:2851))
        (PORT d[10] (2621:2621:2621) (2685:2685:2685))
        (PORT d[11] (2590:2590:2590) (2655:2655:2655))
        (PORT d[12] (2798:2798:2798) (2847:2847:2847))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (1973:1973:1973) (1970:1970:1970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1649:1649:1649) (1570:1570:1570))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1860:1860:1860) (1928:1928:1928))
        (PORT datad (3786:3786:3786) (3929:3929:3929))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2120:2120:2120))
        (PORT clk (3425:3425:3425) (3549:3549:3549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2269:2269:2269))
        (PORT d[1] (2998:2998:2998) (3124:3124:3124))
        (PORT d[2] (2027:2027:2027) (2173:2173:2173))
        (PORT d[3] (2473:2473:2473) (2612:2612:2612))
        (PORT d[4] (2780:2780:2780) (2950:2950:2950))
        (PORT d[5] (3193:3193:3193) (3334:3334:3334))
        (PORT d[6] (3201:3201:3201) (3410:3410:3410))
        (PORT d[7] (4134:4134:4134) (4318:4318:4318))
        (PORT d[8] (2992:2992:2992) (3141:3141:3141))
        (PORT d[9] (3169:3169:3169) (3381:3381:3381))
        (PORT d[10] (3516:3516:3516) (3747:3747:3747))
        (PORT d[11] (2781:2781:2781) (2979:2979:2979))
        (PORT d[12] (2710:2710:2710) (2845:2845:2845))
        (PORT clk (3421:3421:3421) (3545:3545:3545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (2842:2842:2842))
        (PORT clk (3421:3421:3421) (3545:3545:3545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3425:3425:3425) (3549:3549:3549))
        (PORT d[0] (3575:3575:3575) (3473:3473:3473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3550:3550:3550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3550:3550:3550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3550:3550:3550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3550:3550:3550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3579:3579:3579) (3724:3724:3724))
        (PORT d[1] (3742:3742:3742) (3779:3779:3779))
        (PORT d[2] (3848:3848:3848) (4061:4061:4061))
        (PORT d[3] (3258:3258:3258) (3218:3218:3218))
        (PORT d[4] (2145:2145:2145) (2306:2306:2306))
        (PORT d[5] (2787:2787:2787) (2965:2965:2965))
        (PORT d[6] (3075:3075:3075) (3139:3139:3139))
        (PORT d[7] (2373:2373:2373) (2452:2452:2452))
        (PORT d[8] (2249:2249:2249) (2348:2348:2348))
        (PORT d[9] (3010:3010:3010) (3140:3140:3140))
        (PORT d[10] (2548:2548:2548) (2637:2637:2637))
        (PORT d[11] (2204:2204:2204) (2282:2282:2282))
        (PORT d[12] (2793:2793:2793) (2873:2873:2873))
        (PORT clk (2463:2463:2463) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2448:2448:2448))
        (PORT d[0] (2118:2118:2118) (2149:2149:2149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a126.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (3266:3266:3266))
        (PORT clk (3758:3758:3758) (3900:3900:3900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3659:3659:3659))
        (PORT d[1] (3044:3044:3044) (3112:3112:3112))
        (PORT d[2] (3118:3118:3118) (3318:3318:3318))
        (PORT d[3] (3977:3977:3977) (4253:4253:4253))
        (PORT d[4] (3508:3508:3508) (3765:3765:3765))
        (PORT d[5] (3426:3426:3426) (3624:3624:3624))
        (PORT d[6] (3595:3595:3595) (3830:3830:3830))
        (PORT d[7] (4100:4100:4100) (4331:4331:4331))
        (PORT d[8] (4132:4132:4132) (4337:4337:4337))
        (PORT d[9] (3498:3498:3498) (3690:3690:3690))
        (PORT d[10] (3413:3413:3413) (3601:3601:3601))
        (PORT d[11] (3354:3354:3354) (3544:3544:3544))
        (PORT d[12] (3431:3431:3431) (3625:3625:3625))
        (PORT clk (3754:3754:3754) (3896:3896:3896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3010:3010:3010) (3072:3072:3072))
        (PORT clk (3754:3754:3754) (3896:3896:3896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3758:3758:3758) (3900:3900:3900))
        (PORT d[0] (3632:3632:3632) (3703:3703:3703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3759:3759:3759) (3901:3901:3901))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3759:3759:3759) (3901:3901:3901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3759:3759:3759) (3901:3901:3901))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3759:3759:3759) (3901:3901:3901))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3872:3872:3872) (4080:4080:4080))
        (PORT d[1] (3867:3867:3867) (3945:3945:3945))
        (PORT d[2] (5605:5605:5605) (6010:6010:6010))
        (PORT d[3] (4410:4410:4410) (4695:4695:4695))
        (PORT d[4] (2911:2911:2911) (3139:3139:3139))
        (PORT d[5] (3666:3666:3666) (3833:3833:3833))
        (PORT d[6] (3842:3842:3842) (3948:3948:3948))
        (PORT d[7] (3554:3554:3554) (3711:3711:3711))
        (PORT d[8] (3047:3047:3047) (3213:3213:3213))
        (PORT d[9] (3495:3495:3495) (3665:3665:3665))
        (PORT d[10] (3088:3088:3088) (3258:3258:3258))
        (PORT d[11] (3202:3202:3202) (3380:3380:3380))
        (PORT d[12] (3181:3181:3181) (3349:3349:3349))
        (PORT clk (2435:2435:2435) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2421:2421:2421))
        (PORT d[0] (2618:2618:2618) (2712:2712:2712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2418:2418:2418))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3191:3191:3191))
        (PORT clk (3792:3792:3792) (3942:3942:3942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3213:3213:3213))
        (PORT d[1] (2954:2954:2954) (3109:3109:3109))
        (PORT d[2] (2763:2763:2763) (2974:2974:2974))
        (PORT d[3] (2457:2457:2457) (2621:2621:2621))
        (PORT d[4] (2581:2581:2581) (2675:2675:2675))
        (PORT d[5] (3334:3334:3334) (3488:3488:3488))
        (PORT d[6] (3337:3337:3337) (3491:3491:3491))
        (PORT d[7] (4036:4036:4036) (4211:4211:4211))
        (PORT d[8] (3023:3023:3023) (3281:3281:3281))
        (PORT d[9] (3186:3186:3186) (3400:3400:3400))
        (PORT d[10] (3184:3184:3184) (3383:3383:3383))
        (PORT d[11] (2808:2808:2808) (3002:3002:3002))
        (PORT d[12] (2982:2982:2982) (3099:3099:3099))
        (PORT clk (3788:3788:3788) (3938:3938:3938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (2797:2797:2797))
        (PORT clk (3788:3788:3788) (3938:3938:3938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3792:3792:3792) (3942:3942:3942))
        (PORT d[0] (3493:3493:3493) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3793:3793:3793) (3943:3943:3943))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3793:3793:3793) (3943:3943:3943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3793:3793:3793) (3943:3943:3943))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3793:3793:3793) (3943:3943:3943))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4622:4622:4622) (4884:4884:4884))
        (PORT d[1] (4660:4660:4660) (4783:4783:4783))
        (PORT d[2] (3503:3503:3503) (3717:3717:3717))
        (PORT d[3] (3952:3952:3952) (3909:3909:3909))
        (PORT d[4] (3203:3203:3203) (3361:3361:3361))
        (PORT d[5] (3544:3544:3544) (3764:3764:3764))
        (PORT d[6] (3355:3355:3355) (3385:3385:3385))
        (PORT d[7] (2768:2768:2768) (2883:2883:2883))
        (PORT d[8] (2675:2675:2675) (2820:2820:2820))
        (PORT d[9] (3331:3331:3331) (3404:3404:3404))
        (PORT d[10] (2912:2912:2912) (3013:3013:3013))
        (PORT d[11] (2789:2789:2789) (2883:2883:2883))
        (PORT d[12] (2885:2885:2885) (2960:2960:2960))
        (PORT clk (2405:2405:2405) (2390:2390:2390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2390:2390:2390))
        (PORT d[0] (2192:2192:2192) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2387:2387:2387))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5556:5556:5556) (5710:5710:5710))
        (PORT datab (3625:3625:3625) (3796:3796:3796))
        (PORT datac (2235:2235:2235) (2246:2246:2246))
        (PORT datad (1086:1086:1086) (1073:1073:1073))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3513:3513:3513))
        (PORT clk (3950:3950:3950) (4118:4118:4118))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3559:3559:3559))
        (PORT d[1] (3330:3330:3330) (3512:3512:3512))
        (PORT d[2] (3433:3433:3433) (3598:3598:3598))
        (PORT d[3] (3197:3197:3197) (3412:3412:3412))
        (PORT d[4] (2620:2620:2620) (2748:2748:2748))
        (PORT d[5] (3542:3542:3542) (3709:3709:3709))
        (PORT d[6] (3413:3413:3413) (3610:3610:3610))
        (PORT d[7] (4475:4475:4475) (4691:4691:4691))
        (PORT d[8] (3699:3699:3699) (3871:3871:3871))
        (PORT d[9] (3089:3089:3089) (3264:3264:3264))
        (PORT d[10] (3583:3583:3583) (3821:3821:3821))
        (PORT d[11] (3216:3216:3216) (3450:3450:3450))
        (PORT d[12] (3461:3461:3461) (3625:3625:3625))
        (PORT clk (3946:3946:3946) (4114:4114:4114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3069:3069:3069))
        (PORT clk (3946:3946:3946) (4114:4114:4114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3950:3950:3950) (4118:4118:4118))
        (PORT d[0] (3358:3358:3358) (3378:3378:3378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3951:3951:3951) (4119:4119:4119))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3951:3951:3951) (4119:4119:4119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3951:3951:3951) (4119:4119:4119))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3951:3951:3951) (4119:4119:4119))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (3898:3898:3898))
        (PORT d[1] (4347:4347:4347) (4492:4492:4492))
        (PORT d[2] (4840:4840:4840) (5195:5195:5195))
        (PORT d[3] (5051:5051:5051) (5107:5107:5107))
        (PORT d[4] (3948:3948:3948) (4229:4229:4229))
        (PORT d[5] (3531:3531:3531) (3778:3778:3778))
        (PORT d[6] (3752:3752:3752) (3866:3866:3866))
        (PORT d[7] (3110:3110:3110) (3234:3234:3234))
        (PORT d[8] (2722:2722:2722) (2867:2867:2867))
        (PORT d[9] (3454:3454:3454) (3600:3600:3600))
        (PORT d[10] (3044:3044:3044) (3190:3190:3190))
        (PORT d[11] (2959:2959:2959) (3105:3105:3105))
        (PORT d[12] (3189:3189:3189) (3289:3289:3289))
        (PORT clk (2461:2461:2461) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2441:2441:2441))
        (PORT d[0] (2586:2586:2586) (2645:2645:2645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a110.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2438:2438:2438))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1389:1389:1389))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (2097:2097:2097) (2158:2158:2158))
        (PORT datad (5525:5525:5525) (5664:5664:5664))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datad (3890:3890:3890) (4170:4170:4170))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3856:3856:3856) (4109:4109:4109))
        (PORT clk (3868:3868:3868) (4018:4018:4018))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (2950:2950:2950))
        (PORT d[1] (3215:3215:3215) (3275:3275:3275))
        (PORT d[2] (3285:3285:3285) (3486:3486:3486))
        (PORT d[3] (2552:2552:2552) (2740:2740:2740))
        (PORT d[4] (2120:2120:2120) (2268:2268:2268))
        (PORT d[5] (3119:3119:3119) (3142:3142:3142))
        (PORT d[6] (3913:3913:3913) (4156:4156:4156))
        (PORT d[7] (3277:3277:3277) (3418:3418:3418))
        (PORT d[8] (3672:3672:3672) (3846:3846:3846))
        (PORT d[9] (3029:3029:3029) (3155:3155:3155))
        (PORT d[10] (3431:3431:3431) (3590:3590:3590))
        (PORT d[11] (2965:2965:2965) (3114:3114:3114))
        (PORT d[12] (2958:2958:2958) (3071:3071:3071))
        (PORT clk (3864:3864:3864) (4014:4014:4014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2755:2755:2755))
        (PORT clk (3864:3864:3864) (4014:4014:4014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3868:3868:3868) (4018:4018:4018))
        (PORT d[0] (3111:3111:3111) (3110:3110:3110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3869:3869:3869) (4019:4019:4019))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3869:3869:3869) (4019:4019:4019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3869:3869:3869) (4019:4019:4019))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3869:3869:3869) (4019:4019:4019))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (2927:2927:2927))
        (PORT d[1] (3464:3464:3464) (3488:3488:3488))
        (PORT d[2] (4084:4084:4084) (4386:4386:4386))
        (PORT d[3] (3448:3448:3448) (3472:3472:3472))
        (PORT d[4] (3420:3420:3420) (3689:3689:3689))
        (PORT d[5] (3595:3595:3595) (3826:3826:3826))
        (PORT d[6] (3570:3570:3570) (3712:3712:3712))
        (PORT d[7] (3319:3319:3319) (3312:3312:3312))
        (PORT d[8] (2330:2330:2330) (2440:2440:2440))
        (PORT d[9] (2605:2605:2605) (2704:2704:2704))
        (PORT d[10] (2507:2507:2507) (2575:2575:2575))
        (PORT d[11] (2639:2639:2639) (2633:2633:2633))
        (PORT d[12] (2500:2500:2500) (2570:2570:2570))
        (PORT clk (2480:2480:2480) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (PORT d[0] (2026:2026:2026) (2043:2043:2043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2469:2469:2469))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a110.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2465:2465:2465))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3477:3477:3477) (3693:3693:3693))
        (PORT clk (4291:4291:4291) (4490:4490:4490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2995:2995:2995))
        (PORT d[1] (3505:3505:3505) (3707:3707:3707))
        (PORT d[2] (3682:3682:3682) (3958:3958:3958))
        (PORT d[3] (3248:3248:3248) (3472:3472:3472))
        (PORT d[4] (3171:3171:3171) (3377:3377:3377))
        (PORT d[5] (3888:3888:3888) (4058:4058:4058))
        (PORT d[6] (3598:3598:3598) (3837:3837:3837))
        (PORT d[7] (4567:4567:4567) (4849:4849:4849))
        (PORT d[8] (3573:3573:3573) (3799:3799:3799))
        (PORT d[9] (3420:3420:3420) (3628:3628:3628))
        (PORT d[10] (4696:4696:4696) (4856:4856:4856))
        (PORT d[11] (4397:4397:4397) (4729:4729:4729))
        (PORT d[12] (3379:3379:3379) (3545:3545:3545))
        (PORT clk (4287:4287:4287) (4486:4486:4486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3617:3617:3617))
        (PORT clk (4287:4287:4287) (4486:4486:4486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4291:4291:4291) (4490:4490:4490))
        (PORT d[0] (4211:4211:4211) (4248:4248:4248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4292:4292:4292) (4491:4491:4491))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4292:4292:4292) (4491:4491:4491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4292:4292:4292) (4491:4491:4491))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4292:4292:4292) (4491:4491:4491))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3511:3511:3511))
        (PORT d[1] (4762:4762:4762) (4944:4944:4944))
        (PORT d[2] (4419:4419:4419) (4749:4749:4749))
        (PORT d[3] (4944:4944:4944) (4962:4962:4962))
        (PORT d[4] (4009:4009:4009) (4274:4274:4274))
        (PORT d[5] (3844:3844:3844) (4065:4065:4065))
        (PORT d[6] (4203:4203:4203) (4292:4292:4292))
        (PORT d[7] (3107:3107:3107) (3148:3148:3148))
        (PORT d[8] (2821:2821:2821) (3024:3024:3024))
        (PORT d[9] (3110:3110:3110) (3252:3252:3252))
        (PORT d[10] (3109:3109:3109) (3286:3286:3286))
        (PORT d[11] (3256:3256:3256) (3348:3348:3348))
        (PORT d[12] (2832:2832:2832) (2892:2892:2892))
        (PORT clk (2450:2450:2450) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2433:2433:2433))
        (PORT d[0] (2145:2145:2145) (2177:2177:2177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2430:2430:2430))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2238:2238:2238))
        (PORT clk (3440:3440:3440) (3565:3565:3565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2959:2959:2959))
        (PORT d[1] (2238:2238:2238) (2295:2295:2295))
        (PORT d[2] (1889:1889:1889) (1950:1950:1950))
        (PORT d[3] (1966:1966:1966) (2018:2018:2018))
        (PORT d[4] (2654:2654:2654) (2777:2777:2777))
        (PORT d[5] (1869:1869:1869) (1924:1924:1924))
        (PORT d[6] (2278:2278:2278) (2371:2371:2371))
        (PORT d[7] (1871:1871:1871) (1922:1922:1922))
        (PORT d[8] (2508:2508:2508) (2718:2718:2718))
        (PORT d[9] (2506:2506:2506) (2568:2568:2568))
        (PORT d[10] (2692:2692:2692) (2754:2754:2754))
        (PORT d[11] (3336:3336:3336) (3471:3471:3471))
        (PORT d[12] (2248:2248:2248) (2289:2289:2289))
        (PORT clk (3436:3436:3436) (3561:3561:3561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2057:2057:2057))
        (PORT clk (3436:3436:3436) (3561:3561:3561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3440:3440:3440) (3565:3565:3565))
        (PORT d[0] (2750:2750:2750) (2688:2688:2688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3441:3441:3441) (3566:3566:3566))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3441:3441:3441) (3566:3566:3566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3441:3441:3441) (3566:3566:3566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3441:3441:3441) (3566:3566:3566))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1655:1655:1655))
        (PORT d[1] (1524:1524:1524) (1581:1581:1581))
        (PORT d[2] (1627:1627:1627) (1683:1683:1683))
        (PORT d[3] (1643:1643:1643) (1688:1688:1688))
        (PORT d[4] (1869:1869:1869) (1889:1889:1889))
        (PORT d[5] (1610:1610:1610) (1658:1658:1658))
        (PORT d[6] (1779:1779:1779) (1797:1797:1797))
        (PORT d[7] (1857:1857:1857) (1849:1849:1849))
        (PORT d[8] (1534:1534:1534) (1537:1537:1537))
        (PORT d[9] (1763:1763:1763) (1730:1730:1730))
        (PORT d[10] (1500:1500:1500) (1500:1500:1500))
        (PORT d[11] (1925:1925:1925) (1927:1927:1927))
        (PORT d[12] (2027:2027:2027) (1991:1991:1991))
        (PORT clk (2495:2495:2495) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2495:2495:2495) (2480:2480:2480))
        (PORT d[0] (1100:1100:1100) (1071:1071:1071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2481:2481:2481))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2477:2477:2477))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2965:2965:2965) (3131:3131:3131))
        (PORT datab (1375:1375:1375) (1391:1391:1391))
        (PORT datac (3938:3938:3938) (4094:4094:4094))
        (PORT datad (1885:1885:1885) (1853:1853:1853))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3819:3819:3819) (4040:4040:4040))
        (PORT clk (4571:4571:4571) (4770:4770:4770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (3784:3784:3784))
        (PORT d[1] (3489:3489:3489) (3693:3693:3693))
        (PORT d[2] (3717:3717:3717) (3902:3902:3902))
        (PORT d[3] (3348:3348:3348) (3619:3619:3619))
        (PORT d[4] (2877:2877:2877) (3085:3085:3085))
        (PORT d[5] (3864:3864:3864) (4075:4075:4075))
        (PORT d[6] (3631:3631:3631) (3909:3909:3909))
        (PORT d[7] (4702:4702:4702) (4987:4987:4987))
        (PORT d[8] (3416:3416:3416) (3632:3632:3632))
        (PORT d[9] (3424:3424:3424) (3634:3634:3634))
        (PORT d[10] (4684:4684:4684) (4841:4841:4841))
        (PORT d[11] (4340:4340:4340) (4668:4668:4668))
        (PORT d[12] (4090:4090:4090) (4232:4232:4232))
        (PORT clk (4567:4567:4567) (4766:4766:4766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3313:3313:3313) (3356:3356:3356))
        (PORT clk (4567:4567:4567) (4766:4766:4766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4571:4571:4571) (4770:4770:4770))
        (PORT d[0] (3935:3935:3935) (3987:3987:3987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4572:4572:4572) (4771:4771:4771))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4572:4572:4572) (4771:4771:4771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4572:4572:4572) (4771:4771:4771))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4572:4572:4572) (4771:4771:4771))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (3528:3528:3528))
        (PORT d[1] (4722:4722:4722) (4934:4934:4934))
        (PORT d[2] (4150:4150:4150) (4481:4481:4481))
        (PORT d[3] (4842:4842:4842) (4888:4888:4888))
        (PORT d[4] (3993:3993:3993) (4282:4282:4282))
        (PORT d[5] (4642:4642:4642) (4933:4933:4933))
        (PORT d[6] (3587:3587:3587) (3737:3737:3737))
        (PORT d[7] (3081:3081:3081) (3125:3125:3125))
        (PORT d[8] (2840:2840:2840) (3046:3046:3046))
        (PORT d[9] (3373:3373:3373) (3512:3512:3512))
        (PORT d[10] (2977:2977:2977) (3119:3119:3119))
        (PORT d[11] (3077:3077:3077) (3143:3143:3143))
        (PORT d[12] (3035:3035:3035) (3155:3155:3155))
        (PORT clk (2468:2468:2468) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2448:2448:2448))
        (PORT d[0] (2444:2444:2444) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a110.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2956:2956:2956) (3121:3121:3121))
        (PORT datab (1324:1324:1324) (1286:1286:1286))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (2588:2588:2588) (2515:2515:2515))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1744:1744:1744))
        (PORT clk (3407:3407:3407) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2554:2554:2554))
        (PORT d[1] (2193:2193:2193) (2313:2313:2313))
        (PORT d[2] (2320:2320:2320) (2313:2313:2313))
        (PORT d[3] (2048:2048:2048) (2179:2179:2179))
        (PORT d[4] (1774:1774:1774) (1827:1827:1827))
        (PORT d[5] (3197:3197:3197) (3293:3293:3293))
        (PORT d[6] (3321:3321:3321) (3416:3416:3416))
        (PORT d[7] (3124:3124:3124) (3233:3233:3233))
        (PORT d[8] (2566:2566:2566) (2791:2791:2791))
        (PORT d[9] (2575:2575:2575) (2684:2684:2684))
        (PORT d[10] (2973:2973:2973) (3102:3102:3102))
        (PORT d[11] (2419:2419:2419) (2582:2582:2582))
        (PORT d[12] (2643:2643:2643) (2766:2766:2766))
        (PORT clk (3403:3403:3403) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2499:2499:2499))
        (PORT clk (3403:3403:3403) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3407:3407:3407) (3498:3498:3498))
        (PORT d[0] (3151:3151:3151) (3130:3130:3130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3408:3408:3408) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3408:3408:3408) (3499:3499:3499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3408:3408:3408) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3408:3408:3408) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4154:4154:4154) (4363:4363:4363))
        (PORT d[1] (4106:4106:4106) (4137:4137:4137))
        (PORT d[2] (3464:3464:3464) (3480:3480:3480))
        (PORT d[3] (2997:2997:2997) (2958:2958:2958))
        (PORT d[4] (2700:2700:2700) (2845:2845:2845))
        (PORT d[5] (2761:2761:2761) (2935:2935:2935))
        (PORT d[6] (3319:3319:3319) (3290:3290:3290))
        (PORT d[7] (2358:2358:2358) (2435:2435:2435))
        (PORT d[8] (2279:2279:2279) (2381:2381:2381))
        (PORT d[9] (2632:2632:2632) (2773:2773:2773))
        (PORT d[10] (2140:2140:2140) (2179:2179:2179))
        (PORT d[11] (2059:2059:2059) (2134:2134:2134))
        (PORT d[12] (2601:2601:2601) (2680:2680:2680))
        (PORT clk (2479:2479:2479) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2463:2463:2463))
        (PORT d[0] (1716:1716:1716) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a126.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2622:2622:2622))
        (PORT clk (3425:3425:3425) (3522:3522:3522))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2746:2746:2746))
        (PORT d[1] (1548:1548:1548) (1606:1606:1606))
        (PORT d[2] (1952:1952:1952) (2059:2059:2059))
        (PORT d[3] (1620:1620:1620) (1674:1674:1674))
        (PORT d[4] (1919:1919:1919) (1952:1952:1952))
        (PORT d[5] (1502:1502:1502) (1557:1557:1557))
        (PORT d[6] (2905:2905:2905) (3122:3122:3122))
        (PORT d[7] (2224:2224:2224) (2269:2269:2269))
        (PORT d[8] (2325:2325:2325) (2384:2384:2384))
        (PORT d[9] (1866:1866:1866) (1905:1905:1905))
        (PORT d[10] (2281:2281:2281) (2334:2334:2334))
        (PORT d[11] (2168:2168:2168) (2201:2201:2201))
        (PORT d[12] (1886:1886:1886) (1926:1926:1926))
        (PORT clk (3421:3421:3421) (3518:3518:3518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1696:1696:1696))
        (PORT clk (3421:3421:3421) (3518:3518:3518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3425:3425:3425) (3522:3522:3522))
        (PORT d[0] (2399:2399:2399) (2327:2327:2327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3523:3523:3523))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3523:3523:3523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3523:3523:3523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3426:3426:3426) (3523:3523:3523))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1279:1279:1279))
        (PORT d[1] (1947:1947:1947) (2003:2003:2003))
        (PORT d[2] (1245:1245:1245) (1296:1296:1296))
        (PORT d[3] (1328:1328:1328) (1387:1387:1387))
        (PORT d[4] (1495:1495:1495) (1511:1511:1511))
        (PORT d[5] (1192:1192:1192) (1226:1226:1226))
        (PORT d[6] (2282:2282:2282) (2277:2277:2277))
        (PORT d[7] (1131:1131:1131) (1129:1129:1129))
        (PORT d[8] (1438:1438:1438) (1430:1430:1430))
        (PORT d[9] (1414:1414:1414) (1382:1382:1382))
        (PORT d[10] (1482:1482:1482) (1476:1476:1476))
        (PORT d[11] (1126:1126:1126) (1125:1125:1125))
        (PORT d[12] (1447:1447:1447) (1427:1427:1427))
        (PORT clk (2479:2479:2479) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2469:2469:2469))
        (PORT d[0] (665:665:665) (621:621:621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a126.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2518:2518:2518))
        (PORT clk (3750:3750:3750) (3882:3882:3882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2564:2564:2564))
        (PORT d[1] (2930:2930:2930) (3025:3025:3025))
        (PORT d[2] (2556:2556:2556) (2727:2727:2727))
        (PORT d[3] (2553:2553:2553) (2749:2749:2749))
        (PORT d[4] (2414:2414:2414) (2552:2552:2552))
        (PORT d[5] (3484:3484:3484) (3501:3501:3501))
        (PORT d[6] (3569:3569:3569) (3821:3821:3821))
        (PORT d[7] (3099:3099:3099) (3236:3236:3236))
        (PORT d[8] (2519:2519:2519) (2672:2672:2672))
        (PORT d[9] (3046:3046:3046) (3172:3172:3172))
        (PORT d[10] (3079:3079:3079) (3243:3243:3243))
        (PORT d[11] (3047:3047:3047) (3224:3224:3224))
        (PORT d[12] (3308:3308:3308) (3421:3421:3421))
        (PORT clk (3746:3746:3746) (3878:3878:3878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2438:2438:2438))
        (PORT clk (3746:3746:3746) (3878:3878:3878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3750:3750:3750) (3882:3882:3882))
        (PORT d[0] (3092:3092:3092) (3069:3069:3069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3751:3751:3751) (3883:3883:3883))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3751:3751:3751) (3883:3883:3883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3751:3751:3751) (3883:3883:3883))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3751:3751:3751) (3883:3883:3883))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2573:2573:2573))
        (PORT d[1] (3092:3092:3092) (3129:3129:3129))
        (PORT d[2] (2362:2362:2362) (2532:2532:2532))
        (PORT d[3] (3157:3157:3157) (3199:3199:3199))
        (PORT d[4] (3377:3377:3377) (3645:3645:3645))
        (PORT d[5] (3915:3915:3915) (4140:4140:4140))
        (PORT d[6] (3871:3871:3871) (4009:4009:4009))
        (PORT d[7] (2021:2021:2021) (2002:2002:2002))
        (PORT d[8] (2347:2347:2347) (2458:2458:2458))
        (PORT d[9] (2931:2931:2931) (3022:3022:3022))
        (PORT d[10] (2542:2542:2542) (2634:2634:2634))
        (PORT d[11] (2350:2350:2350) (2323:2323:2323))
        (PORT d[12] (2237:2237:2237) (2223:2223:2223))
        (PORT clk (2483:2483:2483) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (PORT d[0] (1810:1810:1810) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2988:2988:2988))
        (PORT clk (3891:3891:3891) (4055:4055:4055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3276:3276:3276))
        (PORT d[1] (3088:3088:3088) (3257:3257:3257))
        (PORT d[2] (2886:2886:2886) (3090:3090:3090))
        (PORT d[3] (2931:2931:2931) (3126:3126:3126))
        (PORT d[4] (2149:2149:2149) (2285:2285:2285))
        (PORT d[5] (3491:3491:3491) (3626:3626:3626))
        (PORT d[6] (3182:3182:3182) (3417:3417:3417))
        (PORT d[7] (3767:3767:3767) (3935:3935:3935))
        (PORT d[8] (3002:3002:3002) (3191:3191:3191))
        (PORT d[9] (3392:3392:3392) (3545:3545:3545))
        (PORT d[10] (3427:3427:3427) (3607:3607:3607))
        (PORT d[11] (4012:4012:4012) (4274:4274:4274))
        (PORT d[12] (3408:3408:3408) (3572:3572:3572))
        (PORT clk (3887:3887:3887) (4051:4051:4051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2558:2558:2558))
        (PORT clk (3887:3887:3887) (4051:4051:4051))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3891:3891:3891) (4055:4055:4055))
        (PORT d[0] (3173:3173:3173) (3189:3189:3189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3892:3892:3892) (4056:4056:4056))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3892:3892:3892) (4056:4056:4056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3892:3892:3892) (4056:4056:4056))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3892:3892:3892) (4056:4056:4056))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3248:3248:3248) (3285:3285:3285))
        (PORT d[1] (3783:3783:3783) (3813:3813:3813))
        (PORT d[2] (3916:3916:3916) (4194:4194:4194))
        (PORT d[3] (3503:3503:3503) (3530:3530:3530))
        (PORT d[4] (2967:2967:2967) (3222:3222:3222))
        (PORT d[5] (3651:3651:3651) (3881:3881:3881))
        (PORT d[6] (3861:3861:3861) (3958:3958:3958))
        (PORT d[7] (2595:2595:2595) (2596:2596:2596))
        (PORT d[8] (2739:2739:2739) (2887:2887:2887))
        (PORT d[9] (2926:2926:2926) (3022:3022:3022))
        (PORT d[10] (2621:2621:2621) (2628:2628:2628))
        (PORT d[11] (2598:2598:2598) (2672:2672:2672))
        (PORT d[12] (2509:2509:2509) (2579:2579:2579))
        (PORT clk (2461:2461:2461) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (PORT d[0] (2053:2053:2053) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1338:1338:1338))
        (PORT datab (3975:3975:3975) (4133:4133:4133))
        (PORT datac (2914:2914:2914) (3087:3087:3087))
        (PORT datad (1346:1346:1346) (1320:1320:1320))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2307:2307:2307) (2329:2329:2329))
        (PORT datab (2300:2300:2300) (2250:2250:2250))
        (PORT datac (2908:2908:2908) (3080:3080:3080))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3782:3782:3782) (4003:4003:4003))
        (PORT clk (4248:4248:4248) (4444:4444:4444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (3017:3017:3017))
        (PORT d[1] (3855:3855:3855) (4051:4051:4051))
        (PORT d[2] (3340:3340:3340) (3626:3626:3626))
        (PORT d[3] (2954:2954:2954) (3187:3187:3187))
        (PORT d[4] (3221:3221:3221) (3433:3433:3433))
        (PORT d[5] (4180:4180:4180) (4339:4339:4339))
        (PORT d[6] (3559:3559:3559) (3794:3794:3794))
        (PORT d[7] (4955:4955:4955) (5247:5247:5247))
        (PORT d[8] (3583:3583:3583) (3811:3811:3811))
        (PORT d[9] (3439:3439:3439) (3647:3647:3647))
        (PORT d[10] (3746:3746:3746) (3929:3929:3929))
        (PORT d[11] (4700:4700:4700) (5024:5024:5024))
        (PORT d[12] (3364:3364:3364) (3517:3517:3517))
        (PORT clk (4244:4244:4244) (4440:4440:4440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3489:3489:3489) (3488:3488:3488))
        (PORT clk (4244:4244:4244) (4440:4440:4440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4248:4248:4248) (4444:4444:4444))
        (PORT d[0] (4111:4111:4111) (4119:4119:4119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4249:4249:4249) (4445:4445:4445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4249:4249:4249) (4445:4445:4445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4249:4249:4249) (4445:4445:4445))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4249:4249:4249) (4445:4445:4445))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3334:3334:3334) (3488:3488:3488))
        (PORT d[1] (4725:4725:4725) (4904:4904:4904))
        (PORT d[2] (4155:4155:4155) (4500:4500:4500))
        (PORT d[3] (4877:4877:4877) (4892:4892:4892))
        (PORT d[4] (3352:3352:3352) (3635:3635:3635))
        (PORT d[5] (3924:3924:3924) (4154:4154:4154))
        (PORT d[6] (3884:3884:3884) (3992:3992:3992))
        (PORT d[7] (3100:3100:3100) (3248:3248:3248))
        (PORT d[8] (2781:2781:2781) (2932:2932:2932))
        (PORT d[9] (3160:3160:3160) (3307:3307:3307))
        (PORT d[10] (2999:2999:2999) (3119:3119:3119))
        (PORT d[11] (2890:2890:2890) (3008:3008:3008))
        (PORT d[12] (2990:2990:2990) (3107:3107:3107))
        (PORT clk (2442:2442:2442) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2421:2421:2421))
        (PORT d[0] (2238:2238:2238) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2418:2418:2418))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2363:2363:2363))
        (PORT clk (3442:3442:3442) (3566:3566:3566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2591:2591:2591))
        (PORT d[1] (2310:2310:2310) (2368:2368:2368))
        (PORT d[2] (1998:1998:1998) (2099:2099:2099))
        (PORT d[3] (2433:2433:2433) (2611:2611:2611))
        (PORT d[4] (2221:2221:2221) (2261:2261:2261))
        (PORT d[5] (2254:2254:2254) (2306:2306:2306))
        (PORT d[6] (2879:2879:2879) (3091:3091:3091))
        (PORT d[7] (3130:3130:3130) (3325:3325:3325))
        (PORT d[8] (3685:3685:3685) (3937:3937:3937))
        (PORT d[9] (2183:2183:2183) (2254:2254:2254))
        (PORT d[10] (3037:3037:3037) (3091:3091:3091))
        (PORT d[11] (3281:3281:3281) (3447:3447:3447))
        (PORT d[12] (2761:2761:2761) (2824:2824:2824))
        (PORT clk (3438:3438:3438) (3562:3562:3562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2422:2422:2422))
        (PORT clk (3438:3438:3438) (3562:3562:3562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3442:3442:3442) (3566:3566:3566))
        (PORT d[0] (3131:3131:3131) (3053:3053:3053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3567:3567:3567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3567:3567:3567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3567:3567:3567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3567:3567:3567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (1997:1997:1997))
        (PORT d[1] (1935:1935:1935) (1986:1986:1986))
        (PORT d[2] (1975:1975:1975) (2028:2028:2028))
        (PORT d[3] (2362:2362:2362) (2405:2405:2405))
        (PORT d[4] (2233:2233:2233) (2257:2257:2257))
        (PORT d[5] (1891:1891:1891) (1928:1928:1928))
        (PORT d[6] (2119:2119:2119) (2132:2132:2132))
        (PORT d[7] (2218:2218:2218) (2204:2204:2204))
        (PORT d[8] (1846:1846:1846) (1839:1839:1839))
        (PORT d[9] (2532:2532:2532) (2553:2553:2553))
        (PORT d[10] (1879:1879:1879) (1873:1873:1873))
        (PORT d[11] (1911:1911:1911) (1921:1921:1921))
        (PORT d[12] (1831:1831:1831) (1830:1830:1830))
        (PORT clk (2490:2490:2490) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2490:2490:2490) (2477:2477:2477))
        (PORT d[0] (1717:1717:1717) (1620:1620:1620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2484:2484:2484) (2474:2474:2474))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2630:2630:2630))
        (PORT clk (3918:3918:3918) (4083:4083:4083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3263:3263:3263))
        (PORT d[1] (3457:3457:3457) (3621:3621:3621))
        (PORT d[2] (2928:2928:2928) (3136:3136:3136))
        (PORT d[3] (2942:2942:2942) (3133:3133:3133))
        (PORT d[4] (2374:2374:2374) (2513:2513:2513))
        (PORT d[5] (3461:3461:3461) (3591:3591:3591))
        (PORT d[6] (3195:3195:3195) (3430:3430:3430))
        (PORT d[7] (3096:3096:3096) (3287:3287:3287))
        (PORT d[8] (3127:3127:3127) (3317:3317:3317))
        (PORT d[9] (3430:3430:3430) (3588:3588:3588))
        (PORT d[10] (3441:3441:3441) (3622:3622:3622))
        (PORT d[11] (3993:3993:3993) (4254:4254:4254))
        (PORT d[12] (3415:3415:3415) (3580:3580:3580))
        (PORT clk (3914:3914:3914) (4079:4079:4079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3074:3074:3074))
        (PORT clk (3914:3914:3914) (4079:4079:4079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3918:3918:3918) (4083:4083:4083))
        (PORT d[0] (3626:3626:3626) (3705:3705:3705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3919:3919:3919) (4084:4084:4084))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3919:3919:3919) (4084:4084:4084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3919:3919:3919) (4084:4084:4084))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3919:3919:3919) (4084:4084:4084))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3247:3247:3247) (3284:3284:3284))
        (PORT d[1] (3808:3808:3808) (3839:3839:3839))
        (PORT d[2] (3728:3728:3728) (4038:4038:4038))
        (PORT d[3] (3465:3465:3465) (3489:3489:3489))
        (PORT d[4] (3015:3015:3015) (3265:3265:3265))
        (PORT d[5] (3650:3650:3650) (3880:3880:3880))
        (PORT d[6] (3842:3842:3842) (3938:3938:3938))
        (PORT d[7] (2636:2636:2636) (2642:2642:2642))
        (PORT d[8] (2340:2340:2340) (2455:2455:2455))
        (PORT d[9] (2925:2925:2925) (3021:3021:3021))
        (PORT d[10] (2629:2629:2629) (2757:2757:2757))
        (PORT d[11] (2293:2293:2293) (2382:2382:2382))
        (PORT d[12] (2515:2515:2515) (2586:2586:2586))
        (PORT clk (2466:2466:2466) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (PORT d[0] (1857:1857:1857) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1568:1568:1568) (1542:1542:1542))
        (PORT datab (3978:3978:3978) (4137:4137:4137))
        (PORT datac (2909:2909:2909) (3081:3081:3081))
        (PORT datad (1052:1052:1052) (1036:1036:1036))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2946:2946:2946))
        (PORT clk (3866:3866:3866) (4034:4034:4034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3344:3344:3344))
        (PORT d[1] (3465:3465:3465) (3630:3630:3630))
        (PORT d[2] (2935:2935:2935) (3144:3144:3144))
        (PORT d[3] (2585:2585:2585) (2784:2784:2784))
        (PORT d[4] (2155:2155:2155) (2305:2305:2305))
        (PORT d[5] (3821:3821:3821) (3945:3945:3945))
        (PORT d[6] (3911:3911:3911) (4153:4153:4153))
        (PORT d[7] (3401:3401:3401) (3581:3581:3581))
        (PORT d[8] (3095:3095:3095) (3283:3283:3283))
        (PORT d[9] (3399:3399:3399) (3553:3553:3553))
        (PORT d[10] (3448:3448:3448) (3629:3629:3629))
        (PORT d[11] (3962:3962:3962) (4220:4220:4220))
        (PORT d[12] (3416:3416:3416) (3581:3581:3581))
        (PORT clk (3862:3862:3862) (4030:4030:4030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (3127:3127:3127))
        (PORT clk (3862:3862:3862) (4030:4030:4030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3866:3866:3866) (4034:4034:4034))
        (PORT d[0] (3435:3435:3435) (3430:3430:3430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3867:3867:3867) (4035:4035:4035))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3867:3867:3867) (4035:4035:4035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3867:3867:3867) (4035:4035:4035))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3867:3867:3867) (4035:4035:4035))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2964:2964:2964))
        (PORT d[1] (3801:3801:3801) (3831:3831:3831))
        (PORT d[2] (3756:3756:3756) (4069:4069:4069))
        (PORT d[3] (3141:3141:3141) (3166:3166:3166))
        (PORT d[4] (3019:3019:3019) (3286:3286:3286))
        (PORT d[5] (3615:3615:3615) (3842:3842:3842))
        (PORT d[6] (3849:3849:3849) (3945:3945:3945))
        (PORT d[7] (2966:2966:2966) (2969:2969:2969))
        (PORT d[8] (2365:2365:2365) (2482:2482:2482))
        (PORT d[9] (2772:2772:2772) (2798:2798:2798))
        (PORT d[10] (2299:2299:2299) (2399:2399:2399))
        (PORT d[11] (2877:2877:2877) (2946:2946:2946))
        (PORT d[12] (2548:2548:2548) (2622:2622:2622))
        (PORT clk (2470:2470:2470) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (PORT d[0] (1909:1909:1909) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1448:1448:1448) (1452:1452:1452))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (3938:3938:3938) (4094:4094:4094))
        (PORT datad (1022:1022:1022) (994:994:994))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3752:3752:3752) (3971:3971:3971))
        (PORT clk (4181:4181:4181) (4347:4347:4347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (3020:3020:3020))
        (PORT d[1] (3089:3089:3089) (3250:3250:3250))
        (PORT d[2] (3155:3155:3155) (3331:3331:3331))
        (PORT d[3] (2948:2948:2948) (3175:3175:3175))
        (PORT d[4] (2812:2812:2812) (2950:2950:2950))
        (PORT d[5] (3287:3287:3287) (3408:3408:3408))
        (PORT d[6] (3511:3511:3511) (3746:3746:3746))
        (PORT d[7] (3765:3765:3765) (3932:3932:3932))
        (PORT d[8] (3122:3122:3122) (3316:3316:3316))
        (PORT d[9] (3417:3417:3417) (3573:3573:3573))
        (PORT d[10] (3406:3406:3406) (3592:3592:3592))
        (PORT d[11] (3954:3954:3954) (4195:4195:4195))
        (PORT d[12] (3386:3386:3386) (3543:3543:3543))
        (PORT clk (4177:4177:4177) (4343:4343:4343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3305:3305:3305) (3356:3356:3356))
        (PORT clk (4177:4177:4177) (4343:4343:4343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4181:4181:4181) (4347:4347:4347))
        (PORT d[0] (3927:3927:3927) (3987:3987:3987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4182:4182:4182) (4348:4348:4348))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4182:4182:4182) (4348:4348:4348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4182:4182:4182) (4348:4348:4348))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4182:4182:4182) (4348:4348:4348))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2997:2997:2997) (3158:3158:3158))
        (PORT d[1] (5086:5086:5086) (5264:5264:5264))
        (PORT d[2] (3739:3739:3739) (4031:4031:4031))
        (PORT d[3] (3858:3858:3858) (3863:3863:3863))
        (PORT d[4] (4379:4379:4379) (4645:4645:4645))
        (PORT d[5] (4378:4378:4378) (4599:4599:4599))
        (PORT d[6] (3243:3243:3243) (3366:3366:3366))
        (PORT d[7] (3086:3086:3086) (3206:3206:3206))
        (PORT d[8] (2692:2692:2692) (2837:2837:2837))
        (PORT d[9] (2684:2684:2684) (2824:2824:2824))
        (PORT d[10] (2669:2669:2669) (2800:2800:2800))
        (PORT d[11] (2597:2597:2597) (2725:2725:2725))
        (PORT d[12] (2646:2646:2646) (2664:2664:2664))
        (PORT clk (2436:2436:2436) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2421:2421:2421))
        (PORT d[0] (2096:2096:2096) (2124:2124:2124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2418:2418:2418))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2846:2846:2846) (2920:2920:2920))
        (PORT clk (3506:3506:3506) (3644:3644:3644))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2248:2248:2248))
        (PORT d[1] (2688:2688:2688) (2742:2742:2742))
        (PORT d[2] (2739:2739:2739) (2888:2888:2888))
        (PORT d[3] (2545:2545:2545) (2740:2740:2740))
        (PORT d[4] (2367:2367:2367) (2498:2498:2498))
        (PORT d[5] (2973:2973:2973) (3019:3019:3019))
        (PORT d[6] (3220:3220:3220) (3426:3426:3426))
        (PORT d[7] (3848:3848:3848) (4049:4049:4049))
        (PORT d[8] (3335:3335:3335) (3589:3589:3589))
        (PORT d[9] (3116:3116:3116) (3214:3214:3214))
        (PORT d[10] (2752:2752:2752) (2923:2923:2923))
        (PORT d[11] (3362:3362:3362) (3534:3534:3534))
        (PORT d[12] (2481:2481:2481) (2547:2547:2547))
        (PORT clk (3502:3502:3502) (3640:3640:3640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2678:2678:2678))
        (PORT clk (3502:3502:3502) (3640:3640:3640))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3644:3644:3644))
        (PORT d[0] (3253:3253:3253) (3309:3309:3309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3507:3507:3507) (3645:3645:3645))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3507:3507:3507) (3645:3645:3645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3507:3507:3507) (3645:3645:3645))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3507:3507:3507) (3645:3645:3645))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2665:2665:2665))
        (PORT d[1] (2297:2297:2297) (2347:2347:2347))
        (PORT d[2] (2334:2334:2334) (2387:2387:2387))
        (PORT d[3] (2385:2385:2385) (2426:2426:2426))
        (PORT d[4] (2575:2575:2575) (2610:2610:2610))
        (PORT d[5] (2244:2244:2244) (2283:2283:2283))
        (PORT d[6] (2432:2432:2432) (2439:2439:2439))
        (PORT d[7] (2257:2257:2257) (2277:2277:2277))
        (PORT d[8] (2705:2705:2705) (2840:2840:2840))
        (PORT d[9] (2951:2951:2951) (3079:3079:3079))
        (PORT d[10] (1845:1845:1845) (1882:1882:1882))
        (PORT d[11] (2145:2145:2145) (2160:2160:2160))
        (PORT d[12] (2606:2606:2606) (2599:2599:2599))
        (PORT clk (2480:2480:2480) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2465:2465:2465))
        (PORT d[0] (1261:1261:1261) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2612:2612:2612))
        (PORT clk (3902:3902:3902) (4053:4053:4053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3663:3663:3663))
        (PORT d[1] (3203:3203:3203) (3264:3264:3264))
        (PORT d[2] (3311:3311:3311) (3514:3514:3514))
        (PORT d[3] (2533:2533:2533) (2727:2727:2727))
        (PORT d[4] (2711:2711:2711) (2843:2843:2843))
        (PORT d[5] (3120:3120:3120) (3143:3143:3143))
        (PORT d[6] (3561:3561:3561) (3811:3811:3811))
        (PORT d[7] (3664:3664:3664) (3831:3831:3831))
        (PORT d[8] (2855:2855:2855) (3004:3004:3004))
        (PORT d[9] (3369:3369:3369) (3484:3484:3484))
        (PORT d[10] (3475:3475:3475) (3637:3637:3637))
        (PORT d[11] (3056:3056:3056) (3227:3227:3227))
        (PORT d[12] (3752:3752:3752) (3907:3907:3907))
        (PORT clk (3898:3898:3898) (4049:4049:4049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2843:2843:2843))
        (PORT clk (3898:3898:3898) (4049:4049:4049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (4053:4053:4053))
        (PORT d[0] (3511:3511:3511) (3474:3474:3474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3903:3903:3903) (4054:4054:4054))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3903:3903:3903) (4054:4054:4054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3903:3903:3903) (4054:4054:4054))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3903:3903:3903) (4054:4054:4054))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (2935:2935:2935))
        (PORT d[1] (3455:3455:3455) (3485:3485:3485))
        (PORT d[2] (4066:4066:4066) (4368:4368:4368))
        (PORT d[3] (2780:2780:2780) (2818:2818:2818))
        (PORT d[4] (3392:3392:3392) (3659:3659:3659))
        (PORT d[5] (3581:3581:3581) (3810:3810:3810))
        (PORT d[6] (4475:4475:4475) (4563:4563:4563))
        (PORT d[7] (3350:3350:3350) (3346:3346:3346))
        (PORT d[8] (2317:2317:2317) (2428:2428:2428))
        (PORT d[9] (2611:2611:2611) (2708:2708:2708))
        (PORT d[10] (2661:2661:2661) (2754:2754:2754))
        (PORT d[11] (2626:2626:2626) (2620:2620:2620))
        (PORT d[12] (2474:2474:2474) (2543:2543:2543))
        (PORT clk (2478:2478:2478) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2465:2465:2465))
        (PORT d[0] (1858:1858:1858) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2963:2963:2963) (3130:3130:3130))
        (PORT datab (1585:1585:1585) (1555:1555:1555))
        (PORT datac (3938:3938:3938) (4095:4095:4095))
        (PORT datad (770:770:770) (762:762:762))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2664:2664:2664))
        (PORT clk (3853:3853:3853) (4000:4000:4000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3342:3342:3342))
        (PORT d[1] (3429:3429:3429) (3531:3531:3531))
        (PORT d[2] (3120:3120:3120) (3319:3319:3319))
        (PORT d[3] (3649:3649:3649) (3932:3932:3932))
        (PORT d[4] (3180:3180:3180) (3404:3404:3404))
        (PORT d[5] (3715:3715:3715) (3897:3897:3897))
        (PORT d[6] (3958:3958:3958) (4191:4191:4191))
        (PORT d[7] (3862:3862:3862) (4107:4107:4107))
        (PORT d[8] (3752:3752:3752) (3960:3960:3960))
        (PORT d[9] (3464:3464:3464) (3671:3671:3671))
        (PORT d[10] (3389:3389:3389) (3604:3604:3604))
        (PORT d[11] (3404:3404:3404) (3642:3642:3642))
        (PORT d[12] (3402:3402:3402) (3594:3594:3594))
        (PORT clk (3849:3849:3849) (3996:3996:3996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3441:3441:3441))
        (PORT clk (3849:3849:3849) (3996:3996:3996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3853:3853:3853) (4000:4000:4000))
        (PORT d[0] (3959:3959:3959) (4072:4072:4072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3854:3854:3854) (4001:4001:4001))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3854:3854:3854) (4001:4001:4001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3854:3854:3854) (4001:4001:4001))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3854:3854:3854) (4001:4001:4001))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3819:3819:3819) (4020:4020:4020))
        (PORT d[1] (3873:3873:3873) (3939:3939:3939))
        (PORT d[2] (4927:4927:4927) (5335:5335:5335))
        (PORT d[3] (4446:4446:4446) (4720:4720:4720))
        (PORT d[4] (2922:2922:2922) (3142:3142:3142))
        (PORT d[5] (3476:3476:3476) (3672:3672:3672))
        (PORT d[6] (3838:3838:3838) (3956:3956:3956))
        (PORT d[7] (3165:3165:3165) (3305:3305:3305))
        (PORT d[8] (3073:3073:3073) (3240:3240:3240))
        (PORT d[9] (3489:3489:3489) (3663:3663:3663))
        (PORT d[10] (3422:3422:3422) (3586:3586:3586))
        (PORT d[11] (3211:3211:3211) (3385:3385:3385))
        (PORT d[12] (3195:3195:3195) (3365:3365:3365))
        (PORT clk (2464:2464:2464) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2450:2450:2450))
        (PORT d[0] (2944:2944:2944) (3040:3040:3040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1291:1291:1291))
        (PORT datab (3979:3979:3979) (4138:4138:4138))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (4547:4547:4547) (4497:4497:4497))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3283:3283:3283) (3281:3281:3281))
        (PORT datad (2546:2546:2546) (2597:2597:2597))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (3284:3284:3284) (3282:3282:3282))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (483:483:483))
        (PORT datab (323:323:323) (396:396:396))
        (PORT datac (1817:1817:1817) (1812:1812:1812))
        (PORT datad (1601:1601:1601) (1563:1563:1563))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (719:719:719) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (1637:1637:1637) (1655:1655:1655))
        (PORT datad (4293:4293:4293) (4602:4602:4602))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4247:4247:4247) (4493:4493:4493))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (888:888:888))
        (PORT datab (1612:1612:1612) (1589:1589:1589))
        (PORT datac (1022:1022:1022) (1039:1039:1039))
        (PORT datad (1045:1045:1045) (1033:1033:1033))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4152:4152:4152) (4336:4336:4336))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1615:1615:1615) (1550:1550:1550))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2711:2711:2711))
        (PORT clk (3762:3762:3762) (3903:3903:3903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2437:2437:2437) (2580:2580:2580))
        (PORT d[1] (3000:3000:3000) (3094:3094:3094))
        (PORT d[2] (2575:2575:2575) (2747:2747:2747))
        (PORT d[3] (2591:2591:2591) (2790:2790:2790))
        (PORT d[4] (2474:2474:2474) (2622:2622:2622))
        (PORT d[5] (2757:2757:2757) (2780:2780:2780))
        (PORT d[6] (3561:3561:3561) (3564:3564:3564))
        (PORT d[7] (2714:2714:2714) (2861:2861:2861))
        (PORT d[8] (2506:2506:2506) (2658:2658:2658))
        (PORT d[9] (2628:2628:2628) (2749:2749:2749))
        (PORT d[10] (3073:3073:3073) (3240:3240:3240))
        (PORT d[11] (3100:3100:3100) (3281:3281:3281))
        (PORT d[12] (3338:3338:3338) (3453:3453:3453))
        (PORT clk (3758:3758:3758) (3899:3899:3899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2433:2433:2433))
        (PORT clk (3758:3758:3758) (3899:3899:3899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3903:3903:3903))
        (PORT d[0] (3086:3086:3086) (3064:3064:3064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3904:3904:3904))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3904:3904:3904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3904:3904:3904))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3763:3763:3763) (3904:3904:3904))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2561:2561:2561))
        (PORT d[1] (3099:3099:3099) (3128:3128:3128))
        (PORT d[2] (2718:2718:2718) (2875:2875:2875))
        (PORT d[3] (3576:3576:3576) (3620:3620:3620))
        (PORT d[4] (3730:3730:3730) (3995:3995:3995))
        (PORT d[5] (2697:2697:2697) (2846:2846:2846))
        (PORT d[6] (3912:3912:3912) (4054:4054:4054))
        (PORT d[7] (1923:1923:1923) (1896:1896:1896))
        (PORT d[8] (2290:2290:2290) (2397:2397:2397))
        (PORT d[9] (2873:2873:2873) (2961:2961:2961))
        (PORT d[10] (2303:2303:2303) (2409:2409:2409))
        (PORT d[11] (2325:2325:2325) (2297:2297:2297))
        (PORT d[12] (1925:1925:1925) (1917:1917:1917))
        (PORT clk (2471:2471:2471) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2462:2462:2462))
        (PORT d[0] (1714:1714:1714) (1699:1699:1699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3171:3171:3171) (3361:3361:3361))
        (PORT clk (4080:4080:4080) (4214:4214:4214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3937:3937:3937) (4156:4156:4156))
        (PORT d[1] (3344:3344:3344) (3443:3443:3443))
        (PORT d[2] (3656:3656:3656) (3898:3898:3898))
        (PORT d[3] (3302:3302:3302) (3422:3422:3422))
        (PORT d[4] (2833:2833:2833) (3016:3016:3016))
        (PORT d[5] (3780:3780:3780) (3946:3946:3946))
        (PORT d[6] (3603:3603:3603) (3858:3858:3858))
        (PORT d[7] (3945:3945:3945) (4054:4054:4054))
        (PORT d[8] (2945:2945:2945) (3191:3191:3191))
        (PORT d[9] (3190:3190:3190) (3409:3409:3409))
        (PORT d[10] (3149:3149:3149) (3314:3314:3314))
        (PORT d[11] (3507:3507:3507) (3765:3765:3765))
        (PORT d[12] (3534:3534:3534) (3752:3752:3752))
        (PORT clk (4076:4076:4076) (4210:4210:4210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (2955:2955:2955))
        (PORT clk (4076:4076:4076) (4210:4210:4210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4080:4080:4080) (4214:4214:4214))
        (PORT d[0] (3530:3530:3530) (3586:3586:3586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4081:4081:4081) (4215:4215:4215))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4081:4081:4081) (4215:4215:4215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4081:4081:4081) (4215:4215:4215))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4081:4081:4081) (4215:4215:4215))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3570:3570:3570))
        (PORT d[1] (3962:3962:3962) (4125:4125:4125))
        (PORT d[2] (3272:3272:3272) (3520:3520:3520))
        (PORT d[3] (4202:4202:4202) (4488:4488:4488))
        (PORT d[4] (3699:3699:3699) (3989:3989:3989))
        (PORT d[5] (3533:3533:3533) (3745:3745:3745))
        (PORT d[6] (4390:4390:4390) (4550:4550:4550))
        (PORT d[7] (2875:2875:2875) (2960:2960:2960))
        (PORT d[8] (2348:2348:2348) (2502:2502:2502))
        (PORT d[9] (2343:2343:2343) (2453:2453:2453))
        (PORT d[10] (2506:2506:2506) (2592:2592:2592))
        (PORT d[11] (2653:2653:2653) (2736:2736:2736))
        (PORT d[12] (2544:2544:2544) (2585:2585:2585))
        (PORT clk (2464:2464:2464) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (PORT d[0] (1905:1905:1905) (1957:1957:1957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2448:2448:2448))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1100:1100:1100) (1100:1100:1100))
        (PORT datab (3976:3976:3976) (4135:4135:4135))
        (PORT datac (2912:2912:2912) (3084:3084:3084))
        (PORT datad (1783:1783:1783) (1683:1683:1683))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2898:2898:2898))
        (PORT clk (3215:3215:3215) (3294:3294:3294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2844:2844:2844))
        (PORT d[1] (3083:3083:3083) (3126:3126:3126))
        (PORT d[2] (2834:2834:2834) (3062:3062:3062))
        (PORT d[3] (3040:3040:3040) (3151:3151:3151))
        (PORT d[4] (2479:2479:2479) (2563:2563:2563))
        (PORT d[5] (3341:3341:3341) (3495:3495:3495))
        (PORT d[6] (3189:3189:3189) (3388:3388:3388))
        (PORT d[7] (3079:3079:3079) (3257:3257:3257))
        (PORT d[8] (3318:3318:3318) (3453:3453:3453))
        (PORT d[9] (2685:2685:2685) (2845:2845:2845))
        (PORT d[10] (2586:2586:2586) (2734:2734:2734))
        (PORT d[11] (3284:3284:3284) (3440:3440:3440))
        (PORT d[12] (3025:3025:3025) (3178:3178:3178))
        (PORT clk (3211:3211:3211) (3290:3290:3290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2889:2889:2889))
        (PORT clk (3211:3211:3211) (3290:3290:3290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3215:3215:3215) (3294:3294:3294))
        (PORT d[0] (3499:3499:3499) (3520:3520:3520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3216:3216:3216) (3295:3295:3295))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3216:3216:3216) (3295:3295:3295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3216:3216:3216) (3295:3295:3295))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3216:3216:3216) (3295:3295:3295))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3204:3204:3204))
        (PORT d[1] (3491:3491:3491) (3530:3530:3530))
        (PORT d[2] (4820:4820:4820) (5180:5180:5180))
        (PORT d[3] (3960:3960:3960) (4170:4170:4170))
        (PORT d[4] (2560:2560:2560) (2766:2766:2766))
        (PORT d[5] (3691:3691:3691) (3826:3826:3826))
        (PORT d[6] (3888:3888:3888) (4015:4015:4015))
        (PORT d[7] (2780:2780:2780) (2896:2896:2896))
        (PORT d[8] (2257:2257:2257) (2354:2354:2354))
        (PORT d[9] (3481:3481:3481) (3609:3609:3609))
        (PORT d[10] (2932:2932:2932) (3045:3045:3045))
        (PORT d[11] (2422:2422:2422) (2532:2532:2532))
        (PORT d[12] (2763:2763:2763) (2898:2898:2898))
        (PORT clk (2465:2465:2465) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (PORT d[0] (2133:2133:2133) (2170:2170:2170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a127.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2452:2452:2452))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2905:2905:2905))
        (PORT clk (3575:3575:3575) (3720:3720:3720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2758:2758:2758))
        (PORT d[1] (3344:3344:3344) (3433:3433:3433))
        (PORT d[2] (2504:2504:2504) (2672:2672:2672))
        (PORT d[3] (2898:2898:2898) (3090:3090:3090))
        (PORT d[4] (2809:2809:2809) (2952:2952:2952))
        (PORT d[5] (2405:2405:2405) (2428:2428:2428))
        (PORT d[6] (3581:3581:3581) (3834:3834:3834))
        (PORT d[7] (2613:2613:2613) (2765:2765:2765))
        (PORT d[8] (2462:2462:2462) (2610:2610:2610))
        (PORT d[9] (2336:2336:2336) (2466:2466:2466))
        (PORT d[10] (3032:3032:3032) (3185:3185:3185))
        (PORT d[11] (2902:2902:2902) (3065:3065:3065))
        (PORT d[12] (3233:3233:3233) (3345:3345:3345))
        (PORT clk (3571:3571:3571) (3716:3716:3716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2436:2436:2436))
        (PORT clk (3571:3571:3571) (3716:3716:3716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3575:3575:3575) (3720:3720:3720))
        (PORT d[0] (2808:2808:2808) (2791:2791:2791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3576:3576:3576) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3576:3576:3576) (3721:3721:3721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3576:3576:3576) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3576:3576:3576) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2192:2192:2192))
        (PORT d[1] (2375:2375:2375) (2403:2403:2403))
        (PORT d[2] (2676:2676:2676) (2834:2834:2834))
        (PORT d[3] (3556:3556:3556) (3604:3604:3604))
        (PORT d[4] (3200:3200:3200) (3392:3392:3392))
        (PORT d[5] (3453:3453:3453) (3659:3659:3659))
        (PORT d[6] (3541:3541:3541) (3606:3606:3606))
        (PORT d[7] (1569:1569:1569) (1542:1542:1542))
        (PORT d[8] (2325:2325:2325) (2391:2391:2391))
        (PORT d[9] (2620:2620:2620) (2723:2723:2723))
        (PORT d[10] (1538:1538:1538) (1518:1518:1518))
        (PORT d[11] (1636:1636:1636) (1606:1606:1606))
        (PORT d[12] (1615:1615:1615) (1599:1599:1599))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (1535:1535:1535) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a127.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (3105:3105:3105) (3137:3137:3137))
        (PORT datac (2911:2911:2911) (3084:3084:3084))
        (PORT datad (2025:2025:2025) (1981:1981:1981))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3071:3071:3071) (3211:3211:3211))
        (PORT clk (4265:4265:4265) (4447:4447:4447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2967:2967:2967))
        (PORT d[1] (3121:3121:3121) (3289:3289:3289))
        (PORT d[2] (2874:2874:2874) (3074:3074:3074))
        (PORT d[3] (2961:2961:2961) (3192:3192:3192))
        (PORT d[4] (2465:2465:2465) (2631:2631:2631))
        (PORT d[5] (3763:3763:3763) (3877:3877:3877))
        (PORT d[6] (4341:4341:4341) (4647:4647:4647))
        (PORT d[7] (3950:3950:3950) (4235:4235:4235))
        (PORT d[8] (3926:3926:3926) (4151:4151:4151))
        (PORT d[9] (3495:3495:3495) (3703:3703:3703))
        (PORT d[10] (3411:3411:3411) (3599:3599:3599))
        (PORT d[11] (3263:3263:3263) (3519:3519:3519))
        (PORT d[12] (3701:3701:3701) (3848:3848:3848))
        (PORT clk (4261:4261:4261) (4443:4443:4443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3202:3202:3202))
        (PORT clk (4261:4261:4261) (4443:4443:4443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4265:4265:4265) (4447:4447:4447))
        (PORT d[0] (3797:3797:3797) (3804:3804:3804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4266:4266:4266) (4448:4448:4448))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4266:4266:4266) (4448:4448:4448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4266:4266:4266) (4448:4448:4448))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4266:4266:4266) (4448:4448:4448))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3302:3302:3302) (3457:3457:3457))
        (PORT d[1] (4733:4733:4733) (4899:4899:4899))
        (PORT d[2] (4014:4014:4014) (4349:4349:4349))
        (PORT d[3] (4186:4186:4186) (4202:4202:4202))
        (PORT d[4] (3662:3662:3662) (3937:3937:3937))
        (PORT d[5] (3436:3436:3436) (3624:3624:3624))
        (PORT d[6] (3837:3837:3837) (3931:3931:3931))
        (PORT d[7] (3118:3118:3118) (3266:3266:3266))
        (PORT d[8] (2463:2463:2463) (2623:2623:2623))
        (PORT d[9] (3511:3511:3511) (3655:3655:3655))
        (PORT d[10] (2635:2635:2635) (2763:2763:2763))
        (PORT d[11] (2741:2741:2741) (2790:2790:2790))
        (PORT d[12] (2763:2763:2763) (2821:2821:2821))
        (PORT clk (2417:2417:2417) (2395:2395:2395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2395:2395:2395))
        (PORT d[0] (2245:2245:2245) (2321:2321:2321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2392:2392:2392))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2766:2766:2766))
        (PORT clk (3904:3904:3904) (4065:4065:4065))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3258:3258:3258))
        (PORT d[1] (3493:3493:3493) (3660:3660:3660))
        (PORT d[2] (3317:3317:3317) (3519:3519:3519))
        (PORT d[3] (2586:2586:2586) (2785:2785:2785))
        (PORT d[4] (2140:2140:2140) (2287:2287:2287))
        (PORT d[5] (3760:3760:3760) (3886:3886:3886))
        (PORT d[6] (3201:3201:3201) (3437:3437:3437))
        (PORT d[7] (3749:3749:3749) (3910:3910:3910))
        (PORT d[8] (3382:3382:3382) (3567:3567:3567))
        (PORT d[9] (3408:3408:3408) (3528:3528:3528))
        (PORT d[10] (3449:3449:3449) (3630:3630:3630))
        (PORT d[11] (3030:3030:3030) (3201:3201:3201))
        (PORT d[12] (3000:3000:3000) (3168:3168:3168))
        (PORT clk (3900:3900:3900) (4061:4061:4061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2836:2836:2836))
        (PORT clk (3900:3900:3900) (4061:4061:4061))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3904:3904:3904) (4065:4065:4065))
        (PORT d[0] (3477:3477:3477) (3467:3467:3467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3905:3905:3905) (4066:4066:4066))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3905:3905:3905) (4066:4066:4066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3905:3905:3905) (4066:4066:4066))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3905:3905:3905) (4066:4066:4066))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3263:3263:3263))
        (PORT d[1] (3407:3407:3407) (3440:3440:3440))
        (PORT d[2] (4085:4085:4085) (4388:4388:4388))
        (PORT d[3] (3135:3135:3135) (3160:3160:3160))
        (PORT d[4] (3054:3054:3054) (3324:3324:3324))
        (PORT d[5] (4011:4011:4011) (4235:4235:4235))
        (PORT d[6] (2873:2873:2873) (2954:2954:2954))
        (PORT d[7] (3005:3005:3005) (3004:3004:3004))
        (PORT d[8] (2378:2378:2378) (2494:2494:2494))
        (PORT d[9] (2905:2905:2905) (2998:2998:2998))
        (PORT d[10] (2274:2274:2274) (2373:2373:2373))
        (PORT d[11] (2272:2272:2272) (2279:2279:2279))
        (PORT d[12] (2492:2492:2492) (2571:2571:2571))
        (PORT clk (2473:2473:2473) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (PORT d[0] (1905:1905:1905) (1882:1882:1882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1293:1293:1293))
        (PORT clk (3323:3323:3323) (3411:3411:3411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (1822:1822:1822))
        (PORT d[1] (1212:1212:1212) (1269:1269:1269))
        (PORT d[2] (1962:1962:1962) (2016:2016:2016))
        (PORT d[3] (1222:1222:1222) (1275:1275:1275))
        (PORT d[4] (1854:1854:1854) (1888:1888:1888))
        (PORT d[5] (1871:1871:1871) (1921:1921:1921))
        (PORT d[6] (3240:3240:3240) (3448:3448:3448))
        (PORT d[7] (1190:1190:1190) (1250:1250:1250))
        (PORT d[8] (1984:1984:1984) (2050:2050:2050))
        (PORT d[9] (1705:1705:1705) (1732:1732:1732))
        (PORT d[10] (1889:1889:1889) (1945:1945:1945))
        (PORT d[11] (2062:2062:2062) (2074:2074:2074))
        (PORT d[12] (1511:1511:1511) (1549:1549:1549))
        (PORT clk (3319:3319:3319) (3407:3407:3407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1441:1441:1441))
        (PORT clk (3319:3319:3319) (3407:3407:3407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3323:3323:3323) (3411:3411:3411))
        (PORT d[0] (2098:2098:2098) (2043:2043:2043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3324:3324:3324) (3412:3412:3412))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3324:3324:3324) (3412:3412:3412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3324:3324:3324) (3412:3412:3412))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3324:3324:3324) (3412:3412:3412))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1665:1665:1665) (1679:1679:1679))
        (PORT d[1] (1202:1202:1202) (1253:1253:1253))
        (PORT d[2] (1580:1580:1580) (1623:1623:1623))
        (PORT d[3] (1608:1608:1608) (1651:1651:1651))
        (PORT d[4] (1171:1171:1171) (1212:1212:1212))
        (PORT d[5] (920:920:920) (982:982:982))
        (PORT d[6] (2960:2960:2960) (2940:2940:2940))
        (PORT d[7] (1127:1127:1127) (1126:1126:1126))
        (PORT d[8] (1104:1104:1104) (1108:1108:1108))
        (PORT d[9] (1136:1136:1136) (1125:1125:1125))
        (PORT d[10] (1543:1543:1543) (1545:1545:1545))
        (PORT d[11] (1166:1166:1166) (1165:1165:1165))
        (PORT d[12] (1144:1144:1144) (1136:1136:1136))
        (PORT clk (2472:2472:2472) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2458:2458:2458))
        (PORT d[0] (979:979:979) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2455:2455:2455))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2784:2784:2784))
        (PORT clk (3082:3082:3082) (3182:3182:3182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1514:1514:1514))
        (PORT d[1] (1204:1204:1204) (1263:1263:1263))
        (PORT d[2] (1943:1943:1943) (2009:2009:2009))
        (PORT d[3] (1222:1222:1222) (1273:1273:1273))
        (PORT d[4] (1207:1207:1207) (1264:1264:1264))
        (PORT d[5] (1845:1845:1845) (1893:1893:1893))
        (PORT d[6] (2275:2275:2275) (2365:2365:2365))
        (PORT d[7] (1553:1553:1553) (1609:1609:1609))
        (PORT d[8] (1967:1967:1967) (2036:2036:2036))
        (PORT d[9] (1522:1522:1522) (1569:1569:1569))
        (PORT d[10] (1867:1867:1867) (1918:1918:1918))
        (PORT d[11] (1816:1816:1816) (1859:1859:1859))
        (PORT d[12] (1583:1583:1583) (1630:1630:1630))
        (PORT clk (3078:3078:3078) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (1940:1940:1940))
        (PORT clk (3078:3078:3078) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3182:3182:3182))
        (PORT d[0] (2673:2673:2673) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3183:3183:3183))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3183:3183:3183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3183:3183:3183))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3183:3183:3183))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1279:1279:1279))
        (PORT d[1] (1579:1579:1579) (1625:1625:1625))
        (PORT d[2] (866:866:866) (916:916:916))
        (PORT d[3] (1070:1070:1070) (1086:1086:1086))
        (PORT d[4] (853:853:853) (903:903:903))
        (PORT d[5] (1235:1235:1235) (1289:1289:1289))
        (PORT d[6] (2331:2331:2331) (2328:2328:2328))
        (PORT d[7] (789:789:789) (794:794:794))
        (PORT d[8] (1520:1520:1520) (1520:1520:1520))
        (PORT d[9] (784:784:784) (782:782:782))
        (PORT d[10] (1405:1405:1405) (1393:1393:1393))
        (PORT d[11] (1517:1517:1517) (1518:1518:1518))
        (PORT d[12] (817:817:817) (818:818:818))
        (PORT clk (2474:2474:2474) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2460:2460:2460))
        (PORT d[0] (645:645:645) (596:596:596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (969:969:969))
        (PORT datab (1078:1078:1078) (1069:1069:1069))
        (PORT datac (1045:1045:1045) (1042:1042:1042))
        (PORT datad (986:986:986) (1015:1015:1015))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1433:1433:1433))
        (PORT datab (740:740:740) (733:733:733))
        (PORT datac (3943:3943:3943) (4099:4099:4099))
        (PORT datad (1533:1533:1533) (1526:1526:1526))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (2929:2929:2929))
        (PORT clk (3469:3469:3469) (3583:3583:3583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3213:3213:3213) (3279:3279:3279))
        (PORT d[1] (3407:3407:3407) (3481:3481:3481))
        (PORT d[2] (2800:2800:2800) (2972:2972:2972))
        (PORT d[3] (3629:3629:3629) (3874:3874:3874))
        (PORT d[4] (3145:3145:3145) (3346:3346:3346))
        (PORT d[5] (3644:3644:3644) (3784:3784:3784))
        (PORT d[6] (3489:3489:3489) (3681:3681:3681))
        (PORT d[7] (3785:3785:3785) (3990:3990:3990))
        (PORT d[8] (3715:3715:3715) (3886:3886:3886))
        (PORT d[9] (2720:2720:2720) (2883:2883:2883))
        (PORT d[10] (2995:2995:2995) (3132:3132:3132))
        (PORT d[11] (3416:3416:3416) (3620:3620:3620))
        (PORT d[12] (2945:2945:2945) (3093:3093:3093))
        (PORT clk (3465:3465:3465) (3579:3579:3579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2987:2987:2987))
        (PORT clk (3465:3465:3465) (3579:3579:3579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3469:3469:3469) (3583:3583:3583))
        (PORT d[0] (3552:3552:3552) (3618:3618:3618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3584:3584:3584))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3584:3584:3584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3584:3584:3584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3584:3584:3584))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (3283:3283:3283))
        (PORT d[1] (3518:3518:3518) (3552:3552:3552))
        (PORT d[2] (4667:4667:4667) (4860:4860:4860))
        (PORT d[3] (3745:3745:3745) (4000:4000:4000))
        (PORT d[4] (2508:2508:2508) (2697:2697:2697))
        (PORT d[5] (2761:2761:2761) (2929:2929:2929))
        (PORT d[6] (3627:3627:3627) (3639:3639:3639))
        (PORT d[7] (3032:3032:3032) (3151:3151:3151))
        (PORT d[8] (2638:2638:2638) (2765:2765:2765))
        (PORT d[9] (3365:3365:3365) (3473:3473:3473))
        (PORT d[10] (3057:3057:3057) (3229:3229:3229))
        (PORT d[11] (2820:2820:2820) (2965:2965:2965))
        (PORT d[12] (2776:2776:2776) (2911:2911:2911))
        (PORT clk (2451:2451:2451) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d[0] (2474:2474:2474) (2537:2537:2537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2921:2921:2921) (2977:2977:2977))
        (PORT clk (3408:3408:3408) (3521:3521:3521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3236:3236:3236))
        (PORT d[1] (3744:3744:3744) (3811:3811:3811))
        (PORT d[2] (2771:2771:2771) (2940:2940:2940))
        (PORT d[3] (3961:3961:3961) (4197:4197:4197))
        (PORT d[4] (3165:3165:3165) (3370:3370:3370))
        (PORT d[5] (3321:3321:3321) (3472:3472:3472))
        (PORT d[6] (3223:3223:3223) (3430:3430:3430))
        (PORT d[7] (3779:3779:3779) (3984:3984:3984))
        (PORT d[8] (3724:3724:3724) (3896:3896:3896))
        (PORT d[9] (3000:3000:3000) (3139:3139:3139))
        (PORT d[10] (2990:2990:2990) (3131:3131:3131))
        (PORT d[11] (3425:3425:3425) (3620:3620:3620))
        (PORT d[12] (3320:3320:3320) (3462:3462:3462))
        (PORT clk (3404:3404:3404) (3517:3517:3517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (3026:3026:3026))
        (PORT clk (3404:3404:3404) (3517:3517:3517))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3408:3408:3408) (3521:3521:3521))
        (PORT d[0] (3607:3607:3607) (3657:3657:3657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3522:3522:3522))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3522:3522:3522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3522:3522:3522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3409:3409:3409) (3522:3522:3522))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (3270:3270:3270))
        (PORT d[1] (3183:3183:3183) (3223:3223:3223))
        (PORT d[2] (4890:4890:4890) (5284:5284:5284))
        (PORT d[3] (5023:5023:5023) (5002:5002:5002))
        (PORT d[4] (3311:3311:3311) (3543:3543:3543))
        (PORT d[5] (2767:2767:2767) (2933:2933:2933))
        (PORT d[6] (3018:3018:3018) (3061:3061:3061))
        (PORT d[7] (2757:2757:2757) (2863:2863:2863))
        (PORT d[8] (2659:2659:2659) (2788:2788:2788))
        (PORT d[9] (3372:3372:3372) (3481:3481:3481))
        (PORT d[10] (3048:3048:3048) (3217:3217:3217))
        (PORT d[11] (2839:2839:2839) (2984:2984:2984))
        (PORT d[12] (2756:2756:2756) (2889:2889:2889))
        (PORT clk (2460:2460:2460) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (PORT d[0] (2439:2439:2439) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1783:1783:1783) (1796:1796:1796))
        (PORT datab (4521:4521:4521) (4779:4779:4779))
        (PORT datac (2491:2491:2491) (2419:2419:2419))
        (PORT datad (4946:4946:4946) (5154:5154:5154))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2352:2352:2352))
        (PORT clk (3450:3450:3450) (3571:3571:3571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (3032:3032:3032))
        (PORT d[1] (2900:2900:2900) (3051:3051:3051))
        (PORT d[2] (2393:2393:2393) (2529:2529:2529))
        (PORT d[3] (2845:2845:2845) (2979:2979:2979))
        (PORT d[4] (3107:3107:3107) (3264:3264:3264))
        (PORT d[5] (4019:4019:4019) (4158:4158:4158))
        (PORT d[6] (3003:3003:3003) (3166:3166:3166))
        (PORT d[7] (3747:3747:3747) (3935:3935:3935))
        (PORT d[8] (3380:3380:3380) (3632:3632:3632))
        (PORT d[9] (3182:3182:3182) (3397:3397:3397))
        (PORT d[10] (3570:3570:3570) (3808:3808:3808))
        (PORT d[11] (2781:2781:2781) (2980:2980:2980))
        (PORT d[12] (2617:2617:2617) (2737:2737:2737))
        (PORT clk (3446:3446:3446) (3567:3567:3567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (2907:2907:2907))
        (PORT clk (3446:3446:3446) (3567:3567:3567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3450:3450:3450) (3571:3571:3571))
        (PORT d[0] (3561:3561:3561) (3538:3538:3538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3572:3572:3572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3572:3572:3572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3572:3572:3572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3572:3572:3572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2932:2932:2932) (3093:3093:3093))
        (PORT d[1] (4374:4374:4374) (4403:4403:4403))
        (PORT d[2] (3869:3869:3869) (4095:4095:4095))
        (PORT d[3] (3603:3603:3603) (3561:3561:3561))
        (PORT d[4] (2463:2463:2463) (2618:2618:2618))
        (PORT d[5] (3890:3890:3890) (4104:4104:4104))
        (PORT d[6] (3033:3033:3033) (3097:3097:3097))
        (PORT d[7] (2381:2381:2381) (2461:2461:2461))
        (PORT d[8] (2253:2253:2253) (2349:2349:2349))
        (PORT d[9] (2912:2912:2912) (2988:2988:2988))
        (PORT d[10] (2557:2557:2557) (2630:2630:2630))
        (PORT d[11] (2222:2222:2222) (2302:2302:2302))
        (PORT d[12] (2612:2612:2612) (2696:2696:2696))
        (PORT clk (2450:2450:2450) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2438:2438:2438))
        (PORT d[0] (2075:2075:2075) (2084:2084:2084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2435:2435:2435))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2775:2775:2775))
        (PORT clk (3825:3825:3825) (3963:3963:3963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3251:3251:3251))
        (PORT d[1] (3363:3363:3363) (3543:3543:3543))
        (PORT d[2] (3113:3113:3113) (3282:3282:3282))
        (PORT d[3] (3560:3560:3560) (3772:3772:3772))
        (PORT d[4] (2643:2643:2643) (2741:2741:2741))
        (PORT d[5] (3576:3576:3576) (3751:3751:3751))
        (PORT d[6] (3737:3737:3737) (3889:3889:3889))
        (PORT d[7] (4169:4169:4169) (4403:4403:4403))
        (PORT d[8] (3410:3410:3410) (3698:3698:3698))
        (PORT d[9] (2713:2713:2713) (2882:2882:2882))
        (PORT d[10] (3526:3526:3526) (3761:3761:3761))
        (PORT d[11] (2858:2858:2858) (3059:3059:3059))
        (PORT d[12] (3347:3347:3347) (3497:3497:3497))
        (PORT clk (3821:3821:3821) (3959:3959:3959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (2996:2996:2996))
        (PORT clk (3821:3821:3821) (3959:3959:3959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3825:3825:3825) (3963:3963:3963))
        (PORT d[0] (3556:3556:3556) (3627:3627:3627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3826:3826:3826) (3964:3964:3964))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3826:3826:3826) (3964:3964:3964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3826:3826:3826) (3964:3964:3964))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3826:3826:3826) (3964:3964:3964))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3558:3558:3558))
        (PORT d[1] (3985:3985:3985) (4127:4127:4127))
        (PORT d[2] (3932:3932:3932) (4192:4192:4192))
        (PORT d[3] (5313:5313:5313) (5355:5355:5355))
        (PORT d[4] (2930:2930:2930) (3162:3162:3162))
        (PORT d[5] (3184:3184:3184) (3403:3403:3403))
        (PORT d[6] (3350:3350:3350) (3380:3380:3380))
        (PORT d[7] (3154:3154:3154) (3271:3271:3271))
        (PORT d[8] (2636:2636:2636) (2773:2773:2773))
        (PORT d[9] (3350:3350:3350) (3459:3459:3459))
        (PORT d[10] (2990:2990:2990) (3075:3075:3075))
        (PORT d[11] (2613:2613:2613) (2731:2731:2731))
        (PORT d[12] (2970:2970:2970) (3085:3085:3085))
        (PORT clk (2440:2440:2440) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2426:2426:2426))
        (PORT d[0] (2462:2462:2462) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2423:2423:2423))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5004:5004:5004) (5211:5211:5211))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (1042:1042:1042) (1043:1043:1043))
        (PORT datad (2087:2087:2087) (2067:2067:2067))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (3094:3094:3094))
        (PORT clk (3731:3731:3731) (3857:3857:3857))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3220:3220:3220))
        (PORT d[1] (2930:2930:2930) (3087:3087:3087))
        (PORT d[2] (3130:3130:3130) (3288:3288:3288))
        (PORT d[3] (2786:2786:2786) (2949:2949:2949))
        (PORT d[4] (2311:2311:2311) (2415:2415:2415))
        (PORT d[5] (3327:3327:3327) (3479:3479:3479))
        (PORT d[6] (3383:3383:3383) (3544:3544:3544))
        (PORT d[7] (4119:4119:4119) (4310:4310:4310))
        (PORT d[8] (3007:3007:3007) (3262:3262:3262))
        (PORT d[9] (2766:2766:2766) (2944:2944:2944))
        (PORT d[10] (3383:3383:3383) (3609:3609:3609))
        (PORT d[11] (2836:2836:2836) (3031:3031:3031))
        (PORT d[12] (3008:3008:3008) (3167:3167:3167))
        (PORT clk (3727:3727:3727) (3853:3853:3853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2915:2915:2915) (2937:2937:2937))
        (PORT clk (3727:3727:3727) (3853:3853:3853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3857:3857:3857))
        (PORT d[0] (3509:3509:3509) (3540:3540:3540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3732:3732:3732) (3858:3858:3858))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3732:3732:3732) (3858:3858:3858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3732:3732:3732) (3858:3858:3858))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3732:3732:3732) (3858:3858:3858))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4615:4615:4615) (4875:4875:4875))
        (PORT d[1] (4645:4645:4645) (4766:4766:4766))
        (PORT d[2] (3820:3820:3820) (4015:4015:4015))
        (PORT d[3] (4271:4271:4271) (4218:4218:4218))
        (PORT d[4] (3248:3248:3248) (3395:3395:3395))
        (PORT d[5] (3792:3792:3792) (3984:3984:3984))
        (PORT d[6] (3341:3341:3341) (3369:3369:3369))
        (PORT d[7] (2786:2786:2786) (2904:2904:2904))
        (PORT d[8] (2683:2683:2683) (2822:2822:2822))
        (PORT d[9] (3343:3343:3343) (3418:3418:3418))
        (PORT d[10] (2636:2636:2636) (2722:2722:2722))
        (PORT d[11] (2665:2665:2665) (2792:2792:2792))
        (PORT d[12] (2981:2981:2981) (3063:3063:3063))
        (PORT clk (2413:2413:2413) (2398:2398:2398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2398:2398:2398))
        (PORT d[0] (2411:2411:2411) (2452:2452:2452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a111.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2395:2395:2395))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2296:2296:2296))
        (PORT clk (3275:3275:3275) (3363:3363:3363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (3204:3204:3204))
        (PORT d[1] (3328:3328:3328) (3362:3362:3362))
        (PORT d[2] (2797:2797:2797) (2968:2968:2968))
        (PORT d[3] (2936:2936:2936) (3069:3069:3069))
        (PORT d[4] (3477:3477:3477) (3674:3674:3674))
        (PORT d[5] (3301:3301:3301) (3456:3456:3456))
        (PORT d[6] (3164:3164:3164) (3362:3362:3362))
        (PORT d[7] (3437:3437:3437) (3614:3614:3614))
        (PORT d[8] (4028:4028:4028) (4149:4149:4149))
        (PORT d[9] (3098:3098:3098) (3257:3257:3257))
        (PORT d[10] (2961:2961:2961) (3105:3105:3105))
        (PORT d[11] (2944:2944:2944) (3100:3100:3100))
        (PORT d[12] (3383:3383:3383) (3532:3532:3532))
        (PORT clk (3271:3271:3271) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2663:2663:2663))
        (PORT clk (3271:3271:3271) (3359:3359:3359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3275:3275:3275) (3363:3363:3363))
        (PORT d[0] (3249:3249:3249) (3294:3294:3294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3276:3276:3276) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3276:3276:3276) (3364:3364:3364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3276:3276:3276) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3276:3276:3276) (3364:3364:3364))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3576:3576:3576))
        (PORT d[1] (3129:3129:3129) (3171:3171:3171))
        (PORT d[2] (4882:4882:4882) (5277:5277:5277))
        (PORT d[3] (3973:3973:3973) (4224:4224:4224))
        (PORT d[4] (2878:2878:2878) (3063:3063:3063))
        (PORT d[5] (3287:3287:3287) (3419:3419:3419))
        (PORT d[6] (3870:3870:3870) (3881:3881:3881))
        (PORT d[7] (3040:3040:3040) (3158:3158:3158))
        (PORT d[8] (2612:2612:2612) (2736:2736:2736))
        (PORT d[9] (3049:3049:3049) (3173:3173:3173))
        (PORT d[10] (2898:2898:2898) (3011:3011:3011))
        (PORT d[11] (2837:2837:2837) (2982:2982:2982))
        (PORT d[12] (2775:2775:2775) (2910:2910:2910))
        (PORT clk (2474:2474:2474) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2462:2462:2462))
        (PORT d[0] (2531:2531:2531) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a111.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2329:2329:2329))
        (PORT clk (3414:3414:3414) (3515:3515:3515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2169:2169:2169))
        (PORT d[1] (2690:2690:2690) (2826:2826:2826))
        (PORT d[2] (2343:2343:2343) (2478:2478:2478))
        (PORT d[3] (2368:2368:2368) (2496:2496:2496))
        (PORT d[4] (1799:1799:1799) (1854:1854:1854))
        (PORT d[5] (2789:2789:2789) (2892:2892:2892))
        (PORT d[6] (3179:3179:3179) (3384:3384:3384))
        (PORT d[7] (3404:3404:3404) (3607:3607:3607))
        (PORT d[8] (2922:2922:2922) (3028:3028:3028))
        (PORT d[9] (2601:2601:2601) (2701:2701:2701))
        (PORT d[10] (3170:3170:3170) (3375:3375:3375))
        (PORT d[11] (2444:2444:2444) (2609:2609:2609))
        (PORT d[12] (3029:3029:3029) (3152:3152:3152))
        (PORT clk (3410:3410:3410) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (2804:2804:2804))
        (PORT clk (3410:3410:3410) (3511:3511:3511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3414:3414:3414) (3515:3515:3515))
        (PORT d[0] (3530:3530:3530) (3435:3435:3435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3415:3415:3415) (3516:3516:3516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3415:3415:3415) (3516:3516:3516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3415:3415:3415) (3516:3516:3516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3415:3415:3415) (3516:3516:3516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3773:3773:3773))
        (PORT d[1] (3409:3409:3409) (3450:3450:3450))
        (PORT d[2] (4239:4239:4239) (4459:4459:4459))
        (PORT d[3] (2936:2936:2936) (2904:2904:2904))
        (PORT d[4] (2361:2361:2361) (2505:2505:2505))
        (PORT d[5] (2747:2747:2747) (2933:2933:2933))
        (PORT d[6] (3063:3063:3063) (3127:3127:3127))
        (PORT d[7] (2740:2740:2740) (2813:2813:2813))
        (PORT d[8] (2267:2267:2267) (2362:2362:2362))
        (PORT d[9] (2995:2995:2995) (3125:3125:3125))
        (PORT d[10] (2599:2599:2599) (2691:2691:2691))
        (PORT d[11] (2240:2240:2240) (2319:2319:2319))
        (PORT d[12] (2491:2491:2491) (2541:2541:2541))
        (PORT clk (2469:2469:2469) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2454:2454:2454))
        (PORT d[0] (2105:2105:2105) (2129:2129:2129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2451:2451:2451))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1934:1934:1934))
        (PORT clk (3379:3379:3379) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2542:2542:2542))
        (PORT d[1] (2338:2338:2338) (2474:2474:2474))
        (PORT d[2] (2377:2377:2377) (2388:2388:2388))
        (PORT d[3] (2045:2045:2045) (2168:2168:2168))
        (PORT d[4] (2197:2197:2197) (2246:2246:2246))
        (PORT d[5] (3137:3137:3137) (3242:3242:3242))
        (PORT d[6] (2818:2818:2818) (3025:3025:3025))
        (PORT d[7] (3150:3150:3150) (3257:3257:3257))
        (PORT d[8] (2623:2623:2623) (2737:2737:2737))
        (PORT d[9] (2992:2992:2992) (3087:3087:3087))
        (PORT d[10] (3015:3015:3015) (3148:3148:3148))
        (PORT d[11] (2405:2405:2405) (2562:2562:2562))
        (PORT d[12] (2624:2624:2624) (2743:2743:2743))
        (PORT clk (3375:3375:3375) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2164:2164:2164))
        (PORT clk (3375:3375:3375) (3484:3484:3484))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3379:3379:3379) (3488:3488:3488))
        (PORT d[0] (2825:2825:2825) (2820:2820:2820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3489:3489:3489))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3489:3489:3489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3489:3489:3489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3380:3380:3380) (3489:3489:3489))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3887:3887:3887) (4104:4104:4104))
        (PORT d[1] (3801:3801:3801) (3833:3833:3833))
        (PORT d[2] (3498:3498:3498) (3517:3517:3517))
        (PORT d[3] (3005:3005:3005) (2965:2965:2965))
        (PORT d[4] (2738:2738:2738) (2884:2884:2884))
        (PORT d[5] (3107:3107:3107) (3276:3276:3276))
        (PORT d[6] (3665:3665:3665) (3632:3632:3632))
        (PORT d[7] (2352:2352:2352) (2428:2428:2428))
        (PORT d[8] (2242:2242:2242) (2339:2339:2339))
        (PORT d[9] (3010:3010:3010) (3097:3097:3097))
        (PORT d[10] (2433:2433:2433) (2471:2471:2471))
        (PORT d[11] (2072:2072:2072) (2150:2150:2150))
        (PORT d[12] (2601:2601:2601) (2679:2679:2679))
        (PORT clk (2475:2475:2475) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (PORT d[0] (2050:2050:2050) (2029:2029:2029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1049:1049:1049))
        (PORT datab (4523:4523:4523) (4782:4782:4782))
        (PORT datac (1407:1407:1407) (1397:1397:1397))
        (PORT datad (4948:4948:4948) (5157:5157:5157))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1690:1690:1690))
        (PORT datab (4523:4523:4523) (4782:4782:4782))
        (PORT datac (2221:2221:2221) (2223:2223:2223))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5218:5218:5218) (5362:5362:5362))
        (PORT datab (3915:3915:3915) (4082:4082:4082))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1854:1854:1854) (1858:1858:1858))
        (PORT datad (2552:2552:2552) (2604:2604:2604))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3367:3367:3367))
        (PORT clk (4743:4743:4743) (4976:4976:4976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3939:3939:3939) (4187:4187:4187))
        (PORT d[1] (3606:3606:3606) (3870:3870:3870))
        (PORT d[2] (3307:3307:3307) (3586:3586:3586))
        (PORT d[3] (4061:4061:4061) (4359:4359:4359))
        (PORT d[4] (3310:3310:3310) (3541:3541:3541))
        (PORT d[5] (3879:3879:3879) (4090:4090:4090))
        (PORT d[6] (4053:4053:4053) (4365:4365:4365))
        (PORT d[7] (3944:3944:3944) (4187:4187:4187))
        (PORT d[8] (3338:3338:3338) (3577:3577:3577))
        (PORT d[9] (4033:4033:4033) (4233:4233:4233))
        (PORT d[10] (3781:3781:3781) (4008:4008:4008))
        (PORT d[11] (4170:4170:4170) (4519:4519:4519))
        (PORT d[12] (4116:4116:4116) (4335:4335:4335))
        (PORT clk (4739:4739:4739) (4972:4972:4972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3373:3373:3373))
        (PORT clk (4739:4739:4739) (4972:4972:4972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4743:4743:4743) (4976:4976:4976))
        (PORT d[0] (3921:3921:3921) (4006:4006:4006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4744:4744:4744) (4977:4977:4977))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4744:4744:4744) (4977:4977:4977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4744:4744:4744) (4977:4977:4977))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4744:4744:4744) (4977:4977:4977))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3385:3385:3385) (3537:3537:3537))
        (PORT d[1] (4691:4691:4691) (4873:4873:4873))
        (PORT d[2] (5409:5409:5409) (5498:5498:5498))
        (PORT d[3] (5228:5228:5228) (5576:5576:5576))
        (PORT d[4] (4137:4137:4137) (4497:4497:4497))
        (PORT d[5] (3949:3949:3949) (4219:4219:4219))
        (PORT d[6] (4356:4356:4356) (4551:4551:4551))
        (PORT d[7] (3352:3352:3352) (3488:3488:3488))
        (PORT d[8] (2858:2858:2858) (3052:3052:3052))
        (PORT d[9] (3125:3125:3125) (3304:3304:3304))
        (PORT d[10] (2718:2718:2718) (2855:2855:2855))
        (PORT d[11] (2716:2716:2716) (2851:2851:2851))
        (PORT d[12] (3302:3302:3302) (3415:3415:3415))
        (PORT clk (2447:2447:2447) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (PORT d[0] (2505:2505:2505) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2430:2430:2430))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (2949:2949:2949))
        (PORT clk (4222:4222:4222) (4391:4391:4391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3873:3873:3873) (4075:4075:4075))
        (PORT d[1] (3450:3450:3450) (3654:3654:3654))
        (PORT d[2] (3307:3307:3307) (3555:3555:3555))
        (PORT d[3] (3443:3443:3443) (3572:3572:3572))
        (PORT d[4] (2542:2542:2542) (2727:2727:2727))
        (PORT d[5] (3436:3436:3436) (3610:3610:3610))
        (PORT d[6] (3946:3946:3946) (4198:4198:4198))
        (PORT d[7] (4257:4257:4257) (4357:4357:4357))
        (PORT d[8] (2921:2921:2921) (3164:3164:3164))
        (PORT d[9] (3186:3186:3186) (3407:3407:3407))
        (PORT d[10] (3505:3505:3505) (3661:3661:3661))
        (PORT d[11] (3576:3576:3576) (3838:3838:3838))
        (PORT d[12] (3448:3448:3448) (3669:3669:3669))
        (PORT clk (4218:4218:4218) (4387:4387:4387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3086:3086:3086))
        (PORT clk (4218:4218:4218) (4387:4387:4387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4222:4222:4222) (4391:4391:4391))
        (PORT d[0] (3330:3330:3330) (3383:3383:3383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4223:4223:4223) (4392:4392:4392))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4223:4223:4223) (4392:4392:4392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4223:4223:4223) (4392:4392:4392))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4223:4223:4223) (4392:4392:4392))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3376:3376:3376) (3534:3534:3534))
        (PORT d[1] (3947:3947:3947) (4105:4105:4105))
        (PORT d[2] (3261:3261:3261) (3513:3513:3513))
        (PORT d[3] (4196:4196:4196) (4483:4483:4483))
        (PORT d[4] (3313:3313:3313) (3570:3570:3570))
        (PORT d[5] (4233:4233:4233) (4467:4467:4467))
        (PORT d[6] (3187:3187:3187) (3291:3291:3291))
        (PORT d[7] (2903:2903:2903) (2984:2984:2984))
        (PORT d[8] (2454:2454:2454) (2611:2611:2611))
        (PORT d[9] (2327:2327:2327) (2438:2438:2438))
        (PORT d[10] (2555:2555:2555) (2651:2651:2651))
        (PORT d[11] (2279:2279:2279) (2372:2372:2372))
        (PORT d[12] (2572:2572:2572) (2651:2651:2651))
        (PORT clk (2457:2457:2457) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (PORT d[0] (2020:2020:2020) (2042:2042:2042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2898:2898:2898))
        (PORT clk (4270:4270:4270) (4468:4468:4468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (3002:3002:3002))
        (PORT d[1] (3883:3883:3883) (4081:4081:4081))
        (PORT d[2] (3340:3340:3340) (3625:3625:3625))
        (PORT d[3] (3266:3266:3266) (3491:3491:3491))
        (PORT d[4] (3215:3215:3215) (3427:3427:3427))
        (PORT d[5] (4186:4186:4186) (4348:4348:4348))
        (PORT d[6] (3255:3255:3255) (3500:3500:3500))
        (PORT d[7] (3899:3899:3899) (4122:4122:4122))
        (PORT d[8] (3952:3952:3952) (4175:4175:4175))
        (PORT d[9] (3439:3439:3439) (3647:3647:3647))
        (PORT d[10] (4102:4102:4102) (4276:4276:4276))
        (PORT d[11] (4738:4738:4738) (5063:5063:5063))
        (PORT d[12] (3689:3689:3689) (3846:3846:3846))
        (PORT clk (4266:4266:4266) (4464:4464:4464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2764:2764:2764))
        (PORT clk (4266:4266:4266) (4464:4464:4464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4270:4270:4270) (4468:4468:4468))
        (PORT d[0] (3336:3336:3336) (3395:3395:3395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4271:4271:4271) (4469:4469:4469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4271:4271:4271) (4469:4469:4469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4271:4271:4271) (4469:4469:4469))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4271:4271:4271) (4469:4469:4469))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3199:3199:3199))
        (PORT d[1] (4426:4426:4426) (4603:4603:4603))
        (PORT d[2] (4034:4034:4034) (4353:4353:4353))
        (PORT d[3] (4501:4501:4501) (4507:4507:4507))
        (PORT d[4] (3647:3647:3647) (3921:3921:3921))
        (PORT d[5] (4259:4259:4259) (4478:4478:4478))
        (PORT d[6] (3905:3905:3905) (4013:4013:4013))
        (PORT d[7] (3064:3064:3064) (3108:3108:3108))
        (PORT d[8] (2754:2754:2754) (2904:2904:2904))
        (PORT d[9] (3135:3135:3135) (3280:3280:3280))
        (PORT d[10] (2657:2657:2657) (2788:2788:2788))
        (PORT d[11] (2902:2902:2902) (3022:3022:3022))
        (PORT d[12] (2765:2765:2765) (2822:2822:2822))
        (PORT clk (2436:2436:2436) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2417:2417:2417))
        (PORT d[0] (2255:2255:2255) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2414:2414:2414))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1361:1361:1361))
        (PORT datab (3968:3968:3968) (4028:4028:4028))
        (PORT datac (2732:2732:2732) (2838:2838:2838))
        (PORT datad (2153:2153:2153) (2094:2094:2094))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3397:3397:3397))
        (PORT clk (4613:4613:4613) (4807:4807:4807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3975:3975:3975) (4197:4197:4197))
        (PORT d[1] (3142:3142:3142) (3364:3364:3364))
        (PORT d[2] (3592:3592:3592) (3858:3858:3858))
        (PORT d[3] (4415:4415:4415) (4700:4700:4700))
        (PORT d[4] (2908:2908:2908) (3123:3123:3123))
        (PORT d[5] (4100:4100:4100) (4270:4270:4270))
        (PORT d[6] (3982:3982:3982) (4290:4290:4290))
        (PORT d[7] (3783:3783:3783) (3979:3979:3979))
        (PORT d[8] (3634:3634:3634) (3895:3895:3895))
        (PORT d[9] (3912:3912:3912) (4153:4153:4153))
        (PORT d[10] (4235:4235:4235) (4466:4466:4466))
        (PORT d[11] (4313:4313:4313) (4592:4592:4592))
        (PORT d[12] (3600:3600:3600) (3756:3756:3756))
        (PORT clk (4609:4609:4609) (4803:4803:4803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3680:3680:3680))
        (PORT clk (4609:4609:4609) (4803:4803:4803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4613:4613:4613) (4807:4807:4807))
        (PORT d[0] (4310:4310:4310) (4311:4311:4311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4614:4614:4614) (4808:4808:4808))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4614:4614:4614) (4808:4808:4808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4614:4614:4614) (4808:4808:4808))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4614:4614:4614) (4808:4808:4808))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3892:3892:3892) (4141:4141:4141))
        (PORT d[1] (4386:4386:4386) (4590:4590:4590))
        (PORT d[2] (3684:3684:3684) (3970:3970:3970))
        (PORT d[3] (4608:4608:4608) (4969:4969:4969))
        (PORT d[4] (3688:3688:3688) (3961:3961:3961))
        (PORT d[5] (4530:4530:4530) (4782:4782:4782))
        (PORT d[6] (4319:4319:4319) (4479:4479:4479))
        (PORT d[7] (3196:3196:3196) (3300:3300:3300))
        (PORT d[8] (3260:3260:3260) (3495:3495:3495))
        (PORT d[9] (2735:2735:2735) (2885:2885:2885))
        (PORT d[10] (3034:3034:3034) (3161:3161:3161))
        (PORT d[11] (2999:2999:2999) (3135:3135:3135))
        (PORT d[12] (3032:3032:3032) (3149:3149:3149))
        (PORT clk (2419:2419:2419) (2400:2400:2400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2400:2400:2400))
        (PORT d[0] (2521:2521:2521) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2397:2397:2397))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2768:2768:2768) (2883:2883:2883))
        (PORT datab (2312:2312:2312) (2171:2171:2171))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (1598:1598:1598) (1557:1557:1557))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2697:2697:2697))
        (PORT clk (3463:3463:3463) (3594:3594:3594))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2591:2591:2591))
        (PORT d[1] (2575:2575:2575) (2629:2629:2629))
        (PORT d[2] (1931:1931:1931) (2031:2031:2031))
        (PORT d[3] (2545:2545:2545) (2742:2742:2742))
        (PORT d[4] (2392:2392:2392) (2529:2529:2529))
        (PORT d[5] (2640:2640:2640) (2693:2693:2693))
        (PORT d[6] (3246:3246:3246) (3454:3454:3454))
        (PORT d[7] (3533:3533:3533) (3726:3726:3726))
        (PORT d[8] (3646:3646:3646) (3895:3895:3895))
        (PORT d[9] (2518:2518:2518) (2578:2578:2578))
        (PORT d[10] (2698:2698:2698) (2861:2861:2861))
        (PORT d[11] (2990:2990:2990) (3164:3164:3164))
        (PORT d[12] (2794:2794:2794) (2848:2848:2848))
        (PORT clk (3459:3459:3459) (3590:3590:3590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2785:2785:2785))
        (PORT clk (3459:3459:3459) (3590:3590:3590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3594:3594:3594))
        (PORT d[0] (3487:3487:3487) (3416:3416:3416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3595:3595:3595))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3595:3595:3595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3595:3595:3595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3464:3464:3464) (3595:3595:3595))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2050:2050:2050))
        (PORT d[1] (2290:2290:2290) (2339:2339:2339))
        (PORT d[2] (2298:2298:2298) (2348:2348:2348))
        (PORT d[3] (2344:2344:2344) (2386:2386:2386))
        (PORT d[4] (2584:2584:2584) (2606:2606:2606))
        (PORT d[5] (2243:2243:2243) (2282:2282:2282))
        (PORT d[6] (2452:2452:2452) (2459:2459:2459))
        (PORT d[7] (2231:2231:2231) (2222:2222:2222))
        (PORT d[8] (2686:2686:2686) (2821:2821:2821))
        (PORT d[9] (2567:2567:2567) (2591:2591:2591))
        (PORT d[10] (2176:2176:2176) (2173:2173:2173))
        (PORT d[11] (2101:2101:2101) (2123:2123:2123))
        (PORT d[12] (2215:2215:2215) (2212:2212:2212))
        (PORT clk (2482:2482:2482) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (PORT d[0] (1716:1716:1716) (1656:1656:1656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a127.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3539:3539:3539) (3733:3733:3733))
        (PORT clk (4546:4546:4546) (4731:4731:4731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3833:3833:3833))
        (PORT d[1] (3555:3555:3555) (3800:3800:3800))
        (PORT d[2] (3325:3325:3325) (3574:3574:3574))
        (PORT d[3] (3735:3735:3735) (3860:3860:3860))
        (PORT d[4] (3236:3236:3236) (3443:3443:3443))
        (PORT d[5] (3642:3642:3642) (3796:3796:3796))
        (PORT d[6] (3964:3964:3964) (4269:4269:4269))
        (PORT d[7] (3461:3461:3461) (3663:3663:3663))
        (PORT d[8] (3636:3636:3636) (3911:3911:3911))
        (PORT d[9] (3879:3879:3879) (4086:4086:4086))
        (PORT d[10] (3874:3874:3874) (4071:4071:4071))
        (PORT d[11] (4300:4300:4300) (4576:4576:4576))
        (PORT d[12] (3777:3777:3777) (3972:3972:3972))
        (PORT clk (4542:4542:4542) (4727:4727:4727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3363:3363:3363))
        (PORT clk (4542:4542:4542) (4727:4727:4727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4546:4546:4546) (4731:4731:4731))
        (PORT d[0] (3925:3925:3925) (3994:3994:3994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4547:4547:4547) (4732:4732:4732))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4547:4547:4547) (4732:4732:4732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4547:4547:4547) (4732:4732:4732))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4547:4547:4547) (4732:4732:4732))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3871:3871:3871) (4099:4099:4099))
        (PORT d[1] (4723:4723:4723) (4928:4928:4928))
        (PORT d[2] (4038:4038:4038) (4318:4318:4318))
        (PORT d[3] (4634:4634:4634) (4998:4998:4998))
        (PORT d[4] (4098:4098:4098) (4374:4374:4374))
        (PORT d[5] (4007:4007:4007) (4268:4268:4268))
        (PORT d[6] (3678:3678:3678) (3840:3840:3840))
        (PORT d[7] (3323:3323:3323) (3411:3411:3411))
        (PORT d[8] (2868:2868:2868) (3060:3060:3060))
        (PORT d[9] (2802:2802:2802) (2958:2958:2958))
        (PORT d[10] (2697:2697:2697) (2836:2836:2836))
        (PORT d[11] (3003:3003:3003) (3137:3137:3137))
        (PORT d[12] (2640:2640:2640) (2728:2728:2728))
        (PORT clk (2393:2393:2393) (2373:2373:2373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2373:2373:2373))
        (PORT d[0] (2433:2433:2433) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a111.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2370:2370:2370))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3425:3425:3425))
        (PORT clk (4579:4579:4579) (4770:4770:4770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3860:3860:3860))
        (PORT d[1] (3913:3913:3913) (4155:4155:4155))
        (PORT d[2] (3307:3307:3307) (3559:3559:3559))
        (PORT d[3] (3708:3708:3708) (4012:4012:4012))
        (PORT d[4] (2890:2890:2890) (3097:3097:3097))
        (PORT d[5] (4359:4359:4359) (4519:4519:4519))
        (PORT d[6] (3634:3634:3634) (3907:3907:3907))
        (PORT d[7] (3809:3809:3809) (4001:4001:4001))
        (PORT d[8] (3303:3303:3303) (3549:3549:3549))
        (PORT d[9] (3853:3853:3853) (4089:4089:4089))
        (PORT d[10] (3893:3893:3893) (4093:4093:4093))
        (PORT d[11] (4108:4108:4108) (4416:4416:4416))
        (PORT d[12] (3607:3607:3607) (3764:3764:3764))
        (PORT clk (4575:4575:4575) (4766:4766:4766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3126:3126:3126) (3216:3216:3216))
        (PORT clk (4575:4575:4575) (4766:4766:4766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4579:4579:4579) (4770:4770:4770))
        (PORT d[0] (3748:3748:3748) (3847:3847:3847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4580:4580:4580) (4771:4771:4771))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4580:4580:4580) (4771:4771:4771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4580:4580:4580) (4771:4771:4771))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4580:4580:4580) (4771:4771:4771))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3872:3872:3872) (4119:4119:4119))
        (PORT d[1] (4404:4404:4404) (4611:4611:4611))
        (PORT d[2] (3947:3947:3947) (4221:4221:4221))
        (PORT d[3] (4569:4569:4569) (4927:4927:4927))
        (PORT d[4] (3735:3735:3735) (4010:4010:4010))
        (PORT d[5] (3638:3638:3638) (3904:3904:3904))
        (PORT d[6] (4066:4066:4066) (4229:4229:4229))
        (PORT d[7] (3008:3008:3008) (3111:3111:3111))
        (PORT d[8] (3247:3247:3247) (3480:3480:3480))
        (PORT d[9] (2719:2719:2719) (2878:2878:2878))
        (PORT d[10] (2728:2728:2728) (2868:2868:2868))
        (PORT d[11] (3343:3343:3343) (3479:3479:3479))
        (PORT d[12] (2999:2999:2999) (3115:3115:3115))
        (PORT clk (2413:2413:2413) (2395:2395:2395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2395:2395:2395))
        (PORT d[0] (2426:2426:2426) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2392:2392:2392))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3552:3552:3552) (3781:3781:3781))
        (PORT clk (4612:4612:4612) (4808:4808:4808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3633:3633:3633) (3862:3862:3862))
        (PORT d[1] (3879:3879:3879) (4119:4119:4119))
        (PORT d[2] (3305:3305:3305) (3554:3554:3554))
        (PORT d[3] (4124:4124:4124) (4420:4420:4420))
        (PORT d[4] (2934:2934:2934) (3151:3151:3151))
        (PORT d[5] (3853:3853:3853) (4061:4061:4061))
        (PORT d[6] (3987:3987:3987) (4255:4255:4255))
        (PORT d[7] (3802:3802:3802) (3993:3993:3993))
        (PORT d[8] (3302:3302:3302) (3580:3580:3580))
        (PORT d[9] (2910:2910:2910) (3067:3067:3067))
        (PORT d[10] (3861:3861:3861) (4057:4057:4057))
        (PORT d[11] (4069:4069:4069) (4375:4375:4375))
        (PORT d[12] (3911:3911:3911) (4061:4061:4061))
        (PORT clk (4608:4608:4608) (4804:4804:4804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3157:3157:3157) (3215:3215:3215))
        (PORT clk (4608:4608:4608) (4804:4804:4804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4612:4612:4612) (4808:4808:4808))
        (PORT d[0] (3779:3779:3779) (3846:3846:3846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4613:4613:4613) (4809:4809:4809))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4613:4613:4613) (4809:4809:4809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4613:4613:4613) (4809:4809:4809))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4613:4613:4613) (4809:4809:4809))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3857:3857:3857) (4091:4091:4091))
        (PORT d[1] (4666:4666:4666) (4846:4846:4846))
        (PORT d[2] (3960:3960:3960) (4235:4235:4235))
        (PORT d[3] (4581:4581:4581) (4926:4926:4926))
        (PORT d[4] (3722:3722:3722) (4004:4004:4004))
        (PORT d[5] (3991:3991:3991) (4252:4252:4252))
        (PORT d[6] (4059:4059:4059) (4221:4221:4221))
        (PORT d[7] (2944:2944:2944) (3065:3065:3065))
        (PORT d[8] (3253:3253:3253) (3486:3486:3486))
        (PORT d[9] (2715:2715:2715) (2865:2865:2865))
        (PORT d[10] (3088:3088:3088) (3222:3222:3222))
        (PORT d[11] (2938:2938:2938) (3072:3072:3072))
        (PORT d[12] (3289:3289:3289) (3406:3406:3406))
        (PORT clk (2407:2407:2407) (2388:2388:2388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2388:2388:2388))
        (PORT d[0] (2180:2180:2180) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2385:2385:2385))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2761:2761:2761) (2875:2875:2875))
        (PORT datab (1368:1368:1368) (1331:1331:1331))
        (PORT datac (3942:3942:3942) (4002:4002:4002))
        (PORT datad (1651:1651:1651) (1608:1608:1608))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3059:3059:3059) (3048:3048:3048))
        (PORT datab (997:997:997) (979:979:979))
        (PORT datac (3941:3941:3941) (4000:4000:4000))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (934:934:934))
        (PORT datac (3428:3428:3428) (3663:3663:3663))
        (PORT datad (924:924:924) (876:876:876))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1587:1587:1587))
        (PORT datab (322:322:322) (395:395:395))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (266:266:266) (304:304:304))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (659:659:659) (765:765:765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1636:1636:1636) (1654:1654:1654))
        (PORT datad (4188:4188:4188) (4563:4563:4563))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4247:4247:4247) (4493:4493:4493))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1461:1461:1461))
        (PORT datab (1009:1009:1009) (996:996:996))
        (PORT datac (1015:1015:1015) (1032:1032:1032))
        (PORT datad (1619:1619:1619) (1570:1570:1570))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4169:4169:4169) (4303:4303:4303))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2478:2478:2478) (2378:2378:2378))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2653:2653:2653))
        (PORT clk (3435:3435:3435) (3552:3552:3552))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3578:3578:3578))
        (PORT d[1] (2961:2961:2961) (2992:2992:2992))
        (PORT d[2] (3055:3055:3055) (3221:3221:3221))
        (PORT d[3] (3466:3466:3466) (3650:3650:3650))
        (PORT d[4] (3484:3484:3484) (3683:3683:3683))
        (PORT d[5] (2937:2937:2937) (3090:3090:3090))
        (PORT d[6] (3166:3166:3166) (3365:3365:3365))
        (PORT d[7] (3761:3761:3761) (3929:3929:3929))
        (PORT d[8] (4047:4047:4047) (4213:4213:4213))
        (PORT d[9] (2666:2666:2666) (2815:2815:2815))
        (PORT d[10] (2909:2909:2909) (3048:3048:3048))
        (PORT d[11] (3375:3375:3375) (3566:3566:3566))
        (PORT d[12] (3043:3043:3043) (3198:3198:3198))
        (PORT clk (3431:3431:3431) (3548:3548:3548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (2946:2946:2946))
        (PORT clk (3431:3431:3431) (3548:3548:3548))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3435:3435:3435) (3552:3552:3552))
        (PORT d[0] (3621:3621:3621) (3577:3577:3577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3436:3436:3436) (3553:3553:3553))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3436:3436:3436) (3553:3553:3553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3436:3436:3436) (3553:3553:3553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3436:3436:3436) (3553:3553:3553))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (3503:3503:3503))
        (PORT d[1] (3197:3197:3197) (3237:3237:3237))
        (PORT d[2] (5179:5179:5179) (5575:5575:5575))
        (PORT d[3] (4036:4036:4036) (4288:4288:4288))
        (PORT d[4] (2527:2527:2527) (2719:2719:2719))
        (PORT d[5] (3263:3263:3263) (3392:3392:3392))
        (PORT d[6] (3608:3608:3608) (3623:3623:3623))
        (PORT d[7] (3036:3036:3036) (3151:3151:3151))
        (PORT d[8] (2639:2639:2639) (2756:2756:2756))
        (PORT d[9] (3441:3441:3441) (3567:3567:3567))
        (PORT d[10] (3059:3059:3059) (3232:3232:3232))
        (PORT d[11] (2792:2792:2792) (2936:2936:2936))
        (PORT d[12] (2780:2780:2780) (2914:2914:2914))
        (PORT clk (2467:2467:2467) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (PORT d[0] (2307:2307:2307) (2389:2389:2389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2880:2880:2880))
        (PORT clk (3028:3028:3028) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3159:3159:3159))
        (PORT d[1] (3006:3006:3006) (3042:3042:3042))
        (PORT d[2] (2823:2823:2823) (3045:3045:3045))
        (PORT d[3] (2989:2989:2989) (3101:3101:3101))
        (PORT d[4] (2491:2491:2491) (2572:2572:2572))
        (PORT d[5] (3362:3362:3362) (3556:3556:3556))
        (PORT d[6] (2792:2792:2792) (2980:2980:2980))
        (PORT d[7] (3023:3023:3023) (3192:3192:3192))
        (PORT d[8] (2954:2954:2954) (3093:3093:3093))
        (PORT d[9] (2722:2722:2722) (2888:2888:2888))
        (PORT d[10] (2817:2817:2817) (2896:2896:2896))
        (PORT d[11] (2922:2922:2922) (3074:3074:3074))
        (PORT d[12] (3319:3319:3319) (3499:3499:3499))
        (PORT clk (3024:3024:3024) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3082:3082:3082))
        (PORT clk (3024:3024:3024) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3028:3028:3028) (3107:3107:3107))
        (PORT d[0] (3388:3388:3388) (3398:3398:3398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3108:3108:3108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3029:3029:3029) (3108:3108:3108))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3460:3460:3460) (3629:3629:3629))
        (PORT d[1] (3474:3474:3474) (3520:3520:3520))
        (PORT d[2] (4830:4830:4830) (5190:5190:5190))
        (PORT d[3] (3953:3953:3953) (4164:4164:4164))
        (PORT d[4] (2858:2858:2858) (3061:3061:3061))
        (PORT d[5] (2725:2725:2725) (2844:2844:2844))
        (PORT d[6] (3908:3908:3908) (4038:4038:4038))
        (PORT d[7] (2649:2649:2649) (2720:2720:2720))
        (PORT d[8] (2234:2234:2234) (2327:2327:2327))
        (PORT d[9] (3517:3517:3517) (3689:3689:3689))
        (PORT d[10] (3233:3233:3233) (3336:3336:3336))
        (PORT d[11] (2416:2416:2416) (2525:2525:2525))
        (PORT d[12] (2372:2372:2372) (2464:2464:2464))
        (PORT clk (2464:2464:2464) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (PORT d[0] (2356:2356:2356) (2344:2344:2344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2451:2451:2451))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5005:5005:5005) (5212:5212:5212))
        (PORT datab (4524:4524:4524) (4784:4784:4784))
        (PORT datac (1880:1880:1880) (1865:1865:1865))
        (PORT datad (2617:2617:2617) (2610:2610:2610))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (870:870:870) (902:902:902))
        (PORT clk (3025:3025:3025) (3121:3121:3121))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (2887:2887:2887))
        (PORT d[1] (2839:2839:2839) (2952:2952:2952))
        (PORT d[2] (2022:2022:2022) (2028:2028:2028))
        (PORT d[3] (2692:2692:2692) (2806:2806:2806))
        (PORT d[4] (1743:1743:1743) (1749:1749:1749))
        (PORT d[5] (1655:1655:1655) (1654:1654:1654))
        (PORT d[6] (2769:2769:2769) (2969:2969:2969))
        (PORT d[7] (3168:3168:3168) (3273:3273:3273))
        (PORT d[8] (2986:2986:2986) (3207:3207:3207))
        (PORT d[9] (2774:2774:2774) (2817:2817:2817))
        (PORT d[10] (2178:2178:2178) (2250:2250:2250))
        (PORT d[11] (2547:2547:2547) (2664:2664:2664))
        (PORT d[12] (2577:2577:2577) (2549:2549:2549))
        (PORT clk (3021:3021:3021) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2109:2109:2109))
        (PORT clk (3021:3021:3021) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3121:3121:3121))
        (PORT d[0] (2852:2852:2852) (2740:2740:2740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3122:3122:3122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3122:3122:3122))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2761:2761:2761))
        (PORT d[1] (4123:4123:4123) (4159:4159:4159))
        (PORT d[2] (2710:2710:2710) (2727:2727:2727))
        (PORT d[3] (3758:3758:3758) (3712:3712:3712))
        (PORT d[4] (1648:1648:1648) (1760:1760:1760))
        (PORT d[5] (2179:2179:2179) (2249:2249:2249))
        (PORT d[6] (2933:2933:2933) (2896:2896:2896))
        (PORT d[7] (2687:2687:2687) (2729:2729:2729))
        (PORT d[8] (1844:1844:1844) (1903:1903:1903))
        (PORT d[9] (3357:3357:3357) (3473:3473:3473))
        (PORT d[10] (3059:3059:3059) (3069:3069:3069))
        (PORT d[11] (1863:1863:1863) (1912:1912:1912))
        (PORT d[12] (2185:2185:2185) (2212:2212:2212))
        (PORT clk (2457:2457:2457) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (PORT d[0] (1472:1472:1472) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a123.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1507:1507:1507))
        (PORT clk (3142:3142:3142) (3244:3244:3244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2492:2492:2492))
        (PORT d[1] (2872:2872:2872) (2986:2986:2986))
        (PORT d[2] (2350:2350:2350) (2357:2357:2357))
        (PORT d[3] (2405:2405:2405) (2528:2528:2528))
        (PORT d[4] (2303:2303:2303) (2433:2433:2433))
        (PORT d[5] (2891:2891:2891) (2999:2999:2999))
        (PORT d[6] (3281:3281:3281) (3369:3369:3369))
        (PORT d[7] (3185:3185:3185) (3286:3286:3286))
        (PORT d[8] (2659:2659:2659) (2889:2889:2889))
        (PORT d[9] (2227:2227:2227) (2358:2358:2358))
        (PORT d[10] (2718:2718:2718) (2874:2874:2874))
        (PORT d[11] (2664:2664:2664) (2798:2798:2798))
        (PORT d[12] (2659:2659:2659) (2783:2783:2783))
        (PORT clk (3138:3138:3138) (3240:3240:3240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2435:2435:2435))
        (PORT clk (3138:3138:3138) (3240:3240:3240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3244:3244:3244))
        (PORT d[0] (2847:2847:2847) (2782:2782:2782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3245:3245:3245))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3245:3245:3245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3245:3245:3245))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3143:3143:3143) (3245:3245:3245))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2735:2735:2735))
        (PORT d[1] (3741:3741:3741) (3782:3782:3782))
        (PORT d[2] (3118:3118:3118) (3140:3140:3140))
        (PORT d[3] (3356:3356:3356) (3306:3306:3306))
        (PORT d[4] (2081:2081:2081) (2187:2187:2187))
        (PORT d[5] (3132:3132:3132) (3304:3304:3304))
        (PORT d[6] (3308:3308:3308) (3277:3277:3277))
        (PORT d[7] (2220:2220:2220) (2256:2256:2256))
        (PORT d[8] (1876:1876:1876) (1932:1932:1932))
        (PORT d[9] (2982:2982:2982) (3117:3117:3117))
        (PORT d[10] (2458:2458:2458) (2500:2500:2500))
        (PORT d[11] (1886:1886:1886) (1935:1935:1935))
        (PORT d[12] (1954:1954:1954) (2007:2007:2007))
        (PORT clk (2464:2464:2464) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (PORT d[0] (1733:1733:1733) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a123.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2451:2451:2451))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datab (4521:4521:4521) (4780:4780:4780))
        (PORT datac (2094:2094:2094) (2070:2070:2070))
        (PORT datad (1416:1416:1416) (1407:1407:1407))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1833:1833:1833))
        (PORT clk (3334:3334:3334) (3424:3424:3424))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2577:2577:2577))
        (PORT d[1] (2622:2622:2622) (2734:2734:2734))
        (PORT d[2] (3000:3000:3000) (3120:3120:3120))
        (PORT d[3] (2350:2350:2350) (2475:2475:2475))
        (PORT d[4] (2171:2171:2171) (2218:2218:2218))
        (PORT d[5] (2500:2500:2500) (2607:2607:2607))
        (PORT d[6] (2833:2833:2833) (3041:3041:3041))
        (PORT d[7] (3515:3515:3515) (3609:3609:3609))
        (PORT d[8] (2583:2583:2583) (2799:2799:2799))
        (PORT d[9] (2991:2991:2991) (3086:3086:3086))
        (PORT d[10] (3164:3164:3164) (3361:3361:3361))
        (PORT d[11] (2383:2383:2383) (2540:2540:2540))
        (PORT d[12] (2573:2573:2573) (2689:2689:2689))
        (PORT clk (3330:3330:3330) (3420:3420:3420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2455:2455:2455))
        (PORT clk (3330:3330:3330) (3420:3420:3420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3334:3334:3334) (3424:3424:3424))
        (PORT d[0] (3094:3094:3094) (3086:3086:3086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3335:3335:3335) (3425:3425:3425))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3335:3335:3335) (3425:3425:3425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3335:3335:3335) (3425:3425:3425))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3335:3335:3335) (3425:3425:3425))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (3068:3068:3068))
        (PORT d[1] (4112:4112:4112) (4143:4143:4143))
        (PORT d[2] (3445:3445:3445) (3461:3461:3461))
        (PORT d[3] (2672:2672:2672) (2641:2641:2641))
        (PORT d[4] (2403:2403:2403) (2553:2553:2553))
        (PORT d[5] (3104:3104:3104) (3279:3279:3279))
        (PORT d[6] (3651:3651:3651) (3619:3619:3619))
        (PORT d[7] (2366:2366:2366) (2445:2445:2445))
        (PORT d[8] (2258:2258:2258) (2353:2353:2353))
        (PORT d[9] (2920:2920:2920) (3007:3007:3007))
        (PORT d[10] (2399:2399:2399) (2421:2421:2421))
        (PORT d[11] (2041:2041:2041) (2115:2115:2115))
        (PORT d[12] (2568:2568:2568) (2645:2645:2645))
        (PORT clk (2474:2474:2474) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (PORT d[0] (1967:1967:1967) (1983:1983:1983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2174:2174:2174))
        (PORT clk (3442:3442:3442) (3544:3544:3544))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2582:2582:2582))
        (PORT d[1] (2983:2983:2983) (3096:3096:3096))
        (PORT d[2] (2715:2715:2715) (2842:2842:2842))
        (PORT d[3] (2472:2472:2472) (2611:2611:2611))
        (PORT d[4] (3111:3111:3111) (3273:3273:3273))
        (PORT d[5] (2741:2741:2741) (2839:2839:2839))
        (PORT d[6] (3193:3193:3193) (3401:3401:3401))
        (PORT d[7] (4135:4135:4135) (4319:4319:4319))
        (PORT d[8] (2920:2920:2920) (3132:3132:3132))
        (PORT d[9] (2230:2230:2230) (2354:2354:2354))
        (PORT d[10] (3120:3120:3120) (3316:3316:3316))
        (PORT d[11] (2453:2453:2453) (2618:2618:2618))
        (PORT d[12] (2680:2680:2680) (2810:2810:2810))
        (PORT clk (3438:3438:3438) (3540:3540:3540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (2810:2810:2810))
        (PORT clk (3438:3438:3438) (3540:3540:3540))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3442:3442:3442) (3544:3544:3544))
        (PORT d[0] (3501:3501:3501) (3394:3394:3394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3545:3545:3545))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3545:3545:3545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3545:3545:3545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3545:3545:3545))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3425:3425:3425))
        (PORT d[1] (4061:4061:4061) (4089:4089:4089))
        (PORT d[2] (4232:4232:4232) (4451:4451:4451))
        (PORT d[3] (3008:3008:3008) (2967:2967:2967))
        (PORT d[4] (2106:2106:2106) (2269:2269:2269))
        (PORT d[5] (2773:2773:2773) (2949:2949:2949))
        (PORT d[6] (3056:3056:3056) (3120:3120:3120))
        (PORT d[7] (2733:2733:2733) (2807:2807:2807))
        (PORT d[8] (2224:2224:2224) (2319:2319:2319))
        (PORT d[9] (2990:2990:2990) (3121:3121:3121))
        (PORT d[10] (2513:2513:2513) (2596:2596:2596))
        (PORT d[11] (2184:2184:2184) (2255:2255:2255))
        (PORT d[12] (2976:2976:2976) (3053:3053:3053))
        (PORT clk (2466:2466:2466) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (PORT d[0] (2000:2000:2000) (2019:2019:2019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1412:1412:1412) (1395:1395:1395))
        (PORT datab (4523:4523:4523) (4782:4782:4782))
        (PORT datac (686:686:686) (682:682:682))
        (PORT datad (4949:4949:4949) (5157:5157:5157))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2804:2804:2804))
        (PORT clk (3796:3796:3796) (3933:3933:3933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2647:2647:2647))
        (PORT d[1] (3352:3352:3352) (3534:3534:3534))
        (PORT d[2] (2779:2779:2779) (2956:2956:2956))
        (PORT d[3] (2910:2910:2910) (3127:3127:3127))
        (PORT d[4] (2643:2643:2643) (2742:2742:2742))
        (PORT d[5] (2930:2930:2930) (3092:3092:3092))
        (PORT d[6] (3755:3755:3755) (3909:3909:3909))
        (PORT d[7] (3821:3821:3821) (4065:4065:4065))
        (PORT d[8] (3358:3358:3358) (3643:3643:3643))
        (PORT d[9] (2743:2743:2743) (2918:2918:2918))
        (PORT d[10] (2891:2891:2891) (3031:3031:3031))
        (PORT d[11] (2824:2824:2824) (3023:3023:3023))
        (PORT d[12] (3049:3049:3049) (3212:3212:3212))
        (PORT clk (3792:3792:3792) (3929:3929:3929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2900:2900:2900))
        (PORT clk (3792:3792:3792) (3929:3929:3929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3796:3796:3796) (3933:3933:3933))
        (PORT d[0] (3482:3482:3482) (3508:3508:3508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3797:3797:3797) (3934:3934:3934))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3797:3797:3797) (3934:3934:3934))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3797:3797:3797) (3934:3934:3934))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3797:3797:3797) (3934:3934:3934))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4261:4261:4261) (4523:4523:4523))
        (PORT d[1] (4342:4342:4342) (4476:4476:4476))
        (PORT d[2] (3563:3563:3563) (3829:3829:3829))
        (PORT d[3] (5314:5314:5314) (5356:5356:5356))
        (PORT d[4] (2924:2924:2924) (3144:3144:3144))
        (PORT d[5] (3170:3170:3170) (3403:3403:3403))
        (PORT d[6] (3389:3389:3389) (3425:3425:3425))
        (PORT d[7] (3160:3160:3160) (3277:3277:3277))
        (PORT d[8] (2631:2631:2631) (2768:2768:2768))
        (PORT d[9] (3371:3371:3371) (3482:3482:3482))
        (PORT d[10] (3011:3011:3011) (3136:3136:3136))
        (PORT d[11] (2676:2676:2676) (2803:2803:2803))
        (PORT d[12] (2965:2965:2965) (3072:3072:3072))
        (PORT clk (2434:2434:2434) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2419:2419:2419))
        (PORT d[0] (2454:2454:2454) (2496:2496:2496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a107.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2416:2416:2416))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (2950:2950:2950))
        (PORT clk (3326:3326:3326) (3437:3437:3437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (3206:3206:3206))
        (PORT d[1] (2647:2647:2647) (2692:2692:2692))
        (PORT d[2] (3223:3223:3223) (3450:3450:3450))
        (PORT d[3] (3122:3122:3122) (3308:3308:3308))
        (PORT d[4] (3135:3135:3135) (3292:3292:3292))
        (PORT d[5] (3258:3258:3258) (3391:3391:3391))
        (PORT d[6] (3163:3163:3163) (3361:3361:3361))
        (PORT d[7] (3437:3437:3437) (3613:3613:3613))
        (PORT d[8] (4053:4053:4053) (4177:4177:4177))
        (PORT d[9] (2740:2740:2740) (2900:2900:2900))
        (PORT d[10] (3488:3488:3488) (3558:3558:3558))
        (PORT d[11] (3258:3258:3258) (3413:3413:3413))
        (PORT d[12] (2918:2918:2918) (3066:3066:3066))
        (PORT clk (3322:3322:3322) (3433:3433:3433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2616:2616:2616) (2661:2661:2661))
        (PORT clk (3322:3322:3322) (3433:3433:3433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3326:3326:3326) (3437:3437:3437))
        (PORT d[0] (3271:3271:3271) (3319:3319:3319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3438:3438:3438))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3438:3438:3438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3438:3438:3438))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3327:3327:3327) (3438:3438:3438))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3059:3059:3059) (3232:3232:3232))
        (PORT d[1] (3477:3477:3477) (3500:3500:3500))
        (PORT d[2] (5211:5211:5211) (5607:5607:5607))
        (PORT d[3] (3985:3985:3985) (4235:4235:4235))
        (PORT d[4] (2915:2915:2915) (3111:3111:3111))
        (PORT d[5] (3435:3435:3435) (3589:3589:3589))
        (PORT d[6] (3848:3848:3848) (3969:3969:3969))
        (PORT d[7] (3054:3054:3054) (3172:3172:3172))
        (PORT d[8] (2957:2957:2957) (3071:3071:3071))
        (PORT d[9] (3094:3094:3094) (3225:3225:3225))
        (PORT d[10] (2917:2917:2917) (3030:3030:3030))
        (PORT d[11] (2450:2450:2450) (2563:2563:2563))
        (PORT d[12] (2725:2725:2725) (2856:2856:2856))
        (PORT clk (2475:2475:2475) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (PORT d[0] (2429:2429:2429) (2461:2461:2461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a107.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1857:1857:1857) (1897:1897:1897))
        (PORT datac (4480:4480:4480) (4748:4748:4748))
        (PORT datad (2533:2533:2533) (2462:2462:2462))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3342:3342:3342))
        (PORT clk (3852:3852:3852) (4010:4010:4010))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (3219:3219:3219))
        (PORT d[1] (3355:3355:3355) (3537:3537:3537))
        (PORT d[2] (2796:2796:2796) (2965:2965:2965))
        (PORT d[3] (2856:2856:2856) (3073:3073:3073))
        (PORT d[4] (3074:3074:3074) (3266:3266:3266))
        (PORT d[5] (3590:3590:3590) (3753:3753:3753))
        (PORT d[6] (3739:3739:3739) (3935:3935:3935))
        (PORT d[7] (4183:4183:4183) (4410:4410:4410))
        (PORT d[8] (3772:3772:3772) (3948:3948:3948))
        (PORT d[9] (2756:2756:2756) (2934:2934:2934))
        (PORT d[10] (3824:3824:3824) (4086:4086:4086))
        (PORT d[11] (3475:3475:3475) (3689:3689:3689))
        (PORT d[12] (3080:3080:3080) (3248:3248:3248))
        (PORT clk (3848:3848:3848) (4006:4006:4006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (2987:2987:2987))
        (PORT clk (3848:3848:3848) (4006:4006:4006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3852:3852:3852) (4010:4010:4010))
        (PORT d[0] (3586:3586:3586) (3661:3661:3661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3853:3853:3853) (4011:4011:4011))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3853:3853:3853) (4011:4011:4011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3853:3853:3853) (4011:4011:4011))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3853:3853:3853) (4011:4011:4011))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3711:3711:3711) (3912:3912:3912))
        (PORT d[1] (4659:4659:4659) (4796:4796:4796))
        (PORT d[2] (3615:3615:3615) (3884:3884:3884))
        (PORT d[3] (4697:4697:4697) (4753:4753:4753))
        (PORT d[4] (2946:2946:2946) (3181:3181:3181))
        (PORT d[5] (3576:3576:3576) (3790:3790:3790))
        (PORT d[6] (3378:3378:3378) (3412:3412:3412))
        (PORT d[7] (3002:3002:3002) (3094:3094:3094))
        (PORT d[8] (2657:2657:2657) (2795:2795:2795))
        (PORT d[9] (3341:3341:3341) (3472:3472:3472))
        (PORT d[10] (3022:3022:3022) (3143:3143:3143))
        (PORT d[11] (3014:3014:3014) (3169:3169:3169))
        (PORT d[12] (2941:2941:2941) (3042:3042:3042))
        (PORT clk (2447:2447:2447) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2429:2429:2429))
        (PORT d[0] (2478:2478:2478) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2426:2426:2426))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2286:2286:2286))
        (PORT clk (3391:3391:3391) (3497:3497:3497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3423:3423:3423) (3569:3569:3569))
        (PORT d[1] (3334:3334:3334) (3368:3368:3368))
        (PORT d[2] (2764:2764:2764) (2938:2938:2938))
        (PORT d[3] (3162:3162:3162) (3354:3354:3354))
        (PORT d[4] (3482:3482:3482) (3679:3679:3679))
        (PORT d[5] (3298:3298:3298) (3453:3453:3453))
        (PORT d[6] (3158:3158:3158) (3357:3357:3357))
        (PORT d[7] (3723:3723:3723) (3889:3889:3889))
        (PORT d[8] (3308:3308:3308) (3441:3441:3441))
        (PORT d[9] (2734:2734:2734) (2894:2894:2894))
        (PORT d[10] (2929:2929:2929) (3069:3069:3069))
        (PORT d[11] (2947:2947:2947) (3109:3109:3109))
        (PORT d[12] (3004:3004:3004) (3153:3153:3153))
        (PORT clk (3387:3387:3387) (3493:3493:3493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (2887:2887:2887))
        (PORT clk (3387:3387:3387) (3493:3493:3493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3391:3391:3391) (3497:3497:3497))
        (PORT d[0] (3556:3556:3556) (3605:3605:3605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3498:3498:3498))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3498:3498:3498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3498:3498:3498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3392:3392:3392) (3498:3498:3498))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3550:3550:3550))
        (PORT d[1] (3502:3502:3502) (3535:3535:3535))
        (PORT d[2] (5220:5220:5220) (5616:5616:5616))
        (PORT d[3] (3703:3703:3703) (3960:3960:3960))
        (PORT d[4] (2539:2539:2539) (2745:2745:2745))
        (PORT d[5] (3317:3317:3317) (3454:3454:3454))
        (PORT d[6] (3543:3543:3543) (3561:3561:3561))
        (PORT d[7] (2720:2720:2720) (2830:2830:2830))
        (PORT d[8] (2965:2965:2965) (3082:3082:3082))
        (PORT d[9] (2989:2989:2989) (3109:3109:3109))
        (PORT d[10] (2898:2898:2898) (3011:3011:3011))
        (PORT d[11] (2793:2793:2793) (2935:2935:2935))
        (PORT d[12] (2774:2774:2774) (2909:2909:2909))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2459:2459:2459))
        (PORT d[0] (2507:2507:2507) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2593:2593:2593) (2680:2680:2680))
        (PORT clk (3461:3461:3461) (3578:3578:3578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3489:3489:3489) (3601:3601:3601))
        (PORT d[1] (3078:3078:3078) (3144:3144:3144))
        (PORT d[2] (2818:2818:2818) (2940:2940:2940))
        (PORT d[3] (3232:3232:3232) (3474:3474:3474))
        (PORT d[4] (3540:3540:3540) (3793:3793:3793))
        (PORT d[5] (3642:3642:3642) (3830:3830:3830))
        (PORT d[6] (3570:3570:3570) (3803:3803:3803))
        (PORT d[7] (3793:3793:3793) (4002:4002:4002))
        (PORT d[8] (3667:3667:3667) (3827:3827:3827))
        (PORT d[9] (3076:3076:3076) (3237:3237:3237))
        (PORT d[10] (3006:3006:3006) (3188:3188:3188))
        (PORT d[11] (3050:3050:3050) (3252:3252:3252))
        (PORT d[12] (3844:3844:3844) (4038:4038:4038))
        (PORT clk (3457:3457:3457) (3574:3574:3574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2949:2949:2949) (3008:3008:3008))
        (PORT clk (3457:3457:3457) (3574:3574:3574))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3461:3461:3461) (3578:3578:3578))
        (PORT d[0] (3571:3571:3571) (3639:3639:3639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3579:3579:3579))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3579:3579:3579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3579:3579:3579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3579:3579:3579))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3819:3819:3819) (4022:4022:4022))
        (PORT d[1] (3833:3833:3833) (3859:3859:3859))
        (PORT d[2] (4081:4081:4081) (4312:4312:4312))
        (PORT d[3] (4738:4738:4738) (4727:4727:4727))
        (PORT d[4] (2499:2499:2499) (2687:2687:2687))
        (PORT d[5] (3160:3160:3160) (3366:3366:3366))
        (PORT d[6] (3872:3872:3872) (4025:4025:4025))
        (PORT d[7] (3051:3051:3051) (3169:3169:3169))
        (PORT d[8] (2648:2648:2648) (2777:2777:2777))
        (PORT d[9] (3082:3082:3082) (3214:3214:3214))
        (PORT d[10] (3064:3064:3064) (3242:3242:3242))
        (PORT d[11] (2804:2804:2804) (2947:2947:2947))
        (PORT d[12] (2787:2787:2787) (2923:2923:2923))
        (PORT clk (2435:2435:2435) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2421:2421:2421))
        (PORT d[0] (2559:2559:2559) (2665:2665:2665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2418:2418:2418))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2009:2009:2009) (2029:2029:2029))
        (PORT datab (2318:2318:2318) (2304:2304:2304))
        (PORT datac (4476:4476:4476) (4743:4743:4743))
        (PORT datad (4945:4945:4945) (5153:5153:5153))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (3065:3065:3065))
        (PORT clk (3648:3648:3648) (3764:3764:3764))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3820:3820:3820) (3994:3994:3994))
        (PORT d[1] (3381:3381:3381) (3451:3451:3451))
        (PORT d[2] (3483:3483:3483) (3663:3663:3663))
        (PORT d[3] (3214:3214:3214) (3454:3454:3454))
        (PORT d[4] (3400:3400:3400) (3571:3571:3571))
        (PORT d[5] (3682:3682:3682) (3872:3872:3872))
        (PORT d[6] (3558:3558:3558) (3794:3794:3794))
        (PORT d[7] (4214:4214:4214) (4427:4427:4427))
        (PORT d[8] (3360:3360:3360) (3530:3530:3530))
        (PORT d[9] (3093:3093:3093) (3275:3275:3275))
        (PORT d[10] (3362:3362:3362) (3544:3544:3544))
        (PORT d[11] (3383:3383:3383) (3574:3574:3574))
        (PORT d[12] (3431:3431:3431) (3627:3627:3627))
        (PORT clk (3644:3644:3644) (3760:3760:3760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3236:3236:3236))
        (PORT clk (3644:3644:3644) (3760:3760:3760))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3648:3648:3648) (3764:3764:3764))
        (PORT d[0] (3817:3817:3817) (3867:3867:3867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3649:3649:3649) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3649:3649:3649) (3765:3765:3765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3649:3649:3649) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3649:3649:3649) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3814:3814:3814) (4012:4012:4012))
        (PORT d[1] (3911:3911:3911) (3991:3991:3991))
        (PORT d[2] (6210:6210:6210) (6602:6602:6602))
        (PORT d[3] (4360:4360:4360) (4642:4642:4642))
        (PORT d[4] (2908:2908:2908) (3133:3133:3133))
        (PORT d[5] (3545:3545:3545) (3745:3745:3745))
        (PORT d[6] (4191:4191:4191) (4330:4330:4330))
        (PORT d[7] (3088:3088:3088) (3208:3208:3208))
        (PORT d[8] (3015:3015:3015) (3176:3176:3176))
        (PORT d[9] (3416:3416:3416) (3542:3542:3542))
        (PORT d[10] (3075:3075:3075) (3250:3250:3250))
        (PORT d[11] (2829:2829:2829) (2976:2976:2976))
        (PORT d[12] (3160:3160:3160) (3329:3329:3329))
        (PORT clk (2407:2407:2407) (2392:2392:2392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2392:2392:2392))
        (PORT d[0] (2491:2491:2491) (2579:2579:2579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2389:2389:2389))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5001:5001:5001) (5207:5207:5207))
        (PORT datab (2443:2443:2443) (2507:2507:2507))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (2152:2152:2152) (2214:2214:2214))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (3051:3051:3051))
        (PORT clk (3913:3913:3913) (4080:4080:4080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3460:3460:3460) (3613:3613:3613))
        (PORT d[1] (3373:3373:3373) (3552:3552:3552))
        (PORT d[2] (3079:3079:3079) (3252:3252:3252))
        (PORT d[3] (2897:2897:2897) (3119:3119:3119))
        (PORT d[4] (3452:3452:3452) (3639:3639:3639))
        (PORT d[5] (3538:3538:3538) (3696:3696:3696))
        (PORT d[6] (3745:3745:3745) (3942:3942:3942))
        (PORT d[7] (4165:4165:4165) (4394:4394:4394))
        (PORT d[8] (3755:3755:3755) (3932:3932:3932))
        (PORT d[9] (3108:3108:3108) (3284:3284:3284))
        (PORT d[10] (3554:3554:3554) (3783:3783:3783))
        (PORT d[11] (3232:3232:3232) (3468:3468:3468))
        (PORT d[12] (3480:3480:3480) (3644:3644:3644))
        (PORT clk (3909:3909:3909) (4076:4076:4076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3276:3276:3276))
        (PORT clk (3909:3909:3909) (4076:4076:4076))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3913:3913:3913) (4080:4080:4080))
        (PORT d[0] (3881:3881:3881) (3907:3907:3907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3914:3914:3914) (4081:4081:4081))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3914:3914:3914) (4081:4081:4081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3914:3914:3914) (4081:4081:4081))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3914:3914:3914) (4081:4081:4081))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (4245:4245:4245))
        (PORT d[1] (4297:4297:4297) (4450:4450:4450))
        (PORT d[2] (3589:3589:3589) (3860:3860:3860))
        (PORT d[3] (5716:5716:5716) (5751:5751:5751))
        (PORT d[4] (4266:4266:4266) (4540:4540:4540))
        (PORT d[5] (3518:3518:3518) (3766:3766:3766))
        (PORT d[6] (3785:3785:3785) (3901:3901:3901))
        (PORT d[7] (2773:2773:2773) (2891:2891:2891))
        (PORT d[8] (2673:2673:2673) (2813:2813:2813))
        (PORT d[9] (3101:3101:3101) (3242:3242:3242))
        (PORT d[10] (2999:2999:2999) (3137:3137:3137))
        (PORT d[11] (3007:3007:3007) (3161:3161:3161))
        (PORT d[12] (3271:3271:3271) (3370:3370:3370))
        (PORT clk (2455:2455:2455) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2436:2436:2436))
        (PORT d[0] (2418:2418:2418) (2462:2462:2462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2433:2433:2433))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2219:2219:2219))
        (PORT clk (3535:3535:3535) (3670:3670:3670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2695:2695:2695))
        (PORT d[1] (2673:2673:2673) (2833:2833:2833))
        (PORT d[2] (2725:2725:2725) (2849:2849:2849))
        (PORT d[3] (3124:3124:3124) (3252:3252:3252))
        (PORT d[4] (2716:2716:2716) (2873:2873:2873))
        (PORT d[5] (2902:2902:2902) (3043:3043:3043))
        (PORT d[6] (3378:3378:3378) (3536:3536:3536))
        (PORT d[7] (3463:3463:3463) (3663:3663:3663))
        (PORT d[8] (3012:3012:3012) (3268:3268:3268))
        (PORT d[9] (3128:3128:3128) (3337:3337:3337))
        (PORT d[10] (3430:3430:3430) (3628:3628:3628))
        (PORT d[11] (2763:2763:2763) (2961:2961:2961))
        (PORT d[12] (2936:2936:2936) (3043:3043:3043))
        (PORT clk (3531:3531:3531) (3666:3666:3666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2976:2976:2976))
        (PORT clk (3531:3531:3531) (3666:3666:3666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3535:3535:3535) (3670:3670:3670))
        (PORT d[0] (3559:3559:3559) (3607:3607:3607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3671:3671:3671))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3671:3671:3671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3671:3671:3671))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3671:3671:3671))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4976:4976:4976) (5232:5232:5232))
        (PORT d[1] (5038:5038:5038) (5156:5156:5156))
        (PORT d[2] (3800:3800:3800) (4003:4003:4003))
        (PORT d[3] (3607:3607:3607) (3565:3565:3565))
        (PORT d[4] (2853:2853:2853) (3000:3000:3000))
        (PORT d[5] (3874:3874:3874) (4086:4086:4086))
        (PORT d[6] (3392:3392:3392) (3447:3447:3447))
        (PORT d[7] (2705:2705:2705) (2766:2766:2766))
        (PORT d[8] (2301:2301:2301) (2401:2401:2401))
        (PORT d[9] (2942:2942:2942) (3027:3027:3027))
        (PORT d[10] (3020:3020:3020) (3111:3111:3111))
        (PORT d[11] (2689:2689:2689) (2776:2776:2776))
        (PORT d[12] (2643:2643:2643) (2731:2731:2731))
        (PORT clk (2434:2434:2434) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2419:2419:2419))
        (PORT d[0] (2389:2389:2389) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2416:2416:2416))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2142:2142:2142))
        (PORT clk (3527:3527:3527) (3662:3662:3662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3262:3262:3262))
        (PORT d[1] (2904:2904:2904) (3056:3056:3056))
        (PORT d[2] (2837:2837:2837) (3047:3047:3047))
        (PORT d[3] (2465:2465:2465) (2642:2642:2642))
        (PORT d[4] (2731:2731:2731) (2883:2883:2883))
        (PORT d[5] (3189:3189:3189) (3327:3327:3327))
        (PORT d[6] (3379:3379:3379) (3537:3537:3537))
        (PORT d[7] (3782:3782:3782) (3963:3963:3963))
        (PORT d[8] (3038:3038:3038) (3296:3296:3296))
        (PORT d[9] (3143:3143:3143) (3353:3353:3353))
        (PORT d[10] (3184:3184:3184) (3383:3383:3383))
        (PORT d[11] (2800:2800:2800) (3000:3000:3000))
        (PORT d[12] (2653:2653:2653) (2779:2779:2779))
        (PORT clk (3523:3523:3523) (3658:3658:3658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (3015:3015:3015))
        (PORT clk (3523:3523:3523) (3658:3658:3658))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3527:3527:3527) (3662:3662:3662))
        (PORT d[0] (3607:3607:3607) (3646:3646:3646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3528:3528:3528) (3663:3663:3663))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3528:3528:3528) (3663:3663:3663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3528:3528:3528) (3663:3663:3663))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3528:3528:3528) (3663:3663:3663))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4977:4977:4977) (5233:5233:5233))
        (PORT d[1] (4087:4087:4087) (4122:4122:4122))
        (PORT d[2] (3860:3860:3860) (4067:4067:4067))
        (PORT d[3] (3639:3639:3639) (3597:3597:3597))
        (PORT d[4] (2827:2827:2827) (2985:2985:2985))
        (PORT d[5] (3123:3123:3123) (3295:3295:3295))
        (PORT d[6] (3358:3358:3358) (3411:3411:3411))
        (PORT d[7] (2337:2337:2337) (2411:2411:2411))
        (PORT d[8] (2260:2260:2260) (2357:2357:2357))
        (PORT d[9] (2614:2614:2614) (2710:2710:2710))
        (PORT d[10] (2553:2553:2553) (2641:2641:2641))
        (PORT d[11] (2395:2395:2395) (2490:2490:2490))
        (PORT d[12] (2595:2595:2595) (2688:2688:2688))
        (PORT clk (2440:2440:2440) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2426:2426:2426))
        (PORT d[0] (2031:2031:2031) (2046:2046:2046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2423:2423:2423))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1615:1615:1615))
        (PORT datab (4375:4375:4375) (4565:4565:4565))
        (PORT datac (1037:1037:1037) (1024:1024:1024))
        (PORT datad (3890:3890:3890) (4170:4170:4170))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2622:2622:2622))
        (PORT clk (3368:3368:3368) (3481:3481:3481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3579:3579:3579))
        (PORT d[1] (2633:2633:2633) (2668:2668:2668))
        (PORT d[2] (2761:2761:2761) (2935:2935:2935))
        (PORT d[3] (3141:3141:3141) (3329:3329:3329))
        (PORT d[4] (3508:3508:3508) (3706:3706:3706))
        (PORT d[5] (2910:2910:2910) (3065:3065:3065))
        (PORT d[6] (3168:3168:3168) (3366:3366:3366))
        (PORT d[7] (3703:3703:3703) (3899:3899:3899))
        (PORT d[8] (4085:4085:4085) (4253:4253:4253))
        (PORT d[9] (2722:2722:2722) (2880:2880:2880))
        (PORT d[10] (3354:3354:3354) (3486:3486:3486))
        (PORT d[11] (2953:2953:2953) (3107:3107:3107))
        (PORT d[12] (3365:3365:3365) (3513:3513:3513))
        (PORT clk (3364:3364:3364) (3477:3477:3477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2757:2757:2757) (2742:2742:2742))
        (PORT clk (3364:3364:3364) (3477:3477:3477))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3368:3368:3368) (3481:3481:3481))
        (PORT d[0] (3379:3379:3379) (3373:3373:3373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3369:3369:3369) (3482:3482:3482))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3369:3369:3369) (3482:3482:3482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3369:3369:3369) (3482:3482:3482))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3369:3369:3369) (3482:3482:3482))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3367:3367:3367) (3531:3531:3531))
        (PORT d[1] (3152:3152:3152) (3195:3195:3195))
        (PORT d[2] (4846:4846:4846) (5248:5248:5248))
        (PORT d[3] (4757:4757:4757) (4782:4782:4782))
        (PORT d[4] (2555:2555:2555) (2749:2749:2749))
        (PORT d[5] (3278:3278:3278) (3409:3409:3409))
        (PORT d[6] (3542:3542:3542) (3560:3560:3560))
        (PORT d[7] (3045:3045:3045) (3162:3162:3162))
        (PORT d[8] (2978:2978:2978) (3094:3094:3094))
        (PORT d[9] (3023:3023:3023) (3143:3143:3143))
        (PORT d[10] (3061:3061:3061) (3233:3233:3233))
        (PORT d[11] (2787:2787:2787) (2929:2929:2929))
        (PORT d[12] (2799:2799:2799) (2937:2937:2937))
        (PORT clk (2470:2470:2470) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (PORT d[0] (2216:2216:2216) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2723:2723:2723) (2710:2710:2710))
        (PORT datab (1135:1135:1135) (1131:1131:1131))
        (PORT datac (2415:2415:2415) (2386:2386:2386))
        (PORT datad (4947:4947:4947) (5155:5155:5155))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (3916:3916:3916) (4083:4083:4083))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (5166:5166:5166) (5310:5310:5310))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (5398:5398:5398) (5535:5535:5535))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3392:3392:3392) (3572:3572:3572))
        (PORT clk (4190:4190:4190) (4362:4362:4362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3373:3373:3373))
        (PORT d[1] (3064:3064:3064) (3227:3227:3227))
        (PORT d[2] (3080:3080:3080) (3213:3213:3213))
        (PORT d[3] (3554:3554:3554) (3807:3807:3807))
        (PORT d[4] (3117:3117:3117) (3318:3318:3318))
        (PORT d[5] (4119:4119:4119) (4341:4341:4341))
        (PORT d[6] (3915:3915:3915) (4183:4183:4183))
        (PORT d[7] (4290:4290:4290) (4593:4593:4593))
        (PORT d[8] (3172:3172:3172) (3391:3391:3391))
        (PORT d[9] (3251:3251:3251) (3387:3387:3387))
        (PORT d[10] (3951:3951:3951) (4226:4226:4226))
        (PORT d[11] (4017:4017:4017) (4303:4303:4303))
        (PORT d[12] (3249:3249:3249) (3335:3335:3335))
        (PORT clk (4186:4186:4186) (4358:4358:4358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (3546:3546:3546))
        (PORT clk (4186:4186:4186) (4358:4358:4358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4190:4190:4190) (4362:4362:4362))
        (PORT d[0] (4209:4209:4209) (4177:4177:4177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4191:4191:4191) (4363:4363:4363))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4191:4191:4191) (4363:4363:4363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4191:4191:4191) (4363:4363:4363))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4191:4191:4191) (4363:4363:4363))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4423:4423:4423) (4448:4448:4448))
        (PORT d[1] (4765:4765:4765) (4945:4945:4945))
        (PORT d[2] (4471:4471:4471) (4508:4508:4508))
        (PORT d[3] (4767:4767:4767) (4791:4791:4791))
        (PORT d[4] (3660:3660:3660) (3923:3923:3923))
        (PORT d[5] (3527:3527:3527) (3774:3774:3774))
        (PORT d[6] (3619:3619:3619) (3677:3677:3677))
        (PORT d[7] (2542:2542:2542) (2595:2595:2595))
        (PORT d[8] (3293:3293:3293) (3446:3446:3446))
        (PORT d[9] (3059:3059:3059) (3135:3135:3135))
        (PORT d[10] (2983:2983:2983) (3052:3052:3052))
        (PORT d[11] (2633:2633:2633) (2699:2699:2699))
        (PORT d[12] (2782:2782:2782) (2819:2819:2819))
        (PORT clk (2480:2480:2480) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2465:2465:2465))
        (PORT d[0] (2306:2306:2306) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (3099:3099:3099))
        (PORT clk (3831:3831:3831) (3980:3980:3980))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3392:3392:3392) (3567:3567:3567))
        (PORT d[1] (3791:3791:3791) (3878:3878:3878))
        (PORT d[2] (3146:3146:3146) (3332:3332:3332))
        (PORT d[3] (3632:3632:3632) (3914:3914:3914))
        (PORT d[4] (3465:3465:3465) (3681:3681:3681))
        (PORT d[5] (3726:3726:3726) (3907:3907:3907))
        (PORT d[6] (4009:4009:4009) (4243:4243:4243))
        (PORT d[7] (4148:4148:4148) (4381:4381:4381))
        (PORT d[8] (4074:4074:4074) (4275:4275:4275))
        (PORT d[9] (3189:3189:3189) (3406:3406:3406))
        (PORT d[10] (3352:3352:3352) (3571:3571:3571))
        (PORT d[11] (3393:3393:3393) (3631:3631:3631))
        (PORT d[12] (3424:3424:3424) (3618:3618:3618))
        (PORT clk (3827:3827:3827) (3976:3976:3976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3436:3436:3436) (3508:3508:3508))
        (PORT clk (3827:3827:3827) (3976:3976:3976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3831:3831:3831) (3980:3980:3980))
        (PORT d[0] (4058:4058:4058) (4139:4139:4139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3832:3832:3832) (3981:3981:3981))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3832:3832:3832) (3981:3981:3981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3832:3832:3832) (3981:3981:3981))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3832:3832:3832) (3981:3981:3981))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (3979:3979:3979))
        (PORT d[1] (3878:3878:3878) (3947:3947:3947))
        (PORT d[2] (5505:5505:5505) (5900:5900:5900))
        (PORT d[3] (4424:4424:4424) (4696:4696:4696))
        (PORT d[4] (2927:2927:2927) (3160:3160:3160))
        (PORT d[5] (3185:3185:3185) (3391:3391:3391))
        (PORT d[6] (4450:4450:4450) (4555:4555:4555))
        (PORT d[7] (3169:3169:3169) (3324:3324:3324))
        (PORT d[8] (3035:3035:3035) (3199:3199:3199))
        (PORT d[9] (3488:3488:3488) (3660:3660:3660))
        (PORT d[10] (3405:3405:3405) (3568:3568:3568))
        (PORT d[11] (3234:3234:3234) (3406:3406:3406))
        (PORT d[12] (3219:3219:3219) (3393:3393:3393))
        (PORT clk (2455:2455:2455) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (PORT d[0] (2879:2879:2879) (2974:2974:2974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (3211:3211:3211))
        (PORT clk (3843:3843:3843) (4004:4004:4004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2932:2932:2932))
        (PORT d[1] (3358:3358:3358) (3515:3515:3515))
        (PORT d[2] (2038:2038:2038) (2191:2191:2191))
        (PORT d[3] (3322:3322:3322) (3589:3589:3589))
        (PORT d[4] (2272:2272:2272) (2398:2398:2398))
        (PORT d[5] (3629:3629:3629) (3821:3821:3821))
        (PORT d[6] (3886:3886:3886) (4153:4153:4153))
        (PORT d[7] (4174:4174:4174) (4372:4372:4372))
        (PORT d[8] (3697:3697:3697) (3985:3985:3985))
        (PORT d[9] (3060:3060:3060) (3217:3217:3217))
        (PORT d[10] (3136:3136:3136) (3338:3338:3338))
        (PORT d[11] (3632:3632:3632) (3922:3922:3922))
        (PORT d[12] (2817:2817:2817) (2920:2920:2920))
        (PORT clk (3839:3839:3839) (4000:4000:4000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3036:3036:3036))
        (PORT clk (3839:3839:3839) (4000:4000:4000))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3843:3843:3843) (4004:4004:4004))
        (PORT d[0] (3700:3700:3700) (3667:3667:3667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3844:3844:3844) (4005:4005:4005))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3844:3844:3844) (4005:4005:4005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3844:3844:3844) (4005:4005:4005))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3844:3844:3844) (4005:4005:4005))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4024:4024:4024) (4048:4048:4048))
        (PORT d[1] (4440:4440:4440) (4628:4628:4628))
        (PORT d[2] (3425:3425:3425) (3476:3476:3476))
        (PORT d[3] (4046:4046:4046) (4062:4062:4062))
        (PORT d[4] (3605:3605:3605) (3813:3813:3813))
        (PORT d[5] (3802:3802:3802) (4011:4011:4011))
        (PORT d[6] (3277:3277:3277) (3316:3316:3316))
        (PORT d[7] (2658:2658:2658) (2720:2720:2720))
        (PORT d[8] (2820:2820:2820) (3024:3024:3024))
        (PORT d[9] (3054:3054:3054) (3134:3134:3134))
        (PORT d[10] (2246:2246:2246) (2324:2324:2324))
        (PORT d[11] (2232:2232:2232) (2312:2312:2312))
        (PORT d[12] (2789:2789:2789) (2827:2827:2827))
        (PORT clk (2450:2450:2450) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (PORT d[0] (1842:1842:1842) (1878:1878:1878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2287:2287:2287) (2410:2410:2410))
        (PORT datab (5811:5811:5811) (5972:5972:5972))
        (PORT datac (1589:1589:1589) (1533:1533:1533))
        (PORT datad (4375:4375:4375) (4518:4518:4518))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2704:2704:2704))
        (PORT clk (3451:3451:3451) (3585:3585:3585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2638:2638:2638))
        (PORT d[1] (2291:2291:2291) (2348:2348:2348))
        (PORT d[2] (1618:1618:1618) (1729:1729:1729))
        (PORT d[3] (2870:2870:2870) (3055:3055:3055))
        (PORT d[4] (2058:2058:2058) (2196:2196:2196))
        (PORT d[5] (2639:2639:2639) (2692:2692:2692))
        (PORT d[6] (3202:3202:3202) (3408:3408:3408))
        (PORT d[7] (3558:3558:3558) (3753:3753:3753))
        (PORT d[8] (3683:3683:3683) (3936:3936:3936))
        (PORT d[9] (2485:2485:2485) (2543:2543:2543))
        (PORT d[10] (2710:2710:2710) (2873:2873:2873))
        (PORT d[11] (2989:2989:2989) (3163:3163:3163))
        (PORT d[12] (2425:2425:2425) (2498:2498:2498))
        (PORT clk (3447:3447:3447) (3581:3581:3581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2076:2076:2076))
        (PORT clk (3447:3447:3447) (3581:3581:3581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3451:3451:3451) (3585:3585:3585))
        (PORT d[0] (2744:2744:2744) (2707:2707:2707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3586:3586:3586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3586:3586:3586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3586:3586:3586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3452:3452:3452) (3586:3586:3586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (2049:2049:2049))
        (PORT d[1] (2261:2261:2261) (2293:2293:2293))
        (PORT d[2] (1984:1984:1984) (2039:2039:2039))
        (PORT d[3] (2601:2601:2601) (2631:2631:2631))
        (PORT d[4] (2540:2540:2540) (2573:2573:2573))
        (PORT d[5] (1921:1921:1921) (1956:1956:1956))
        (PORT d[6] (2631:2631:2631) (2621:2621:2621))
        (PORT d[7] (2208:2208:2208) (2225:2225:2225))
        (PORT d[8] (2713:2713:2713) (2849:2849:2849))
        (PORT d[9] (2594:2594:2594) (2621:2621:2621))
        (PORT d[10] (2145:2145:2145) (2143:2143:2143))
        (PORT d[11] (1811:1811:1811) (1849:1849:1849))
        (PORT d[12] (2245:2245:2245) (2247:2247:2247))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2471:2471:2471))
        (PORT d[0] (1457:1457:1457) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2112:2112:2112) (2062:2062:2062))
        (PORT datab (4568:4568:4568) (4680:4680:4680))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (1857:1857:1857) (1791:1791:1791))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2946:2946:2946))
        (PORT clk (3363:3363:3363) (3468:3468:3468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3243:3243:3243))
        (PORT d[1] (3408:3408:3408) (3482:3482:3482))
        (PORT d[2] (3063:3063:3063) (3228:3228:3228))
        (PORT d[3] (3603:3603:3603) (3846:3846:3846))
        (PORT d[4] (3393:3393:3393) (3561:3561:3561))
        (PORT d[5] (3938:3938:3938) (4113:4113:4113))
        (PORT d[6] (3536:3536:3536) (3764:3764:3764))
        (PORT d[7] (3804:3804:3804) (4012:4012:4012))
        (PORT d[8] (3754:3754:3754) (3931:3931:3931))
        (PORT d[9] (2751:2751:2751) (2917:2917:2917))
        (PORT d[10] (2957:2957:2957) (3097:3097:3097))
        (PORT d[11] (3385:3385:3385) (3586:3586:3586))
        (PORT d[12] (3021:3021:3021) (3172:3172:3172))
        (PORT clk (3359:3359:3359) (3464:3464:3464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2895:2895:2895))
        (PORT clk (3359:3359:3359) (3464:3464:3464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3363:3363:3363) (3468:3468:3468))
        (PORT d[0] (3479:3479:3479) (3522:3522:3522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3469:3469:3469))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3469:3469:3469))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3364:3364:3364) (3469:3469:3469))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3580:3580:3580))
        (PORT d[1] (3482:3482:3482) (3517:3517:3517))
        (PORT d[2] (5200:5200:5200) (5597:5597:5597))
        (PORT d[3] (3755:3755:3755) (4015:4015:4015))
        (PORT d[4] (2373:2373:2373) (2547:2547:2547))
        (PORT d[5] (2786:2786:2786) (2957:2957:2957))
        (PORT d[6] (4005:4005:4005) (4016:4016:4016))
        (PORT d[7] (2718:2718:2718) (2822:2822:2822))
        (PORT d[8] (2652:2652:2652) (2781:2781:2781))
        (PORT d[9] (3628:3628:3628) (3732:3732:3732))
        (PORT d[10] (3096:3096:3096) (3272:3272:3272))
        (PORT d[11] (2820:2820:2820) (2964:2964:2964))
        (PORT d[12] (2827:2827:2827) (2967:2967:2967))
        (PORT clk (2455:2455:2455) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2444:2444:2444))
        (PORT d[0] (2464:2464:2464) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a123.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2537:2537:2537))
        (PORT clk (3775:3775:3775) (3905:3905:3905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3250:3250:3250))
        (PORT d[1] (3351:3351:3351) (3540:3540:3540))
        (PORT d[2] (2815:2815:2815) (2994:2994:2994))
        (PORT d[3] (2795:2795:2795) (2958:2958:2958))
        (PORT d[4] (2399:2399:2399) (2556:2556:2556))
        (PORT d[5] (3596:3596:3596) (3773:3773:3773))
        (PORT d[6] (3361:3361:3361) (3517:3517:3517))
        (PORT d[7] (4109:4109:4109) (4298:4298:4298))
        (PORT d[8] (3015:3015:3015) (3271:3271:3271))
        (PORT d[9] (2796:2796:2796) (2979:2979:2979))
        (PORT d[10] (3406:3406:3406) (3642:3642:3642))
        (PORT d[11] (2794:2794:2794) (2988:2988:2988))
        (PORT d[12] (3289:3289:3289) (3434:3434:3434))
        (PORT clk (3771:3771:3771) (3901:3901:3901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (2825:2825:2825))
        (PORT clk (3771:3771:3771) (3901:3901:3901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3775:3775:3775) (3905:3905:3905))
        (PORT d[0] (3525:3525:3525) (3456:3456:3456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3776:3776:3776) (3906:3906:3906))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3776:3776:3776) (3906:3906:3906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3776:3776:3776) (3906:3906:3906))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3776:3776:3776) (3906:3906:3906))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4585:4585:4585) (4829:4829:4829))
        (PORT d[1] (4276:4276:4276) (4402:4402:4402))
        (PORT d[2] (3783:3783:3783) (3989:3989:3989))
        (PORT d[3] (4302:4302:4302) (4250:4250:4250))
        (PORT d[4] (3238:3238:3238) (3398:3398:3398))
        (PORT d[5] (3248:3248:3248) (3477:3477:3477))
        (PORT d[6] (3727:3727:3727) (3754:3754:3754))
        (PORT d[7] (2646:2646:2646) (2756:2756:2756))
        (PORT d[8] (2683:2683:2683) (2821:2821:2821))
        (PORT d[9] (3380:3380:3380) (3457:3457:3457))
        (PORT d[10] (2895:2895:2895) (2998:2998:2998))
        (PORT d[11] (2696:2696:2696) (2826:2826:2826))
        (PORT d[12] (2930:2930:2930) (3032:3032:3032))
        (PORT clk (2420:2420:2420) (2404:2404:2404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2404:2404:2404))
        (PORT d[0] (2245:2245:2245) (2326:2326:2326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2401:2401:2401))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2792:2792:2792))
        (PORT clk (3785:3785:3785) (3915:3915:3915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3638:3638:3638))
        (PORT d[1] (4141:4141:4141) (4222:4222:4222))
        (PORT d[2] (3401:3401:3401) (3591:3591:3591))
        (PORT d[3] (3553:3553:3553) (3781:3781:3781))
        (PORT d[4] (3808:3808:3808) (4020:4020:4020))
        (PORT d[5] (3661:3661:3661) (3850:3850:3850))
        (PORT d[6] (3531:3531:3531) (3763:3763:3763))
        (PORT d[7] (4104:4104:4104) (4330:4330:4330))
        (PORT d[8] (4101:4101:4101) (4303:4303:4303))
        (PORT d[9] (3155:3155:3155) (3360:3360:3360))
        (PORT d[10] (3431:3431:3431) (3620:3620:3620))
        (PORT d[11] (3690:3690:3690) (3873:3873:3873))
        (PORT d[12] (3456:3456:3456) (3653:3653:3653))
        (PORT clk (3781:3781:3781) (3911:3911:3911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (3062:3062:3062))
        (PORT clk (3781:3781:3781) (3911:3911:3911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3785:3785:3785) (3915:3915:3915))
        (PORT d[0] (3645:3645:3645) (3722:3722:3722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3786:3786:3786) (3916:3916:3916))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3786:3786:3786) (3916:3916:3916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3786:3786:3786) (3916:3916:3916))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3786:3786:3786) (3916:3916:3916))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3878:3878:3878) (4086:4086:4086))
        (PORT d[1] (3857:3857:3857) (3935:3935:3935))
        (PORT d[2] (5949:5949:5949) (6346:6346:6346))
        (PORT d[3] (4443:4443:4443) (4730:4730:4730))
        (PORT d[4] (2909:2909:2909) (3136:3136:3136))
        (PORT d[5] (3704:3704:3704) (3872:3872:3872))
        (PORT d[6] (3868:3868:3868) (3976:3976:3976))
        (PORT d[7] (3555:3555:3555) (3712:3712:3712))
        (PORT d[8] (3054:3054:3054) (3220:3220:3220))
        (PORT d[9] (3465:3465:3465) (3634:3634:3634))
        (PORT d[10] (3101:3101:3101) (3277:3277:3277))
        (PORT d[11] (3216:3216:3216) (3395:3395:3395))
        (PORT d[12] (3171:3171:3171) (3341:3341:3341))
        (PORT clk (2429:2429:2429) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2414:2414:2414))
        (PORT d[0] (2570:2570:2570) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2411:2411:2411))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1292:1292:1292))
        (PORT datab (5808:5808:5808) (5968:5968:5968))
        (PORT datac (2716:2716:2716) (2638:2638:2638))
        (PORT datad (4378:4378:4378) (4521:4521:4521))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3552:3552:3552) (3679:3679:3679))
        (PORT clk (4185:4185:4185) (4342:4342:4342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3800:3800:3800) (3958:3958:3958))
        (PORT d[1] (3621:3621:3621) (3793:3793:3793))
        (PORT d[2] (3451:3451:3451) (3613:3613:3613))
        (PORT d[3] (3216:3216:3216) (3430:3430:3430))
        (PORT d[4] (3002:3002:3002) (3124:3124:3124))
        (PORT d[5] (3647:3647:3647) (3824:3824:3824))
        (PORT d[6] (3705:3705:3705) (3897:3897:3897))
        (PORT d[7] (4479:4479:4479) (4703:4703:4703))
        (PORT d[8] (3717:3717:3717) (3891:3891:3891))
        (PORT d[9] (3463:3463:3463) (3626:3626:3626))
        (PORT d[10] (3794:3794:3794) (4054:4054:4054))
        (PORT d[11] (3223:3223:3223) (3459:3459:3459))
        (PORT d[12] (3322:3322:3322) (3482:3482:3482))
        (PORT clk (4181:4181:4181) (4338:4338:4338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2716:2716:2716))
        (PORT clk (4181:4181:4181) (4338:4338:4338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4185:4185:4185) (4342:4342:4342))
        (PORT d[0] (3346:3346:3346) (3366:3366:3366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4186:4186:4186) (4343:4343:4343))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4186:4186:4186) (4343:4343:4343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4186:4186:4186) (4343:4343:4343))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4186:4186:4186) (4343:4343:4343))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4345:4345:4345) (4548:4548:4548))
        (PORT d[1] (4629:4629:4629) (4764:4764:4764))
        (PORT d[2] (5104:5104:5104) (5450:5450:5450))
        (PORT d[3] (5436:5436:5436) (5474:5474:5474))
        (PORT d[4] (2859:2859:2859) (3062:3062:3062))
        (PORT d[5] (3760:3760:3760) (3978:3978:3978))
        (PORT d[6] (3482:3482:3482) (3609:3609:3609))
        (PORT d[7] (3095:3095:3095) (3219:3219:3219))
        (PORT d[8] (3093:3093:3093) (3234:3234:3234))
        (PORT d[9] (3462:3462:3462) (3609:3609:3609))
        (PORT d[10] (3040:3040:3040) (3187:3187:3187))
        (PORT d[11] (3389:3389:3389) (3528:3528:3528))
        (PORT d[12] (3297:3297:3297) (3404:3404:3404))
        (PORT clk (2464:2464:2464) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2444:2444:2444))
        (PORT d[0] (2606:2606:2606) (2667:2667:2667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a107.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3224:3224:3224) (3213:3213:3213))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (6041:6041:6041) (6159:6159:6159))
        (PORT datad (2253:2253:2253) (2203:2203:2203))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (278:278:278))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datad (3896:3896:3896) (4168:4168:4168))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[3\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2329:2329:2329) (2357:2357:2357))
        (PORT datab (325:325:325) (398:398:398))
        (PORT datac (1659:1659:1659) (1676:1676:1676))
        (PORT datad (267:267:267) (306:306:306))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (709:709:709) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (4187:4187:4187) (4553:4553:4553))
        (PORT datac (1638:1638:1638) (1657:1657:1657))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4247:4247:4247) (4493:4493:4493))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1136:1136:1136))
        (PORT datab (1617:1617:1617) (1594:1594:1594))
        (PORT datac (931:931:931) (953:953:953))
        (PORT datad (1042:1042:1042) (1030:1030:1030))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4152:4152:4152) (4336:4336:4336))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (1615:1615:1615) (1550:1550:1550))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3578:3578:3578))
        (PORT clk (4218:4218:4218) (4389:4389:4389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3872:3872:3872) (4074:4074:4074))
        (PORT d[1] (3146:3146:3146) (3360:3360:3360))
        (PORT d[2] (3306:3306:3306) (3554:3554:3554))
        (PORT d[3] (3415:3415:3415) (3542:3542:3542))
        (PORT d[4] (2533:2533:2533) (2719:2719:2719))
        (PORT d[5] (3773:3773:3773) (3938:3938:3938))
        (PORT d[6] (3978:3978:3978) (4233:4233:4233))
        (PORT d[7] (3428:3428:3428) (3617:3617:3617))
        (PORT d[8] (2958:2958:2958) (3208:3208:3208))
        (PORT d[9] (3218:3218:3218) (3437:3437:3437))
        (PORT d[10] (3181:3181:3181) (3384:3384:3384))
        (PORT d[11] (3988:3988:3988) (4316:4316:4316))
        (PORT d[12] (3512:3512:3512) (3729:3729:3729))
        (PORT clk (4214:4214:4214) (4385:4385:4385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3148:3148:3148))
        (PORT clk (4214:4214:4214) (4385:4385:4385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4218:4218:4218) (4389:4389:4389))
        (PORT d[0] (3761:3761:3761) (3784:3784:3784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4219:4219:4219) (4390:4390:4390))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4219:4219:4219) (4390:4390:4390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4219:4219:4219) (4390:4390:4390))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4219:4219:4219) (4390:4390:4390))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (3198:3198:3198))
        (PORT d[1] (4368:4368:4368) (4564:4564:4564))
        (PORT d[2] (3585:3585:3585) (3830:3830:3830))
        (PORT d[3] (4195:4195:4195) (4517:4517:4517))
        (PORT d[4] (3336:3336:3336) (3595:3595:3595))
        (PORT d[5] (3869:3869:3869) (4079:4079:4079))
        (PORT d[6] (4059:4059:4059) (4228:4228:4228))
        (PORT d[7] (2562:2562:2562) (2654:2654:2654))
        (PORT d[8] (2455:2455:2455) (2612:2612:2612))
        (PORT d[9] (2373:2373:2373) (2490:2490:2490))
        (PORT d[10] (2551:2551:2551) (2635:2635:2635))
        (PORT d[11] (2322:2322:2322) (2418:2418:2418))
        (PORT d[12] (2572:2572:2572) (2650:2650:2650))
        (PORT clk (2454:2454:2454) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2439:2439:2439))
        (PORT d[0] (2084:2084:2084) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2436:2436:2436))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (4004:4004:4004))
        (PORT clk (4739:4739:4739) (4979:4979:4979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3613:3613:3613) (3865:3865:3865))
        (PORT d[1] (3810:3810:3810) (4045:4045:4045))
        (PORT d[2] (3687:3687:3687) (3954:3954:3954))
        (PORT d[3] (4089:4089:4089) (4380:4380:4380))
        (PORT d[4] (3635:3635:3635) (3839:3839:3839))
        (PORT d[5] (4070:4070:4070) (4233:4233:4233))
        (PORT d[6] (4384:4384:4384) (4692:4692:4692))
        (PORT d[7] (4336:4336:4336) (4545:4545:4545))
        (PORT d[8] (3588:3588:3588) (3860:3860:3860))
        (PORT d[9] (3885:3885:3885) (4128:4128:4128))
        (PORT d[10] (4177:4177:4177) (4402:4402:4402))
        (PORT d[11] (4723:4723:4723) (5047:5047:5047))
        (PORT d[12] (3860:3860:3860) (3994:3994:3994))
        (PORT clk (4735:4735:4735) (4975:4975:4975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3546:3546:3546) (3627:3627:3627))
        (PORT clk (4735:4735:4735) (4975:4975:4975))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4739:4739:4739) (4979:4979:4979))
        (PORT d[0] (4241:4241:4241) (4350:4350:4350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4740:4740:4740) (4980:4980:4980))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4740:4740:4740) (4980:4980:4980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4740:4740:4740) (4980:4980:4980))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4740:4740:4740) (4980:4980:4980))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (4127:4127:4127))
        (PORT d[1] (5066:5066:5066) (5293:5293:5293))
        (PORT d[2] (3999:3999:3999) (4274:4274:4274))
        (PORT d[3] (4662:4662:4662) (5026:5026:5026))
        (PORT d[4] (3998:3998:3998) (4268:4268:4268))
        (PORT d[5] (4665:4665:4665) (4950:4950:4950))
        (PORT d[6] (4082:4082:4082) (4270:4270:4270))
        (PORT d[7] (3354:3354:3354) (3493:3493:3493))
        (PORT d[8] (3259:3259:3259) (3491:3491:3491))
        (PORT d[9] (2743:2743:2743) (2896:2896:2896))
        (PORT d[10] (3013:3013:3013) (3145:3145:3145))
        (PORT d[11] (2925:2925:2925) (3026:3026:3026))
        (PORT d[12] (3256:3256:3256) (3356:3356:3356))
        (PORT clk (2446:2446:2446) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2427:2427:2427))
        (PORT d[0] (2463:2463:2463) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2424:2424:2424))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (4354:4354:4354))
        (PORT clk (4533:4533:4533) (4722:4722:4722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3597:3597:3597) (3824:3824:3824))
        (PORT d[1] (3866:3866:3866) (4104:4104:4104))
        (PORT d[2] (3330:3330:3330) (3581:3581:3581))
        (PORT d[3] (4136:4136:4136) (4419:4419:4419))
        (PORT d[4] (2976:2976:2976) (3196:3196:3196))
        (PORT d[5] (4133:4133:4133) (4327:4327:4327))
        (PORT d[6] (4283:4283:4283) (4545:4545:4545))
        (PORT d[7] (4137:4137:4137) (4320:4320:4320))
        (PORT d[8] (3624:3624:3624) (3897:3897:3897))
        (PORT d[9] (4276:4276:4276) (4510:4510:4510))
        (PORT d[10] (3854:3854:3854) (4051:4051:4051))
        (PORT d[11] (3742:3742:3742) (4052:4052:4052))
        (PORT d[12] (3954:3954:3954) (4106:4106:4106))
        (PORT clk (4529:4529:4529) (4718:4718:4718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3227:3227:3227))
        (PORT clk (4529:4529:4529) (4718:4718:4718))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4533:4533:4533) (4722:4722:4722))
        (PORT d[0] (3817:3817:3817) (3858:3858:3858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4534:4534:4534) (4723:4723:4723))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4534:4534:4534) (4723:4723:4723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4534:4534:4534) (4723:4723:4723))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4534:4534:4534) (4723:4723:4723))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3813:3813:3813) (4044:4044:4044))
        (PORT d[1] (4368:4368:4368) (4564:4564:4564))
        (PORT d[2] (3681:3681:3681) (3968:3968:3968))
        (PORT d[3] (4617:4617:4617) (4978:4978:4978))
        (PORT d[4] (3714:3714:3714) (3995:3995:3995))
        (PORT d[5] (3893:3893:3893) (4145:4145:4145))
        (PORT d[6] (4045:4045:4045) (4205:4205:4205))
        (PORT d[7] (2970:2970:2970) (3073:3073:3073))
        (PORT d[8] (2757:2757:2757) (2949:2949:2949))
        (PORT d[9] (2801:2801:2801) (2957:2957:2957))
        (PORT d[10] (3021:3021:3021) (3149:3149:3149))
        (PORT d[11] (2960:2960:2960) (3092:3092:3092))
        (PORT d[12] (2646:2646:2646) (2735:2735:2735))
        (PORT clk (2401:2401:2401) (2379:2379:2379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2379:2379:2379))
        (PORT d[0] (2476:2476:2476) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2376:2376:2376))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4051:4051:4051) (4336:4336:4336))
        (PORT clk (4564:4564:4564) (4737:4737:4737))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3258:3258:3258) (3486:3486:3486))
        (PORT d[1] (3130:3130:3130) (3303:3303:3303))
        (PORT d[2] (2974:2974:2974) (3232:3232:3232))
        (PORT d[3] (3749:3749:3749) (4029:4029:4029))
        (PORT d[4] (2984:2984:2984) (3205:3205:3205))
        (PORT d[5] (3822:3822:3822) (3978:3978:3978))
        (PORT d[6] (3891:3891:3891) (4163:4163:4163))
        (PORT d[7] (4078:4078:4078) (4259:4259:4259))
        (PORT d[8] (2969:2969:2969) (3217:3217:3217))
        (PORT d[9] (3574:3574:3574) (3790:3790:3790))
        (PORT d[10] (3552:3552:3552) (3758:3758:3758))
        (PORT d[11] (3760:3760:3760) (4071:4071:4071))
        (PORT d[12] (3946:3946:3946) (4099:4099:4099))
        (PORT clk (4560:4560:4560) (4733:4733:4733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3188:3188:3188))
        (PORT clk (4560:4560:4560) (4733:4733:4733))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4564:4564:4564) (4737:4737:4737))
        (PORT d[0] (3707:3707:3707) (3823:3823:3823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4565:4565:4565) (4738:4738:4738))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4565:4565:4565) (4738:4738:4738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4565:4565:4565) (4738:4738:4738))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4565:4565:4565) (4738:4738:4738))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3820:3820:3820) (4063:4063:4063))
        (PORT d[1] (4712:4712:4712) (4918:4918:4918))
        (PORT d[2] (4026:4026:4026) (4307:4307:4307))
        (PORT d[3] (4640:4640:4640) (5004:5004:5004))
        (PORT d[4] (4063:4063:4063) (4339:4339:4339))
        (PORT d[5] (4008:4008:4008) (4269:4269:4269))
        (PORT d[6] (3962:3962:3962) (4126:4126:4126))
        (PORT d[7] (2704:2704:2704) (2814:2814:2814))
        (PORT d[8] (2856:2856:2856) (3049:3049:3049))
        (PORT d[9] (2727:2727:2727) (2872:2872:2872))
        (PORT d[10] (2980:2980:2980) (3105:3105:3105))
        (PORT d[11] (2941:2941:2941) (3076:3076:3076))
        (PORT d[12] (2993:2993:2993) (3108:3108:3108))
        (PORT clk (2385:2385:2385) (2364:2364:2364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2364:2364:2364))
        (PORT d[0] (2630:2630:2630) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2361:2361:2361))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2764:2764:2764) (2878:2878:2878))
        (PORT datab (1354:1354:1354) (1308:1308:1308))
        (PORT datac (3938:3938:3938) (3997:3997:3997))
        (PORT datad (1246:1246:1246) (1203:1203:1203))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1321:1321:1321))
        (PORT datab (3978:3978:3978) (4040:4040:4040))
        (PORT datac (1961:1961:1961) (1921:1921:1921))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4451:4451:4451) (4734:4734:4734))
        (PORT clk (4376:4376:4376) (4586:4586:4586))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3205:3205:3205) (3418:3418:3418))
        (PORT d[1] (2786:2786:2786) (2984:2984:2984))
        (PORT d[2] (2869:2869:2869) (3104:3104:3104))
        (PORT d[3] (3402:3402:3402) (3534:3534:3534))
        (PORT d[4] (2943:2943:2943) (3132:3132:3132))
        (PORT d[5] (3759:3759:3759) (3919:3919:3919))
        (PORT d[6] (3647:3647:3647) (3927:3927:3927))
        (PORT d[7] (3776:3776:3776) (3965:3965:3965))
        (PORT d[8] (3301:3301:3301) (3539:3539:3539))
        (PORT d[9] (3169:3169:3169) (3384:3384:3384))
        (PORT d[10] (3171:3171:3171) (3379:3379:3379))
        (PORT d[11] (4427:4427:4427) (4754:4754:4754))
        (PORT d[12] (3460:3460:3460) (3664:3664:3664))
        (PORT clk (4372:4372:4372) (4582:4582:4582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3188:3188:3188))
        (PORT clk (4372:4372:4372) (4582:4582:4582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4376:4376:4376) (4586:4586:4586))
        (PORT d[0] (3747:3747:3747) (3793:3793:3793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4377:4377:4377) (4587:4587:4587))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4377:4377:4377) (4587:4587:4587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4377:4377:4377) (4587:4587:4587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4377:4377:4377) (4587:4587:4587))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3872:3872:3872) (4120:4120:4120))
        (PORT d[1] (5059:5059:5059) (5258:5258:5258))
        (PORT d[2] (3585:3585:3585) (3812:3812:3812))
        (PORT d[3] (4202:4202:4202) (4523:4523:4523))
        (PORT d[4] (3300:3300:3300) (3545:3545:3545))
        (PORT d[5] (3520:3520:3520) (3762:3762:3762))
        (PORT d[6] (3687:3687:3687) (3850:3850:3850))
        (PORT d[7] (3087:3087:3087) (3209:3209:3209))
        (PORT d[8] (3231:3231:3231) (3421:3421:3421))
        (PORT d[9] (2683:2683:2683) (2791:2791:2791))
        (PORT d[10] (2520:2520:2520) (2618:2618:2618))
        (PORT d[11] (2650:2650:2650) (2738:2738:2738))
        (PORT d[12] (2615:2615:2615) (2702:2702:2702))
        (PORT clk (2425:2425:2425) (2410:2410:2410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2410:2410:2410))
        (PORT d[0] (2210:2210:2210) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2407:2407:2407))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3726:3726:3726) (4010:4010:4010))
        (PORT clk (4651:4651:4651) (4859:4859:4859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3938:3938:3938) (4181:4181:4181))
        (PORT d[1] (3526:3526:3526) (3761:3761:3761))
        (PORT d[2] (3355:3355:3355) (3635:3635:3635))
        (PORT d[3] (3736:3736:3736) (4041:4041:4041))
        (PORT d[4] (3699:3699:3699) (3902:3902:3902))
        (PORT d[5] (3732:3732:3732) (3905:3905:3905))
        (PORT d[6] (4046:4046:4046) (4365:4365:4365))
        (PORT d[7] (4679:4679:4679) (5009:5009:5009))
        (PORT d[8] (3580:3580:3580) (3842:3842:3842))
        (PORT d[9] (3556:3556:3556) (3821:3821:3821))
        (PORT d[10] (3968:3968:3968) (4207:4207:4207))
        (PORT d[11] (4414:4414:4414) (4749:4749:4749))
        (PORT d[12] (3874:3874:3874) (4009:4009:4009))
        (PORT clk (4647:4647:4647) (4855:4855:4855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3606:3606:3606) (3667:3667:3667))
        (PORT clk (4647:4647:4647) (4855:4855:4855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4651:4651:4651) (4859:4859:4859))
        (PORT d[0] (4227:4227:4227) (4298:4298:4298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4652:4652:4652) (4860:4860:4860))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4652:4652:4652) (4860:4860:4860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4652:4652:4652) (4860:4860:4860))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4652:4652:4652) (4860:4860:4860))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3872:3872:3872) (4121:4121:4121))
        (PORT d[1] (5111:5111:5111) (5318:5318:5318))
        (PORT d[2] (4035:4035:4035) (4310:4310:4310))
        (PORT d[3] (4616:4616:4616) (4977:4977:4977))
        (PORT d[4] (3708:3708:3708) (3981:3981:3981))
        (PORT d[5] (4363:4363:4363) (4673:4673:4673))
        (PORT d[6] (4351:4351:4351) (4533:4533:4533))
        (PORT d[7] (3754:3754:3754) (3895:3895:3895))
        (PORT d[8] (3591:3591:3591) (3816:3816:3816))
        (PORT d[9] (2771:2771:2771) (2925:2925:2925))
        (PORT d[10] (3080:3080:3080) (3213:3213:3213))
        (PORT d[11] (2955:2955:2955) (3089:3089:3089))
        (PORT d[12] (3007:3007:3007) (3123:3123:3123))
        (PORT clk (2438:2438:2438) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2420:2420:2420))
        (PORT d[0] (2656:2656:2656) (2675:2675:2675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2417:2417:2417))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4424:4424:4424) (4706:4706:4706))
        (PORT clk (4494:4494:4494) (4650:4650:4650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3458:3458:3458))
        (PORT d[1] (3099:3099:3099) (3283:3283:3283))
        (PORT d[2] (3119:3119:3119) (3338:3338:3338))
        (PORT d[3] (3401:3401:3401) (3533:3533:3533))
        (PORT d[4] (3302:3302:3302) (3482:3482:3482))
        (PORT d[5] (3817:3817:3817) (3989:3989:3989))
        (PORT d[6] (3953:3953:3953) (4227:4227:4227))
        (PORT d[7] (3824:3824:3824) (4014:4014:4014))
        (PORT d[8] (2963:2963:2963) (3210:3210:3210))
        (PORT d[9] (3196:3196:3196) (3413:3413:3413))
        (PORT d[10] (3530:3530:3530) (3734:3734:3734))
        (PORT d[11] (3906:3906:3906) (4197:4197:4197))
        (PORT d[12] (3472:3472:3472) (3681:3681:3681))
        (PORT clk (4490:4490:4490) (4646:4646:4646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (3228:3228:3228))
        (PORT clk (4490:4490:4490) (4646:4646:4646))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4494:4494:4494) (4650:4650:4650))
        (PORT d[0] (3821:3821:3821) (3859:3859:3859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4495:4495:4495) (4651:4651:4651))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4495:4495:4495) (4651:4651:4651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4495:4495:4495) (4651:4651:4651))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4495:4495:4495) (4651:4651:4651))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (4039:4039:4039))
        (PORT d[1] (5072:5072:5072) (5271:5271:5271))
        (PORT d[2] (3629:3629:3629) (3870:3870:3870))
        (PORT d[3] (4433:4433:4433) (4736:4736:4736))
        (PORT d[4] (4447:4447:4447) (4721:4721:4721))
        (PORT d[5] (4346:4346:4346) (4599:4599:4599))
        (PORT d[6] (3675:3675:3675) (3847:3847:3847))
        (PORT d[7] (3086:3086:3086) (3208:3208:3208))
        (PORT d[8] (3213:3213:3213) (3402:3402:3402))
        (PORT d[9] (2722:2722:2722) (2830:2830:2830))
        (PORT d[10] (3020:3020:3020) (3147:3147:3147))
        (PORT d[11] (2632:2632:2632) (2718:2718:2718))
        (PORT d[12] (2609:2609:2609) (2696:2696:2696))
        (PORT clk (2419:2419:2419) (2404:2404:2404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2404:2404:2404))
        (PORT d[0] (2167:2167:2167) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2401:2401:2401))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3625:3625:3625) (3898:3898:3898))
        (PORT clk (4601:4601:4601) (4792:4792:4792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (3943:3943:3943))
        (PORT d[1] (4256:4256:4256) (4492:4492:4492))
        (PORT d[2] (3668:3668:3668) (3931:3931:3931))
        (PORT d[3] (4096:4096:4096) (4391:4391:4391))
        (PORT d[4] (3352:3352:3352) (3568:3568:3568))
        (PORT d[5] (3736:3736:3736) (3907:3907:3907))
        (PORT d[6] (4041:4041:4041) (4354:4354:4354))
        (PORT d[7] (3984:3984:3984) (4203:4203:4203))
        (PORT d[8] (3265:3265:3265) (3548:3548:3548))
        (PORT d[9] (3587:3587:3587) (3841:3841:3841))
        (PORT d[10] (3904:3904:3904) (4144:4144:4144))
        (PORT d[11] (4414:4414:4414) (4749:4749:4749))
        (PORT d[12] (3552:3552:3552) (3690:3690:3690))
        (PORT clk (4597:4597:4597) (4788:4788:4788))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3435:3435:3435))
        (PORT clk (4597:4597:4597) (4788:4788:4788))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4601:4601:4601) (4792:4792:4792))
        (PORT d[0] (3991:3991:3991) (4066:4066:4066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4602:4602:4602) (4793:4793:4793))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4602:4602:4602) (4793:4793:4793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4602:4602:4602) (4793:4793:4793))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4602:4602:4602) (4793:4793:4793))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3882:3882:3882) (4127:4127:4127))
        (PORT d[1] (5134:5134:5134) (5351:5351:5351))
        (PORT d[2] (3668:3668:3668) (3946:3946:3946))
        (PORT d[3] (4583:4583:4583) (4939:4939:4939))
        (PORT d[4] (3672:3672:3672) (3934:3934:3934))
        (PORT d[5] (4332:4332:4332) (4639:4639:4639))
        (PORT d[6] (4357:4357:4357) (4538:4538:4538))
        (PORT d[7] (3643:3643:3643) (3772:3772:3772))
        (PORT d[8] (3596:3596:3596) (3822:3822:3822))
        (PORT d[9] (2739:2739:2739) (2890:2890:2890))
        (PORT d[10] (3027:3027:3027) (3158:3158:3158))
        (PORT d[11] (3076:3076:3076) (3240:3240:3240))
        (PORT d[12] (3020:3020:3020) (3138:3138:3138))
        (PORT clk (2433:2433:2433) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2417:2417:2417))
        (PORT d[0] (2502:2502:2502) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2763:2763:2763) (2877:2877:2877))
        (PORT datab (1130:1130:1130) (1109:1109:1109))
        (PORT datac (3940:3940:3940) (3999:3999:3999))
        (PORT datad (1412:1412:1412) (1393:1393:1393))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2767:2767:2767) (2882:2882:2882))
        (PORT datab (753:753:753) (752:752:752))
        (PORT datac (1429:1429:1429) (1409:1409:1409))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (881:881:881) (843:843:843))
        (PORT datac (3429:3429:3429) (3664:3664:3664))
        (PORT datad (897:897:897) (837:837:837))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3553:3553:3553))
        (PORT clk (4307:4307:4307) (4505:4505:4505))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3251:3251:3251) (3462:3462:3462))
        (PORT d[1] (3169:3169:3169) (3377:3377:3377))
        (PORT d[2] (3127:3127:3127) (3336:3336:3336))
        (PORT d[3] (3293:3293:3293) (3519:3519:3519))
        (PORT d[4] (2885:2885:2885) (3102:3102:3102))
        (PORT d[5] (3769:3769:3769) (3923:3923:3923))
        (PORT d[6] (3632:3632:3632) (3912:3912:3912))
        (PORT d[7] (4556:4556:4556) (4836:4836:4836))
        (PORT d[8] (3557:3557:3557) (3781:3781:3781))
        (PORT d[9] (3757:3757:3757) (3954:3954:3954))
        (PORT d[10] (4663:4663:4663) (4820:4820:4820))
        (PORT d[11] (4427:4427:4427) (4764:4764:4764))
        (PORT d[12] (3371:3371:3371) (3534:3534:3534))
        (PORT clk (4303:4303:4303) (4501:4501:4501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3486:3486:3486) (3491:3491:3491))
        (PORT clk (4303:4303:4303) (4501:4501:4501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4307:4307:4307) (4505:4505:4505))
        (PORT d[0] (4116:4116:4116) (4119:4119:4119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4308:4308:4308) (4506:4506:4506))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4308:4308:4308) (4506:4506:4506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4308:4308:4308) (4506:4506:4506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4308:4308:4308) (4506:4506:4506))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3485:3485:3485))
        (PORT d[1] (5079:5079:5079) (5242:5242:5242))
        (PORT d[2] (4135:4135:4135) (4478:4478:4478))
        (PORT d[3] (5146:5146:5146) (5180:5180:5180))
        (PORT d[4] (3654:3654:3654) (3927:3927:3927))
        (PORT d[5] (3472:3472:3472) (3699:3699:3699))
        (PORT d[6] (3984:3984:3984) (4126:4126:4126))
        (PORT d[7] (3461:3461:3461) (3495:3495:3495))
        (PORT d[8] (3238:3238:3238) (3441:3441:3441))
        (PORT d[9] (3077:3077:3077) (3213:3213:3213))
        (PORT d[10] (2796:2796:2796) (2862:2862:2862))
        (PORT d[11] (2705:2705:2705) (2742:2742:2742))
        (PORT d[12] (2995:2995:2995) (3111:3111:3111))
        (PORT clk (2455:2455:2455) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2437:2437:2437))
        (PORT d[0] (2293:2293:2293) (2370:2370:2370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2434:2434:2434))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (3334:3334:3334))
        (PORT clk (3345:3345:3345) (3459:3459:3459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (2961:2961:2961))
        (PORT d[1] (3750:3750:3750) (3817:3817:3817))
        (PORT d[2] (2488:2488:2488) (2678:2678:2678))
        (PORT d[3] (3995:3995:3995) (4233:4233:4233))
        (PORT d[4] (3489:3489:3489) (3687:3687:3687))
        (PORT d[5] (3283:3283:3283) (3430:3430:3430))
        (PORT d[6] (3222:3222:3222) (3429:3429:3429))
        (PORT d[7] (3716:3716:3716) (3911:3911:3911))
        (PORT d[8] (3333:3333:3333) (3506:3506:3506))
        (PORT d[9] (2905:2905:2905) (3049:3049:3049))
        (PORT d[10] (3304:3304:3304) (3433:3433:3433))
        (PORT d[11] (3406:3406:3406) (3600:3600:3600))
        (PORT d[12] (3042:3042:3042) (3197:3197:3197))
        (PORT clk (3341:3341:3341) (3455:3455:3455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2732:2732:2732))
        (PORT clk (3341:3341:3341) (3455:3455:3455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3345:3345:3345) (3459:3459:3459))
        (PORT d[0] (3410:3410:3410) (3411:3411:3411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3346:3346:3346) (3460:3460:3460))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3346:3346:3346) (3460:3460:3460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3346:3346:3346) (3460:3460:3460))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3346:3346:3346) (3460:3460:3460))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3247:3247:3247))
        (PORT d[1] (3520:3520:3520) (3541:3541:3541))
        (PORT d[2] (5193:5193:5193) (5590:5590:5590))
        (PORT d[3] (3693:3693:3693) (3950:3950:3950))
        (PORT d[4] (2509:2509:2509) (2711:2711:2711))
        (PORT d[5] (2932:2932:2932) (3069:3069:3069))
        (PORT d[6] (3522:3522:3522) (3538:3538:3538))
        (PORT d[7] (2758:2758:2758) (2864:2864:2864))
        (PORT d[8] (2691:2691:2691) (2824:2824:2824))
        (PORT d[9] (3467:3467:3467) (3593:3593:3593))
        (PORT d[10] (3059:3059:3059) (3235:3235:3235))
        (PORT d[11] (2799:2799:2799) (2942:2942:2942))
        (PORT d[12] (2754:2754:2754) (2887:2887:2887))
        (PORT clk (2464:2464:2464) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2450:2450:2450))
        (PORT d[0] (2214:2214:2214) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4416:4416:4416) (4697:4697:4697))
        (PORT clk (4500:4500:4500) (4677:4677:4677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3449:3449:3449))
        (PORT d[1] (2797:2797:2797) (2988:2988:2988))
        (PORT d[2] (2992:2992:2992) (3251:3251:3251))
        (PORT d[3] (3380:3380:3380) (3668:3668:3668))
        (PORT d[4] (3321:3321:3321) (3535:3535:3535))
        (PORT d[5] (3772:3772:3772) (3949:3949:3949))
        (PORT d[6] (3937:3937:3937) (4206:4206:4206))
        (PORT d[7] (3823:3823:3823) (4013:4013:4013))
        (PORT d[8] (2982:2982:2982) (3230:3230:3230))
        (PORT d[9] (3477:3477:3477) (3684:3684:3684))
        (PORT d[10] (3512:3512:3512) (3714:3714:3714))
        (PORT d[11] (3638:3638:3638) (3944:3944:3944))
        (PORT d[12] (3764:3764:3764) (3963:3963:3963))
        (PORT clk (4496:4496:4496) (4673:4673:4673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3399:3399:3399) (3460:3460:3460))
        (PORT clk (4496:4496:4496) (4673:4673:4673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4500:4500:4500) (4677:4677:4677))
        (PORT d[0] (4021:4021:4021) (4091:4091:4091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4501:4501:4501) (4678:4678:4678))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4501:4501:4501) (4678:4678:4678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4501:4501:4501) (4678:4678:4678))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4501:4501:4501) (4678:4678:4678))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (4079:4079:4079))
        (PORT d[1] (4748:4748:4748) (4956:4956:4956))
        (PORT d[2] (4034:4034:4034) (4316:4316:4316))
        (PORT d[3] (4203:4203:4203) (4523:4523:4523))
        (PORT d[4] (4092:4092:4092) (4370:4370:4370))
        (PORT d[5] (3428:3428:3428) (3663:3663:3663))
        (PORT d[6] (4000:4000:4000) (4166:4166:4166))
        (PORT d[7] (3109:3109:3109) (3235:3235:3235))
        (PORT d[8] (2895:2895:2895) (3093:3093:3093))
        (PORT d[9] (2685:2685:2685) (2834:2834:2834))
        (PORT d[10] (2851:2851:2851) (2932:2932:2932))
        (PORT d[11] (2638:2638:2638) (2725:2725:2725))
        (PORT d[12] (3000:3000:3000) (3115:3115:3115))
        (PORT clk (2401:2401:2401) (2379:2379:2379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2379:2379:2379))
        (PORT d[0] (2415:2415:2415) (2457:2457:2457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2376:2376:2376))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2891:2891:2891))
        (PORT clk (3609:3609:3609) (3720:3720:3720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (2999:2999:2999))
        (PORT d[1] (3442:3442:3442) (3515:3515:3515))
        (PORT d[2] (2834:2834:2834) (3052:3052:3052))
        (PORT d[3] (3248:3248:3248) (3491:3491:3491))
        (PORT d[4] (3071:3071:3071) (3256:3256:3256))
        (PORT d[5] (3599:3599:3599) (3786:3786:3786))
        (PORT d[6] (3543:3543:3543) (3774:3774:3774))
        (PORT d[7] (3828:3828:3828) (4040:4040:4040))
        (PORT d[8] (3995:3995:3995) (4161:4161:4161))
        (PORT d[9] (3339:3339:3339) (3510:3510:3510))
        (PORT d[10] (3328:3328:3328) (3507:3507:3507))
        (PORT d[11] (3695:3695:3695) (3876:3876:3876))
        (PORT d[12] (3456:3456:3456) (3655:3655:3655))
        (PORT clk (3605:3605:3605) (3716:3716:3716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3086:3086:3086))
        (PORT clk (3605:3605:3605) (3716:3716:3716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3609:3609:3609) (3720:3720:3720))
        (PORT d[0] (3639:3639:3639) (3717:3717:3717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3610:3610:3610) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3610:3610:3610) (3721:3721:3721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3610:3610:3610) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3610:3610:3610) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3782:3782:3782) (3984:3984:3984))
        (PORT d[1] (3891:3891:3891) (3968:3968:3968))
        (PORT d[2] (5961:5961:5961) (6368:6368:6368))
        (PORT d[3] (4704:4704:4704) (4684:4684:4684))
        (PORT d[4] (2892:2892:2892) (3123:3123:3123))
        (PORT d[5] (3314:3314:3314) (3486:3486:3486))
        (PORT d[6] (4212:4212:4212) (4353:4353:4353))
        (PORT d[7] (3069:3069:3069) (3189:3189:3189))
        (PORT d[8] (2687:2687:2687) (2820:2820:2820))
        (PORT d[9] (3478:3478:3478) (3644:3644:3644))
        (PORT d[10] (3054:3054:3054) (3227:3227:3227))
        (PORT d[11] (2812:2812:2812) (2956:2956:2956))
        (PORT d[12] (3157:3157:3157) (3326:3326:3326))
        (PORT clk (2422:2422:2422) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2406:2406:2406))
        (PORT d[0] (2532:2532:2532) (2626:2626:2626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2403:2403:2403))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3683:3683:3683) (3864:3864:3864))
        (PORT datab (3874:3874:3874) (4168:4168:4168))
        (PORT datac (2081:2081:2081) (2028:2028:2028))
        (PORT datad (2422:2422:2422) (2401:2401:2401))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3679:3679:3679) (3860:3860:3860))
        (PORT datab (2188:2188:2188) (2132:2132:2132))
        (PORT datac (3076:3076:3076) (3039:3039:3039))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3305:3305:3305))
        (PORT clk (3732:3732:3732) (3874:3874:3874))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3303:3303:3303))
        (PORT d[1] (3285:3285:3285) (3348:3348:3348))
        (PORT d[2] (2849:2849:2849) (3067:3067:3067))
        (PORT d[3] (3854:3854:3854) (4075:4075:4075))
        (PORT d[4] (3288:3288:3288) (3449:3449:3449))
        (PORT d[5] (3685:3685:3685) (3856:3856:3856))
        (PORT d[6] (3650:3650:3650) (3894:3894:3894))
        (PORT d[7] (4155:4155:4155) (4389:4389:4389))
        (PORT d[8] (4053:4053:4053) (4252:4252:4252))
        (PORT d[9] (3349:3349:3349) (3546:3546:3546))
        (PORT d[10] (3761:3761:3761) (3968:3968:3968))
        (PORT d[11] (3709:3709:3709) (3894:3894:3894))
        (PORT d[12] (3443:3443:3443) (3636:3636:3636))
        (PORT clk (3728:3728:3728) (3870:3870:3870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3335:3335:3335))
        (PORT clk (3728:3728:3728) (3870:3870:3870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3732:3732:3732) (3874:3874:3874))
        (PORT d[0] (3905:3905:3905) (3966:3966:3966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3875:3875:3875))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3875:3875:3875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3875:3875:3875))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3875:3875:3875))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (3711:3711:3711))
        (PORT d[1] (3902:3902:3902) (3982:3982:3982))
        (PORT d[2] (5255:5255:5255) (5665:5665:5665))
        (PORT d[3] (4142:4142:4142) (4437:4437:4437))
        (PORT d[4] (2913:2913:2913) (3141:3141:3141))
        (PORT d[5] (3342:3342:3342) (3517:3517:3517))
        (PORT d[6] (4163:4163:4163) (4270:4270:4270))
        (PORT d[7] (3124:3124:3124) (3268:3268:3268))
        (PORT d[8] (2990:2990:2990) (3150:3150:3150))
        (PORT d[9] (3515:3515:3515) (3686:3686:3686))
        (PORT d[10] (3071:3071:3071) (3239:3239:3239))
        (PORT d[11] (3184:3184:3184) (3361:3361:3361))
        (PORT d[12] (3164:3164:3164) (3331:3331:3331))
        (PORT clk (2447:2447:2447) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2432:2432:2432))
        (PORT d[0] (2841:2841:2841) (2931:2931:2931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2429:2429:2429))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3552:3552:3552) (3739:3739:3739))
        (PORT clk (3804:3804:3804) (3943:3943:3943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (3004:3004:3004))
        (PORT d[1] (2987:2987:2987) (3110:3110:3110))
        (PORT d[2] (2396:2396:2396) (2550:2550:2550))
        (PORT d[3] (3295:3295:3295) (3488:3488:3488))
        (PORT d[4] (2693:2693:2693) (2815:2815:2815))
        (PORT d[5] (4064:4064:4064) (4265:4265:4265))
        (PORT d[6] (2661:2661:2661) (2802:2802:2802))
        (PORT d[7] (3194:3194:3194) (3220:3220:3220))
        (PORT d[8] (3269:3269:3269) (3520:3520:3520))
        (PORT d[9] (2551:2551:2551) (2670:2670:2670))
        (PORT d[10] (3429:3429:3429) (3585:3585:3585))
        (PORT d[11] (3646:3646:3646) (3813:3813:3813))
        (PORT d[12] (3215:3215:3215) (3273:3273:3273))
        (PORT clk (3800:3800:3800) (3939:3939:3939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (3068:3068:3068))
        (PORT clk (3800:3800:3800) (3939:3939:3939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3804:3804:3804) (3943:3943:3943))
        (PORT d[0] (3610:3610:3610) (3699:3699:3699))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3805:3805:3805) (3944:3944:3944))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3805:3805:3805) (3944:3944:3944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3805:3805:3805) (3944:3944:3944))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3805:3805:3805) (3944:3944:3944))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3105:3105:3105))
        (PORT d[1] (4804:4804:4804) (4991:4991:4991))
        (PORT d[2] (3014:3014:3014) (3062:3062:3062))
        (PORT d[3] (3049:3049:3049) (3085:3085:3085))
        (PORT d[4] (4006:4006:4006) (4217:4217:4217))
        (PORT d[5] (4131:4131:4131) (4336:4336:4336))
        (PORT d[6] (3128:3128:3128) (3124:3124:3124))
        (PORT d[7] (2681:2681:2681) (2749:2749:2749))
        (PORT d[8] (3153:3153:3153) (3340:3340:3340))
        (PORT d[9] (2620:2620:2620) (2647:2647:2647))
        (PORT d[10] (2542:2542:2542) (2583:2583:2583))
        (PORT d[11] (2602:2602:2602) (2676:2676:2676))
        (PORT d[12] (2890:2890:2890) (2966:2966:2966))
        (PORT clk (2445:2445:2445) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (PORT d[0] (1904:1904:1904) (1858:1858:1858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3475:3475:3475))
        (PORT clk (3888:3888:3888) (4056:4056:4056))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3404:3404:3404))
        (PORT d[1] (3325:3325:3325) (3481:3481:3481))
        (PORT d[2] (2089:2089:2089) (2243:2243:2243))
        (PORT d[3] (3239:3239:3239) (3496:3496:3496))
        (PORT d[4] (3517:3517:3517) (3714:3714:3714))
        (PORT d[5] (3699:3699:3699) (3895:3895:3895))
        (PORT d[6] (4171:4171:4171) (4433:4433:4433))
        (PORT d[7] (4199:4199:4199) (4395:4395:4395))
        (PORT d[8] (4205:4205:4205) (4380:4380:4380))
        (PORT d[9] (3113:3113:3113) (3277:3277:3277))
        (PORT d[10] (3454:3454:3454) (3635:3635:3635))
        (PORT d[11] (3619:3619:3619) (3908:3908:3908))
        (PORT d[12] (2861:2861:2861) (2958:2958:2958))
        (PORT clk (3884:3884:3884) (4052:4052:4052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2841:2841:2841))
        (PORT clk (3884:3884:3884) (4052:4052:4052))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3888:3888:3888) (4056:4056:4056))
        (PORT d[0] (3462:3462:3462) (3473:3473:3473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3889:3889:3889) (4057:4057:4057))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3889:3889:3889) (4057:4057:4057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3889:3889:3889) (4057:4057:4057))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3889:3889:3889) (4057:4057:4057))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4059:4059:4059) (4087:4087:4087))
        (PORT d[1] (4407:4407:4407) (4591:4591:4591))
        (PORT d[2] (3780:3780:3780) (3828:3828:3828))
        (PORT d[3] (3965:3965:3965) (3987:3987:3987))
        (PORT d[4] (2923:2923:2923) (3169:3169:3169))
        (PORT d[5] (3910:3910:3910) (4153:4153:4153))
        (PORT d[6] (4006:4006:4006) (4062:4062:4062))
        (PORT d[7] (2639:2639:2639) (2699:2699:2699))
        (PORT d[8] (3146:3146:3146) (3334:3334:3334))
        (PORT d[9] (2995:2995:2995) (3070:3070:3070))
        (PORT d[10] (2283:2283:2283) (2366:2366:2366))
        (PORT d[11] (2551:2551:2551) (2613:2613:2613))
        (PORT d[12] (2789:2789:2789) (2842:2842:2842))
        (PORT clk (2462:2462:2462) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2447:2447:2447))
        (PORT d[0] (2144:2144:2144) (2183:2183:2183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3682:3682:3682) (3863:3863:3863))
        (PORT datab (3873:3873:3873) (4168:4168:4168))
        (PORT datac (975:975:975) (940:940:940))
        (PORT datad (1052:1052:1052) (1041:1041:1041))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2671:2671:2671))
        (PORT clk (3691:3691:3691) (3797:3797:3797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3797:3797:3797) (3968:3968:3968))
        (PORT d[1] (3373:3373:3373) (3443:3443:3443))
        (PORT d[2] (3462:3462:3462) (3655:3655:3655))
        (PORT d[3] (3518:3518:3518) (3746:3746:3746))
        (PORT d[4] (2606:2606:2606) (2743:2743:2743))
        (PORT d[5] (3337:3337:3337) (3533:3533:3533))
        (PORT d[6] (3465:3465:3465) (3673:3673:3673))
        (PORT d[7] (4191:4191:4191) (4400:4400:4400))
        (PORT d[8] (3651:3651:3651) (3816:3816:3816))
        (PORT d[9] (3070:3070:3070) (3253:3253:3253))
        (PORT d[10] (3272:3272:3272) (3443:3443:3443))
        (PORT d[11] (3652:3652:3652) (3842:3842:3842))
        (PORT d[12] (3915:3915:3915) (4083:4083:4083))
        (PORT clk (3687:3687:3687) (3793:3793:3793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3236:3236:3236) (3278:3278:3278))
        (PORT clk (3687:3687:3687) (3793:3793:3793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3797:3797:3797))
        (PORT d[0] (3829:3829:3829) (3887:3887:3887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3798:3798:3798))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3798:3798:3798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3798:3798:3798))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3798:3798:3798))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3878:3878:3878) (4086:4086:4086))
        (PORT d[1] (3543:3543:3543) (3629:3629:3629))
        (PORT d[2] (5605:5605:5605) (6016:6016:6016))
        (PORT d[3] (4471:4471:4471) (4760:4760:4760))
        (PORT d[4] (2890:2890:2890) (3121:3121:3121))
        (PORT d[5] (3192:3192:3192) (3401:3401:3401))
        (PORT d[6] (3928:3928:3928) (3962:3962:3962))
        (PORT d[7] (3877:3877:3877) (4024:4024:4024))
        (PORT d[8] (3086:3086:3086) (3256:3256:3256))
        (PORT d[9] (3492:3492:3492) (3662:3662:3662))
        (PORT d[10] (3132:3132:3132) (3311:3311:3311))
        (PORT d[11] (3254:3254:3254) (3438:3438:3438))
        (PORT d[12] (3153:3153:3153) (3321:3321:3321))
        (PORT clk (2422:2422:2422) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2406:2406:2406))
        (PORT d[0] (2585:2585:2585) (2684:2684:2684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2403:2403:2403))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2830:2830:2830) (2816:2816:2816))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (2402:2402:2402) (2392:2392:2392))
        (PORT datad (3649:3649:3649) (3812:3812:3812))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3809:3809:3809))
        (PORT clk (4222:4222:4222) (4402:4402:4402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3779:3779:3779))
        (PORT d[1] (3084:3084:3084) (3250:3250:3250))
        (PORT d[2] (3694:3694:3694) (4010:4010:4010))
        (PORT d[3] (3322:3322:3322) (3591:3591:3591))
        (PORT d[4] (3512:3512:3512) (3707:3707:3707))
        (PORT d[5] (4320:4320:4320) (4540:4540:4540))
        (PORT d[6] (3070:3070:3070) (3234:3234:3234))
        (PORT d[7] (4328:4328:4328) (4602:4602:4602))
        (PORT d[8] (3835:3835:3835) (4015:4015:4015))
        (PORT d[9] (3266:3266:3266) (3395:3395:3395))
        (PORT d[10] (4608:4608:4608) (4873:4873:4873))
        (PORT d[11] (4010:4010:4010) (4293:4293:4293))
        (PORT d[12] (3191:3191:3191) (3324:3324:3324))
        (PORT clk (4218:4218:4218) (4398:4398:4398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (3112:3112:3112))
        (PORT clk (4218:4218:4218) (4398:4398:4398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4222:4222:4222) (4402:4402:4402))
        (PORT d[0] (3672:3672:3672) (3677:3677:3677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4223:4223:4223) (4403:4403:4403))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4223:4223:4223) (4403:4403:4403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4223:4223:4223) (4403:4403:4403))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4223:4223:4223) (4403:4403:4403))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3804:3804:3804) (4047:4047:4047))
        (PORT d[1] (5074:5074:5074) (5259:5259:5259))
        (PORT d[2] (4832:4832:4832) (4870:4870:4870))
        (PORT d[3] (4745:4745:4745) (4764:4764:4764))
        (PORT d[4] (3547:3547:3547) (3802:3802:3802))
        (PORT d[5] (3839:3839:3839) (4074:4074:4074))
        (PORT d[6] (3655:3655:3655) (3707:3707:3707))
        (PORT d[7] (3043:3043:3043) (3103:3103:3103))
        (PORT d[8] (3232:3232:3232) (3459:3459:3459))
        (PORT d[9] (3305:3305:3305) (3384:3384:3384))
        (PORT d[10] (2929:2929:2929) (2996:2996:2996))
        (PORT d[11] (2948:2948:2948) (3045:3045:3045))
        (PORT d[12] (3138:3138:3138) (3171:3171:3171))
        (PORT clk (2481:2481:2481) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2462:2462:2462))
        (PORT d[0] (2367:2367:2367) (2372:2372:2372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2747:2747:2747))
        (PORT clk (3443:3443:3443) (3568:3568:3568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2884:2884:2884) (2959:2959:2959))
        (PORT d[1] (2245:2245:2245) (2302:2302:2302))
        (PORT d[2] (1637:1637:1637) (1747:1747:1747))
        (PORT d[3] (2527:2527:2527) (2717:2717:2717))
        (PORT d[4] (2314:2314:2314) (2353:2353:2353))
        (PORT d[5] (2259:2259:2259) (2314:2314:2314))
        (PORT d[6] (2903:2903:2903) (3118:3118:3118))
        (PORT d[7] (3185:3185:3185) (3390:3390:3390))
        (PORT d[8] (2854:2854:2854) (3049:3049:3049))
        (PORT d[9] (2480:2480:2480) (2539:2539:2539))
        (PORT d[10] (3358:3358:3358) (3404:3404:3404))
        (PORT d[11] (2946:2946:2946) (3099:3099:3099))
        (PORT d[12] (2742:2742:2742) (2804:2804:2804))
        (PORT clk (3439:3439:3439) (3564:3564:3564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2260:2260:2260))
        (PORT clk (3439:3439:3439) (3564:3564:3564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3443:3443:3443) (3568:3568:3568))
        (PORT d[0] (2982:2982:2982) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3569:3569:3569))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3569:3569:3569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3569:3569:3569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3569:3569:3569))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1640:1640:1640) (1691:1691:1691))
        (PORT d[1] (1928:1928:1928) (1978:1978:1978))
        (PORT d[2] (1939:1939:1939) (1991:1991:1991))
        (PORT d[3] (2204:2204:2204) (2208:2208:2208))
        (PORT d[4] (2540:2540:2540) (2550:2550:2550))
        (PORT d[5] (3184:3184:3184) (3361:3361:3361))
        (PORT d[6] (2106:2106:2106) (2118:2118:2118))
        (PORT d[7] (1897:1897:1897) (1895:1895:1895))
        (PORT d[8] (1801:1801:1801) (1791:1791:1791))
        (PORT d[9] (2171:2171:2171) (2209:2209:2209))
        (PORT d[10] (1782:1782:1782) (1819:1819:1819))
        (PORT d[11] (1911:1911:1911) (1921:1921:1921))
        (PORT d[12] (1861:1861:1861) (1866:1866:1866))
        (PORT clk (2491:2491:2491) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2491:2491:2491) (2478:2478:2478))
        (PORT d[0] (1733:1733:1733) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2479:2479:2479))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a108.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2485:2485:2485) (2475:2475:2475))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3251:3251:3251) (3496:3496:3496))
        (PORT clk (3810:3810:3810) (3949:3949:3949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (2708:2708:2708))
        (PORT d[1] (2313:2313:2313) (2437:2437:2437))
        (PORT d[2] (2038:2038:2038) (2193:2193:2193))
        (PORT d[3] (2882:2882:2882) (3108:3108:3108))
        (PORT d[4] (2949:2949:2949) (3056:3056:3056))
        (PORT d[5] (4032:4032:4032) (4229:4229:4229))
        (PORT d[6] (2683:2683:2683) (2820:2820:2820))
        (PORT d[7] (3195:3195:3195) (3221:3221:3221))
        (PORT d[8] (3255:3255:3255) (3506:3506:3506))
        (PORT d[9] (2990:2990:2990) (3149:3149:3149))
        (PORT d[10] (3537:3537:3537) (3772:3772:3772))
        (PORT d[11] (3525:3525:3525) (3765:3765:3765))
        (PORT d[12] (3562:3562:3562) (3666:3666:3666))
        (PORT clk (3806:3806:3806) (3945:3945:3945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2607:2607:2607))
        (PORT clk (3806:3806:3806) (3945:3945:3945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3810:3810:3810) (3949:3949:3949))
        (PORT d[0] (3230:3230:3230) (3265:3265:3265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3811:3811:3811) (3950:3950:3950))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3811:3811:3811) (3950:3950:3950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3811:3811:3811) (3950:3950:3950))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3811:3811:3811) (3950:3950:3950))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3093:3093:3093))
        (PORT d[1] (4829:4829:4829) (5017:5017:5017))
        (PORT d[2] (3051:3051:3051) (3101:3101:3101))
        (PORT d[3] (3322:3322:3322) (3350:3350:3350))
        (PORT d[4] (3978:3978:3978) (4187:4187:4187))
        (PORT d[5] (3817:3817:3817) (4025:4025:4025))
        (PORT d[6] (3288:3288:3288) (3323:3323:3323))
        (PORT d[7] (2674:2674:2674) (2742:2742:2742))
        (PORT d[8] (3148:3148:3148) (3334:3334:3334))
        (PORT d[9] (2564:2564:2564) (2593:2593:2593))
        (PORT d[10] (2223:2223:2223) (2275:2275:2275))
        (PORT d[11] (2584:2584:2584) (2657:2657:2657))
        (PORT d[12] (2896:2896:2896) (2973:2973:2973))
        (PORT clk (2437:2437:2437) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2421:2421:2421))
        (PORT d[0] (1749:1749:1749) (1724:1724:1724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2418:2418:2418))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3606:3606:3606) (3864:3864:3864))
        (PORT clk (4226:4226:4226) (4406:4406:4406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3640:3640:3640) (3743:3743:3743))
        (PORT d[1] (2698:2698:2698) (2868:2868:2868))
        (PORT d[2] (2771:2771:2771) (2915:2915:2915))
        (PORT d[3] (3264:3264:3264) (3524:3524:3524))
        (PORT d[4] (3128:3128:3128) (3326:3326:3326))
        (PORT d[5] (3738:3738:3738) (3964:3964:3964))
        (PORT d[6] (4202:4202:4202) (4464:4464:4464))
        (PORT d[7] (4301:4301:4301) (4573:4573:4573))
        (PORT d[8] (3867:3867:3867) (4051:4051:4051))
        (PORT d[9] (2938:2938:2938) (3081:3081:3081))
        (PORT d[10] (4626:4626:4626) (4900:4900:4900))
        (PORT d[11] (3852:3852:3852) (4113:4113:4113))
        (PORT d[12] (3537:3537:3537) (3660:3660:3660))
        (PORT clk (4222:4222:4222) (4402:4402:4402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3373:3373:3373))
        (PORT clk (4222:4222:4222) (4402:4402:4402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4226:4226:4226) (4406:4406:4406))
        (PORT d[0] (4032:4032:4032) (4030:4030:4030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4227:4227:4227) (4407:4407:4407))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4227:4227:4227) (4407:4407:4407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4227:4227:4227) (4407:4407:4407))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4227:4227:4227) (4407:4407:4407))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4055:4055:4055) (4285:4285:4285))
        (PORT d[1] (4717:4717:4717) (4900:4900:4900))
        (PORT d[2] (4540:4540:4540) (4580:4580:4580))
        (PORT d[3] (4735:4735:4735) (4755:4755:4755))
        (PORT d[4] (3254:3254:3254) (3519:3519:3519))
        (PORT d[5] (3883:3883:3883) (4124:4124:4124))
        (PORT d[6] (3631:3631:3631) (3681:3681:3681))
        (PORT d[7] (2914:2914:2914) (2965:2965:2965))
        (PORT d[8] (3551:3551:3551) (3761:3761:3761))
        (PORT d[9] (3046:3046:3046) (3134:3134:3134))
        (PORT d[10] (2640:2640:2640) (2720:2720:2720))
        (PORT d[11] (2928:2928:2928) (3026:3026:3026))
        (PORT d[12] (3103:3103:3103) (3133:3133:3133))
        (PORT clk (2479:2479:2479) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2459:2459:2459))
        (PORT d[0] (2187:2187:2187) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2456:2456:2456))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3677:3677:3677) (3857:3857:3857))
        (PORT datab (647:647:647) (636:636:636))
        (PORT datac (3832:3832:3832) (4123:4123:4123))
        (PORT datad (1984:1984:1984) (1933:1933:1933))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1478:1478:1478))
        (PORT datab (3874:3874:3874) (4169:4169:4169))
        (PORT datac (1658:1658:1658) (1629:1629:1629))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (6224:6224:6224) (6333:6333:6333))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (3155:3155:3155) (3323:3323:3323))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2259:2259:2259))
        (PORT clk (3352:3352:3352) (3444:3444:3444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2171:2171:2171))
        (PORT d[1] (2871:2871:2871) (2985:2985:2985))
        (PORT d[2] (2285:2285:2285) (2283:2283:2283))
        (PORT d[3] (2472:2472:2472) (2605:2605:2605))
        (PORT d[4] (2334:2334:2334) (2466:2466:2466))
        (PORT d[5] (2860:2860:2860) (2965:2965:2965))
        (PORT d[6] (3340:3340:3340) (3432:3432:3432))
        (PORT d[7] (3456:3456:3456) (3553:3553:3553))
        (PORT d[8] (2619:2619:2619) (2846:2846:2846))
        (PORT d[9] (2543:2543:2543) (2662:2662:2662))
        (PORT d[10] (2743:2743:2743) (2900:2900:2900))
        (PORT d[11] (2424:2424:2424) (2587:2587:2587))
        (PORT d[12] (2688:2688:2688) (2821:2821:2821))
        (PORT clk (3348:3348:3348) (3440:3440:3440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2548:2548:2548) (2451:2451:2451))
        (PORT clk (3348:3348:3348) (3440:3440:3440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3352:3352:3352) (3444:3444:3444))
        (PORT d[0] (3170:3170:3170) (3082:3082:3082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3353:3353:3353) (3445:3445:3445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3353:3353:3353) (3445:3445:3445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3353:3353:3353) (3445:3445:3445))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3353:3353:3353) (3445:3445:3445))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4198:4198:4198) (4411:4411:4411))
        (PORT d[1] (3699:3699:3699) (3736:3736:3736))
        (PORT d[2] (3066:3066:3066) (3085:3085:3085))
        (PORT d[3] (3395:3395:3395) (3347:3347:3347))
        (PORT d[4] (2114:2114:2114) (2222:2222:2222))
        (PORT d[5] (3044:3044:3044) (3217:3217:3217))
        (PORT d[6] (3346:3346:3346) (3322:3322:3322))
        (PORT d[7] (2362:2362:2362) (2439:2439:2439))
        (PORT d[8] (1845:1845:1845) (1898:1898:1898))
        (PORT d[9] (3002:3002:3002) (3140:3140:3140))
        (PORT d[10] (2465:2465:2465) (2488:2488:2488))
        (PORT d[11] (1887:1887:1887) (1936:1936:1936))
        (PORT d[12] (2233:2233:2233) (2275:2275:2275))
        (PORT clk (2464:2464:2464) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (PORT d[0] (1932:1932:1932) (1911:1911:1911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2451:2451:2451))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1120:1120:1120))
        (PORT clk (3093:3093:3093) (3183:3183:3183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2583:2583:2583))
        (PORT d[1] (2833:2833:2833) (2936:2936:2936))
        (PORT d[2] (2315:2315:2315) (2316:2316:2316))
        (PORT d[3] (2007:2007:2007) (2136:2136:2136))
        (PORT d[4] (1976:1976:1976) (2099:2099:2099))
        (PORT d[5] (2488:2488:2488) (2597:2597:2597))
        (PORT d[6] (3120:3120:3120) (3320:3320:3320))
        (PORT d[7] (3091:3091:3091) (3192:3192:3192))
        (PORT d[8] (2970:2970:2970) (3192:3192:3192))
        (PORT d[9] (2840:2840:2840) (2889:2889:2889))
        (PORT d[10] (3115:3115:3115) (3311:3311:3311))
        (PORT d[11] (2402:2402:2402) (2558:2558:2558))
        (PORT d[12] (3038:3038:3038) (3160:3160:3160))
        (PORT clk (3089:3089:3089) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2114:2114:2114))
        (PORT clk (3089:3089:3089) (3179:3179:3179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3093:3093:3093) (3183:3183:3183))
        (PORT d[0] (2871:2871:2871) (2766:2766:2766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3094:3094:3094) (3184:3184:3184))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3094:3094:3094) (3184:3184:3184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3094:3094:3094) (3184:3184:3184))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3094:3094:3094) (3184:3184:3184))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (3080:3080:3080))
        (PORT d[1] (4100:4100:4100) (4122:4122:4122))
        (PORT d[2] (2719:2719:2719) (2737:2737:2737))
        (PORT d[3] (3676:3676:3676) (3618:3618:3618))
        (PORT d[4] (1708:1708:1708) (1821:1821:1821))
        (PORT d[5] (1905:1905:1905) (1993:1993:1993))
        (PORT d[6] (2981:2981:2981) (2956:2956:2956))
        (PORT d[7] (2312:2312:2312) (2356:2356:2356))
        (PORT d[8] (1798:1798:1798) (1849:1849:1849))
        (PORT d[9] (3733:3733:3733) (3840:3840:3840))
        (PORT d[10] (2472:2472:2472) (2507:2507:2507))
        (PORT d[11] (2051:2051:2051) (2122:2122:2122))
        (PORT d[12] (1903:1903:1903) (1950:1950:1950))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (1610:1610:1610) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a124.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2448:2448:2448))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2710:2710:2710))
        (PORT clk (3419:3419:3419) (3518:3518:3518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2928:2928:2928) (3008:3008:3008))
        (PORT d[1] (1931:1931:1931) (1991:1991:1991))
        (PORT d[2] (1951:1951:1951) (2052:2052:2052))
        (PORT d[3] (2542:2542:2542) (2734:2734:2734))
        (PORT d[4] (1901:1901:1901) (1949:1949:1949))
        (PORT d[5] (2219:2219:2219) (2269:2269:2269))
        (PORT d[6] (2857:2857:2857) (3066:3066:3066))
        (PORT d[7] (3146:3146:3146) (3341:3341:3341))
        (PORT d[8] (3168:3168:3168) (3372:3372:3372))
        (PORT d[9] (2536:2536:2536) (2601:2601:2601))
        (PORT d[10] (2991:2991:2991) (3041:3041:3041))
        (PORT d[11] (3287:3287:3287) (3432:3432:3432))
        (PORT d[12] (2768:2768:2768) (2832:2832:2832))
        (PORT clk (3415:3415:3415) (3514:3514:3514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2506:2506:2506))
        (PORT clk (3415:3415:3415) (3514:3514:3514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3419:3419:3419) (3518:3518:3518))
        (PORT d[0] (3138:3138:3138) (3137:3137:3137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3420:3420:3420) (3519:3519:3519))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3420:3420:3420) (3519:3519:3519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3420:3420:3420) (3519:3519:3519))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3420:3420:3420) (3519:3519:3519))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (1969:1969:1969))
        (PORT d[1] (1899:1899:1899) (1932:1932:1932))
        (PORT d[2] (1628:1628:1628) (1684:1684:1684))
        (PORT d[3] (1913:1913:1913) (1953:1953:1953))
        (PORT d[4] (1859:1859:1859) (1893:1893:1893))
        (PORT d[5] (1585:1585:1585) (1632:1632:1632))
        (PORT d[6] (2304:2304:2304) (2301:2301:2301))
        (PORT d[7] (1893:1893:1893) (1923:1923:1923))
        (PORT d[8] (1503:1503:1503) (1502:1502:1502))
        (PORT d[9] (1763:1763:1763) (1730:1730:1730))
        (PORT d[10] (2137:2137:2137) (2128:2128:2128))
        (PORT d[11] (1462:1462:1462) (1460:1460:1460))
        (PORT d[12] (1712:1712:1712) (1684:1684:1684))
        (PORT clk (2492:2492:2492) (2479:2479:2479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2492:2492:2492) (2479:2479:2479))
        (PORT d[0] (1047:1047:1047) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2493:2493:2493) (2480:2480:2480))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2476:2476:2476))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3426:3426:3426))
        (PORT clk (3751:3751:3751) (3868:3868:3868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3409:3409:3409))
        (PORT d[1] (2696:2696:2696) (2829:2829:2829))
        (PORT d[2] (2746:2746:2746) (2894:2894:2894))
        (PORT d[3] (2916:2916:2916) (3114:3114:3114))
        (PORT d[4] (3046:3046:3046) (3163:3163:3163))
        (PORT d[5] (3002:3002:3002) (3054:3054:3054))
        (PORT d[6] (2649:2649:2649) (2779:2779:2779))
        (PORT d[7] (3478:3478:3478) (3684:3684:3684))
        (PORT d[8] (3282:3282:3282) (3531:3531:3531))
        (PORT d[9] (3096:3096:3096) (3192:3192:3192))
        (PORT d[10] (3075:3075:3075) (3238:3238:3238))
        (PORT d[11] (3717:3717:3717) (3880:3880:3880))
        (PORT d[12] (2869:2869:2869) (2930:2930:2930))
        (PORT clk (3747:3747:3747) (3864:3864:3864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2386:2386:2386))
        (PORT clk (3747:3747:3747) (3864:3864:3864))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3751:3751:3751) (3868:3868:3868))
        (PORT d[0] (3064:3064:3064) (3017:3017:3017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3752:3752:3752) (3869:3869:3869))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3752:3752:3752) (3869:3869:3869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3752:3752:3752) (3869:3869:3869))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3752:3752:3752) (3869:3869:3869))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2737:2737:2737))
        (PORT d[1] (2652:2652:2652) (2700:2700:2700))
        (PORT d[2] (2656:2656:2656) (2706:2706:2706))
        (PORT d[3] (3436:3436:3436) (3456:3456:3456))
        (PORT d[4] (2927:2927:2927) (2948:2948:2948))
        (PORT d[5] (2579:2579:2579) (2615:2615:2615))
        (PORT d[6] (2787:2787:2787) (2789:2789:2789))
        (PORT d[7] (2269:2269:2269) (2290:2290:2290))
        (PORT d[8] (3024:3024:3024) (3138:3138:3138))
        (PORT d[9] (2269:2269:2269) (2311:2311:2311))
        (PORT d[10] (1857:1857:1857) (1896:1896:1896))
        (PORT d[11] (2146:2146:2146) (2175:2175:2175))
        (PORT d[12] (2870:2870:2870) (2939:2939:2939))
        (PORT clk (2467:2467:2467) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2455:2455:2455))
        (PORT d[0] (1765:1765:1765) (1766:1766:1766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3678:3678:3678) (3858:3858:3858))
        (PORT datab (3870:3870:3870) (4163:4163:4163))
        (PORT datac (1939:1939:1939) (1895:1895:1895))
        (PORT datad (1048:1048:1048) (1033:1033:1033))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2788:2788:2788) (2734:2734:2734))
        (PORT datab (3871:3871:3871) (4164:4164:4164))
        (PORT datac (3130:3130:3130) (3061:3061:3061))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (3154:3154:3154) (3321:3321:3321))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Red\[4\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (483:483:483))
        (PORT datab (323:323:323) (396:396:396))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (1915:1915:1915) (1927:1927:1927))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (709:709:709) (815:815:815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1668:1668:1668) (1688:1688:1688))
        (PORT datac (4079:4079:4079) (4450:4450:4450))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4247:4247:4247) (4493:4493:4493))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (819:819:819))
        (PORT datab (795:795:795) (844:844:844))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (435:435:435))
        (PORT datab (518:518:518) (584:584:584))
        (PORT datac (704:704:704) (741:741:741))
        (PORT datad (484:484:484) (538:538:538))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (564:564:564))
        (PORT datab (700:700:700) (731:731:731))
        (PORT datac (751:751:751) (785:785:785))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (282:282:282))
        (PORT datad (214:214:214) (242:242:242))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (435:435:435))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (300:300:300) (394:394:394))
        (PORT datad (506:506:506) (561:561:561))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (904:904:904))
        (PORT datab (518:518:518) (584:584:584))
        (PORT datac (705:705:705) (742:742:742))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (303:303:303))
        (PORT datad (232:232:232) (256:256:256))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (775:775:775))
        (PORT datab (762:762:762) (802:802:802))
        (PORT datad (515:515:515) (565:565:565))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (558:558:558))
        (PORT datab (529:529:529) (577:577:577))
        (PORT datac (449:449:449) (495:495:495))
        (PORT datad (731:731:731) (753:753:753))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (611:611:611))
        (PORT datad (385:385:385) (393:393:393))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (415:415:415))
        (PORT datab (332:332:332) (414:414:414))
        (PORT datac (276:276:276) (357:357:357))
        (PORT datad (506:506:506) (557:557:557))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (804:804:804) (845:845:845))
        (PORT datad (662:662:662) (662:662:662))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2116:2116:2116))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (758:758:758))
        (PORT datab (352:352:352) (441:441:441))
        (PORT datad (767:767:767) (793:793:793))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2109:2109:2109))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (415:415:415))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (481:481:481) (529:529:529))
        (PORT datad (318:318:318) (398:398:398))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT datac (681:681:681) (713:713:713))
        (PORT datad (765:765:765) (791:791:791))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1268:1268:1268))
        (PORT datab (320:320:320) (409:409:409))
        (PORT datac (402:402:402) (408:408:408))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2109:2109:2109))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (415:415:415))
        (PORT datab (342:342:342) (429:429:429))
        (PORT datac (283:283:283) (368:368:368))
        (PORT datad (697:697:697) (727:727:727))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (295:295:295))
        (PORT datad (429:429:429) (435:435:435))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (415:415:415))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2109:2109:2109))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (401:401:401))
        (PORT datab (524:524:524) (572:572:572))
        (PORT datac (699:699:699) (733:733:733))
        (PORT datad (470:470:470) (513:513:513))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (583:583:583))
        (PORT datad (427:427:427) (431:431:431))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (316:316:316) (405:405:405))
        (PORT datac (304:304:304) (399:399:399))
        (PORT datad (477:477:477) (534:534:534))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (431:431:431))
        (PORT datad (213:213:213) (241:241:241))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT datac (439:439:439) (496:496:496))
        (PORT datad (513:513:513) (563:563:563))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (302:302:302))
        (PORT datab (548:548:548) (594:594:594))
        (PORT datac (1128:1128:1128) (1173:1173:1173))
        (PORT datad (383:383:383) (390:390:390))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (563:563:563))
        (PORT datab (332:332:332) (414:414:414))
        (PORT datac (698:698:698) (731:731:731))
        (PORT datad (717:717:717) (751:751:751))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (584:584:584))
        (PORT datab (342:342:342) (429:429:429))
        (PORT datac (1384:1384:1384) (1399:1399:1399))
        (PORT datad (416:416:416) (418:418:418))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2109:2109:2109))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (594:594:594))
        (PORT datab (480:480:480) (530:530:530))
        (PORT datac (494:494:494) (541:541:541))
        (PORT datad (690:690:690) (726:726:726))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1076:1076:1076))
        (PORT datab (506:506:506) (559:559:559))
        (PORT datac (702:702:702) (736:736:736))
        (PORT datad (401:401:401) (408:408:408))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (435:435:435))
        (PORT datac (717:717:717) (742:742:742))
        (PORT datad (482:482:482) (538:538:538))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (785:785:785))
        (PORT datac (308:308:308) (393:393:393))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (413:413:413))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (283:283:283) (367:367:367))
        (PORT datad (317:317:317) (396:396:396))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (541:541:541))
        (PORT datab (531:531:531) (582:582:582))
        (PORT datac (508:508:508) (556:556:556))
        (PORT datad (500:500:500) (546:546:546))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (550:550:550))
        (PORT datab (485:485:485) (547:547:547))
        (PORT datac (684:684:684) (717:717:717))
        (PORT datad (484:484:484) (534:534:534))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (776:776:776))
        (PORT datab (693:693:693) (727:727:727))
        (PORT datac (725:725:725) (763:763:763))
        (PORT datad (736:736:736) (776:776:776))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (686:686:686))
        (PORT datab (409:409:409) (428:428:428))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1344:1344:1344) (1381:1381:1381))
        (PORT datab (279:279:279) (336:336:336))
        (PORT datad (245:245:245) (286:286:286))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2116:2116:2116))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (414:414:414))
        (PORT datac (697:697:697) (729:729:729))
        (PORT datad (464:464:464) (506:506:506))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (419:419:419))
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (1131:1131:1131) (1158:1158:1158))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1271:1271:1271))
        (PORT datab (262:262:262) (297:297:297))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2109:2109:2109))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (557:557:557))
        (PORT datab (510:510:510) (576:576:576))
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (701:701:701) (715:715:715))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2109:2109:2109))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datac (1128:1128:1128) (1173:1173:1173))
        (PORT datad (515:515:515) (565:565:565))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1070:1070:1070))
        (PORT datab (762:762:762) (802:802:802))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1025:1025:1025))
        (PORT datab (279:279:279) (336:336:336))
        (PORT datad (245:245:245) (286:286:286))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2116:2116:2116))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datac (487:487:487) (542:542:542))
        (PORT datad (741:741:741) (783:783:783))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (584:584:584))
        (PORT datab (711:711:711) (753:753:753))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2106:2106:2106) (2114:2114:2114))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (624:624:624))
        (PORT datab (276:276:276) (333:333:333))
        (PORT datad (245:245:245) (285:285:285))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2116:2116:2116))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_xor2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (466:466:466) (523:523:523))
        (PORT datad (718:718:718) (752:752:752))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1190:1190:1190))
        (PORT datab (761:761:761) (778:778:778))
        (PORT datad (208:208:208) (232:232:232))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2104:2104:2104) (2111:2111:2111))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (862:862:862))
        (PORT datab (276:276:276) (332:332:332))
        (PORT datad (244:244:244) (285:285:285))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2116:2116:2116))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (PORT datab (308:308:308) (392:392:392))
        (PORT datac (299:299:299) (379:379:379))
        (PORT datad (302:302:302) (373:373:373))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (580:580:580))
        (PORT datab (502:502:502) (562:562:562))
        (PORT datac (304:304:304) (398:398:398))
        (PORT datad (503:503:503) (548:548:548))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (422:422:422))
        (PORT datab (340:340:340) (427:427:427))
        (PORT datac (307:307:307) (392:392:392))
        (PORT datad (479:479:479) (535:535:535))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (626:626:626))
        (PORT datab (733:733:733) (778:778:778))
        (PORT datac (778:778:778) (820:820:820))
        (PORT datad (757:757:757) (800:800:800))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (671:671:671))
        (PORT datab (452:452:452) (458:458:458))
        (PORT datac (411:411:411) (421:421:421))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (427:427:427))
        (PORT datab (779:779:779) (828:828:828))
        (PORT datac (476:476:476) (534:534:534))
        (PORT datad (486:486:486) (542:542:542))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (327:327:327))
        (PORT datac (411:411:411) (421:421:421))
        (PORT datad (241:241:241) (288:288:288))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2116:2116:2116))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1323:1323:1323))
        (PORT datab (417:417:417) (431:431:431))
        (PORT datad (613:613:613) (597:597:597))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2109:2109:2109))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (584:584:584))
        (PORT datab (1120:1120:1120) (1172:1172:1172))
        (PORT datad (387:387:387) (389:389:389))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2101:2101:2101) (2109:2109:2109))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1683:1683:1683))
        (PORT datab (283:283:283) (340:340:340))
        (PORT datad (245:245:245) (286:286:286))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|G_prev\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2108:2108:2108) (2116:2116:2116))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1380:1380:1380))
        (PORT datab (1383:1383:1383) (1417:1417:1417))
        (PORT datac (2180:2180:2180) (2203:2203:2203))
        (PORT datad (1492:1492:1492) (1533:1533:1533))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4475:4475:4475) (4751:4751:4751))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2194:2194:2194) (2090:2090:2090))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2039:2039:2039))
        (PORT clk (2807:2807:2807) (2848:2848:2848))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3271:3271:3271))
        (PORT d[1] (2478:2478:2478) (2546:2546:2546))
        (PORT d[2] (2911:2911:2911) (3022:3022:3022))
        (PORT d[3] (2403:2403:2403) (2534:2534:2534))
        (PORT d[4] (2378:2378:2378) (2527:2527:2527))
        (PORT d[5] (2628:2628:2628) (2765:2765:2765))
        (PORT d[6] (2422:2422:2422) (2577:2577:2577))
        (PORT d[7] (2964:2964:2964) (3094:3094:3094))
        (PORT d[8] (2917:2917:2917) (3020:3020:3020))
        (PORT d[9] (2826:2826:2826) (2897:2897:2897))
        (PORT d[10] (2594:2594:2594) (2710:2710:2710))
        (PORT d[11] (2580:2580:2580) (2689:2689:2689))
        (PORT d[12] (4146:4146:4146) (4356:4356:4356))
        (PORT clk (2803:2803:2803) (2844:2844:2844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2493:2493:2493))
        (PORT clk (2803:2803:2803) (2844:2844:2844))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2807:2807:2807) (2848:2848:2848))
        (PORT d[0] (3151:3151:3151) (3160:3160:3160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2849:2849:2849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2808:2808:2808) (2849:2849:2849))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (3288:3288:3288))
        (PORT d[1] (3465:3465:3465) (3486:3486:3486))
        (PORT d[2] (4439:4439:4439) (4771:4771:4771))
        (PORT d[3] (3563:3563:3563) (3750:3750:3750))
        (PORT d[4] (2854:2854:2854) (3046:3046:3046))
        (PORT d[5] (2975:2975:2975) (3088:3088:3088))
        (PORT d[6] (4275:4275:4275) (4432:4432:4432))
        (PORT d[7] (3132:3132:3132) (3281:3281:3281))
        (PORT d[8] (2639:2639:2639) (2766:2766:2766))
        (PORT d[9] (3100:3100:3100) (3238:3238:3238))
        (PORT d[10] (3235:3235:3235) (3341:3341:3341))
        (PORT d[11] (2950:2950:2950) (3065:3065:3065))
        (PORT d[12] (2754:2754:2754) (2884:2884:2884))
        (PORT clk (2414:2414:2414) (2400:2400:2400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2400:2400:2400))
        (PORT d[0] (2244:2244:2244) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2397:2397:2397))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (2019:2019:2019))
        (PORT clk (2934:2934:2934) (2978:2978:2978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3606:3606:3606))
        (PORT d[1] (2381:2381:2381) (2414:2414:2414))
        (PORT d[2] (2876:2876:2876) (2989:2989:2989))
        (PORT d[3] (2356:2356:2356) (2486:2486:2486))
        (PORT d[4] (2619:2619:2619) (2776:2776:2776))
        (PORT d[5] (2864:2864:2864) (2987:2987:2987))
        (PORT d[6] (2353:2353:2353) (2489:2489:2489))
        (PORT d[7] (3284:3284:3284) (3407:3407:3407))
        (PORT d[8] (3325:3325:3325) (3411:3411:3411))
        (PORT d[9] (3530:3530:3530) (3637:3637:3637))
        (PORT d[10] (2837:2837:2837) (2934:2934:2934))
        (PORT d[11] (2540:2540:2540) (2656:2656:2656))
        (PORT d[12] (3401:3401:3401) (3584:3584:3584))
        (PORT clk (2930:2930:2930) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2423:2423:2423))
        (PORT clk (2930:2930:2930) (2974:2974:2974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2934:2934:2934) (2978:2978:2978))
        (PORT d[0] (2728:2728:2728) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2935:2935:2935) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2935:2935:2935) (2979:2979:2979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2935:2935:2935) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2935:2935:2935) (2979:2979:2979))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3216:3216:3216))
        (PORT d[1] (3445:3445:3445) (3484:3484:3484))
        (PORT d[2] (4818:4818:4818) (5151:5151:5151))
        (PORT d[3] (3927:3927:3927) (4109:4109:4109))
        (PORT d[4] (2791:2791:2791) (2965:2965:2965))
        (PORT d[5] (2720:2720:2720) (2885:2885:2885))
        (PORT d[6] (4291:4291:4291) (4452:4452:4452))
        (PORT d[7] (3161:3161:3161) (3310:3310:3310))
        (PORT d[8] (2904:2904:2904) (2992:2992:2992))
        (PORT d[9] (3430:3430:3430) (3560:3560:3560))
        (PORT d[10] (3064:3064:3064) (3225:3225:3225))
        (PORT d[11] (2842:2842:2842) (2988:2988:2988))
        (PORT d[12] (2736:2736:2736) (2857:2857:2857))
        (PORT clk (2432:2432:2432) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2422:2422:2422))
        (PORT d[0] (2269:2269:2269) (2350:2350:2350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2419:2419:2419))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1696:1696:1696))
        (PORT clk (2729:2729:2729) (2794:2794:2794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2676:2676:2676) (2784:2784:2784))
        (PORT d[1] (2563:2563:2563) (2534:2534:2534))
        (PORT d[2] (2339:2339:2339) (2447:2447:2447))
        (PORT d[3] (2741:2741:2741) (2856:2856:2856))
        (PORT d[4] (2738:2738:2738) (2899:2899:2899))
        (PORT d[5] (2890:2890:2890) (2989:2989:2989))
        (PORT d[6] (2313:2313:2313) (2476:2476:2476))
        (PORT d[7] (2534:2534:2534) (2609:2609:2609))
        (PORT d[8] (2832:2832:2832) (2878:2878:2878))
        (PORT d[9] (2546:2546:2546) (2652:2652:2652))
        (PORT d[10] (2347:2347:2347) (2468:2468:2468))
        (PORT d[11] (2351:2351:2351) (2452:2452:2452))
        (PORT d[12] (2448:2448:2448) (2536:2536:2536))
        (PORT clk (2725:2725:2725) (2790:2790:2790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (1964:1964:1964))
        (PORT clk (2725:2725:2725) (2790:2790:2790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2729:2729:2729) (2794:2794:2794))
        (PORT d[0] (2656:2656:2656) (2595:2595:2595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2795:2795:2795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2730:2730:2730) (2795:2795:2795))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2860:2860:2860))
        (PORT d[1] (3344:3344:3344) (3289:3289:3289))
        (PORT d[2] (4409:4409:4409) (4669:4669:4669))
        (PORT d[3] (2845:2845:2845) (2995:2995:2995))
        (PORT d[4] (2211:2211:2211) (2324:2324:2324))
        (PORT d[5] (2688:2688:2688) (2773:2773:2773))
        (PORT d[6] (3119:3119:3119) (3041:3041:3041))
        (PORT d[7] (2926:2926:2926) (2998:2998:2998))
        (PORT d[8] (2798:2798:2798) (2869:2869:2869))
        (PORT d[9] (2612:2612:2612) (2706:2706:2706))
        (PORT d[10] (2804:2804:2804) (2862:2862:2862))
        (PORT d[11] (2450:2450:2450) (2559:2559:2559))
        (PORT d[12] (2349:2349:2349) (2439:2439:2439))
        (PORT clk (2405:2405:2405) (2393:2393:2393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2393:2393:2393))
        (PORT d[0] (2150:2150:2150) (2187:2187:2187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2390:2390:2390))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3643:3643:3643) (3889:3889:3889))
        (PORT datab (3921:3921:3921) (4061:4061:4061))
        (PORT datac (2251:2251:2251) (2250:2250:2250))
        (PORT datad (1348:1348:1348) (1324:1324:1324))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2708:2708:2708))
        (PORT clk (2496:2496:2496) (2501:2501:2501))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2589:2589:2589))
        (PORT d[1] (2738:2738:2738) (2804:2804:2804))
        (PORT d[2] (3116:3116:3116) (3269:3269:3269))
        (PORT d[3] (2461:2461:2461) (2617:2617:2617))
        (PORT d[4] (2406:2406:2406) (2554:2554:2554))
        (PORT d[5] (3363:3363:3363) (3548:3548:3548))
        (PORT d[6] (2769:2769:2769) (2955:2955:2955))
        (PORT d[7] (3346:3346:3346) (3498:3498:3498))
        (PORT d[8] (3274:3274:3274) (3399:3399:3399))
        (PORT d[9] (3161:3161:3161) (3278:3278:3278))
        (PORT d[10] (3149:3149:3149) (3340:3340:3340))
        (PORT d[11] (3004:3004:3004) (3178:3178:3178))
        (PORT d[12] (3199:3199:3199) (3343:3343:3343))
        (PORT clk (2492:2492:2492) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2598:2598:2598) (2630:2630:2630))
        (PORT clk (2492:2492:2492) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2496:2496:2496) (2501:2501:2501))
        (PORT d[0] (3194:3194:3194) (3233:3233:3233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2502:2502:2502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2497:2497:2497) (2502:2502:2502))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (3717:3717:3717))
        (PORT d[1] (3862:3862:3862) (3923:3923:3923))
        (PORT d[2] (4013:4013:4013) (4295:4295:4295))
        (PORT d[3] (3239:3239:3239) (3468:3468:3468))
        (PORT d[4] (2843:2843:2843) (3064:3064:3064))
        (PORT d[5] (3378:3378:3378) (3564:3564:3564))
        (PORT d[6] (5015:5015:5015) (5211:5211:5211))
        (PORT d[7] (3424:3424:3424) (3574:3574:3574))
        (PORT d[8] (3285:3285:3285) (3428:3428:3428))
        (PORT d[9] (3418:3418:3418) (3537:3537:3537))
        (PORT d[10] (3354:3354:3354) (3508:3508:3508))
        (PORT d[11] (3481:3481:3481) (3658:3658:3658))
        (PORT d[12] (3395:3395:3395) (3544:3544:3544))
        (PORT clk (2454:2454:2454) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (PORT d[0] (2438:2438:2438) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2000:2000:2000) (2015:2015:2015))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (5032:5032:5032) (5290:5290:5290))
        (PORT datad (2867:2867:2867) (2880:2880:2880))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2379:2379:2379))
        (PORT clk (2822:2822:2822) (2859:2859:2859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2960:2960:2960))
        (PORT d[1] (2731:2731:2731) (2778:2778:2778))
        (PORT d[2] (3120:3120:3120) (3301:3301:3301))
        (PORT d[3] (2661:2661:2661) (2767:2767:2767))
        (PORT d[4] (2390:2390:2390) (2540:2540:2540))
        (PORT d[5] (2602:2602:2602) (2742:2742:2742))
        (PORT d[6] (2423:2423:2423) (2578:2578:2578))
        (PORT d[7] (2964:2964:2964) (3066:3066:3066))
        (PORT d[8] (3226:3226:3226) (3314:3314:3314))
        (PORT d[9] (3173:3173:3173) (3280:3280:3280))
        (PORT d[10] (2970:2970:2970) (3076:3076:3076))
        (PORT d[11] (2613:2613:2613) (2725:2725:2725))
        (PORT d[12] (4112:4112:4112) (4320:4320:4320))
        (PORT clk (2818:2818:2818) (2855:2855:2855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2589:2589:2589))
        (PORT clk (2818:2818:2818) (2855:2855:2855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2822:2822:2822) (2859:2859:2859))
        (PORT d[0] (3234:3234:3234) (3247:3247:3247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2860:2860:2860))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2860:2860:2860))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2823:2823:2823) (2860:2860:2860))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3255:3255:3255))
        (PORT d[1] (3491:3491:3491) (3514:3514:3514))
        (PORT d[2] (4438:4438:4438) (4770:4770:4770))
        (PORT d[3] (3547:3547:3547) (3731:3731:3731))
        (PORT d[4] (2480:2480:2480) (2668:2668:2668))
        (PORT d[5] (2768:2768:2768) (2939:2939:2939))
        (PORT d[6] (4256:4256:4256) (4411:4411:4411))
        (PORT d[7] (3080:3080:3080) (3202:3202:3202))
        (PORT d[8] (2638:2638:2638) (2765:2765:2765))
        (PORT d[9] (3094:3094:3094) (3228:3228:3228))
        (PORT d[10] (2936:2936:2936) (3048:3048:3048))
        (PORT d[11] (2778:2778:2778) (2919:2919:2919))
        (PORT d[12] (3056:3056:3056) (3166:3166:3166))
        (PORT clk (2407:2407:2407) (2394:2394:2394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2394:2394:2394))
        (PORT d[0] (2582:2582:2582) (2640:2640:2640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2391:2391:2391))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (2016:2016:2016))
        (PORT clk (2860:2860:2860) (2902:2902:2902))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (3025:3025:3025))
        (PORT d[1] (2674:2674:2674) (2676:2676:2676))
        (PORT d[2] (2626:2626:2626) (2748:2748:2748))
        (PORT d[3] (2641:2641:2641) (2744:2744:2744))
        (PORT d[4] (2360:2360:2360) (2509:2509:2509))
        (PORT d[5] (2847:2847:2847) (2968:2968:2968))
        (PORT d[6] (2383:2383:2383) (2533:2533:2533))
        (PORT d[7] (2978:2978:2978) (3110:3110:3110))
        (PORT d[8] (2877:2877:2877) (2969:2969:2969))
        (PORT d[9] (3492:3492:3492) (3598:3598:3598))
        (PORT d[10] (2870:2870:2870) (2969:2969:2969))
        (PORT d[11] (2574:2574:2574) (2682:2682:2682))
        (PORT d[12] (4116:4116:4116) (4321:4321:4321))
        (PORT clk (2856:2856:2856) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2766:2766:2766))
        (PORT clk (2856:2856:2856) (2898:2898:2898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2860:2860:2860) (2902:2902:2902))
        (PORT d[0] (3107:3107:3107) (3097:3097:3097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2861:2861:2861) (2903:2903:2903))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2861:2861:2861) (2903:2903:2903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2861:2861:2861) (2903:2903:2903))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2861:2861:2861) (2903:2903:2903))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (3240:3240:3240))
        (PORT d[1] (3106:3106:3106) (3151:3151:3151))
        (PORT d[2] (4749:4749:4749) (5079:5079:5079))
        (PORT d[3] (3620:3620:3620) (3810:3810:3810))
        (PORT d[4] (2826:2826:2826) (3016:3016:3016))
        (PORT d[5] (2707:2707:2707) (2873:2873:2873))
        (PORT d[6] (3921:3921:3921) (4091:4091:4091))
        (PORT d[7] (3131:3131:3131) (3280:3280:3280))
        (PORT d[8] (3015:3015:3015) (3133:3133:3133))
        (PORT d[9] (3102:3102:3102) (3237:3237:3237))
        (PORT d[10] (3008:3008:3008) (3165:3165:3165))
        (PORT d[11] (2644:2644:2644) (2774:2774:2774))
        (PORT d[12] (2916:2916:2916) (3020:3020:3020))
        (PORT clk (2421:2421:2421) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2408:2408:2408))
        (PORT d[0] (2337:2337:2337) (2373:2373:2373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2405:2405:2405))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1708:1708:1708))
        (PORT clk (2957:2957:2957) (3013:3013:3013))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (1864:1864:1864))
        (PORT d[1] (2320:2320:2320) (2290:2290:2290))
        (PORT d[2] (2237:2237:2237) (2321:2321:2321))
        (PORT d[3] (1980:1980:1980) (2058:2058:2058))
        (PORT d[4] (2363:2363:2363) (2526:2526:2526))
        (PORT d[5] (2728:2728:2728) (2779:2779:2779))
        (PORT d[6] (1966:1966:1966) (2079:2079:2079))
        (PORT d[7] (2844:2844:2844) (2925:2925:2925))
        (PORT d[8] (2542:2542:2542) (2598:2598:2598))
        (PORT d[9] (2556:2556:2556) (2664:2664:2664))
        (PORT d[10] (2306:2306:2306) (2417:2417:2417))
        (PORT d[11] (1933:1933:1933) (2033:2033:2033))
        (PORT d[12] (2978:2978:2978) (2947:2947:2947))
        (PORT clk (2953:2953:2953) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (1933:1933:1933))
        (PORT clk (2953:2953:2953) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2957:2957:2957) (3013:3013:3013))
        (PORT d[0] (2627:2627:2627) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3014:3014:3014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (3014:3014:3014))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (3132:3132:3132))
        (PORT d[1] (2998:2998:2998) (2963:2963:2963))
        (PORT d[2] (4763:4763:4763) (5021:5021:5021))
        (PORT d[3] (2809:2809:2809) (2943:2943:2943))
        (PORT d[4] (3131:3131:3131) (3212:3212:3212))
        (PORT d[5] (2340:2340:2340) (2429:2429:2429))
        (PORT d[6] (2602:2602:2602) (2567:2567:2567))
        (PORT d[7] (2556:2556:2556) (2633:2633:2633))
        (PORT d[8] (2799:2799:2799) (2870:2870:2870))
        (PORT d[9] (2926:2926:2926) (3014:3014:3014))
        (PORT d[10] (2636:2636:2636) (2724:2724:2724))
        (PORT d[11] (2224:2224:2224) (2308:2308:2308))
        (PORT d[12] (2352:2352:2352) (2442:2442:2442))
        (PORT clk (2419:2419:2419) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2406:2406:2406))
        (PORT d[0] (2097:2097:2097) (2117:2117:2117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2403:2403:2403))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3645:3645:3645) (3892:3892:3892))
        (PORT datab (3925:3925:3925) (4066:4066:4066))
        (PORT datac (2510:2510:2510) (2504:2504:2504))
        (PORT datad (1031:1031:1031) (1022:1022:1022))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (2749:2749:2749))
        (PORT clk (2635:2635:2635) (2663:2663:2663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2819:2819:2819))
        (PORT d[1] (2768:2768:2768) (2826:2826:2826))
        (PORT d[2] (3081:3081:3081) (3258:3258:3258))
        (PORT d[3] (2440:2440:2440) (2596:2596:2596))
        (PORT d[4] (2725:2725:2725) (2871:2871:2871))
        (PORT d[5] (3309:3309:3309) (3435:3435:3435))
        (PORT d[6] (2764:2764:2764) (2950:2950:2950))
        (PORT d[7] (3205:3205:3205) (3309:3309:3309))
        (PORT d[8] (3634:3634:3634) (3724:3724:3724))
        (PORT d[9] (3119:3119:3119) (3233:3233:3233))
        (PORT d[10] (3390:3390:3390) (3544:3544:3544))
        (PORT d[11] (3096:3096:3096) (3255:3255:3255))
        (PORT d[12] (2844:2844:2844) (2962:2962:2962))
        (PORT clk (2631:2631:2631) (2659:2659:2659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (2901:2901:2901))
        (PORT clk (2631:2631:2631) (2659:2659:2659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2635:2635:2635) (2663:2663:2663))
        (PORT d[0] (3601:3601:3601) (3532:3532:3532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2664:2664:2664))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2664:2664:2664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2664:2664:2664))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2636:2636:2636) (2664:2664:2664))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3255:3255:3255))
        (PORT d[1] (3123:3123:3123) (3157:3157:3157))
        (PORT d[2] (4422:4422:4422) (4750:4750:4750))
        (PORT d[3] (3292:3292:3292) (3520:3520:3520))
        (PORT d[4] (2870:2870:2870) (3045:3045:3045))
        (PORT d[5] (2763:2763:2763) (2935:2935:2935))
        (PORT d[6] (3926:3926:3926) (4096:4096:4096))
        (PORT d[7] (3748:3748:3748) (3892:3892:3892))
        (PORT d[8] (2917:2917:2917) (3032:3032:3032))
        (PORT d[9] (3784:3784:3784) (3908:3908:3908))
        (PORT d[10] (3381:3381:3381) (3537:3537:3537))
        (PORT d[11] (3205:3205:3205) (3395:3395:3395))
        (PORT d[12] (2855:2855:2855) (2945:2945:2945))
        (PORT clk (2432:2432:2432) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2422:2422:2422))
        (PORT d[0] (2418:2418:2418) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2419:2419:2419))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1753:1753:1753) (1776:1776:1776))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (5032:5032:5032) (5289:5289:5289))
        (PORT datad (2291:2291:2291) (2296:2296:2296))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (5130:5130:5130) (5464:5464:5464))
        (PORT datad (6360:6360:6360) (6634:6634:6634))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2299:2299:2299))
        (PORT clk (3031:3031:3031) (3111:3111:3111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3254:3254:3254))
        (PORT d[1] (2333:2333:2333) (2354:2354:2354))
        (PORT d[2] (3062:3062:3062) (3196:3196:3196))
        (PORT d[3] (2410:2410:2410) (2519:2519:2519))
        (PORT d[4] (3076:3076:3076) (3230:3230:3230))
        (PORT d[5] (3360:3360:3360) (3484:3484:3484))
        (PORT d[6] (2427:2427:2427) (2589:2589:2589))
        (PORT d[7] (3645:3645:3645) (3766:3766:3766))
        (PORT d[8] (3698:3698:3698) (3778:3778:3778))
        (PORT d[9] (3074:3074:3074) (3135:3135:3135))
        (PORT d[10] (2494:2494:2494) (2582:2582:2582))
        (PORT d[11] (2873:2873:2873) (2978:2978:2978))
        (PORT d[12] (3718:3718:3718) (3897:3897:3897))
        (PORT clk (3027:3027:3027) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2406:2406:2406))
        (PORT clk (3027:3027:3027) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3111:3111:3111))
        (PORT d[0] (3072:3072:3072) (3037:3037:3037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3112:3112:3112))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3112:3112:3112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3112:3112:3112))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3112:3112:3112))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3314:3314:3314))
        (PORT d[1] (3790:3790:3790) (3822:3822:3822))
        (PORT d[2] (5155:5155:5155) (5478:5478:5478))
        (PORT d[3] (3284:3284:3284) (3500:3500:3500))
        (PORT d[4] (2175:2175:2175) (2347:2347:2347))
        (PORT d[5] (2303:2303:2303) (2428:2428:2428))
        (PORT d[6] (4654:4654:4654) (4820:4820:4820))
        (PORT d[7] (3152:3152:3152) (3301:3301:3301))
        (PORT d[8] (2585:2585:2585) (2678:2678:2678))
        (PORT d[9] (3482:3482:3482) (3653:3653:3653))
        (PORT d[10] (3378:3378:3378) (3536:3536:3536))
        (PORT d[11] (2757:2757:2757) (2896:2896:2896))
        (PORT d[12] (2390:2390:2390) (2489:2489:2489))
        (PORT clk (2451:2451:2451) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (PORT d[0] (2267:2267:2267) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a105.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2436:2436:2436))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1802:1802:1802))
        (PORT clk (3161:3161:3161) (3258:3258:3258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1371:1371:1371))
        (PORT d[1] (2847:2847:2847) (2960:2960:2960))
        (PORT d[2] (1695:1695:1695) (1710:1710:1710))
        (PORT d[3] (2747:2747:2747) (2863:2863:2863))
        (PORT d[4] (1743:1743:1743) (1748:1748:1748))
        (PORT d[5] (2269:2269:2269) (2263:2263:2263))
        (PORT d[6] (2373:2373:2373) (2491:2491:2491))
        (PORT d[7] (3148:3148:3148) (3252:3252:3252))
        (PORT d[8] (3346:3346:3346) (3562:3562:3562))
        (PORT d[9] (2310:2310:2310) (2283:2283:2283))
        (PORT d[10] (2688:2688:2688) (2841:2841:2841))
        (PORT d[11] (2838:2838:2838) (2953:2953:2953))
        (PORT d[12] (2537:2537:2537) (2506:2506:2506))
        (PORT clk (3157:3157:3157) (3254:3254:3254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (1940:1940:1940))
        (PORT clk (3157:3157:3157) (3254:3254:3254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3161:3161:3161) (3258:3258:3258))
        (PORT d[0] (2783:2783:2783) (2638:2638:2638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3162:3162:3162) (3259:3259:3259))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3162:3162:3162) (3259:3259:3259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3162:3162:3162) (3259:3259:3259))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3162:3162:3162) (3259:3259:3259))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3788:3788:3788))
        (PORT d[1] (2050:2050:2050) (2028:2028:2028))
        (PORT d[2] (2695:2695:2695) (2710:2710:2710))
        (PORT d[3] (4060:4060:4060) (4004:4004:4004))
        (PORT d[4] (1969:1969:1969) (2059:2059:2059))
        (PORT d[5] (2211:2211:2211) (2289:2289:2289))
        (PORT d[6] (2595:2595:2595) (2560:2560:2560))
        (PORT d[7] (2689:2689:2689) (2729:2729:2729))
        (PORT d[8] (1884:1884:1884) (1948:1948:1948))
        (PORT d[9] (3377:3377:3377) (3494:3494:3494))
        (PORT d[10] (3091:3091:3091) (3103:3103:3103))
        (PORT d[11] (1870:1870:1870) (1921:1921:1921))
        (PORT d[12] (2261:2261:2261) (2304:2304:2304))
        (PORT clk (2455:2455:2455) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2441:2441:2441))
        (PORT d[0] (1751:1751:1751) (1646:1646:1646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2438:2438:2438))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (1937:1937:1937))
        (PORT clk (3356:3356:3356) (3444:3444:3444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2732:2732:2732))
        (PORT d[1] (1538:1538:1538) (1594:1594:1594))
        (PORT d[2] (1597:1597:1597) (1666:1666:1666))
        (PORT d[3] (1621:1621:1621) (1676:1676:1676))
        (PORT d[4] (1869:1869:1869) (1912:1912:1912))
        (PORT d[5] (1822:1822:1822) (1868:1868:1868))
        (PORT d[6] (3216:3216:3216) (3423:3423:3423))
        (PORT d[7] (1440:1440:1440) (1487:1487:1487))
        (PORT d[8] (3181:3181:3181) (3379:3379:3379))
        (PORT d[9] (1828:1828:1828) (1864:1864:1864))
        (PORT d[10] (2623:2623:2623) (2668:2668:2668))
        (PORT d[11] (3682:3682:3682) (3825:3825:3825))
        (PORT d[12] (1561:1561:1561) (1604:1604:1604))
        (PORT clk (3352:3352:3352) (3440:3440:3440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (1729:1729:1729))
        (PORT clk (3352:3352:3352) (3440:3440:3440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3356:3356:3356) (3444:3444:3444))
        (PORT d[0] (2416:2416:2416) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3357:3357:3357) (3445:3445:3445))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3357:3357:3357) (3445:3445:3445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3357:3357:3357) (3445:3445:3445))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3357:3357:3357) (3445:3445:3445))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1263:1263:1263))
        (PORT d[1] (1218:1218:1218) (1270:1270:1270))
        (PORT d[2] (1238:1238:1238) (1287:1287:1287))
        (PORT d[3] (1191:1191:1191) (1237:1237:1237))
        (PORT d[4] (1474:1474:1474) (1502:1502:1502))
        (PORT d[5] (1182:1182:1182) (1215:1215:1215))
        (PORT d[6] (2297:2297:2297) (2293:2293:2293))
        (PORT d[7] (1152:1152:1152) (1143:1143:1143))
        (PORT d[8] (1507:1507:1507) (1505:1505:1505))
        (PORT d[9] (1790:1790:1790) (1756:1756:1756))
        (PORT d[10] (1124:1124:1124) (1126:1126:1126))
        (PORT d[11] (1150:1150:1150) (1152:1152:1152))
        (PORT d[12] (1173:1173:1173) (1172:1172:1172))
        (PORT clk (2478:2478:2478) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2467:2467:2467))
        (PORT d[0] (712:712:712) (683:683:683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2464:2464:2464))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3503:3503:3503) (3734:3734:3734))
        (PORT datab (1129:1129:1129) (1114:1114:1114))
        (PORT datac (1685:1685:1685) (1590:1590:1590))
        (PORT datad (5052:5052:5052) (5314:5314:5314))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1814:1814:1814) (1879:1879:1879))
        (PORT clk (3258:3258:3258) (3344:3344:3344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (3167:3167:3167))
        (PORT d[1] (3026:3026:3026) (3068:3068:3068))
        (PORT d[2] (3227:3227:3227) (3440:3440:3440))
        (PORT d[3] (2632:2632:2632) (2774:2774:2774))
        (PORT d[4] (3496:3496:3496) (3713:3713:3713))
        (PORT d[5] (3382:3382:3382) (3577:3577:3577))
        (PORT d[6] (3161:3161:3161) (3357:3357:3357))
        (PORT d[7] (3398:3398:3398) (3570:3570:3570))
        (PORT d[8] (2942:2942:2942) (3082:3082:3082))
        (PORT d[9] (2746:2746:2746) (2914:2914:2914))
        (PORT d[10] (3477:3477:3477) (3546:3546:3546))
        (PORT d[11] (3301:3301:3301) (3445:3445:3445))
        (PORT d[12] (3265:3265:3265) (3397:3397:3397))
        (PORT clk (3254:3254:3254) (3340:3340:3340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2686:2686:2686))
        (PORT clk (3254:3254:3254) (3340:3340:3340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3258:3258:3258) (3344:3344:3344))
        (PORT d[0] (3272:3272:3272) (3317:3317:3317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3259:3259:3259) (3345:3345:3345))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3259:3259:3259) (3345:3345:3345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3259:3259:3259) (3345:3345:3345))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3259:3259:3259) (3345:3345:3345))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3585:3585:3585))
        (PORT d[1] (3508:3508:3508) (3548:3548:3548))
        (PORT d[2] (4856:4856:4856) (5219:5219:5219))
        (PORT d[3] (3645:3645:3645) (3858:3858:3858))
        (PORT d[4] (2510:2510:2510) (2714:2714:2714))
        (PORT d[5] (3136:3136:3136) (3301:3301:3301))
        (PORT d[6] (3876:3876:3876) (3887:3887:3887))
        (PORT d[7] (3119:3119:3119) (3242:3242:3242))
        (PORT d[8] (2624:2624:2624) (2740:2740:2740))
        (PORT d[9] (3070:3070:3070) (3197:3197:3197))
        (PORT d[10] (2908:2908:2908) (3022:3022:3022))
        (PORT d[11] (2450:2450:2450) (2562:2562:2562))
        (PORT d[12] (2740:2740:2740) (2873:2873:2873))
        (PORT clk (2476:2476:2476) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (PORT d[0] (2329:2329:2329) (2324:2324:2324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a105.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1743:1743:1743) (1758:1758:1758))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (2552:2552:2552) (2542:2542:2542))
        (PORT datad (3447:3447:3447) (3680:3680:3680))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (2039:2039:2039))
        (PORT clk (2655:2655:2655) (2703:2703:2703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2429:2429:2429))
        (PORT d[1] (2814:2814:2814) (2926:2926:2926))
        (PORT d[2] (3017:3017:3017) (3112:3112:3112))
        (PORT d[3] (2358:2358:2358) (2480:2480:2480))
        (PORT d[4] (1957:1957:1957) (2054:2054:2054))
        (PORT d[5] (2546:2546:2546) (2652:2652:2652))
        (PORT d[6] (2406:2406:2406) (2566:2566:2566))
        (PORT d[7] (2901:2901:2901) (3026:3026:3026))
        (PORT d[8] (3009:3009:3009) (3158:3158:3158))
        (PORT d[9] (2590:2590:2590) (2704:2704:2704))
        (PORT d[10] (2683:2683:2683) (2799:2799:2799))
        (PORT d[11] (2907:2907:2907) (3015:3015:3015))
        (PORT d[12] (2459:2459:2459) (2551:2551:2551))
        (PORT clk (2651:2651:2651) (2699:2699:2699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2182:2182:2182))
        (PORT clk (2651:2651:2651) (2699:2699:2699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2655:2655:2655) (2703:2703:2703))
        (PORT d[0] (2562:2562:2562) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2704:2704:2704))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2704:2704:2704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2704:2704:2704))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2656:2656:2656) (2704:2704:2704))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3826:3826:3826) (3995:3995:3995))
        (PORT d[1] (3955:3955:3955) (4047:4047:4047))
        (PORT d[2] (4003:4003:4003) (4262:4262:4262))
        (PORT d[3] (3216:3216:3216) (3362:3362:3362))
        (PORT d[4] (3943:3943:3943) (4048:4048:4048))
        (PORT d[5] (2325:2325:2325) (2444:2444:2444))
        (PORT d[6] (4062:4062:4062) (4205:4205:4205))
        (PORT d[7] (3349:3349:3349) (3456:3456:3456))
        (PORT d[8] (2779:2779:2779) (2923:2923:2923))
        (PORT d[9] (2963:2963:2963) (3028:3028:3028))
        (PORT d[10] (3166:3166:3166) (3221:3221:3221))
        (PORT d[11] (2817:2817:2817) (2961:2961:2961))
        (PORT d[12] (2327:2327:2327) (2419:2419:2419))
        (PORT clk (2436:2436:2436) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2423:2423:2423))
        (PORT d[0] (2075:2075:2075) (2101:2101:2101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2420:2420:2420))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1698:1698:1698))
        (PORT clk (2929:2929:2929) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (1881:1881:1881))
        (PORT d[1] (2373:2373:2373) (2348:2348:2348))
        (PORT d[2] (2316:2316:2316) (2421:2421:2421))
        (PORT d[3] (1980:1980:1980) (2063:2063:2063))
        (PORT d[4] (2757:2757:2757) (2921:2921:2921))
        (PORT d[5] (2734:2734:2734) (2785:2785:2785))
        (PORT d[6] (2774:2774:2774) (2930:2930:2930))
        (PORT d[7] (2535:2535:2535) (2610:2610:2610))
        (PORT d[8] (2505:2505:2505) (2569:2569:2569))
        (PORT d[9] (2544:2544:2544) (2651:2651:2651))
        (PORT d[10] (2216:2216:2216) (2326:2326:2326))
        (PORT d[11] (1944:1944:1944) (2045:2045:2045))
        (PORT d[12] (2781:2781:2781) (2861:2861:2861))
        (PORT clk (2925:2925:2925) (2973:2973:2973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2273:2273:2273))
        (PORT clk (2925:2925:2925) (2973:2973:2973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2977:2977:2977))
        (PORT d[0] (2959:2959:2959) (2904:2904:2904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (2978:2978:2978))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (2978:2978:2978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (2978:2978:2978))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2930:2930:2930) (2978:2978:2978))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (3469:3469:3469))
        (PORT d[1] (4220:4220:4220) (4298:4298:4298))
        (PORT d[2] (4692:4692:4692) (4944:4944:4944))
        (PORT d[3] (2823:2823:2823) (2953:2953:2953))
        (PORT d[4] (2808:2808:2808) (2901:2901:2901))
        (PORT d[5] (2672:2672:2672) (2756:2756:2756))
        (PORT d[6] (2959:2959:2959) (2919:2919:2919))
        (PORT d[7] (2853:2853:2853) (2920:2920:2920))
        (PORT d[8] (2792:2792:2792) (2862:2862:2862))
        (PORT d[9] (2944:2944:2944) (3027:3027:3027))
        (PORT d[10] (2597:2597:2597) (2681:2681:2681))
        (PORT d[11] (2462:2462:2462) (2578:2578:2578))
        (PORT d[12] (2326:2326:2326) (2410:2410:2410))
        (PORT clk (2413:2413:2413) (2399:2399:2399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2399:2399:2399))
        (PORT d[0] (2054:2054:2054) (2068:2068:2068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2396:2396:2396))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1404:1404:1404))
        (PORT datab (1117:1117:1117) (1100:1100:1100))
        (PORT datac (5033:5033:5033) (5291:5291:5291))
        (PORT datad (3612:3612:3612) (3844:3844:3844))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1684:1684:1684))
        (PORT clk (2766:2766:2766) (2832:2832:2832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2307:2307:2307) (2418:2418:2418))
        (PORT d[1] (1937:1937:1937) (1932:1932:1932))
        (PORT d[2] (2303:2303:2303) (2408:2408:2408))
        (PORT d[3] (2324:2324:2324) (2436:2436:2436))
        (PORT d[4] (2757:2757:2757) (2920:2920:2920))
        (PORT d[5] (2735:2735:2735) (2786:2786:2786))
        (PORT d[6] (2421:2421:2421) (2585:2585:2585))
        (PORT d[7] (2473:2473:2473) (2554:2554:2554))
        (PORT d[8] (2533:2533:2533) (2590:2590:2590))
        (PORT d[9] (2535:2535:2535) (2637:2637:2637))
        (PORT d[10] (2574:2574:2574) (2669:2669:2669))
        (PORT d[11] (2300:2300:2300) (2396:2396:2396))
        (PORT d[12] (2805:2805:2805) (2889:2889:2889))
        (PORT clk (2762:2762:2762) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (1882:1882:1882))
        (PORT clk (2762:2762:2762) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2766:2766:2766) (2832:2832:2832))
        (PORT d[0] (2578:2578:2578) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2833:2833:2833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2767:2767:2767) (2833:2833:2833))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3497:3497:3497))
        (PORT d[1] (3954:3954:3954) (4042:4042:4042))
        (PORT d[2] (4782:4782:4782) (5040:5040:5040))
        (PORT d[3] (2425:2425:2425) (2568:2568:2568))
        (PORT d[4] (3156:3156:3156) (3237:3237:3237))
        (PORT d[5] (2712:2712:2712) (2799:2799:2799))
        (PORT d[6] (2997:2997:2997) (2958:2958:2958))
        (PORT d[7] (2628:2628:2628) (2703:2703:2703))
        (PORT d[8] (2782:2782:2782) (2852:2852:2852))
        (PORT d[9] (2884:2884:2884) (2969:2969:2969))
        (PORT d[10] (2512:2512:2512) (2591:2591:2591))
        (PORT d[11] (2468:2468:2468) (2587:2587:2587))
        (PORT d[12] (2346:2346:2346) (2435:2435:2435))
        (PORT clk (2405:2405:2405) (2393:2393:2393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2393:2393:2393))
        (PORT d[0] (2128:2128:2128) (2033:2033:2033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2394:2394:2394))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a121.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2390:2390:2390))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1709:1709:1709))
        (PORT clk (2976:2976:2976) (3039:3039:3039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1650:1650:1650) (1639:1639:1639))
        (PORT d[1] (1980:1980:1980) (1949:1949:1949))
        (PORT d[2] (2559:2559:2559) (2656:2656:2656))
        (PORT d[3] (1952:1952:1952) (2027:2027:2027))
        (PORT d[4] (1792:1792:1792) (1798:1798:1798))
        (PORT d[5] (2715:2715:2715) (2766:2766:2766))
        (PORT d[6] (2780:2780:2780) (2937:2937:2937))
        (PORT d[7] (2848:2848:2848) (2926:2926:2926))
        (PORT d[8] (2138:2138:2138) (2202:2202:2202))
        (PORT d[9] (2278:2278:2278) (2240:2240:2240))
        (PORT d[10] (2246:2246:2246) (2323:2323:2323))
        (PORT d[11] (1914:1914:1914) (2011:2011:2011))
        (PORT d[12] (2977:2977:2977) (2946:2946:2946))
        (PORT clk (2972:2972:2972) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (1790:1790:1790))
        (PORT clk (2972:2972:2972) (3035:3035:3035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2976:2976:2976) (3039:3039:3039))
        (PORT d[0] (2536:2536:2536) (2421:2421:2421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3040:3040:3040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2977:2977:2977) (3040:3040:3040))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (3076:3076:3076))
        (PORT d[1] (2707:2707:2707) (2677:2677:2677))
        (PORT d[2] (4699:4699:4699) (4952:4952:4952))
        (PORT d[3] (2790:2790:2790) (2923:2923:2923))
        (PORT d[4] (3145:3145:3145) (3229:3229:3229))
        (PORT d[5] (2313:2313:2313) (2401:2401:2401))
        (PORT d[6] (2601:2601:2601) (2566:2566:2566))
        (PORT d[7] (2896:2896:2896) (2966:2966:2966))
        (PORT d[8] (2832:2832:2832) (2906:2906:2906))
        (PORT d[9] (3260:3260:3260) (3333:3333:3333))
        (PORT d[10] (2617:2617:2617) (2704:2704:2704))
        (PORT d[11] (2423:2423:2423) (2536:2536:2536))
        (PORT d[12] (2315:2315:2315) (2401:2401:2401))
        (PORT clk (2425:2425:2425) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2412:2412:2412))
        (PORT d[0] (1953:1953:1953) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a121.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2409:2409:2409))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (766:766:766) (762:762:762))
        (PORT datac (1298:1298:1298) (1261:1261:1261))
        (PORT datad (3613:3613:3613) (3845:3845:3845))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6416:6416:6416) (6686:6686:6686))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1340:1340:1340) (1322:1322:1322))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3759:3759:3759) (3943:3943:3943))
        (PORT clk (4168:4168:4168) (4323:4323:4323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2920:2920:2920) (3037:3037:3037))
        (PORT d[1] (2720:2720:2720) (2891:2891:2891))
        (PORT d[2] (2366:2366:2366) (2513:2513:2513))
        (PORT d[3] (3535:3535:3535) (3779:3779:3779))
        (PORT d[4] (2606:2606:2606) (2725:2725:2725))
        (PORT d[5] (4204:4204:4204) (4407:4407:4407))
        (PORT d[6] (3902:3902:3902) (4170:4170:4170))
        (PORT d[7] (4267:4267:4267) (4537:4537:4537))
        (PORT d[8] (3353:3353:3353) (3651:3651:3651))
        (PORT d[9] (3114:3114:3114) (3278:3278:3278))
        (PORT d[10] (3380:3380:3380) (3572:3572:3572))
        (PORT d[11] (4000:4000:4000) (4284:4284:4284))
        (PORT d[12] (3200:3200:3200) (3282:3282:3282))
        (PORT clk (4164:4164:4164) (4319:4319:4319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3159:3159:3159))
        (PORT clk (4164:4164:4164) (4319:4319:4319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4168:4168:4168) (4323:4323:4323))
        (PORT d[0] (3810:3810:3810) (3790:3790:3790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4169:4169:4169) (4324:4324:4324))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4169:4169:4169) (4324:4324:4324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4169:4169:4169) (4324:4324:4324))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4169:4169:4169) (4324:4324:4324))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4400:4400:4400) (4423:4423:4423))
        (PORT d[1] (4421:4421:4421) (4607:4607:4607))
        (PORT d[2] (3788:3788:3788) (3837:3837:3837))
        (PORT d[3] (4108:4108:4108) (4131:4131:4131))
        (PORT d[4] (4031:4031:4031) (4288:4288:4288))
        (PORT d[5] (3878:3878:3878) (4118:4118:4118))
        (PORT d[6] (3980:3980:3980) (4034:4034:4034))
        (PORT d[7] (2278:2278:2278) (2346:2346:2346))
        (PORT d[8] (3116:3116:3116) (3308:3308:3308))
        (PORT d[9] (3009:3009:3009) (3087:3087:3087))
        (PORT d[10] (2604:2604:2604) (2680:2680:2680))
        (PORT d[11] (2537:2537:2537) (2602:2602:2602))
        (PORT d[12] (3118:3118:3118) (3157:3157:3157))
        (PORT clk (2467:2467:2467) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2455:2455:2455))
        (PORT d[0] (2280:2280:2280) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2452:2452:2452))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3429:3429:3429) (3619:3619:3619))
        (PORT clk (3862:3862:3862) (4026:4026:4026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2574:2574:2574) (2696:2696:2696))
        (PORT d[1] (3048:3048:3048) (3214:3214:3214))
        (PORT d[2] (2366:2366:2366) (2504:2504:2504))
        (PORT d[3] (3319:3319:3319) (3550:3550:3550))
        (PORT d[4] (2639:2639:2639) (2751:2751:2751))
        (PORT d[5] (3874:3874:3874) (4098:4098:4098))
        (PORT d[6] (3871:3871:3871) (4138:4138:4138))
        (PORT d[7] (3855:3855:3855) (4060:4060:4060))
        (PORT d[8] (3666:3666:3666) (3952:3952:3952))
        (PORT d[9] (2562:2562:2562) (2680:2680:2680))
        (PORT d[10] (3091:3091:3091) (3289:3289:3289))
        (PORT d[11] (3520:3520:3520) (3751:3751:3751))
        (PORT d[12] (3181:3181:3181) (3287:3287:3287))
        (PORT clk (3858:3858:3858) (4022:4022:4022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (3006:3006:3006))
        (PORT clk (3858:3858:3858) (4022:4022:4022))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3862:3862:3862) (4026:4026:4026))
        (PORT d[0] (3602:3602:3602) (3608:3608:3608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3863:3863:3863) (4027:4027:4027))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3863:3863:3863) (4027:4027:4027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3863:3863:3863) (4027:4027:4027))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3863:3863:3863) (4027:4027:4027))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4036:4036:4036) (4060:4060:4060))
        (PORT d[1] (4430:4430:4430) (4619:4619:4619))
        (PORT d[2] (3425:3425:3425) (3475:3475:3475))
        (PORT d[3] (3735:3735:3735) (3766:3766:3766))
        (PORT d[4] (3622:3622:3622) (3834:3834:3834))
        (PORT d[5] (3789:3789:3789) (3996:3996:3996))
        (PORT d[6] (3233:3233:3233) (3269:3269:3269))
        (PORT d[7] (2659:2659:2659) (2721:2721:2721))
        (PORT d[8] (3111:3111:3111) (3287:3287:3287))
        (PORT d[9] (2645:2645:2645) (2736:2736:2736))
        (PORT d[10] (2596:2596:2596) (2636:2636:2636))
        (PORT d[11] (2578:2578:2578) (2638:2638:2638))
        (PORT d[12] (2810:2810:2810) (2862:2862:2862))
        (PORT clk (2445:2445:2445) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (PORT d[0] (1805:1805:1805) (1843:1843:1843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2660:2660:2660))
        (PORT clk (3775:3775:3775) (3911:3911:3911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3235:3235:3235) (3350:3350:3350))
        (PORT d[1] (3816:3816:3816) (3907:3907:3907))
        (PORT d[2] (3105:3105:3105) (3306:3306:3306))
        (PORT d[3] (3983:3983:3983) (4258:4258:4258))
        (PORT d[4] (3478:3478:3478) (3697:3697:3697))
        (PORT d[5] (3392:3392:3392) (3586:3586:3586))
        (PORT d[6] (3626:3626:3626) (3868:3868:3868))
        (PORT d[7] (4154:4154:4154) (4388:4388:4388))
        (PORT d[8] (3750:3750:3750) (3958:3958:3958))
        (PORT d[9] (3150:3150:3150) (3363:3363:3363))
        (PORT d[10] (3734:3734:3734) (3940:3940:3940))
        (PORT d[11] (3746:3746:3746) (3967:3967:3967))
        (PORT d[12] (3680:3680:3680) (3861:3861:3861))
        (PORT clk (3771:3771:3771) (3907:3907:3907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3348:3348:3348) (3405:3405:3405))
        (PORT clk (3771:3771:3771) (3907:3907:3907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3775:3775:3775) (3911:3911:3911))
        (PORT d[0] (3991:3991:3991) (4066:4066:4066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3776:3776:3776) (3912:3912:3912))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3776:3776:3776) (3912:3912:3912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3776:3776:3776) (3912:3912:3912))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3776:3776:3776) (3912:3912:3912))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3506:3506:3506) (3718:3718:3718))
        (PORT d[1] (3576:3576:3576) (3655:3655:3655))
        (PORT d[2] (5227:5227:5227) (5635:5635:5635))
        (PORT d[3] (4389:4389:4389) (4672:4672:4672))
        (PORT d[4] (2945:2945:2945) (3176:3176:3176))
        (PORT d[5] (3141:3141:3141) (3345:3345:3345))
        (PORT d[6] (3491:3491:3491) (3607:3607:3607))
        (PORT d[7] (3475:3475:3475) (3622:3622:3622))
        (PORT d[8] (3023:3023:3023) (3187:3187:3187))
        (PORT d[9] (3486:3486:3486) (3653:3653:3653))
        (PORT d[10] (3050:3050:3050) (3215:3215:3215))
        (PORT d[11] (3221:3221:3221) (3400:3400:3400))
        (PORT d[12] (3148:3148:3148) (3315:3315:3315))
        (PORT clk (2451:2451:2451) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d[0] (2829:2829:2829) (2922:2922:2922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1446:1446:1446) (1369:1369:1369))
        (PORT datab (5813:5813:5813) (5973:5973:5973))
        (PORT datac (2899:2899:2899) (2906:2906:2906))
        (PORT datad (4373:4373:4373) (4516:4516:4516))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (2917:2917:2917))
        (PORT clk (3805:3805:3805) (3944:3944:3944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (3011:3011:3011))
        (PORT d[1] (2695:2695:2695) (2828:2828:2828))
        (PORT d[2] (2701:2701:2701) (2840:2840:2840))
        (PORT d[3] (3287:3287:3287) (3479:3479:3479))
        (PORT d[4] (2985:2985:2985) (3098:3098:3098))
        (PORT d[5] (3339:3339:3339) (3384:3384:3384))
        (PORT d[6] (2680:2680:2680) (2812:2812:2812))
        (PORT d[7] (3453:3453:3453) (3656:3656:3656))
        (PORT d[8] (3303:3303:3303) (3556:3556:3556))
        (PORT d[9] (2742:2742:2742) (2911:2911:2911))
        (PORT d[10] (3455:3455:3455) (3612:3612:3612))
        (PORT d[11] (3880:3880:3880) (4018:4018:4018))
        (PORT d[12] (2721:2721:2721) (2767:2767:2767))
        (PORT clk (3801:3801:3801) (3940:3940:3940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (2724:2724:2724))
        (PORT clk (3801:3801:3801) (3940:3940:3940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3805:3805:3805) (3944:3944:3944))
        (PORT d[0] (3401:3401:3401) (3355:3355:3355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3806:3806:3806) (3945:3945:3945))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3806:3806:3806) (3945:3945:3945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3806:3806:3806) (3945:3945:3945))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3806:3806:3806) (3945:3945:3945))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2759:2759:2759))
        (PORT d[1] (2660:2660:2660) (2709:2709:2709))
        (PORT d[2] (2700:2700:2700) (2752:2752:2752))
        (PORT d[3] (3389:3389:3389) (3421:3421:3421))
        (PORT d[4] (2909:2909:2909) (2943:2943:2943))
        (PORT d[5] (4125:4125:4125) (4330:4330:4330))
        (PORT d[6] (3496:3496:3496) (3607:3607:3607))
        (PORT d[7] (2197:2197:2197) (2210:2210:2210))
        (PORT d[8] (2709:2709:2709) (2847:2847:2847))
        (PORT d[9] (2502:2502:2502) (2530:2530:2530))
        (PORT d[10] (2155:2155:2155) (2174:2174:2174))
        (PORT d[11] (2445:2445:2445) (2466:2466:2466))
        (PORT d[12] (2539:2539:2539) (2619:2619:2619))
        (PORT clk (2457:2457:2457) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (PORT d[0] (2036:2036:2036) (2013:2013:2013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1750:1750:1750))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (1233:1233:1233) (1185:1185:1185))
        (PORT datad (4374:4374:4374) (4517:4517:4517))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2692:2692:2692) (2842:2842:2842))
        (PORT clk (3788:3788:3788) (3911:3911:3911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3223:3223:3223))
        (PORT d[1] (2633:2633:2633) (2798:2798:2798))
        (PORT d[2] (3152:3152:3152) (3324:3324:3324))
        (PORT d[3] (2873:2873:2873) (3030:3030:3030))
        (PORT d[4] (2567:2567:2567) (2659:2659:2659))
        (PORT d[5] (3644:3644:3644) (3790:3790:3790))
        (PORT d[6] (2964:2964:2964) (3125:3125:3125))
        (PORT d[7] (3838:3838:3838) (4037:4037:4037))
        (PORT d[8] (2982:2982:2982) (3228:3228:3228))
        (PORT d[9] (3097:3097:3097) (3271:3271:3271))
        (PORT d[10] (3146:3146:3146) (3344:3344:3344))
        (PORT d[11] (2795:2795:2795) (2989:2989:2989))
        (PORT d[12] (3013:3013:3013) (3133:3133:3133))
        (PORT clk (3784:3784:3784) (3907:3907:3907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2808:2808:2808))
        (PORT clk (3784:3784:3784) (3907:3907:3907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3788:3788:3788) (3911:3911:3911))
        (PORT d[0] (3472:3472:3472) (3413:3413:3413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3789:3789:3789) (3912:3912:3912))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3789:3789:3789) (3912:3912:3912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3789:3789:3789) (3912:3912:3912))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3789:3789:3789) (3912:3912:3912))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4623:4623:4623) (4885:4885:4885))
        (PORT d[1] (4666:4666:4666) (4789:4789:4789))
        (PORT d[2] (3503:3503:3503) (3715:3715:3715))
        (PORT d[3] (3917:3917:3917) (3870:3870:3870))
        (PORT d[4] (3189:3189:3189) (3345:3345:3345))
        (PORT d[5] (3587:3587:3587) (3811:3811:3811))
        (PORT d[6] (3357:3357:3357) (3384:3384:3384))
        (PORT d[7] (2774:2774:2774) (2890:2890:2890))
        (PORT d[8] (2614:2614:2614) (2748:2748:2748))
        (PORT d[9] (2993:2993:2993) (3083:3083:3083))
        (PORT d[10] (2608:2608:2608) (2727:2727:2727))
        (PORT d[11] (2719:2719:2719) (2807:2807:2807))
        (PORT d[12] (2637:2637:2637) (2723:2723:2723))
        (PORT clk (2413:2413:2413) (2398:2398:2398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2398:2398:2398))
        (PORT d[0] (2234:2234:2234) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2395:2395:2395))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2829:2829:2829) (2943:2943:2943))
        (PORT clk (3814:3814:3814) (3946:3946:3946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3598:3598:3598))
        (PORT d[1] (3367:3367:3367) (3432:3432:3432))
        (PORT d[2] (3147:3147:3147) (3341:3341:3341))
        (PORT d[3] (3556:3556:3556) (3791:3791:3791))
        (PORT d[4] (3791:3791:3791) (4001:4001:4001))
        (PORT d[5] (3339:3339:3339) (3526:3526:3526))
        (PORT d[6] (3616:3616:3616) (3858:3858:3858))
        (PORT d[7] (3824:3824:3824) (4067:4067:4067))
        (PORT d[8] (4093:4093:4093) (4295:4295:4295))
        (PORT d[9] (3136:3136:3136) (3328:3328:3328))
        (PORT d[10] (3413:3413:3413) (3602:3602:3602))
        (PORT d[11] (3383:3383:3383) (3617:3617:3617))
        (PORT d[12] (3432:3432:3432) (3626:3626:3626))
        (PORT clk (3810:3810:3810) (3942:3942:3942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3455:3455:3455))
        (PORT clk (3810:3810:3810) (3942:3942:3942))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3814:3814:3814) (3946:3946:3946))
        (PORT d[0] (4022:4022:4022) (4086:4086:4086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3815:3815:3815) (3947:3947:3947))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3815:3815:3815) (3947:3947:3947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3815:3815:3815) (3947:3947:3947))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3815:3815:3815) (3947:3947:3947))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3856:3856:3856) (4062:4062:4062))
        (PORT d[1] (3900:3900:3900) (3979:3979:3979))
        (PORT d[2] (5601:5601:5601) (6005:6005:6005))
        (PORT d[3] (4768:4768:4768) (5022:5022:5022))
        (PORT d[4] (2893:2893:2893) (3123:3123:3123))
        (PORT d[5] (3141:3141:3141) (3346:3346:3346))
        (PORT d[6] (3835:3835:3835) (3940:3940:3940))
        (PORT d[7] (3515:3515:3515) (3668:3668:3668))
        (PORT d[8] (3033:3033:3033) (3197:3197:3197))
        (PORT d[9] (3509:3509:3509) (3680:3680:3680))
        (PORT d[10] (3412:3412:3412) (3575:3575:3575))
        (PORT d[11] (3161:3161:3161) (3335:3335:3335))
        (PORT d[12] (3134:3134:3134) (3302:3302:3302))
        (PORT clk (2441:2441:2441) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (PORT d[0] (2620:2620:2620) (2713:2713:2713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2424:2424:2424))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1011:1011:1011))
        (PORT datab (5811:5811:5811) (5971:5971:5971))
        (PORT datac (2224:2224:2224) (2225:2225:2225))
        (PORT datad (4375:4375:4375) (4518:4518:4518))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1574:1574:1574) (1613:1613:1613))
        (PORT clk (3501:3501:3501) (3629:3629:3629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2558:2558:2558))
        (PORT d[1] (2997:2997:2997) (3123:3123:3123))
        (PORT d[2] (2324:2324:2324) (2457:2457:2457))
        (PORT d[3] (2775:2775:2775) (2910:2910:2910))
        (PORT d[4] (2779:2779:2779) (2949:2949:2949))
        (PORT d[5] (3218:3218:3218) (3360:3360:3360))
        (PORT d[6] (3202:3202:3202) (3411:3411:3411))
        (PORT d[7] (4100:4100:4100) (4282:4282:4282))
        (PORT d[8] (2926:2926:2926) (3139:3139:3139))
        (PORT d[9] (3168:3168:3168) (3380:3380:3380))
        (PORT d[10] (3562:3562:3562) (3799:3799:3799))
        (PORT d[11] (2770:2770:2770) (2967:2967:2967))
        (PORT d[12] (2671:2671:2671) (2799:2799:2799))
        (PORT clk (3497:3497:3497) (3625:3625:3625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2854:2854:2854))
        (PORT clk (3497:3497:3497) (3625:3625:3625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3501:3501:3501) (3629:3629:3629))
        (PORT d[0] (3487:3487:3487) (3485:3485:3485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3630:3630:3630))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3630:3630:3630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3630:3630:3630))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3502:3502:3502) (3630:3630:3630))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3696:3696:3696))
        (PORT d[1] (4381:4381:4381) (4411:4411:4411))
        (PORT d[2] (3863:3863:3863) (4089:4089:4089))
        (PORT d[3] (3278:3278:3278) (3230:3230:3230))
        (PORT d[4] (2470:2470:2470) (2613:2613:2613))
        (PORT d[5] (3336:3336:3336) (3479:3479:3479))
        (PORT d[6] (2771:2771:2771) (2848:2848:2848))
        (PORT d[7] (2372:2372:2372) (2451:2451:2451))
        (PORT d[8] (2249:2249:2249) (2347:2347:2347))
        (PORT d[9] (2655:2655:2655) (2793:2793:2793))
        (PORT d[10] (2237:2237:2237) (2334:2334:2334))
        (PORT d[11] (2216:2216:2216) (2295:2295:2295))
        (PORT d[12] (2646:2646:2646) (2733:2733:2733))
        (PORT clk (2459:2459:2459) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d[0] (2179:2179:2179) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a121.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2953:2953:2953))
        (PORT clk (3808:3808:3808) (3962:3962:3962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2894:2894:2894))
        (PORT d[1] (3361:3361:3361) (3553:3553:3553))
        (PORT d[2] (2440:2440:2440) (2623:2623:2623))
        (PORT d[3] (2861:2861:2861) (3067:3067:3067))
        (PORT d[4] (3176:3176:3176) (3371:3371:3371))
        (PORT d[5] (3296:3296:3296) (3476:3476:3476))
        (PORT d[6] (3701:3701:3701) (3896:3896:3896))
        (PORT d[7] (4161:4161:4161) (4394:4394:4394))
        (PORT d[8] (3358:3358:3358) (3610:3610:3610))
        (PORT d[9] (2735:2735:2735) (2910:2910:2910))
        (PORT d[10] (3530:3530:3530) (3763:3763:3763))
        (PORT d[11] (2864:2864:2864) (3069:3069:3069))
        (PORT d[12] (3020:3020:3020) (3180:3180:3180))
        (PORT clk (3804:3804:3804) (3958:3958:3958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2984:2984:2984) (2930:2930:2930))
        (PORT clk (3804:3804:3804) (3958:3958:3958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3808:3808:3808) (3962:3962:3962))
        (PORT d[0] (3606:3606:3606) (3561:3561:3561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3809:3809:3809) (3963:3963:3963))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3809:3809:3809) (3963:3963:3963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3809:3809:3809) (3963:3963:3963))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3809:3809:3809) (3963:3963:3963))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3692:3692:3692) (3887:3887:3887))
        (PORT d[1] (4300:4300:4300) (4422:4422:4422))
        (PORT d[2] (3585:3585:3585) (3842:3842:3842))
        (PORT d[3] (4965:4965:4965) (5015:5015:5015))
        (PORT d[4] (2853:2853:2853) (3083:3083:3083))
        (PORT d[5] (3196:3196:3196) (3417:3417:3417))
        (PORT d[6] (3392:3392:3392) (3426:3426:3426))
        (PORT d[7] (2801:2801:2801) (2924:2924:2924))
        (PORT d[8] (2669:2669:2669) (2808:2808:2808))
        (PORT d[9] (3302:3302:3302) (3423:3423:3423))
        (PORT d[10] (2983:2983:2983) (3113:3113:3113))
        (PORT d[11] (2653:2653:2653) (2763:2763:2763))
        (PORT d[12] (3313:3313:3313) (3411:3411:3411))
        (PORT clk (2445:2445:2445) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (PORT d[0] (2489:2489:2489) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a105.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (279:279:279))
        (PORT datab (5805:5805:5805) (5964:5964:5964))
        (PORT datac (1942:1942:1942) (1913:1913:1913))
        (PORT datad (1616:1616:1616) (1588:1588:1588))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3942:3942:3942) (4211:4211:4211))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4946:4946:4946) (4845:4845:4845))
        (PORT datab (327:327:327) (400:400:400))
        (PORT datac (419:419:419) (443:443:443))
        (PORT datad (1935:1935:1935) (1927:1927:1927))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (689:689:689) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (1631:1631:1631) (1648:1648:1648))
        (PORT datad (4570:4570:4570) (4978:4978:4978))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4247:4247:4247) (4493:4493:4493))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1684:1684:1684) (1674:1674:1674))
        (PORT datab (2224:2224:2224) (2267:2267:2267))
        (PORT datac (1375:1375:1375) (1396:1396:1396))
        (PORT datad (1354:1354:1354) (1380:1380:1380))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4475:4475:4475) (4751:4751:4751))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2194:2194:2194) (2090:2090:2090))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (3240:3240:3240))
        (PORT clk (4424:4424:4424) (4645:4645:4645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4011:4011:4011) (4293:4293:4293))
        (PORT d[1] (4148:4148:4148) (4287:4287:4287))
        (PORT d[2] (4175:4175:4175) (4434:4434:4434))
        (PORT d[3] (3445:3445:3445) (3611:3611:3611))
        (PORT d[4] (2947:2947:2947) (3173:3173:3173))
        (PORT d[5] (4236:4236:4236) (4440:4440:4440))
        (PORT d[6] (4155:4155:4155) (4450:4450:4450))
        (PORT d[7] (3558:3558:3558) (3805:3805:3805))
        (PORT d[8] (3682:3682:3682) (3916:3916:3916))
        (PORT d[9] (4409:4409:4409) (4606:4606:4606))
        (PORT d[10] (3522:3522:3522) (3751:3751:3751))
        (PORT d[11] (4541:4541:4541) (4914:4914:4914))
        (PORT d[12] (4444:4444:4444) (4660:4660:4660))
        (PORT clk (4420:4420:4420) (4641:4641:4641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3294:3294:3294))
        (PORT clk (4420:4420:4420) (4641:4641:4641))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4424:4424:4424) (4645:4645:4645))
        (PORT d[0] (4069:4069:4069) (4116:4116:4116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4425:4425:4425) (4646:4646:4646))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4425:4425:4425) (4646:4646:4646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4425:4425:4425) (4646:4646:4646))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4425:4425:4425) (4646:4646:4646))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (3186:3186:3186))
        (PORT d[1] (4668:4668:4668) (4864:4864:4864))
        (PORT d[2] (4244:4244:4244) (4484:4484:4484))
        (PORT d[3] (4542:4542:4542) (4893:4893:4893))
        (PORT d[4] (4150:4150:4150) (4494:4494:4494))
        (PORT d[5] (3849:3849:3849) (4105:4105:4105))
        (PORT d[6] (4407:4407:4407) (4602:4602:4602))
        (PORT d[7] (2965:2965:2965) (3092:3092:3092))
        (PORT d[8] (2502:2502:2502) (2663:2663:2663))
        (PORT d[9] (3062:3062:3062) (3203:3203:3203))
        (PORT d[10] (2761:2761:2761) (2902:2902:2902))
        (PORT d[11] (2717:2717:2717) (2849:2849:2849))
        (PORT d[12] (2972:2972:2972) (3083:3083:3083))
        (PORT clk (2469:2469:2469) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2455:2455:2455))
        (PORT d[0] (2601:2601:2601) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a106.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3391:3391:3391))
        (PORT clk (4378:4378:4378) (4592:4592:4592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (4070:4070:4070))
        (PORT d[1] (4076:4076:4076) (4210:4210:4210))
        (PORT d[2] (3775:3775:3775) (4039:4039:4039))
        (PORT d[3] (3461:3461:3461) (3628:3628:3628))
        (PORT d[4] (2839:2839:2839) (3044:3044:3044))
        (PORT d[5] (3764:3764:3764) (3904:3904:3904))
        (PORT d[6] (4117:4117:4117) (4408:4408:4408))
        (PORT d[7] (3907:3907:3907) (4149:4149:4149))
        (PORT d[8] (3269:3269:3269) (3497:3497:3497))
        (PORT d[9] (4168:4168:4168) (4376:4376:4376))
        (PORT d[10] (3477:3477:3477) (3713:3713:3713))
        (PORT d[11] (4866:4866:4866) (5210:5210:5210))
        (PORT d[12] (4395:4395:4395) (4607:4607:4607))
        (PORT clk (4374:4374:4374) (4588:4588:4588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3204:3204:3204))
        (PORT clk (4374:4374:4374) (4588:4588:4588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4378:4378:4378) (4592:4592:4592))
        (PORT d[0] (3790:3790:3790) (3835:3835:3835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4379:4379:4379) (4593:4593:4593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4379:4379:4379) (4593:4593:4593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4379:4379:4379) (4593:4593:4593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4379:4379:4379) (4593:4593:4593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3553:3553:3553))
        (PORT d[1] (4677:4677:4677) (4874:4874:4874))
        (PORT d[2] (4585:4585:4585) (4822:4822:4822))
        (PORT d[3] (4557:4557:4557) (4907:4907:4907))
        (PORT d[4] (4135:4135:4135) (4492:4492:4492))
        (PORT d[5] (3599:3599:3599) (3870:3870:3870))
        (PORT d[6] (4426:4426:4426) (4652:4652:4652))
        (PORT d[7] (3278:3278:3278) (3410:3410:3410))
        (PORT d[8] (2495:2495:2495) (2656:2656:2656))
        (PORT d[9] (2748:2748:2748) (2899:2899:2899))
        (PORT d[10] (3124:3124:3124) (3261:3261:3261))
        (PORT d[11] (2769:2769:2769) (2909:2909:2909))
        (PORT d[12] (2917:2917:2917) (3021:3021:3021))
        (PORT clk (2475:2475:2475) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2461:2461:2461))
        (PORT d[0] (2414:2414:2414) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2458:2458:2458))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2946:2946:2946))
        (PORT clk (4119:4119:4119) (4258:4258:4258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4291:4291:4291) (4510:4510:4510))
        (PORT d[1] (3390:3390:3390) (3495:3495:3495))
        (PORT d[2] (3252:3252:3252) (3465:3465:3465))
        (PORT d[3] (3346:3346:3346) (3438:3438:3438))
        (PORT d[4] (2888:2888:2888) (3067:3067:3067))
        (PORT d[5] (3381:3381:3381) (3511:3511:3511))
        (PORT d[6] (3266:3266:3266) (3517:3517:3517))
        (PORT d[7] (3367:3367:3367) (3515:3515:3515))
        (PORT d[8] (2082:2082:2082) (2241:2241:2241))
        (PORT d[9] (3166:3166:3166) (3386:3386:3386))
        (PORT d[10] (3089:3089:3089) (3248:3248:3248))
        (PORT d[11] (3520:3520:3520) (3779:3779:3779))
        (PORT d[12] (2835:2835:2835) (2962:2962:2962))
        (PORT clk (4115:4115:4115) (4254:4254:4254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2359:2359:2359))
        (PORT clk (4115:4115:4115) (4254:4254:4254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4119:4119:4119) (4258:4258:4258))
        (PORT d[0] (2967:2967:2967) (2990:2990:2990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4120:4120:4120) (4259:4259:4259))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4120:4120:4120) (4259:4259:4259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4120:4120:4120) (4259:4259:4259))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4120:4120:4120) (4259:4259:4259))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3398:3398:3398) (3571:3571:3571))
        (PORT d[1] (3988:3988:3988) (4152:4152:4152))
        (PORT d[2] (3605:3605:3605) (3848:3848:3848))
        (PORT d[3] (4155:4155:4155) (4434:4434:4434))
        (PORT d[4] (3676:3676:3676) (3962:3962:3962))
        (PORT d[5] (3428:3428:3428) (3635:3635:3635))
        (PORT d[6] (4253:4253:4253) (4380:4380:4380))
        (PORT d[7] (2885:2885:2885) (2968:2968:2968))
        (PORT d[8] (2471:2471:2471) (2630:2630:2630))
        (PORT d[9] (2349:2349:2349) (2465:2465:2465))
        (PORT d[10] (2889:2889:2889) (2971:2971:2971))
        (PORT d[11] (2599:2599:2599) (2701:2701:2701))
        (PORT d[12] (2200:2200:2200) (2249:2249:2249))
        (PORT clk (2470:2470:2470) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2455:2455:2455))
        (PORT d[0] (2292:2292:2292) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2452:2452:2452))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2565:2565:2565) (2567:2567:2567))
        (PORT datab (3896:3896:3896) (4071:4071:4071))
        (PORT datac (4738:4738:4738) (4822:4822:4822))
        (PORT datad (762:762:762) (758:758:758))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3218:3218:3218))
        (PORT clk (3984:3984:3984) (4162:4162:4162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2921:2921:2921))
        (PORT d[1] (3449:3449:3449) (3560:3560:3560))
        (PORT d[2] (3308:3308:3308) (3588:3588:3588))
        (PORT d[3] (2982:2982:2982) (3077:3077:3077))
        (PORT d[4] (2882:2882:2882) (3102:3102:3102))
        (PORT d[5] (3369:3369:3369) (3492:3492:3492))
        (PORT d[6] (3968:3968:3968) (4219:4219:4219))
        (PORT d[7] (3216:3216:3216) (3327:3327:3327))
        (PORT d[8] (2108:2108:2108) (2263:2263:2263))
        (PORT d[9] (3562:3562:3562) (3784:3784:3784))
        (PORT d[10] (3026:3026:3026) (3179:3179:3179))
        (PORT d[11] (3166:3166:3166) (3391:3391:3391))
        (PORT d[12] (3205:3205:3205) (3325:3325:3325))
        (PORT clk (3980:3980:3980) (4158:4158:4158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3179:3179:3179))
        (PORT clk (3980:3980:3980) (4158:4158:4158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3984:3984:3984) (4162:4162:4162))
        (PORT d[0] (3801:3801:3801) (3810:3810:3810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3985:3985:3985) (4163:4163:4163))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3985:3985:3985) (4163:4163:4163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3985:3985:3985) (4163:4163:4163))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3985:3985:3985) (4163:4163:4163))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (3977:3977:3977))
        (PORT d[1] (4364:4364:4364) (4524:4524:4524))
        (PORT d[2] (3152:3152:3152) (3338:3338:3338))
        (PORT d[3] (3809:3809:3809) (4093:4093:4093))
        (PORT d[4] (4067:4067:4067) (4311:4311:4311))
        (PORT d[5] (3796:3796:3796) (3997:3997:3997))
        (PORT d[6] (3913:3913:3913) (4045:4045:4045))
        (PORT d[7] (2430:2430:2430) (2479:2479:2479))
        (PORT d[8] (2360:2360:2360) (2430:2430:2430))
        (PORT d[9] (2290:2290:2290) (2399:2399:2399))
        (PORT d[10] (2915:2915:2915) (3037:3037:3037))
        (PORT d[11] (2627:2627:2627) (2733:2733:2733))
        (PORT d[12] (2174:2174:2174) (2214:2214:2214))
        (PORT clk (2454:2454:2454) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (PORT d[0] (1684:1684:1684) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a122.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4782:4782:4782) (4858:4858:4858))
        (PORT datab (2894:2894:2894) (2781:2781:2781))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (653:653:653) (628:628:628))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (3756:3756:3756) (3809:3809:3809))
        (PORT datad (3595:3595:3595) (3628:3628:3628))
        (IOPATH datab combout (389:389:389) (386:386:386))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3377:3377:3377))
        (PORT clk (4426:4426:4426) (4636:4636:4636))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (3781:3781:3781))
        (PORT d[1] (3801:3801:3801) (3947:3947:3947))
        (PORT d[2] (3802:3802:3802) (4067:4067:4067))
        (PORT d[3] (3724:3724:3724) (3885:3885:3885))
        (PORT d[4] (3222:3222:3222) (3436:3436:3436))
        (PORT d[5] (3764:3764:3764) (3903:3903:3903))
        (PORT d[6] (4136:4136:4136) (4428:4428:4428))
        (PORT d[7] (3856:3856:3856) (4098:4098:4098))
        (PORT d[8] (3030:3030:3030) (3275:3275:3275))
        (PORT d[9] (4807:4807:4807) (5003:5003:5003))
        (PORT d[10] (3802:3802:3802) (4023:4023:4023))
        (PORT d[11] (4868:4868:4868) (5210:5210:5210))
        (PORT d[12] (3702:3702:3702) (3885:3885:3885))
        (PORT clk (4422:4422:4422) (4632:4632:4632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (2959:2959:2959))
        (PORT clk (4422:4422:4422) (4632:4632:4632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4426:4426:4426) (4636:4636:4636))
        (PORT d[0] (3540:3540:3540) (3590:3590:3590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4427:4427:4427) (4637:4637:4637))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4427:4427:4427) (4637:4637:4637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4427:4427:4427) (4637:4637:4637))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4427:4427:4427) (4637:4637:4637))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3511:3511:3511))
        (PORT d[1] (4999:4999:4999) (5190:5190:5190))
        (PORT d[2] (4592:4592:4592) (4829:4829:4829))
        (PORT d[3] (4862:4862:4862) (5205:5205:5205))
        (PORT d[4] (4119:4119:4119) (4481:4481:4481))
        (PORT d[5] (3941:3941:3941) (4201:4201:4201))
        (PORT d[6] (4411:4411:4411) (4637:4637:4637))
        (PORT d[7] (3269:3269:3269) (3383:3383:3383))
        (PORT d[8] (2482:2482:2482) (2643:2643:2643))
        (PORT d[9] (3038:3038:3038) (3179:3179:3179))
        (PORT d[10] (3099:3099:3099) (3234:3234:3234))
        (PORT d[11] (2770:2770:2770) (2909:2909:2909))
        (PORT d[12] (2928:2928:2928) (3010:3010:3010))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2459:2459:2459))
        (PORT d[0] (2288:2288:2288) (2374:2374:2374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3346:3346:3346))
        (PORT clk (4620:4620:4620) (4818:4818:4818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3888:3888:3888) (4097:4097:4097))
        (PORT d[1] (4142:4142:4142) (4280:4280:4280))
        (PORT d[2] (3661:3661:3661) (3936:3936:3936))
        (PORT d[3] (4827:4827:4827) (5130:5130:5130))
        (PORT d[4] (2930:2930:2930) (3153:3153:3153))
        (PORT d[5] (3824:3824:3824) (3966:3966:3966))
        (PORT d[6] (4057:4057:4057) (4369:4369:4369))
        (PORT d[7] (3894:3894:3894) (4136:4136:4136))
        (PORT d[8] (3267:3267:3267) (3500:3500:3500))
        (PORT d[9] (4376:4376:4376) (4573:4573:4573))
        (PORT d[10] (3776:3776:3776) (3963:3963:3963))
        (PORT d[11] (4820:4820:4820) (5158:5158:5158))
        (PORT d[12] (4420:4420:4420) (4633:4633:4633))
        (PORT clk (4616:4616:4616) (4814:4814:4814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3628:3628:3628) (3665:3665:3665))
        (PORT clk (4616:4616:4616) (4814:4814:4814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4620:4620:4620) (4818:4818:4818))
        (PORT d[0] (4250:4250:4250) (4296:4296:4296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4621:4621:4621) (4819:4819:4819))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4621:4621:4621) (4819:4819:4819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4621:4621:4621) (4819:4819:4819))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4621:4621:4621) (4819:4819:4819))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3499:3499:3499))
        (PORT d[1] (4993:4993:4993) (5178:5178:5178))
        (PORT d[2] (4245:4245:4245) (4485:4485:4485))
        (PORT d[3] (4511:4511:4511) (4859:4859:4859))
        (PORT d[4] (4111:4111:4111) (4474:4474:4474))
        (PORT d[5] (3909:3909:3909) (4145:4145:4145))
        (PORT d[6] (4791:4791:4791) (4985:4985:4985))
        (PORT d[7] (3218:3218:3218) (3329:3329:3329))
        (PORT d[8] (2501:2501:2501) (2662:2662:2662))
        (PORT d[9] (2718:2718:2718) (2868:2868:2868))
        (PORT d[10] (2736:2736:2736) (2876:2876:2876))
        (PORT d[11] (2762:2762:2762) (2901:2901:2901))
        (PORT d[12] (3042:3042:3042) (3163:3163:3163))
        (PORT clk (2472:2472:2472) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2459:2459:2459))
        (PORT d[0] (2556:2556:2556) (2626:2626:2626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2909:2909:2909))
        (PORT clk (4092:4092:4092) (4240:4240:4240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3201:3201:3201))
        (PORT d[1] (3414:3414:3414) (3523:3523:3523))
        (PORT d[2] (3318:3318:3318) (3534:3534:3534))
        (PORT d[3] (3326:3326:3326) (3417:3417:3417))
        (PORT d[4] (2898:2898:2898) (3120:3120:3120))
        (PORT d[5] (3319:3319:3319) (3445:3445:3445))
        (PORT d[6] (3976:3976:3976) (4227:4227:4227))
        (PORT d[7] (3580:3580:3580) (3687:3687:3687))
        (PORT d[8] (2400:2400:2400) (2544:2544:2544))
        (PORT d[9] (3179:3179:3179) (3401:3401:3401))
        (PORT d[10] (3046:3046:3046) (3203:3203:3203))
        (PORT d[11] (3561:3561:3561) (3824:3824:3824))
        (PORT d[12] (3186:3186:3186) (3304:3304:3304))
        (PORT clk (4088:4088:4088) (4236:4236:4236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (3062:3062:3062))
        (PORT clk (4088:4088:4088) (4236:4236:4236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4092:4092:4092) (4240:4240:4240))
        (PORT d[0] (3652:3652:3652) (3693:3693:3693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4093:4093:4093) (4241:4241:4241))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4093:4093:4093) (4241:4241:4241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4093:4093:4093) (4241:4241:4241))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4093:4093:4093) (4241:4241:4241))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3781:3781:3781) (3954:3954:3954))
        (PORT d[1] (3978:3978:3978) (4127:4127:4127))
        (PORT d[2] (3635:3635:3635) (3879:3879:3879))
        (PORT d[3] (3838:3838:3838) (4127:4127:4127))
        (PORT d[4] (3321:3321:3321) (3604:3604:3604))
        (PORT d[5] (3776:3776:3776) (3975:3975:3975))
        (PORT d[6] (3533:3533:3533) (3633:3633:3633))
        (PORT d[7] (2521:2521:2521) (2611:2611:2611))
        (PORT d[8] (2506:2506:2506) (2674:2674:2674))
        (PORT d[9] (2299:2299:2299) (2410:2410:2410))
        (PORT d[10] (2949:2949:2949) (3042:3042:3042))
        (PORT d[11] (2551:2551:2551) (2650:2650:2650))
        (PORT d[12] (2213:2213:2213) (2260:2260:2260))
        (PORT clk (2455:2455:2455) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT d[0] (2083:2083:2083) (2083:2083:2083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2442:2442:2442))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (2987:2987:2987))
        (PORT clk (4438:4438:4438) (4665:4665:4665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (3753:3753:3753))
        (PORT d[1] (3768:3768:3768) (3910:3910:3910))
        (PORT d[2] (3819:3819:3819) (4085:4085:4085))
        (PORT d[3] (3785:3785:3785) (3942:3942:3942))
        (PORT d[4] (2949:2949:2949) (3173:3173:3173))
        (PORT d[5] (3756:3756:3756) (3895:3895:3895))
        (PORT d[6] (3754:3754:3754) (4050:4050:4050))
        (PORT d[7] (3914:3914:3914) (4157:4157:4157))
        (PORT d[8] (3330:3330:3330) (3564:3564:3564))
        (PORT d[9] (4751:4751:4751) (4942:4942:4942))
        (PORT d[10] (3377:3377:3377) (3566:3566:3566))
        (PORT d[11] (4869:4869:4869) (5211:5211:5211))
        (PORT d[12] (3762:3762:3762) (3939:3939:3939))
        (PORT clk (4434:4434:4434) (4661:4661:4661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3275:3275:3275) (3312:3312:3312))
        (PORT clk (4434:4434:4434) (4661:4661:4661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4438:4438:4438) (4665:4665:4665))
        (PORT d[0] (3876:3876:3876) (3935:3935:3935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4439:4439:4439) (4666:4666:4666))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4439:4439:4439) (4666:4666:4666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4439:4439:4439) (4666:4666:4666))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4439:4439:4439) (4666:4666:4666))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3459:3459:3459))
        (PORT d[1] (5012:5012:5012) (5201:5201:5201))
        (PORT d[2] (4566:4566:4566) (4803:4803:4803))
        (PORT d[3] (4506:4506:4506) (4854:4854:4854))
        (PORT d[4] (4169:4169:4169) (4521:4521:4521))
        (PORT d[5] (3567:3567:3567) (3805:3805:3805))
        (PORT d[6] (4753:4753:4753) (4945:4945:4945))
        (PORT d[7] (3315:3315:3315) (3444:3444:3444))
        (PORT d[8] (2477:2477:2477) (2638:2638:2638))
        (PORT d[9] (2788:2788:2788) (2946:2946:2946))
        (PORT d[10] (3125:3125:3125) (3262:3262:3262))
        (PORT d[11] (3053:3053:3053) (3181:3181:3181))
        (PORT d[12] (2933:2933:2933) (3037:3037:3037))
        (PORT clk (2474:2474:2474) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2462:2462:2462))
        (PORT d[0] (2467:2467:2467) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4782:4782:4782) (4858:4858:4858))
        (PORT datab (972:972:972) (958:958:958))
        (PORT datac (3855:3855:3855) (4038:4038:4038))
        (PORT datad (2584:2584:2584) (2446:2446:2446))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2542:2542:2542) (2502:2502:2502))
        (PORT datab (2660:2660:2660) (2703:2703:2703))
        (PORT datac (3852:3852:3852) (4036:4036:4036))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (1961:1961:1961) (1958:1958:1958))
        (PORT datac (3814:3814:3814) (4078:4078:4078))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2843:2843:2843))
        (PORT clk (4212:4212:4212) (4368:4368:4368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3645:3645:3645) (3871:3871:3871))
        (PORT d[1] (3379:3379:3379) (3481:3481:3481))
        (PORT d[2] (3665:3665:3665) (3907:3907:3907))
        (PORT d[3] (2981:2981:2981) (3111:3111:3111))
        (PORT d[4] (2501:2501:2501) (2694:2694:2694))
        (PORT d[5] (3754:3754:3754) (3919:3919:3919))
        (PORT d[6] (3971:3971:3971) (4225:4225:4225))
        (PORT d[7] (3954:3954:3954) (4064:4064:4064))
        (PORT d[8] (2957:2957:2957) (3203:3203:3203))
        (PORT d[9] (3180:3180:3180) (3397:3397:3397))
        (PORT d[10] (3159:3159:3159) (3325:3325:3325))
        (PORT d[11] (3544:3544:3544) (3803:3803:3803))
        (PORT d[12] (3486:3486:3486) (3700:3700:3700))
        (PORT clk (4208:4208:4208) (4364:4364:4364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3512:3512:3512) (3487:3487:3487))
        (PORT clk (4208:4208:4208) (4364:4364:4364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4212:4212:4212) (4368:4368:4368))
        (PORT d[0] (4134:4134:4134) (4118:4118:4118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4213:4213:4213) (4369:4369:4369))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4213:4213:4213) (4369:4369:4369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4213:4213:4213) (4369:4369:4369))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4213:4213:4213) (4369:4369:4369))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3227:3227:3227))
        (PORT d[1] (3968:3968:3968) (4127:4127:4127))
        (PORT d[2] (3581:3581:3581) (3827:3827:3827))
        (PORT d[3] (4152:4152:4152) (4473:4473:4473))
        (PORT d[4] (3374:3374:3374) (3632:3632:3632))
        (PORT d[5] (3617:3617:3617) (3877:3877:3877))
        (PORT d[6] (4351:4351:4351) (4508:4508:4508))
        (PORT d[7] (2836:2836:2836) (2917:2917:2917))
        (PORT d[8] (2447:2447:2447) (2603:2603:2603))
        (PORT d[9] (2321:2321:2321) (2432:2432:2432))
        (PORT d[10] (2481:2481:2481) (2566:2566:2566))
        (PORT d[11] (2286:2286:2286) (2380:2380:2380))
        (PORT d[12] (2589:2589:2589) (2633:2633:2633))
        (PORT clk (2460:2460:2460) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (PORT d[0] (2254:2254:2254) (2332:2332:2332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (2063:2063:2063))
        (PORT clk (3761:3761:3761) (3882:3882:3882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3394:3394:3394))
        (PORT d[1] (3017:3017:3017) (3061:3061:3061))
        (PORT d[2] (2390:2390:2390) (2545:2545:2545))
        (PORT d[3] (2916:2916:2916) (3112:3112:3112))
        (PORT d[4] (2992:2992:2992) (3106:3106:3106))
        (PORT d[5] (3295:3295:3295) (3337:3337:3337))
        (PORT d[6] (2680:2680:2680) (2811:2811:2811))
        (PORT d[7] (3469:3469:3469) (3674:3674:3674))
        (PORT d[8] (2799:2799:2799) (2979:2979:2979))
        (PORT d[9] (2811:2811:2811) (2912:2912:2912))
        (PORT d[10] (3076:3076:3076) (3239:3239:3239))
        (PORT d[11] (3702:3702:3702) (3869:3869:3869))
        (PORT d[12] (2875:2875:2875) (2940:2940:2940))
        (PORT clk (3757:3757:3757) (3878:3878:3878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (2902:2902:2902))
        (PORT clk (3757:3757:3757) (3878:3878:3878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3761:3761:3761) (3882:3882:3882))
        (PORT d[0] (3584:3584:3584) (3533:3533:3533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3883:3883:3883))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3883:3883:3883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3883:3883:3883))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3883:3883:3883))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2724:2724:2724))
        (PORT d[1] (2659:2659:2659) (2708:2708:2708))
        (PORT d[2] (2693:2693:2693) (2744:2744:2744))
        (PORT d[3] (3425:3425:3425) (3459:3459:3459))
        (PORT d[4] (2916:2916:2916) (2940:2940:2940))
        (PORT d[5] (4126:4126:4126) (4331:4331:4331))
        (PORT d[6] (3620:3620:3620) (3647:3647:3647))
        (PORT d[7] (2096:2096:2096) (2107:2107:2107))
        (PORT d[8] (2696:2696:2696) (2832:2832:2832))
        (PORT d[9] (2579:2579:2579) (2609:2609:2609))
        (PORT d[10] (2559:2559:2559) (2602:2602:2602))
        (PORT d[11] (2180:2180:2180) (2202:2202:2202))
        (PORT d[12] (2374:2374:2374) (2378:2378:2378))
        (PORT clk (2462:2462:2462) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2447:2447:2447))
        (PORT d[0] (1473:1473:1473) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (3036:3036:3036))
        (PORT clk (4245:4245:4245) (4408:4408:4408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3516:3516:3516))
        (PORT d[1] (3130:3130:3130) (3315:3315:3315))
        (PORT d[2] (2938:2938:2938) (3186:3186:3186))
        (PORT d[3] (3406:3406:3406) (3536:3536:3536))
        (PORT d[4] (2909:2909:2909) (3096:3096:3096))
        (PORT d[5] (3804:3804:3804) (3965:3965:3965))
        (PORT d[6] (3642:3642:3642) (3918:3918:3918))
        (PORT d[7] (3416:3416:3416) (3609:3609:3609))
        (PORT d[8] (3301:3301:3301) (3541:3541:3541))
        (PORT d[9] (3203:3203:3203) (3422:3422:3422))
        (PORT d[10] (3520:3520:3520) (3723:3723:3723))
        (PORT d[11] (4082:4082:4082) (4415:4415:4415))
        (PORT d[12] (3864:3864:3864) (4074:4074:4074))
        (PORT clk (4241:4241:4241) (4404:4404:4404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2723:2723:2723))
        (PORT clk (4241:4241:4241) (4404:4404:4404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4245:4245:4245) (4408:4408:4408))
        (PORT d[0] (3263:3263:3263) (3328:3328:3328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4246:4246:4246) (4409:4409:4409))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4246:4246:4246) (4409:4409:4409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4246:4246:4246) (4409:4409:4409))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4246:4246:4246) (4409:4409:4409))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3632:3632:3632))
        (PORT d[1] (4354:4354:4354) (4560:4560:4560))
        (PORT d[2] (3564:3564:3564) (3805:3805:3805))
        (PORT d[3] (4208:4208:4208) (4528:4528:4528))
        (PORT d[4] (4440:4440:4440) (4713:4713:4713))
        (PORT d[5] (3528:3528:3528) (3771:3771:3771))
        (PORT d[6] (4042:4042:4042) (4207:4207:4207))
        (PORT d[7] (3072:3072:3072) (3208:3208:3208))
        (PORT d[8] (3001:3001:3001) (3171:3171:3171))
        (PORT d[9] (2385:2385:2385) (2499:2499:2499))
        (PORT d[10] (2642:2642:2642) (2743:2743:2743))
        (PORT d[11] (2288:2288:2288) (2380:2380:2380))
        (PORT d[12] (2529:2529:2529) (2596:2596:2596))
        (PORT clk (2436:2436:2436) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2422:2422:2422))
        (PORT d[0] (2087:2087:2087) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2419:2419:2419))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1503:1503:1503))
        (PORT datab (2378:2378:2378) (2481:2481:2481))
        (PORT datac (2922:2922:2922) (2928:2928:2928))
        (PORT datad (1155:1155:1155) (1078:1078:1078))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2183:2183:2183))
        (PORT clk (3911:3911:3911) (4083:4083:4083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (3004:3004:3004))
        (PORT d[1] (3106:3106:3106) (3275:3275:3275))
        (PORT d[2] (2567:2567:2567) (2779:2779:2779))
        (PORT d[3] (2940:2940:2940) (3135:3135:3135))
        (PORT d[4] (2504:2504:2504) (2653:2653:2653))
        (PORT d[5] (3441:3441:3441) (3571:3571:3571))
        (PORT d[6] (3458:3458:3458) (3688:3688:3688))
        (PORT d[7] (3552:3552:3552) (3794:3794:3794))
        (PORT d[8] (2794:2794:2794) (2993:2993:2993))
        (PORT d[9] (3050:3050:3050) (3213:3213:3213))
        (PORT d[10] (3434:3434:3434) (3619:3619:3619))
        (PORT d[11] (4063:4063:4063) (4356:4356:4356))
        (PORT d[12] (3357:3357:3357) (3516:3516:3516))
        (PORT clk (3907:3907:3907) (4079:4079:4079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2879:2879:2879))
        (PORT clk (3907:3907:3907) (4079:4079:4079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3911:3911:3911) (4083:4083:4083))
        (PORT d[0] (3501:3501:3501) (3510:3510:3510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3912:3912:3912) (4084:4084:4084))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3912:3912:3912) (4084:4084:4084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3912:3912:3912) (4084:4084:4084))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3912:3912:3912) (4084:4084:4084))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (3043:3043:3043))
        (PORT d[1] (4252:4252:4252) (4438:4438:4438))
        (PORT d[2] (3669:3669:3669) (3966:3966:3966))
        (PORT d[3] (3476:3476:3476) (3495:3495:3495))
        (PORT d[4] (4400:4400:4400) (4669:4669:4669))
        (PORT d[5] (3479:3479:3479) (3673:3673:3673))
        (PORT d[6] (3501:3501:3501) (3600:3600:3600))
        (PORT d[7] (3389:3389:3389) (3501:3501:3501))
        (PORT d[8] (2691:2691:2691) (2796:2796:2796))
        (PORT d[9] (2997:2997:2997) (3132:3132:3132))
        (PORT d[10] (3036:3036:3036) (3163:3163:3163))
        (PORT d[11] (2582:2582:2582) (2656:2656:2656))
        (PORT d[12] (2520:2520:2520) (2600:2600:2600))
        (PORT clk (2453:2453:2453) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2438:2438:2438))
        (PORT d[0] (2213:2213:2213) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2435:2435:2435))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1854:1854:1854) (1769:1769:1769))
        (PORT datab (232:232:232) (267:267:267))
        (PORT datac (2383:2383:2383) (2480:2480:2480))
        (PORT datad (712:712:712) (711:711:711))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2317:2317:2317))
        (PORT clk (2662:2662:2662) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3271:3271:3271))
        (PORT d[1] (2717:2717:2717) (2772:2772:2772))
        (PORT d[2] (3086:3086:3086) (3265:3265:3265))
        (PORT d[3] (2748:2748:2748) (2898:2898:2898))
        (PORT d[4] (2368:2368:2368) (2518:2518:2518))
        (PORT d[5] (3381:3381:3381) (3601:3601:3601))
        (PORT d[6] (2786:2786:2786) (2972:2972:2972))
        (PORT d[7] (2900:2900:2900) (3007:3007:3007))
        (PORT d[8] (3218:3218:3218) (3306:3306:3306))
        (PORT d[9] (3146:3146:3146) (3254:3254:3254))
        (PORT d[10] (2975:2975:2975) (3130:3130:3130))
        (PORT d[11] (3179:3179:3179) (3261:3261:3261))
        (PORT d[12] (3727:3727:3727) (3938:3938:3938))
        (PORT clk (2658:2658:2658) (2704:2704:2704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2541:2541:2541))
        (PORT clk (2658:2658:2658) (2704:2704:2704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2708:2708:2708))
        (PORT d[0] (3174:3174:3174) (3172:3172:3172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2709:2709:2709))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2709:2709:2709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2709:2709:2709))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2709:2709:2709))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3282:3282:3282))
        (PORT d[1] (3444:3444:3444) (3464:3464:3464))
        (PORT d[2] (4392:4392:4392) (4721:4721:4721))
        (PORT d[3] (3248:3248:3248) (3438:3438:3438))
        (PORT d[4] (2529:2529:2529) (2715:2715:2715))
        (PORT d[5] (2670:2670:2670) (2842:2842:2842))
        (PORT d[6] (4281:4281:4281) (4432:4432:4432))
        (PORT d[7] (3422:3422:3422) (3532:3532:3532))
        (PORT d[8] (2616:2616:2616) (2739:2739:2739))
        (PORT d[9] (3047:3047:3047) (3187:3187:3187))
        (PORT d[10] (3060:3060:3060) (3223:3223:3223))
        (PORT d[11] (3155:3155:3155) (3282:3282:3282))
        (PORT d[12] (2719:2719:2719) (2838:2838:2838))
        (PORT clk (2407:2407:2407) (2394:2394:2394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2394:2394:2394))
        (PORT d[0] (2165:2165:2165) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2391:2391:2391))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1645:1645:1645))
        (PORT clk (2970:2970:2970) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1629:1629:1629))
        (PORT d[1] (2044:2044:2044) (2024:2024:2024))
        (PORT d[2] (2295:2295:2295) (2399:2399:2399))
        (PORT d[3] (1627:1627:1627) (1722:1722:1722))
        (PORT d[4] (1732:1732:1732) (1734:1734:1734))
        (PORT d[5] (2355:2355:2355) (2404:2404:2404))
        (PORT d[6] (1978:1978:1978) (2094:2094:2094))
        (PORT d[7] (3164:3164:3164) (3237:3237:3237))
        (PORT d[8] (2491:2491:2491) (2546:2546:2546))
        (PORT d[9] (2365:2365:2365) (2341:2341:2341))
        (PORT d[10] (1861:1861:1861) (1942:1942:1942))
        (PORT d[11] (1957:1957:1957) (2067:2067:2067))
        (PORT d[12] (2611:2611:2611) (2586:2586:2586))
        (PORT clk (2966:2966:2966) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2094:2094:2094))
        (PORT clk (2966:2966:2966) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3033:3033:3033))
        (PORT d[0] (2535:2535:2535) (2422:2422:2422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3034:3034:3034))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3034:3034:3034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3034:3034:3034))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3034:3034:3034))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3460:3460:3460))
        (PORT d[1] (2672:2672:2672) (2640:2640:2640))
        (PORT d[2] (1998:1998:1998) (2018:2018:2018))
        (PORT d[3] (3162:3162:3162) (3292:3292:3292))
        (PORT d[4] (3206:3206:3206) (3294:3294:3294))
        (PORT d[5] (2322:2322:2322) (2410:2410:2410))
        (PORT d[6] (2577:2577:2577) (2538:2538:2538))
        (PORT d[7] (2946:2946:2946) (3020:3020:3020))
        (PORT d[8] (2493:2493:2493) (2542:2542:2542))
        (PORT d[9] (3038:3038:3038) (3211:3211:3211))
        (PORT d[10] (2635:2635:2635) (2758:2758:2758))
        (PORT d[11] (2455:2455:2455) (2568:2568:2568))
        (PORT d[12] (2355:2355:2355) (2447:2447:2447))
        (PORT clk (2436:2436:2436) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2423:2423:2423))
        (PORT d[0] (1985:1985:1985) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2420:2420:2420))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (1972:1972:1972))
        (PORT clk (2928:2928:2928) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3621:3621:3621) (3715:3715:3715))
        (PORT d[1] (2383:2383:2383) (2407:2407:2407))
        (PORT d[2] (2865:2865:2865) (3090:3090:3090))
        (PORT d[3] (2343:2343:2343) (2462:2462:2462))
        (PORT d[4] (3043:3043:3043) (3190:3190:3190))
        (PORT d[5] (3392:3392:3392) (3588:3588:3588))
        (PORT d[6] (3089:3089:3089) (3243:3243:3243))
        (PORT d[7] (3062:3062:3062) (3230:3230:3230))
        (PORT d[8] (3286:3286:3286) (3372:3372:3372))
        (PORT d[9] (2823:2823:2823) (2894:2894:2894))
        (PORT d[10] (2213:2213:2213) (2319:2319:2319))
        (PORT d[11] (2348:2348:2348) (2488:2488:2488))
        (PORT d[12] (3416:3416:3416) (3601:3601:3601))
        (PORT clk (2924:2924:2924) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2524:2524:2524))
        (PORT clk (2924:2924:2924) (2993:2993:2993))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2928:2928:2928) (2997:2997:2997))
        (PORT d[0] (3182:3182:3182) (3184:3184:3184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2998:2998:2998))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2998:2998:2998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2998:2998:2998))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2998:2998:2998))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3258:3258:3258))
        (PORT d[1] (3795:3795:3795) (3829:3829:3829))
        (PORT d[2] (5125:5125:5125) (5452:5452:5452))
        (PORT d[3] (3575:3575:3575) (3781:3781:3781))
        (PORT d[4] (2806:2806:2806) (2991:2991:2991))
        (PORT d[5] (2331:2331:2331) (2449:2449:2449))
        (PORT d[6] (4662:4662:4662) (4828:4828:4828))
        (PORT d[7] (2992:2992:2992) (3064:3064:3064))
        (PORT d[8] (2277:2277:2277) (2376:2376:2376))
        (PORT d[9] (3489:3489:3489) (3661:3661:3661))
        (PORT d[10] (3378:3378:3378) (3537:3537:3537))
        (PORT d[11] (2616:2616:2616) (2699:2699:2699))
        (PORT d[12] (2389:2389:2389) (2488:2488:2488))
        (PORT clk (2454:2454:2454) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (PORT d[0] (2087:2087:2087) (2114:2114:2114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5177:5177:5177) (5493:5493:5493))
        (PORT datab (1434:1434:1434) (1432:1432:1432))
        (PORT datac (3162:3162:3162) (3083:3083:3083))
        (PORT datad (6359:6359:6359) (6632:6632:6632))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2076:2076:2076))
        (PORT clk (3461:3461:3461) (3571:3571:3571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (3155:3155:3155))
        (PORT d[1] (2679:2679:2679) (2702:2702:2702))
        (PORT d[2] (2814:2814:2814) (2944:2944:2944))
        (PORT d[3] (3509:3509:3509) (3696:3696:3696))
        (PORT d[4] (3143:3143:3143) (3297:3297:3297))
        (PORT d[5] (1664:1664:1664) (1686:1686:1686))
        (PORT d[6] (2892:2892:2892) (2904:2904:2904))
        (PORT d[7] (2679:2679:2679) (2828:2828:2828))
        (PORT d[8] (2491:2491:2491) (2637:2637:2637))
        (PORT d[9] (3224:3224:3224) (3335:3335:3335))
        (PORT d[10] (2673:2673:2673) (2787:2787:2787))
        (PORT d[11] (2279:2279:2279) (2291:2291:2291))
        (PORT d[12] (2272:2272:2272) (2281:2281:2281))
        (PORT clk (3457:3457:3457) (3567:3567:3567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1810:1810:1810))
        (PORT clk (3457:3457:3457) (3567:3567:3567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3461:3461:3461) (3571:3571:3571))
        (PORT d[0] (2707:2707:2707) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3572:3572:3572))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3572:3572:3572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3572:3572:3572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3572:3572:3572))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2830:2830:2830))
        (PORT d[1] (2365:2365:2365) (2394:2394:2394))
        (PORT d[2] (2357:2357:2357) (2472:2472:2472))
        (PORT d[3] (4255:4255:4255) (4302:4302:4302))
        (PORT d[4] (2514:2514:2514) (2713:2713:2713))
        (PORT d[5] (3358:3358:3358) (3391:3391:3391))
        (PORT d[6] (3508:3508:3508) (3560:3560:3560))
        (PORT d[7] (2213:2213:2213) (2218:2218:2218))
        (PORT d[8] (1663:1663:1663) (1737:1737:1737))
        (PORT d[9] (2010:2010:2010) (1986:1986:1986))
        (PORT d[10] (1533:1533:1533) (1506:1506:1506))
        (PORT d[11] (1965:1965:1965) (1939:1939:1939))
        (PORT d[12] (1636:1636:1636) (1603:1603:1603))
        (PORT clk (2453:2453:2453) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (PORT d[0] (1481:1481:1481) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2011:2011:2011) (2031:2031:2031))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (5129:5129:5129) (5463:5463:5463))
        (PORT datad (2552:2552:2552) (2508:2508:2508))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2119:2119:2119))
        (PORT clk (2662:2662:2662) (2716:2716:2716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2757:2757:2757))
        (PORT d[1] (2624:2624:2624) (2593:2593:2593))
        (PORT d[2] (2657:2657:2657) (2792:2792:2792))
        (PORT d[3] (2724:2724:2724) (2839:2839:2839))
        (PORT d[4] (2714:2714:2714) (2874:2874:2874))
        (PORT d[5] (3110:3110:3110) (3202:3202:3202))
        (PORT d[6] (2417:2417:2417) (2578:2578:2578))
        (PORT d[7] (2588:2588:2588) (2671:2671:2671))
        (PORT d[8] (3007:3007:3007) (3155:3155:3155))
        (PORT d[9] (2613:2613:2613) (2730:2730:2730))
        (PORT d[10] (2692:2692:2692) (2803:2803:2803))
        (PORT d[11] (2679:2679:2679) (2845:2845:2845))
        (PORT d[12] (2745:2745:2745) (2820:2820:2820))
        (PORT clk (2658:2658:2658) (2712:2712:2712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2141:2141:2141))
        (PORT clk (2658:2658:2658) (2712:2712:2712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2716:2716:2716))
        (PORT d[0] (2854:2854:2854) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2717:2717:2717))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2717:2717:2717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2717:2717:2717))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2717:2717:2717))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2834:2834:2834))
        (PORT d[1] (3550:3550:3550) (3642:3642:3642))
        (PORT d[2] (4425:4425:4425) (4685:4685:4685))
        (PORT d[3] (2825:2825:2825) (2978:2978:2978))
        (PORT d[4] (3498:3498:3498) (3574:3574:3574))
        (PORT d[5] (2294:2294:2294) (2402:2402:2402))
        (PORT d[6] (4439:4439:4439) (4576:4576:4576))
        (PORT d[7] (2990:2990:2990) (3094:3094:3094))
        (PORT d[8] (3116:3116:3116) (3255:3255:3255))
        (PORT d[9] (2954:2954:2954) (3048:3048:3048))
        (PORT d[10] (2843:2843:2843) (2905:2905:2905))
        (PORT d[11] (2817:2817:2817) (2931:2931:2931))
        (PORT d[12] (2542:2542:2542) (2618:2618:2618))
        (PORT clk (2419:2419:2419) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2406:2406:2406))
        (PORT d[0] (2159:2159:2159) (2166:2166:2166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2403:2403:2403))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2762:2762:2762))
        (PORT clk (2456:2456:2456) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2954:2954:2954))
        (PORT d[1] (3148:3148:3148) (3318:3318:3318))
        (PORT d[2] (3118:3118:3118) (3299:3299:3299))
        (PORT d[3] (2721:2721:2721) (2871:2871:2871))
        (PORT d[4] (2731:2731:2731) (2902:2902:2902))
        (PORT d[5] (3324:3324:3324) (3509:3509:3509))
        (PORT d[6] (2800:2800:2800) (2991:2991:2991))
        (PORT d[7] (3011:3011:3011) (3177:3177:3177))
        (PORT d[8] (3264:3264:3264) (3375:3375:3375))
        (PORT d[9] (3507:3507:3507) (3596:3596:3596))
        (PORT d[10] (3129:3129:3129) (3319:3319:3319))
        (PORT d[11] (3044:3044:3044) (3223:3223:3223))
        (PORT d[12] (3179:3179:3179) (3322:3322:3322))
        (PORT clk (2452:2452:2452) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2555:2555:2555) (2573:2573:2573))
        (PORT clk (2452:2452:2452) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2457:2457:2457))
        (PORT d[0] (3177:3177:3177) (3204:3204:3204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3726:3726:3726))
        (PORT d[1] (3895:3895:3895) (3958:3958:3958))
        (PORT d[2] (3639:3639:3639) (3926:3926:3926))
        (PORT d[3] (3326:3326:3326) (3543:3543:3543))
        (PORT d[4] (3246:3246:3246) (3447:3447:3447))
        (PORT d[5] (3066:3066:3066) (3253:3253:3253))
        (PORT d[6] (4696:4696:4696) (4897:4897:4897))
        (PORT d[7] (3513:3513:3513) (3669:3669:3669))
        (PORT d[8] (3011:3011:3011) (3163:3163:3163))
        (PORT d[9] (3347:3347:3347) (3464:3464:3464))
        (PORT d[10] (3391:3391:3391) (3546:3546:3546))
        (PORT d[11] (3258:3258:3258) (3442:3442:3442))
        (PORT d[12] (3439:3439:3439) (3585:3585:3585))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (2584:2584:2584) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2448:2448:2448))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1067:1067:1067))
        (PORT datab (2706:2706:2706) (2738:2738:2738))
        (PORT datac (5128:5128:5128) (5462:5462:5462))
        (PORT datad (6360:6360:6360) (6633:6633:6633))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (2083:2083:2083))
        (PORT clk (2666:2666:2666) (2732:2732:2732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2437:2437:2437))
        (PORT d[1] (2625:2625:2625) (2596:2596:2596))
        (PORT d[2] (2961:2961:2961) (3088:3088:3088))
        (PORT d[3] (2380:2380:2380) (2504:2504:2504))
        (PORT d[4] (1964:1964:1964) (2077:2077:2077))
        (PORT d[5] (3135:3135:3135) (3228:3228:3228))
        (PORT d[6] (2394:2394:2394) (2553:2553:2553))
        (PORT d[7] (2558:2558:2558) (2636:2636:2636))
        (PORT d[8] (3070:3070:3070) (3222:3222:3222))
        (PORT d[9] (2612:2612:2612) (2729:2729:2729))
        (PORT d[10] (2677:2677:2677) (2792:2792:2792))
        (PORT d[11] (2890:2890:2890) (3011:3011:3011))
        (PORT d[12] (2786:2786:2786) (2865:2865:2865))
        (PORT clk (2662:2662:2662) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2207:2207:2207))
        (PORT clk (2662:2662:2662) (2728:2728:2728))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2666:2666:2666) (2732:2732:2732))
        (PORT d[0] (2916:2916:2916) (2838:2838:2838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2733:2733:2733))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2733:2733:2733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2733:2733:2733))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2667:2667:2667) (2733:2733:2733))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3570:3570:3570))
        (PORT d[1] (3378:3378:3378) (3336:3336:3336))
        (PORT d[2] (4052:4052:4052) (4300:4300:4300))
        (PORT d[3] (3179:3179:3179) (3322:3322:3322))
        (PORT d[4] (3492:3492:3492) (3555:3555:3555))
        (PORT d[5] (2288:2288:2288) (2395:2395:2395))
        (PORT d[6] (4431:4431:4431) (4568:4568:4568))
        (PORT d[7] (3257:3257:3257) (3348:3348:3348))
        (PORT d[8] (3104:3104:3104) (3241:3241:3241))
        (PORT d[9] (3344:3344:3344) (3403:3403:3403))
        (PORT d[10] (3175:3175:3175) (3245:3245:3245))
        (PORT d[11] (2786:2786:2786) (2897:2897:2897))
        (PORT d[12] (2307:2307:2307) (2398:2398:2398))
        (PORT clk (2425:2425:2425) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2412:2412:2412))
        (PORT d[0] (1837:1837:1837) (1766:1766:1766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a122.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2419:2419:2419) (2409:2409:2409))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2534:2534:2534))
        (PORT clk (2542:2542:2542) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3333:3333:3333))
        (PORT d[1] (2726:2726:2726) (2790:2790:2790))
        (PORT d[2] (3106:3106:3106) (3273:3273:3273))
        (PORT d[3] (2791:2791:2791) (2940:2940:2940))
        (PORT d[4] (2365:2365:2365) (2510:2510:2510))
        (PORT d[5] (3351:3351:3351) (3539:3539:3539))
        (PORT d[6] (2813:2813:2813) (3002:3002:3002))
        (PORT d[7] (3255:3255:3255) (3409:3409:3409))
        (PORT d[8] (3280:3280:3280) (3405:3405:3405))
        (PORT d[9] (3179:3179:3179) (3288:3288:3288))
        (PORT d[10] (3156:3156:3156) (3348:3348:3348))
        (PORT d[11] (2693:2693:2693) (2856:2856:2856))
        (PORT d[12] (2862:2862:2862) (2979:2979:2979))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2666:2666:2666))
        (PORT clk (2538:2538:2538) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2542:2542:2542) (2563:2563:2563))
        (PORT d[0] (3119:3119:3119) (3159:3159:3159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2543:2543:2543) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3486:3486:3486) (3680:3680:3680))
        (PORT d[1] (3861:3861:3861) (3922:3922:3922))
        (PORT d[2] (4219:4219:4219) (4474:4474:4474))
        (PORT d[3] (3637:3637:3637) (3854:3854:3854))
        (PORT d[4] (3178:3178:3178) (3387:3387:3387))
        (PORT d[5] (2729:2729:2729) (2897:2897:2897))
        (PORT d[6] (4262:4262:4262) (4425:4425:4425))
        (PORT d[7] (3445:3445:3445) (3595:3595:3595))
        (PORT d[8] (3341:3341:3341) (3488:3488:3488))
        (PORT d[9] (3456:3456:3456) (3590:3590:3590))
        (PORT d[10] (3628:3628:3628) (3780:3780:3780))
        (PORT d[11] (3557:3557:3557) (3732:3732:3732))
        (PORT d[12] (3104:3104:3104) (3260:3260:3260))
        (PORT clk (2451:2451:2451) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (PORT d[0] (2482:2482:2482) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a106.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2436:2436:2436))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1364:1364:1364) (1359:1359:1359))
        (PORT datac (3096:3096:3096) (3014:3014:3014))
        (PORT datad (6359:6359:6359) (6631:6631:6631))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3645:3645:3645) (3892:3892:3892))
        (PORT datab (3925:3925:3925) (4066:4066:4066))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (2048:2048:2048))
        (PORT clk (2584:2584:2584) (2617:2617:2617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2124:2124:2124))
        (PORT d[1] (2732:2732:2732) (2865:2865:2865))
        (PORT d[2] (3070:3070:3070) (3224:3224:3224))
        (PORT d[3] (2269:2269:2269) (2389:2389:2389))
        (PORT d[4] (2657:2657:2657) (2757:2757:2757))
        (PORT d[5] (2922:2922:2922) (3064:3064:3064))
        (PORT d[6] (2611:2611:2611) (2761:2761:2761))
        (PORT d[7] (2629:2629:2629) (2760:2760:2760))
        (PORT d[8] (3038:3038:3038) (3192:3192:3192))
        (PORT d[9] (3229:3229:3229) (3332:3332:3332))
        (PORT d[10] (3112:3112:3112) (3259:3259:3259))
        (PORT d[11] (3155:3155:3155) (3368:3368:3368))
        (PORT d[12] (3128:3128:3128) (3190:3190:3190))
        (PORT clk (2580:2580:2580) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2434:2434:2434))
        (PORT clk (2580:2580:2580) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2584:2584:2584) (2617:2617:2617))
        (PORT d[0] (3094:3094:3094) (3093:3093:3093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2585:2585:2585) (2618:2618:2618))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2585:2585:2585) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2585:2585:2585) (2618:2618:2618))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2585:2585:2585) (2618:2618:2618))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3566:3566:3566))
        (PORT d[1] (3869:3869:3869) (3986:3986:3986))
        (PORT d[2] (3174:3174:3174) (3404:3404:3404))
        (PORT d[3] (3106:3106:3106) (3278:3278:3278))
        (PORT d[4] (3283:3283:3283) (3391:3391:3391))
        (PORT d[5] (2912:2912:2912) (3035:3035:3035))
        (PORT d[6] (3647:3647:3647) (3782:3782:3782))
        (PORT d[7] (3497:3497:3497) (3653:3653:3653))
        (PORT d[8] (2679:2679:2679) (2830:2830:2830))
        (PORT d[9] (3207:3207:3207) (3278:3278:3278))
        (PORT d[10] (3213:3213:3213) (3317:3317:3317))
        (PORT d[11] (2867:2867:2867) (3022:3022:3022))
        (PORT d[12] (2844:2844:2844) (2920:2920:2920))
        (PORT clk (2463:2463:2463) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (PORT d[0] (2204:2204:2204) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2450:2450:2450))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (2061:2061:2061))
        (PORT clk (2544:2544:2544) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2457:2457:2457))
        (PORT d[1] (3111:3111:3111) (3246:3246:3246))
        (PORT d[2] (3084:3084:3084) (3232:3232:3232))
        (PORT d[3] (2570:2570:2570) (2685:2685:2685))
        (PORT d[4] (2012:2012:2012) (2130:2130:2130))
        (PORT d[5] (2642:2642:2642) (2796:2796:2796))
        (PORT d[6] (2390:2390:2390) (2549:2549:2549))
        (PORT d[7] (2939:2939:2939) (3063:3063:3063))
        (PORT d[8] (3034:3034:3034) (3184:3184:3184))
        (PORT d[9] (2937:2937:2937) (3052:3052:3052))
        (PORT d[10] (2892:2892:2892) (3006:3006:3006))
        (PORT d[11] (2759:2759:2759) (2935:2935:2935))
        (PORT d[12] (3189:3189:3189) (3337:3337:3337))
        (PORT clk (2540:2540:2540) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2548:2548:2548) (2543:2543:2543))
        (PORT clk (2540:2540:2540) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2577:2577:2577))
        (PORT d[0] (3061:3061:3061) (3051:3051:3051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2578:2578:2578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2578:2578:2578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3263:3263:3263))
        (PORT d[1] (4587:4587:4587) (4667:4667:4667))
        (PORT d[2] (3260:3260:3260) (3512:3512:3512))
        (PORT d[3] (3200:3200:3200) (3374:3374:3374))
        (PORT d[4] (3588:3588:3588) (3695:3695:3695))
        (PORT d[5] (2650:2650:2650) (2752:2752:2752))
        (PORT d[6] (3654:3654:3654) (3792:3792:3792))
        (PORT d[7] (3492:3492:3492) (3648:3648:3648))
        (PORT d[8] (3120:3120:3120) (3254:3254:3254))
        (PORT d[9] (2988:2988:2988) (3051:3051:3051))
        (PORT d[10] (2910:2910:2910) (3019:3019:3019))
        (PORT d[11] (2814:2814:2814) (2964:2964:2964))
        (PORT d[12] (3036:3036:3036) (3083:3083:3083))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (PORT d[0] (2208:2208:2208) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6416:6416:6416) (6685:6685:6685))
        (PORT datab (2089:2089:2089) (2126:2126:2126))
        (PORT datac (5131:5131:5131) (5465:5465:5465))
        (PORT datad (1406:1406:1406) (1432:1432:1432))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2091:2091:2091))
        (PORT clk (2716:2716:2716) (2779:2779:2779))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2134:2134:2134))
        (PORT d[1] (2570:2570:2570) (2541:2541:2541))
        (PORT d[2] (2698:2698:2698) (2801:2801:2801))
        (PORT d[3] (2032:2032:2032) (2158:2158:2158))
        (PORT d[4] (2389:2389:2389) (2556:2556:2556))
        (PORT d[5] (3166:3166:3166) (3254:3254:3254))
        (PORT d[6] (2398:2398:2398) (2559:2559:2559))
        (PORT d[7] (2549:2549:2549) (2626:2626:2626))
        (PORT d[8] (2987:2987:2987) (3134:3134:3134))
        (PORT d[9] (2989:2989:2989) (3096:3096:3096))
        (PORT d[10] (2348:2348:2348) (2469:2469:2469))
        (PORT d[11] (2909:2909:2909) (3030:3030:3030))
        (PORT d[12] (2824:2824:2824) (2905:2905:2905))
        (PORT clk (2712:2712:2712) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2185:2185:2185))
        (PORT clk (2712:2712:2712) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2716:2716:2716) (2779:2779:2779))
        (PORT d[0] (2899:2899:2899) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2780:2780:2780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2717:2717:2717) (2780:2780:2780))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (3107:3107:3107))
        (PORT d[1] (3879:3879:3879) (3961:3961:3961))
        (PORT d[2] (4446:4446:4446) (4694:4694:4694))
        (PORT d[3] (2822:2822:2822) (2956:2956:2956))
        (PORT d[4] (2181:2181:2181) (2298:2298:2298))
        (PORT d[5] (2295:2295:2295) (2403:2403:2403))
        (PORT d[6] (4445:4445:4445) (4584:4584:4584))
        (PORT d[7] (2958:2958:2958) (3031:3031:3031))
        (PORT d[8] (2453:2453:2453) (2532:2532:2532))
        (PORT d[9] (2957:2957:2957) (3045:3045:3045))
        (PORT d[10] (2843:2843:2843) (2905:2905:2905))
        (PORT d[11] (2810:2810:2810) (2924:2924:2924))
        (PORT d[12] (2355:2355:2355) (2447:2447:2447))
        (PORT clk (2413:2413:2413) (2399:2399:2399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2399:2399:2399))
        (PORT d[0] (1804:1804:1804) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a122.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2396:2396:2396))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2085:2085:2085))
        (PORT clk (2663:2663:2663) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3268:3268:3268))
        (PORT d[1] (2424:2424:2424) (2489:2489:2489))
        (PORT d[2] (3146:3146:3146) (3329:3329:3329))
        (PORT d[3] (2381:2381:2381) (2537:2537:2537))
        (PORT d[4] (2273:2273:2273) (2404:2404:2404))
        (PORT d[5] (2616:2616:2616) (2758:2758:2758))
        (PORT d[6] (2703:2703:2703) (2848:2848:2848))
        (PORT d[7] (2615:2615:2615) (2750:2750:2750))
        (PORT d[8] (3204:3204:3204) (3297:3297:3297))
        (PORT d[9] (3188:3188:3188) (3302:3302:3302))
        (PORT d[10] (3010:3010:3010) (3170:3170:3170))
        (PORT d[11] (2927:2927:2927) (3022:3022:3022))
        (PORT d[12] (2816:2816:2816) (2927:2927:2927))
        (PORT clk (2659:2659:2659) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2599:2599:2599))
        (PORT clk (2659:2659:2659) (2705:2705:2705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2709:2709:2709))
        (PORT d[0] (3223:3223:3223) (3230:3230:3230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2710:2710:2710))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2710:2710:2710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2710:2710:2710))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2664:2664:2664) (2710:2710:2710))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3254:3254:3254))
        (PORT d[1] (3100:3100:3100) (3131:3131:3131))
        (PORT d[2] (4404:4404:4404) (4734:4734:4734))
        (PORT d[3] (3247:3247:3247) (3437:3437:3437))
        (PORT d[4] (2887:2887:2887) (3072:3072:3072))
        (PORT d[5] (2793:2793:2793) (2965:2965:2965))
        (PORT d[6] (4293:4293:4293) (4451:4451:4451))
        (PORT d[7] (3024:3024:3024) (3132:3132:3132))
        (PORT d[8] (2626:2626:2626) (2743:2743:2743))
        (PORT d[9] (3049:3049:3049) (3183:3183:3183))
        (PORT d[10] (3333:3333:3333) (3482:3482:3482))
        (PORT d[11] (2857:2857:2857) (2946:2946:2946))
        (PORT d[12] (3045:3045:3045) (3163:3163:3163))
        (PORT clk (2400:2400:2400) (2386:2386:2386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2386:2386:2386))
        (PORT d[0] (2477:2477:2477) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a106.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2383:2383:2383))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (1114:1114:1114) (1104:1104:1104))
        (PORT datac (2709:2709:2709) (2656:2656:2656))
        (PORT datad (6359:6359:6359) (6631:6631:6631))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2581:2581:2581) (2683:2683:2683))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (5031:5031:5031) (5288:5288:5288))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4668:4668:4668) (4712:4712:4712))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (4237:4237:4237) (4163:4163:4163))
        (PORT datad (2292:2292:2292) (2296:2296:2296))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4638:4638:4638) (5019:5019:5019))
        (PORT datab (2223:2223:2223) (2266:2266:2266))
        (PORT datac (1456:1456:1456) (1490:1490:1490))
        (PORT datad (1350:1350:1350) (1376:1376:1376))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4475:4475:4475) (4751:4751:4751))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2194:2194:2194) (2090:2090:2090))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (3169:3169:3169))
        (PORT clk (4156:4156:4156) (4312:4312:4312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (3033:3033:3033))
        (PORT d[1] (2709:2709:2709) (2879:2879:2879))
        (PORT d[2] (2359:2359:2359) (2507:2507:2507))
        (PORT d[3] (3674:3674:3674) (3927:3927:3927))
        (PORT d[4] (3177:3177:3177) (3382:3382:3382))
        (PORT d[5] (4144:4144:4144) (4356:4356:4356))
        (PORT d[6] (3091:3091:3091) (3256:3256:3256))
        (PORT d[7] (4198:4198:4198) (4453:4453:4453))
        (PORT d[8] (3857:3857:3857) (4042:4042:4042))
        (PORT d[9] (3437:3437:3437) (3590:3590:3590))
        (PORT d[10] (4343:4343:4343) (4622:4622:4622))
        (PORT d[11] (3985:3985:3985) (4267:4267:4267))
        (PORT d[12] (3248:3248:3248) (3334:3334:3334))
        (PORT clk (4152:4152:4152) (4308:4308:4308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3521:3521:3521) (3498:3498:3498))
        (PORT clk (4152:4152:4152) (4308:4308:4308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4156:4156:4156) (4312:4312:4312))
        (PORT d[0] (3800:3800:3800) (3793:3793:3793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4157:4157:4157) (4313:4313:4313))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4157:4157:4157) (4313:4313:4313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4157:4157:4157) (4313:4313:4313))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4157:4157:4157) (4313:4313:4313))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4432:4432:4432) (4444:4444:4444))
        (PORT d[1] (4455:4455:4455) (4643:4643:4643))
        (PORT d[2] (4198:4198:4198) (4249:4249:4249))
        (PORT d[3] (4741:4741:4741) (4763:4763:4763))
        (PORT d[4] (4052:4052:4052) (4309:4309:4309))
        (PORT d[5] (3890:3890:3890) (4130:4130:4130))
        (PORT d[6] (3961:3961:3961) (4013:4013:4013))
        (PORT d[7] (2871:2871:2871) (2915:2915:2915))
        (PORT d[8] (3396:3396:3396) (3565:3565:3565))
        (PORT d[9] (2727:2727:2727) (2824:2824:2824))
        (PORT d[10] (2288:2288:2288) (2371:2371:2371))
        (PORT d[11] (2574:2574:2574) (2644:2644:2644))
        (PORT d[12] (2823:2823:2823) (2870:2870:2870))
        (PORT clk (2464:2464:2464) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2446:2446:2446))
        (PORT d[0] (2270:2270:2270) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2443:2443:2443))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2744:2744:2744))
        (PORT clk (3473:3473:3473) (3610:3610:3610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3360:3360:3360))
        (PORT d[1] (2670:2670:2670) (2803:2803:2803))
        (PORT d[2] (2786:2786:2786) (2937:2937:2937))
        (PORT d[3] (2881:2881:2881) (3075:3075:3075))
        (PORT d[4] (2390:2390:2390) (2512:2512:2512))
        (PORT d[5] (3001:3001:3001) (3053:3053:3053))
        (PORT d[6] (2685:2685:2685) (2818:2818:2818))
        (PORT d[7] (3505:3505:3505) (3712:3712:3712))
        (PORT d[8] (3329:3329:3329) (3589:3589:3589))
        (PORT d[9] (3096:3096:3096) (3193:3193:3193))
        (PORT d[10] (3068:3068:3068) (3230:3230:3230))
        (PORT d[11] (3327:3327:3327) (3499:3499:3499))
        (PORT d[12] (2835:2835:2835) (2894:2894:2894))
        (PORT clk (3469:3469:3469) (3606:3606:3606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2361:2361:2361))
        (PORT clk (3469:3469:3469) (3606:3606:3606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3473:3473:3473) (3610:3610:3610))
        (PORT d[0] (3033:3033:3033) (2992:2992:2992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3611:3611:3611))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3611:3611:3611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3611:3611:3611))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3474:3474:3474) (3611:3611:3611))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2402:2402:2402))
        (PORT d[1] (2623:2623:2623) (2654:2654:2654))
        (PORT d[2] (2343:2343:2343) (2396:2396:2396))
        (PORT d[3] (2709:2709:2709) (2744:2744:2744))
        (PORT d[4] (2883:2883:2883) (2916:2916:2916))
        (PORT d[5] (2569:2569:2569) (2601:2601:2601))
        (PORT d[6] (3861:3861:3861) (3968:3968:3968))
        (PORT d[7] (2561:2561:2561) (2581:2581:2581))
        (PORT d[8] (2584:2584:2584) (2719:2719:2719))
        (PORT d[9] (2272:2272:2272) (2315:2315:2315))
        (PORT d[10] (2445:2445:2445) (2448:2448:2448))
        (PORT d[11] (2169:2169:2169) (2195:2195:2195))
        (PORT d[12] (2582:2582:2582) (2572:2572:2572))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (1758:1758:1758) (1749:1749:1749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2656:2656:2656))
        (PORT clk (3879:3879:3879) (4035:4035:4035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3067:3067:3067) (3233:3233:3233))
        (PORT d[1] (3342:3342:3342) (3534:3534:3534))
        (PORT d[2] (2754:2754:2754) (2931:2931:2931))
        (PORT d[3] (3255:3255:3255) (3478:3478:3478))
        (PORT d[4] (3016:3016:3016) (3109:3109:3109))
        (PORT d[5] (3290:3290:3290) (3442:3442:3442))
        (PORT d[6] (3382:3382:3382) (3586:3586:3586))
        (PORT d[7] (3802:3802:3802) (4048:4048:4048))
        (PORT d[8] (3423:3423:3423) (3717:3717:3717))
        (PORT d[9] (2774:2774:2774) (2953:2953:2953))
        (PORT d[10] (3562:3562:3562) (3798:3798:3798))
        (PORT d[11] (3158:3158:3158) (3354:3354:3354))
        (PORT d[12] (3387:3387:3387) (3544:3544:3544))
        (PORT clk (3875:3875:3875) (4031:4031:4031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (2992:2992:2992))
        (PORT clk (3875:3875:3875) (4031:4031:4031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3879:3879:3879) (4035:4035:4035))
        (PORT d[0] (3583:3583:3583) (3623:3623:3623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3880:3880:3880) (4036:4036:4036))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3880:3880:3880) (4036:4036:4036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3880:3880:3880) (4036:4036:4036))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3880:3880:3880) (4036:4036:4036))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (4152:4152:4152))
        (PORT d[1] (4331:4331:4331) (4465:4465:4465))
        (PORT d[2] (3965:3965:3965) (4227:4227:4227))
        (PORT d[3] (5318:5318:5318) (5360:5360:5360))
        (PORT d[4] (2902:2902:2902) (3133:3133:3133))
        (PORT d[5] (3507:3507:3507) (3728:3728:3728))
        (PORT d[6] (2970:2970:2970) (3004:3004:3004))
        (PORT d[7] (2800:2800:2800) (2923:2923:2923))
        (PORT d[8] (2668:2668:2668) (2807:2807:2807))
        (PORT d[9] (3437:3437:3437) (3576:3576:3576))
        (PORT d[10] (2668:2668:2668) (2802:2802:2802))
        (PORT d[11] (2955:2955:2955) (3064:3064:3064))
        (PORT d[12] (2971:2971:2971) (3081:3081:3081))
        (PORT clk (2450:2450:2450) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2438:2438:2438))
        (PORT d[0] (2438:2438:2438) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2435:2435:2435))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2792:2792:2792))
        (PORT clk (3846:3846:3846) (4007:4007:4007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3416:3416:3416) (3572:3572:3572))
        (PORT d[1] (2345:2345:2345) (2483:2483:2483))
        (PORT d[2] (2350:2350:2350) (2497:2497:2497))
        (PORT d[3] (3333:3333:3333) (3564:3564:3564))
        (PORT d[4] (2632:2632:2632) (2750:2750:2750))
        (PORT d[5] (4025:4025:4025) (4222:4222:4222))
        (PORT d[6] (2713:2713:2713) (2847:2847:2847))
        (PORT d[7] (3489:3489:3489) (3700:3700:3700))
        (PORT d[8] (2983:2983:2983) (3248:3248:3248))
        (PORT d[9] (3342:3342:3342) (3494:3494:3494))
        (PORT d[10] (3480:3480:3480) (3669:3669:3669))
        (PORT d[11] (3550:3550:3550) (3794:3794:3794))
        (PORT d[12] (3471:3471:3471) (3554:3554:3554))
        (PORT clk (3842:3842:3842) (4003:4003:4003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (2943:2943:2943))
        (PORT clk (3842:3842:3842) (4003:4003:4003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3846:3846:3846) (4007:4007:4007))
        (PORT d[0] (3528:3528:3528) (3552:3552:3552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3847:3847:3847) (4008:4008:4008))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3847:3847:3847) (4008:4008:4008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3847:3847:3847) (4008:4008:4008))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3847:3847:3847) (4008:4008:4008))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3130:3130:3130))
        (PORT d[1] (4772:4772:4772) (4958:4958:4958))
        (PORT d[2] (3058:3058:3058) (3109:3109:3109))
        (PORT d[3] (4004:4004:4004) (4024:4024:4024))
        (PORT d[4] (3972:3972:3972) (4181:4181:4181))
        (PORT d[5] (3754:3754:3754) (3962:3962:3962))
        (PORT d[6] (2979:2979:2979) (3017:3017:3017))
        (PORT d[7] (2629:2629:2629) (2691:2691:2691))
        (PORT d[8] (3136:3136:3136) (3322:3322:3322))
        (PORT d[9] (2976:2976:2976) (2996:2996:2996))
        (PORT d[10] (2528:2528:2528) (2564:2564:2564))
        (PORT d[11] (2543:2543:2543) (2608:2608:2608))
        (PORT d[12] (2897:2897:2897) (2974:2974:2974))
        (PORT clk (2430:2430:2430) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2415:2415:2415))
        (PORT d[0] (1784:1784:1784) (1761:1761:1761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2412:2412:2412))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1950:1950:1950) (1938:1938:1938))
        (PORT datab (5807:5807:5807) (5967:5967:5967))
        (PORT datac (868:868:868) (823:823:823))
        (PORT datad (4378:4378:4378) (4522:4522:4522))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2141:2141:2141) (2051:2051:2051))
        (PORT datab (4567:4567:4567) (4679:4679:4679))
        (PORT datac (1787:1787:1787) (1702:1702:1702))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2488:2488:2488))
        (PORT clk (3535:3535:3535) (3664:3664:3664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2946:2946:2946) (3033:3033:3033))
        (PORT d[1] (3030:3030:3030) (3162:3162:3162))
        (PORT d[2] (2384:2384:2384) (2519:2519:2519))
        (PORT d[3] (2802:2802:2802) (2938:2938:2938))
        (PORT d[4] (3114:3114:3114) (3271:3271:3271))
        (PORT d[5] (2883:2883:2883) (3022:3022:3022))
        (PORT d[6] (3516:3516:3516) (3717:3717:3717))
        (PORT d[7] (4116:4116:4116) (4301:4301:4301))
        (PORT d[8] (3407:3407:3407) (3660:3660:3660))
        (PORT d[9] (3167:3167:3167) (3380:3380:3380))
        (PORT d[10] (3564:3564:3564) (3799:3799:3799))
        (PORT d[11] (2761:2761:2761) (2921:2921:2921))
        (PORT d[12] (2655:2655:2655) (2781:2781:2781))
        (PORT clk (3531:3531:3531) (3660:3660:3660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (2849:2849:2849))
        (PORT clk (3531:3531:3531) (3660:3660:3660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3535:3535:3535) (3664:3664:3664))
        (PORT d[0] (3534:3534:3534) (3431:3431:3431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3665:3665:3665))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3665:3665:3665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3665:3665:3665))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3665:3665:3665))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3598:3598:3598) (3748:3748:3748))
        (PORT d[1] (4406:4406:4406) (4437:4437:4437))
        (PORT d[2] (3871:3871:3871) (4094:4094:4094))
        (PORT d[3] (3376:3376:3376) (3329:3329:3329))
        (PORT d[4] (2473:2473:2473) (2631:2631:2631))
        (PORT d[5] (2826:2826:2826) (3008:3008:3008))
        (PORT d[6] (3371:3371:3371) (3416:3416:3416))
        (PORT d[7] (2698:2698:2698) (2769:2769:2769))
        (PORT d[8] (2248:2248:2248) (2343:2343:2343))
        (PORT d[9] (3001:3001:3001) (3129:3129:3129))
        (PORT d[10] (2533:2533:2533) (2622:2622:2622))
        (PORT d[11] (2208:2208:2208) (2284:2284:2284))
        (PORT d[12] (2646:2646:2646) (2732:2732:2732))
        (PORT clk (2453:2453:2453) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (PORT d[0] (2107:2107:2107) (2125:2125:2125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a117.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2991:2991:2991) (3124:3124:3124))
        (PORT clk (4248:4248:4248) (4435:4435:4435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3674:3674:3674) (3780:3780:3780))
        (PORT d[1] (3075:3075:3075) (3235:3235:3235))
        (PORT d[2] (3699:3699:3699) (4015:4015:4015))
        (PORT d[3] (3653:3653:3653) (3908:3908:3908))
        (PORT d[4] (2622:2622:2622) (2773:2773:2773))
        (PORT d[5] (4040:4040:4040) (4266:4266:4266))
        (PORT d[6] (3933:3933:3933) (4201:4201:4201))
        (PORT d[7] (4290:4290:4290) (4564:4564:4564))
        (PORT d[8] (3188:3188:3188) (3404:3404:3404))
        (PORT d[9] (3254:3254:3254) (3383:3383:3383))
        (PORT d[10] (4284:4284:4284) (4560:4560:4560))
        (PORT d[11] (3938:3938:3938) (4215:4215:4215))
        (PORT d[12] (3496:3496:3496) (3616:3616:3616))
        (PORT clk (4244:4244:4244) (4431:4431:4431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3251:3251:3251))
        (PORT clk (4244:4244:4244) (4431:4431:4431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4248:4248:4248) (4435:4435:4435))
        (PORT d[0] (3816:3816:3816) (3874:3874:3874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4249:4249:4249) (4436:4436:4436))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4249:4249:4249) (4436:4436:4436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4249:4249:4249) (4436:4436:4436))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4249:4249:4249) (4436:4436:4436))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4167:4167:4167) (4403:4403:4403))
        (PORT d[1] (4745:4745:4745) (4944:4944:4944))
        (PORT d[2] (4537:4537:4537) (4586:4586:4586))
        (PORT d[3] (4725:4725:4725) (4743:4743:4743))
        (PORT d[4] (3516:3516:3516) (3765:3765:3765))
        (PORT d[5] (3557:3557:3557) (3805:3805:3805))
        (PORT d[6] (3649:3649:3649) (3701:3701:3701))
        (PORT d[7] (3042:3042:3042) (3102:3102:3102))
        (PORT d[8] (3606:3606:3606) (3818:3818:3818))
        (PORT d[9] (2987:2987:2987) (3077:3077:3077))
        (PORT d[10] (2553:2553:2553) (2648:2648:2648))
        (PORT d[11] (2892:2892:2892) (2988:2988:2988))
        (PORT d[12] (3141:3141:3141) (3187:3187:3187))
        (PORT clk (2481:2481:2481) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2461:2461:2461))
        (PORT d[0] (2366:2366:2366) (2362:2362:2362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a101.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2458:2458:2458))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2930:2930:2930))
        (PORT clk (3647:3647:3647) (3748:3748:3748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (3966:3966:3966))
        (PORT d[1] (3409:3409:3409) (3468:3468:3468))
        (PORT d[2] (3431:3431:3431) (3579:3579:3579))
        (PORT d[3] (3233:3233:3233) (3473:3473:3473))
        (PORT d[4] (3350:3350:3350) (3520:3520:3520))
        (PORT d[5] (3628:3628:3628) (3815:3815:3815))
        (PORT d[6] (3564:3564:3564) (3794:3794:3794))
        (PORT d[7] (4143:4143:4143) (4349:4349:4349))
        (PORT d[8] (3772:3772:3772) (3945:3945:3945))
        (PORT d[9] (3428:3428:3428) (3580:3580:3580))
        (PORT d[10] (3338:3338:3338) (3513:3513:3513))
        (PORT d[11] (3018:3018:3018) (3223:3223:3223))
        (PORT d[12] (3478:3478:3478) (3682:3682:3682))
        (PORT clk (3643:3643:3643) (3744:3744:3744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2980:2980:2980) (3023:3023:3023))
        (PORT clk (3643:3643:3643) (3744:3744:3744))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3647:3647:3647) (3748:3748:3748))
        (PORT d[0] (3623:3623:3623) (3683:3683:3683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3648:3648:3648) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3648:3648:3648) (3749:3749:3749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3648:3648:3648) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3648:3648:3648) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3455:3455:3455) (3668:3668:3668))
        (PORT d[1] (3548:3548:3548) (3627:3627:3627))
        (PORT d[2] (5933:5933:5933) (6338:6338:6338))
        (PORT d[3] (4689:4689:4689) (4957:4957:4957))
        (PORT d[4] (2890:2890:2890) (3118:3118:3118))
        (PORT d[5] (3140:3140:3140) (3344:3344:3344))
        (PORT d[6] (4205:4205:4205) (4345:4345:4345))
        (PORT d[7] (3112:3112:3112) (3236:3236:3236))
        (PORT d[8] (3002:3002:3002) (3164:3164:3164))
        (PORT d[9] (3135:3135:3135) (3273:3273:3273))
        (PORT d[10] (3068:3068:3068) (3242:3242:3242))
        (PORT d[11] (2856:2856:2856) (3002:3002:3002))
        (PORT d[12] (3131:3131:3131) (3298:3298:3298))
        (PORT clk (2415:2415:2415) (2399:2399:2399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2399:2399:2399))
        (PORT d[0] (2532:2532:2532) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2396:2396:2396))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2919:2919:2919))
        (PORT clk (3789:3789:3789) (3920:3920:3920))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2919:2919:2919))
        (PORT d[1] (3320:3320:3320) (3506:3506:3506))
        (PORT d[2] (2788:2788:2788) (2966:2966:2966))
        (PORT d[3] (3583:3583:3583) (3796:3796:3796))
        (PORT d[4] (2709:2709:2709) (2863:2863:2863))
        (PORT d[5] (3621:3621:3621) (3799:3799:3799))
        (PORT d[6] (3720:3720:3720) (3917:3917:3917))
        (PORT d[7] (4147:4147:4147) (4337:4337:4337))
        (PORT d[8] (3016:3016:3016) (3272:3272:3272))
        (PORT d[9] (3138:3138:3138) (3345:3345:3345))
        (PORT d[10] (3171:3171:3171) (3305:3305:3305))
        (PORT d[11] (2808:2808:2808) (3005:3005:3005))
        (PORT d[12] (3368:3368:3368) (3520:3520:3520))
        (PORT clk (3785:3785:3785) (3916:3916:3916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (2903:2903:2903))
        (PORT clk (3785:3785:3785) (3916:3916:3916))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3789:3789:3789) (3920:3920:3920))
        (PORT d[0] (3603:3603:3603) (3534:3534:3534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3790:3790:3790) (3921:3921:3921))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3790:3790:3790) (3921:3921:3921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3790:3790:3790) (3921:3921:3921))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3790:3790:3790) (3921:3921:3921))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4262:4262:4262) (4524:4524:4524))
        (PORT d[1] (4327:4327:4327) (4461:4461:4461))
        (PORT d[2] (3848:3848:3848) (4060:4060:4060))
        (PORT d[3] (4303:4303:4303) (4250:4250:4250))
        (PORT d[4] (2498:2498:2498) (2686:2686:2686))
        (PORT d[5] (3203:3203:3203) (3425:3425:3425))
        (PORT d[6] (3385:3385:3385) (3417:3417:3417))
        (PORT d[7] (2735:2735:2735) (2847:2847:2847))
        (PORT d[8] (2708:2708:2708) (2849:2849:2849))
        (PORT d[9] (3080:3080:3080) (3225:3225:3225))
        (PORT d[10] (2688:2688:2688) (2784:2784:2784))
        (PORT d[11] (2658:2658:2658) (2784:2784:2784))
        (PORT d[12] (2977:2977:2977) (3105:3105:3105))
        (PORT clk (2428:2428:2428) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2413:2413:2413))
        (PORT d[0] (2271:2271:2271) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2410:2410:2410))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2632:2632:2632) (2585:2585:2585))
        (PORT datab (5806:5806:5806) (5966:5966:5966))
        (PORT datac (1273:1273:1273) (1258:1258:1258))
        (PORT datad (4379:4379:4379) (4523:4523:4523))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1668:1668:1668))
        (PORT datab (5808:5808:5808) (5968:5968:5968))
        (PORT datac (2261:2261:2261) (2235:2235:2235))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (280:280:280))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datad (3898:3898:3898) (4171:4171:4171))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2603:2603:2603))
        (PORT clk (3461:3461:3461) (3577:3577:3577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3811:3811:3811) (3910:3910:3910))
        (PORT d[1] (3413:3413:3413) (3485:3485:3485))
        (PORT d[2] (3098:3098:3098) (3254:3254:3254))
        (PORT d[3] (3604:3604:3604) (3845:3845:3845))
        (PORT d[4] (3072:3072:3072) (3252:3252:3252))
        (PORT d[5] (3603:3603:3603) (3790:3790:3790))
        (PORT d[6] (3531:3531:3531) (3729:3729:3729))
        (PORT d[7] (3777:3777:3777) (3984:3984:3984))
        (PORT d[8] (3369:3369:3369) (3544:3544:3544))
        (PORT d[9] (3100:3100:3100) (3263:3263:3263))
        (PORT d[10] (3322:3322:3322) (3455:3455:3455))
        (PORT d[11] (3324:3324:3324) (3515:3515:3515))
        (PORT d[12] (3816:3816:3816) (4012:4012:4012))
        (PORT clk (3457:3457:3457) (3573:3573:3573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2932:2932:2932) (2974:2974:2974))
        (PORT clk (3457:3457:3457) (3573:3573:3573))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3461:3461:3461) (3577:3577:3577))
        (PORT d[0] (3554:3554:3554) (3605:3605:3605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3578:3578:3578))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3578:3578:3578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3578:3578:3578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3578:3578:3578))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (3911:3911:3911))
        (PORT d[1] (3848:3848:3848) (3873:3873:3873))
        (PORT d[2] (4027:4027:4027) (4262:4262:4262))
        (PORT d[3] (3719:3719:3719) (3975:3975:3975))
        (PORT d[4] (2922:2922:2922) (3157:3157:3157))
        (PORT d[5] (3165:3165:3165) (3372:3372:3372))
        (PORT d[6] (4248:4248:4248) (4389:4389:4389))
        (PORT d[7] (3052:3052:3052) (3170:3170:3170))
        (PORT d[8] (2635:2635:2635) (2762:2762:2762))
        (PORT d[9] (3042:3042:3042) (3169:3169:3169))
        (PORT d[10] (3078:3078:3078) (3251:3251:3251))
        (PORT d[11] (3131:3131:3131) (3267:3267:3267))
        (PORT d[12] (2811:2811:2811) (2951:2951:2951))
        (PORT clk (2441:2441:2441) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (PORT d[0] (2551:2551:2551) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2424:2424:2424))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2627:2627:2627))
        (PORT clk (3624:3624:3624) (3731:3731:3731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3478:3478:3478) (3583:3583:3583))
        (PORT d[1] (3388:3388:3388) (3458:3458:3458))
        (PORT d[2] (3123:3123:3123) (3334:3334:3334))
        (PORT d[3] (3269:3269:3269) (3500:3500:3500))
        (PORT d[4] (3093:3093:3093) (3275:3275:3275))
        (PORT d[5] (3705:3705:3705) (3897:3897:3897))
        (PORT d[6] (3551:3551:3551) (3783:3783:3783))
        (PORT d[7] (3801:3801:3801) (4012:4012:4012))
        (PORT d[8] (3376:3376:3376) (3552:3552:3552))
        (PORT d[9] (3077:3077:3077) (3237:3237:3237))
        (PORT d[10] (3361:3361:3361) (3535:3535:3535))
        (PORT d[11] (3364:3364:3364) (3565:3565:3565))
        (PORT d[12] (3457:3457:3457) (3656:3656:3656))
        (PORT clk (3620:3620:3620) (3727:3727:3727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3255:3255:3255) (3306:3306:3306))
        (PORT clk (3620:3620:3620) (3727:3727:3727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3624:3624:3624) (3731:3731:3731))
        (PORT d[0] (3808:3808:3808) (3874:3874:3874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3625:3625:3625) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3625:3625:3625) (3732:3732:3732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3625:3625:3625) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3625:3625:3625) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3814:3814:3814) (4017:4017:4017))
        (PORT d[1] (3877:3877:3877) (3891:3891:3891))
        (PORT d[2] (4045:4045:4045) (4276:4276:4276))
        (PORT d[3] (4738:4738:4738) (4714:4714:4714))
        (PORT d[4] (2926:2926:2926) (3158:3158:3158))
        (PORT d[5] (3344:3344:3344) (3517:3517:3517))
        (PORT d[6] (4244:4244:4244) (4389:4389:4389))
        (PORT d[7] (3095:3095:3095) (3216:3216:3216))
        (PORT d[8] (2687:2687:2687) (2819:2819:2819))
        (PORT d[9] (3127:3127:3127) (3265:3265:3265))
        (PORT d[10] (3035:3035:3035) (3216:3216:3216))
        (PORT d[11] (2781:2781:2781) (2921:2921:2921))
        (PORT d[12] (2814:2814:2814) (2951:2951:2951))
        (PORT clk (2429:2429:2429) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2414:2414:2414))
        (PORT d[0] (2517:2517:2517) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2411:2411:2411))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2494:2494:2494))
        (PORT clk (3535:3535:3535) (3671:3671:3671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3239:3239:3239))
        (PORT d[1] (2635:2635:2635) (2799:2799:2799))
        (PORT d[2] (2703:2703:2703) (2819:2819:2819))
        (PORT d[3] (2514:2514:2514) (2691:2691:2691))
        (PORT d[4] (2700:2700:2700) (2859:2859:2859))
        (PORT d[5] (3173:3173:3173) (3303:3303:3303))
        (PORT d[6] (3340:3340:3340) (3493:3493:3493))
        (PORT d[7] (3748:3748:3748) (3934:3934:3934))
        (PORT d[8] (3320:3320:3320) (3577:3577:3577))
        (PORT d[9] (3168:3168:3168) (3385:3385:3385))
        (PORT d[10] (3155:3155:3155) (3355:3355:3355))
        (PORT d[11] (2788:2788:2788) (2998:2998:2998))
        (PORT d[12] (2974:2974:2974) (3125:3125:3125))
        (PORT clk (3531:3531:3531) (3667:3667:3667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2815:2815:2815))
        (PORT clk (3531:3531:3531) (3667:3667:3667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3535:3535:3535) (3671:3671:3671))
        (PORT d[0] (3199:3199:3199) (3159:3159:3159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3672:3672:3672))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3672:3672:3672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3672:3672:3672))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3536:3536:3536) (3672:3672:3672))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4969:4969:4969) (5225:5225:5225))
        (PORT d[1] (5006:5006:5006) (5122:5122:5122))
        (PORT d[2] (3476:3476:3476) (3689:3689:3689))
        (PORT d[3] (3957:3957:3957) (3908:3908:3908))
        (PORT d[4] (2888:2888:2888) (3037:3037:3037))
        (PORT d[5] (3555:3555:3555) (3774:3774:3774))
        (PORT d[6] (3424:3424:3424) (3483:3483:3483))
        (PORT d[7] (2681:2681:2681) (2745:2745:2745))
        (PORT d[8] (2308:2308:2308) (2409:2409:2409))
        (PORT d[9] (3011:3011:3011) (3089:3089:3089))
        (PORT d[10] (2605:2605:2605) (2724:2724:2724))
        (PORT d[11] (2698:2698:2698) (2793:2793:2793))
        (PORT d[12] (2628:2628:2628) (2713:2713:2713))
        (PORT clk (2428:2428:2428) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2413:2413:2413))
        (PORT d[0] (2144:2144:2144) (2177:2177:2177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2410:2410:2410))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2649:2649:2649))
        (PORT clk (3901:3901:3901) (4059:4059:4059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3252:3252:3252))
        (PORT d[1] (3318:3318:3318) (3508:3508:3508))
        (PORT d[2] (2784:2784:2784) (2965:2965:2965))
        (PORT d[3] (3180:3180:3180) (3397:3397:3397))
        (PORT d[4] (2782:2782:2782) (2993:2993:2993))
        (PORT d[5] (3270:3270:3270) (3438:3438:3438))
        (PORT d[6] (3408:3408:3408) (3601:3601:3601))
        (PORT d[7] (3866:3866:3866) (4112:4112:4112))
        (PORT d[8] (3796:3796:3796) (3976:3976:3976))
        (PORT d[9] (3361:3361:3361) (3510:3510:3510))
        (PORT d[10] (3823:3823:3823) (4085:4085:4085))
        (PORT d[11] (3481:3481:3481) (3694:3694:3694))
        (PORT d[12] (3440:3440:3440) (3602:3602:3602))
        (PORT clk (3897:3897:3897) (4055:4055:4055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (3011:3011:3011))
        (PORT clk (3897:3897:3897) (4055:4055:4055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3901:3901:3901) (4059:4059:4059))
        (PORT d[0] (3570:3570:3570) (3642:3642:3642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (4060:4060:4060))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (4060:4060:4060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (4060:4060:4060))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3902:3902:3902) (4060:4060:4060))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4312:4312:4312) (4513:4513:4513))
        (PORT d[1] (4658:4658:4658) (4795:4795:4795))
        (PORT d[2] (3970:3970:3970) (4231:4231:4231))
        (PORT d[3] (5048:5048:5048) (5098:5098:5098))
        (PORT d[4] (4277:4277:4277) (4551:4551:4551))
        (PORT d[5] (3531:3531:3531) (3778:3778:3778))
        (PORT d[6] (3707:3707:3707) (3754:3754:3754))
        (PORT d[7] (2772:2772:2772) (2885:2885:2885))
        (PORT d[8] (2675:2675:2675) (2814:2814:2814))
        (PORT d[9] (3368:3368:3368) (3491:3491:3491))
        (PORT d[10] (3030:3030:3030) (3169:3169:3169))
        (PORT d[11] (3045:3045:3045) (3204:3204:3204))
        (PORT d[12] (2900:2900:2900) (3007:3007:3007))
        (PORT clk (2463:2463:2463) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2448:2448:2448))
        (PORT d[0] (2484:2484:2484) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (810:810:810))
        (PORT datab (2106:2106:2106) (2096:2096:2096))
        (PORT datac (4331:4331:4331) (4529:4529:4529))
        (PORT datad (3890:3890:3890) (4170:4170:4170))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3923:3923:3923) (4218:4218:4218))
        (PORT datab (1987:1987:1987) (1999:1999:1999))
        (PORT datac (1706:1706:1706) (1734:1734:1734))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3276:3276:3276))
        (PORT clk (3921:3921:3921) (4089:4089:4089))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3436:3436:3436) (3604:3604:3604))
        (PORT d[1] (3312:3312:3312) (3502:3502:3502))
        (PORT d[2] (3137:3137:3137) (3309:3309:3309))
        (PORT d[3] (2886:2886:2886) (3097:3097:3097))
        (PORT d[4] (3458:3458:3458) (3643:3643:3643))
        (PORT d[5] (3275:3275:3275) (3443:3443:3443))
        (PORT d[6] (3377:3377:3377) (3569:3569:3569))
        (PORT d[7] (4145:4145:4145) (4375:4375:4375))
        (PORT d[8] (3414:3414:3414) (3603:3603:3603))
        (PORT d[9] (3686:3686:3686) (3834:3834:3834))
        (PORT d[10] (3831:3831:3831) (4092:4092:4092))
        (PORT d[11] (3207:3207:3207) (3444:3444:3444))
        (PORT d[12] (3398:3398:3398) (3554:3554:3554))
        (PORT clk (3917:3917:3917) (4085:4085:4085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3332:3332:3332))
        (PORT clk (3917:3917:3917) (4085:4085:4085))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3921:3921:3921) (4089:4089:4089))
        (PORT d[0] (3992:3992:3992) (3963:3963:3963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3922:3922:3922) (4090:4090:4090))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3922:3922:3922) (4090:4090:4090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3922:3922:3922) (4090:4090:4090))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3922:3922:3922) (4090:4090:4090))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (4253:4253:4253))
        (PORT d[1] (4613:4613:4613) (4746:4746:4746))
        (PORT d[2] (3585:3585:3585) (3855:3855:3855))
        (PORT d[3] (5395:5395:5395) (5441:5441:5441))
        (PORT d[4] (3922:3922:3922) (4206:4206:4206))
        (PORT d[5] (3569:3569:3569) (3818:3818:3818))
        (PORT d[6] (3714:3714:3714) (3760:3760:3760))
        (PORT d[7] (3110:3110:3110) (3235:3235:3235))
        (PORT d[8] (2714:2714:2714) (2858:2858:2858))
        (PORT d[9] (3408:3408:3408) (3547:3547:3547))
        (PORT d[10] (3312:3312:3312) (3428:3428:3428))
        (PORT d[11] (3025:3025:3025) (3181:3181:3181))
        (PORT d[12] (2929:2929:2929) (3044:3044:3044))
        (PORT clk (2458:2458:2458) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2439:2439:2439))
        (PORT d[0] (2494:2494:2494) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2436:2436:2436))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1327:1327:1327))
        (PORT clk (3375:3375:3375) (3475:3475:3475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2578:2578:2578))
        (PORT d[1] (2657:2657:2657) (2781:2781:2781))
        (PORT d[2] (2673:2673:2673) (2674:2674:2674))
        (PORT d[3] (2068:2068:2068) (2207:2207:2207))
        (PORT d[4] (2136:2136:2136) (2181:2181:2181))
        (PORT d[5] (3153:3153:3153) (3262:3262:3262))
        (PORT d[6] (3164:3164:3164) (3376:3376:3376))
        (PORT d[7] (4505:4505:4505) (4685:4685:4685))
        (PORT d[8] (2591:2591:2591) (2808:2808:2808))
        (PORT d[9] (2338:2338:2338) (2463:2463:2463))
        (PORT d[10] (3121:3121:3121) (3270:3270:3270))
        (PORT d[11] (2391:2391:2391) (2549:2549:2549))
        (PORT d[12] (2571:2571:2571) (2685:2685:2685))
        (PORT clk (3371:3371:3371) (3471:3471:3471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2246:2246:2246))
        (PORT clk (3371:3371:3371) (3471:3471:3471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3375:3375:3375) (3475:3475:3475))
        (PORT d[0] (2870:2870:2870) (2877:2877:2877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3476:3476:3476))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3476:3476:3476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3476:3476:3476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3376:3376:3376) (3476:3476:3476))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3400:3400:3400))
        (PORT d[1] (3780:3780:3780) (3816:3816:3816))
        (PORT d[2] (3417:3417:3417) (3434:3434:3434))
        (PORT d[3] (2916:2916:2916) (2880:2880:2880))
        (PORT d[4] (2345:2345:2345) (2491:2491:2491))
        (PORT d[5] (2774:2774:2774) (2949:2949:2949))
        (PORT d[6] (3689:3689:3689) (3657:3657:3657))
        (PORT d[7] (2216:2216:2216) (2285:2285:2285))
        (PORT d[8] (2209:2209:2209) (2302:2302:2302))
        (PORT d[9] (2951:2951:2951) (3038:3038:3038))
        (PORT d[10] (2527:2527:2527) (2615:2615:2615))
        (PORT d[11] (2258:2258:2258) (2339:2339:2339))
        (PORT d[12] (2586:2586:2586) (2664:2664:2664))
        (PORT clk (2473:2473:2473) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2460:2460:2460))
        (PORT d[0] (2163:2163:2163) (2166:2166:2166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a101.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2237:2237:2237))
        (PORT clk (3499:3499:3499) (3627:3627:3627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3097:3097:3097) (3263:3263:3263))
        (PORT d[1] (2623:2623:2623) (2787:2787:2787))
        (PORT d[2] (2371:2371:2371) (2509:2509:2509))
        (PORT d[3] (2758:2758:2758) (2926:2926:2926))
        (PORT d[4] (2390:2390:2390) (2550:2550:2550))
        (PORT d[5] (2901:2901:2901) (3046:3046:3046))
        (PORT d[6] (3533:3533:3533) (3735:3735:3735))
        (PORT d[7] (3462:3462:3462) (3667:3667:3667))
        (PORT d[8] (3345:3345:3345) (3593:3593:3593))
        (PORT d[9] (3150:3150:3150) (3361:3361:3361))
        (PORT d[10] (3075:3075:3075) (3269:3269:3269))
        (PORT d[11] (2794:2794:2794) (2993:2993:2993))
        (PORT d[12] (3001:3001:3001) (3157:3157:3157))
        (PORT clk (3495:3495:3495) (3623:3623:3623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2531:2531:2531))
        (PORT clk (3495:3495:3495) (3623:3623:3623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3499:3499:3499) (3627:3627:3627))
        (PORT d[0] (3168:3168:3168) (3162:3162:3162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3500:3500:3500) (3628:3628:3628))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3500:3500:3500) (3628:3628:3628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3500:3500:3500) (3628:3628:3628))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3500:3500:3500) (3628:3628:3628))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3261:3261:3261) (3407:3407:3407))
        (PORT d[1] (4074:4074:4074) (4105:4105:4105))
        (PORT d[2] (3833:3833:3833) (4038:4038:4038))
        (PORT d[3] (3670:3670:3670) (3635:3635:3635))
        (PORT d[4] (2492:2492:2492) (2638:2638:2638))
        (PORT d[5] (3118:3118:3118) (3290:3290:3290))
        (PORT d[6] (3073:3073:3073) (3135:3135:3135))
        (PORT d[7] (2327:2327:2327) (2394:2394:2394))
        (PORT d[8] (2271:2271:2271) (2368:2368:2368))
        (PORT d[9] (3050:3050:3050) (3181:3181:3181))
        (PORT d[10] (3037:3037:3037) (3128:3128:3128))
        (PORT d[11] (2230:2230:2230) (2311:2311:2311))
        (PORT d[12] (2597:2597:2597) (2679:2679:2679))
        (PORT clk (2445:2445:2445) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2430:2430:2430))
        (PORT d[0] (2202:2202:2202) (2146:2146:2146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2427:2427:2427))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2931:2931:2931))
        (PORT clk (4083:4083:4083) (4247:4247:4247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3717:3717:3717) (3872:3872:3872))
        (PORT d[1] (3626:3626:3626) (3799:3799:3799))
        (PORT d[2] (3759:3759:3759) (3915:3915:3915))
        (PORT d[3] (3217:3217:3217) (3431:3431:3431))
        (PORT d[4] (3025:3025:3025) (3148:3148:3148))
        (PORT d[5] (3314:3314:3314) (3506:3506:3506))
        (PORT d[6] (3742:3742:3742) (3937:3937:3937))
        (PORT d[7] (4126:4126:4126) (4367:4367:4367))
        (PORT d[8] (3750:3750:3750) (3925:3925:3925))
        (PORT d[9] (4027:4027:4027) (4169:4169:4169))
        (PORT d[10] (3790:3790:3790) (4051:4051:4051))
        (PORT d[11] (3716:3716:3716) (3933:3933:3933))
        (PORT d[12] (3671:3671:3671) (3822:3822:3822))
        (PORT clk (4079:4079:4079) (4243:4243:4243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3318:3318:3318))
        (PORT clk (4079:4079:4079) (4243:4243:4243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4083:4083:4083) (4247:4247:4247))
        (PORT d[0] (3889:3889:3889) (3953:3953:3953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4084:4084:4084) (4248:4248:4248))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4084:4084:4084) (4248:4248:4248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4084:4084:4084) (4248:4248:4248))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4084:4084:4084) (4248:4248:4248))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4029:4029:4029) (4250:4250:4250))
        (PORT d[1] (4635:4635:4635) (4771:4771:4771))
        (PORT d[2] (5179:5179:5179) (5525:5525:5525))
        (PORT d[3] (5430:5430:5430) (5482:5482:5482))
        (PORT d[4] (3587:3587:3587) (3860:3860:3860))
        (PORT d[5] (3785:3785:3785) (4001:4001:4001))
        (PORT d[6] (3922:3922:3922) (3964:3964:3964))
        (PORT d[7] (3109:3109:3109) (3235:3235:3235))
        (PORT d[8] (3094:3094:3094) (3233:3233:3233))
        (PORT d[9] (3782:3782:3782) (3922:3922:3922))
        (PORT d[10] (3340:3340:3340) (3477:3477:3477))
        (PORT d[11] (3346:3346:3346) (3471:3471:3471))
        (PORT d[12] (3304:3304:3304) (3412:3412:3412))
        (PORT clk (2464:2464:2464) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2446:2446:2446))
        (PORT d[0] (2579:2579:2579) (2639:2639:2639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a101.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2443:2443:2443))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1081:1081:1081))
        (PORT datab (4376:4376:4376) (4566:4566:4566))
        (PORT datac (1775:1775:1775) (1810:1810:1810))
        (PORT datad (3891:3891:3891) (4171:4171:4171))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (1866:1866:1866))
        (PORT datab (1758:1758:1758) (1730:1730:1730))
        (PORT datac (4332:4332:4332) (4531:4531:4531))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (3625:3625:3625) (3796:3796:3796))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (5524:5524:5524) (5664:5664:5664))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2172:2172:2172))
        (PORT clk (3229:3229:3229) (3305:3305:3305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (3098:3098:3098))
        (PORT d[1] (3010:3010:3010) (3050:3050:3050))
        (PORT d[2] (3048:3048:3048) (3205:3205:3205))
        (PORT d[3] (2837:2837:2837) (3036:3036:3036))
        (PORT d[4] (2733:2733:2733) (2892:2892:2892))
        (PORT d[5] (3342:3342:3342) (3534:3534:3534))
        (PORT d[6] (3189:3189:3189) (3389:3389:3389))
        (PORT d[7] (3078:3078:3078) (3256:3256:3256))
        (PORT d[8] (2968:2968:2968) (3108:3108:3108))
        (PORT d[9] (2585:2585:2585) (2733:2733:2733))
        (PORT d[10] (3154:3154:3154) (3231:3231:3231))
        (PORT d[11] (2963:2963:2963) (3128:3128:3128))
        (PORT d[12] (3025:3025:3025) (3179:3179:3179))
        (PORT clk (3225:3225:3225) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (2807:2807:2807))
        (PORT clk (3225:3225:3225) (3301:3301:3301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3229:3229:3229) (3305:3305:3305))
        (PORT d[0] (3401:3401:3401) (3409:3409:3409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3306:3306:3306))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3306:3306:3306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3306:3306:3306))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3230:3230:3230) (3306:3306:3306))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2826:2826:2826))
        (PORT d[1] (3440:3440:3440) (3483:3483:3483))
        (PORT d[2] (4803:4803:4803) (5164:5164:5164))
        (PORT d[3] (3310:3310:3310) (3525:3525:3525))
        (PORT d[4] (2926:2926:2926) (3120:3120:3120))
        (PORT d[5] (3050:3050:3050) (3170:3170:3170))
        (PORT d[6] (3869:3869:3869) (3993:3993:3993))
        (PORT d[7] (2623:2623:2623) (2693:2693:2693))
        (PORT d[8] (2257:2257:2257) (2353:2353:2353))
        (PORT d[9] (3458:3458:3458) (3581:3581:3581))
        (PORT d[10] (2932:2932:2932) (3057:3057:3057))
        (PORT d[11] (2379:2379:2379) (2483:2483:2483))
        (PORT d[12] (2347:2347:2347) (2437:2437:2437))
        (PORT clk (2465:2465:2465) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (PORT d[0] (2270:2270:2270) (2355:2355:2355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2452:2452:2452))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1434:1434:1434))
        (PORT clk (3141:3141:3141) (3243:3243:3243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2518:2518:2518))
        (PORT d[1] (2864:2864:2864) (2977:2977:2977))
        (PORT d[2] (2081:2081:2081) (2094:2094:2094))
        (PORT d[3] (2710:2710:2710) (2825:2825:2825))
        (PORT d[4] (2289:2289:2289) (2414:2414:2414))
        (PORT d[5] (2857:2857:2857) (2963:2963:2963))
        (PORT d[6] (2857:2857:2857) (3067:3067:3067))
        (PORT d[7] (3062:3062:3062) (3224:3224:3224))
        (PORT d[8] (2611:2611:2611) (2833:2833:2833))
        (PORT d[9] (2581:2581:2581) (2690:2690:2690))
        (PORT d[10] (2211:2211:2211) (2282:2282:2282))
        (PORT d[11] (2386:2386:2386) (2540:2540:2540))
        (PORT d[12] (3029:3029:3029) (3151:3151:3151))
        (PORT clk (3137:3137:3137) (3239:3239:3239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2424:2424:2424) (2388:2388:2388))
        (PORT clk (3137:3137:3137) (3239:3239:3239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3141:3141:3141) (3243:3243:3243))
        (PORT d[0] (3046:3046:3046) (3019:3019:3019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3244:3244:3244))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3244:3244:3244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3244:3244:3244))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3142:3142:3142) (3244:3244:3244))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2727:2727:2727))
        (PORT d[1] (3747:3747:3747) (3789:3789:3789))
        (PORT d[2] (3084:3084:3084) (3104:3104:3104))
        (PORT d[3] (3397:3397:3397) (3351:3351:3351))
        (PORT d[4] (1714:1714:1714) (1828:1828:1828))
        (PORT d[5] (2711:2711:2711) (2894:2894:2894))
        (PORT d[6] (3295:3295:3295) (3258:3258:3258))
        (PORT d[7] (2293:2293:2293) (2338:2338:2338))
        (PORT d[8] (1838:1838:1838) (1889:1889:1889))
        (PORT d[9] (2988:2988:2988) (3123:3123:3123))
        (PORT d[10] (2729:2729:2729) (2747:2747:2747))
        (PORT d[11] (2034:2034:2034) (2103:2103:2103))
        (PORT d[12] (2177:2177:2177) (2199:2199:2199))
        (PORT clk (2463:2463:2463) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (PORT d[0] (1618:1618:1618) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a117.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2450:2450:2450))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3335:3335:3335) (3352:3352:3352))
        (PORT datab (2451:2451:2451) (2422:2422:2422))
        (PORT datac (4330:4330:4330) (4528:4528:4528))
        (PORT datad (3890:3890:3890) (4170:4170:4170))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2596:2596:2596))
        (PORT clk (3462:3462:3462) (3579:3579:3579))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3797:3797:3797) (3894:3894:3894))
        (PORT d[1] (3400:3400:3400) (3473:3473:3473))
        (PORT d[2] (2778:2778:2778) (2949:2949:2949))
        (PORT d[3] (3619:3619:3619) (3862:3862:3862))
        (PORT d[4] (2797:2797:2797) (2999:2999:2999))
        (PORT d[5] (3337:3337:3337) (3536:3536:3536))
        (PORT d[6] (3570:3570:3570) (3804:3804:3804))
        (PORT d[7] (3481:3481:3481) (3697:3697:3697))
        (PORT d[8] (3739:3739:3739) (3908:3908:3908))
        (PORT d[9] (3521:3521:3521) (3769:3769:3769))
        (PORT d[10] (2966:2966:2966) (3103:3103:3103))
        (PORT d[11] (3018:3018:3018) (3225:3225:3225))
        (PORT d[12] (3825:3825:3825) (4019:4019:4019))
        (PORT clk (3458:3458:3458) (3575:3575:3575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3097:3097:3097) (3091:3091:3091))
        (PORT clk (3458:3458:3458) (3575:3575:3575))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3579:3579:3579))
        (PORT d[0] (3850:3850:3850) (3877:3877:3877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3580:3580:3580))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3580:3580:3580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3580:3580:3580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3463:3463:3463) (3580:3580:3580))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3581:3581:3581))
        (PORT d[1] (3526:3526:3526) (3546:3546:3546))
        (PORT d[2] (4633:4633:4633) (4826:4826:4826))
        (PORT d[3] (4314:4314:4314) (4297:4297:4297))
        (PORT d[4] (2519:2519:2519) (2708:2708:2708))
        (PORT d[5] (2762:2762:2762) (2930:2930:2930))
        (PORT d[6] (4292:4292:4292) (4436:4436:4436))
        (PORT d[7] (3040:3040:3040) (3158:3158:3158))
        (PORT d[8] (2595:2595:2595) (2719:2719:2719))
        (PORT d[9] (3065:3065:3065) (3195:3195:3195))
        (PORT d[10] (3058:3058:3058) (3231:3231:3231))
        (PORT d[11] (2884:2884:2884) (3029:3029:3029))
        (PORT d[12] (2797:2797:2797) (2935:2935:2935))
        (PORT clk (2447:2447:2447) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2432:2432:2432))
        (PORT d[0] (2463:2463:2463) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2429:2429:2429))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1205:1205:1205))
        (PORT clk (3133:3133:3133) (3235:3235:3235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2555:2555:2555))
        (PORT d[1] (2824:2824:2824) (2934:2934:2934))
        (PORT d[2] (2037:2037:2037) (2044:2044:2044))
        (PORT d[3] (2387:2387:2387) (2508:2508:2508))
        (PORT d[4] (2338:2338:2338) (2465:2465:2465))
        (PORT d[5] (2757:2757:2757) (2847:2847:2847))
        (PORT d[6] (2942:2942:2942) (3041:3041:3041))
        (PORT d[7] (3094:3094:3094) (3196:3196:3196))
        (PORT d[8] (2638:2638:2638) (2861:2861:2861))
        (PORT d[9] (2534:2534:2534) (2646:2646:2646))
        (PORT d[10] (2173:2173:2173) (2242:2242:2242))
        (PORT d[11] (2749:2749:2749) (2905:2905:2905))
        (PORT d[12] (3037:3037:3037) (3159:3159:3159))
        (PORT clk (3129:3129:3129) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2106:2106:2106))
        (PORT clk (3129:3129:3129) (3231:3231:3231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3235:3235:3235))
        (PORT d[0] (2870:2870:2870) (2766:2766:2766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3134:3134:3134) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3134:3134:3134) (3236:3236:3236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3134:3134:3134) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3134:3134:3134) (3236:3236:3236))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (3067:3067:3067))
        (PORT d[1] (2621:2621:2621) (2563:2563:2563))
        (PORT d[2] (3066:3066:3066) (3083:3083:3083))
        (PORT d[3] (3675:3675:3675) (3617:3617:3617))
        (PORT d[4] (1741:1741:1741) (1856:1856:1856))
        (PORT d[5] (2579:2579:2579) (2649:2649:2649))
        (PORT d[6] (2951:2951:2951) (2921:2921:2921))
        (PORT d[7] (2304:2304:2304) (2347:2347:2347))
        (PORT d[8] (1824:1824:1824) (1874:1874:1874))
        (PORT d[9] (3702:3702:3702) (3807:3807:3807))
        (PORT d[10] (2493:2493:2493) (2527:2527:2527))
        (PORT d[11] (1834:1834:1834) (1881:1881:1881))
        (PORT d[12] (1947:1947:1947) (1999:1999:1999))
        (PORT clk (2462:2462:2462) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (PORT d[0] (1616:1616:1616) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a117.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (4376:4376:4376) (4566:4566:4566))
        (PORT datac (2398:2398:2398) (2382:2382:2382))
        (PORT datad (2404:2404:2404) (2377:2377:2377))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1300:1300:1300))
        (PORT clk (3406:3406:3406) (3507:3507:3507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2524:2524:2524) (2574:2574:2574))
        (PORT d[1] (2965:2965:2965) (3079:3079:3079))
        (PORT d[2] (2669:2669:2669) (2794:2794:2794))
        (PORT d[3] (2448:2448:2448) (2583:2583:2583))
        (PORT d[4] (3146:3146:3146) (3309:3309:3309))
        (PORT d[5] (2831:2831:2831) (2944:2944:2944))
        (PORT d[6] (2841:2841:2841) (3051:3051:3051))
        (PORT d[7] (4479:4479:4479) (4657:4657:4657))
        (PORT d[8] (2591:2591:2591) (2809:2809:2809))
        (PORT d[9] (2300:2300:2300) (2421:2421:2421))
        (PORT d[10] (3119:3119:3119) (3315:3315:3315))
        (PORT d[11] (2799:2799:2799) (2958:2958:2958))
        (PORT d[12] (2585:2585:2585) (2696:2696:2696))
        (PORT clk (3402:3402:3402) (3503:3503:3503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2156:2156:2156))
        (PORT clk (3402:3402:3402) (3503:3503:3503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3406:3406:3406) (3507:3507:3507))
        (PORT d[0] (2861:2861:2861) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3407:3407:3407) (3508:3508:3508))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3407:3407:3407) (3508:3508:3508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3407:3407:3407) (3508:3508:3508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3407:3407:3407) (3508:3508:3508))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3523:3523:3523) (3745:3745:3745))
        (PORT d[1] (3704:3704:3704) (3738:3738:3738))
        (PORT d[2] (4240:4240:4240) (4460:4460:4460))
        (PORT d[3] (2899:2899:2899) (2862:2862:2862))
        (PORT d[4] (2068:2068:2068) (2226:2226:2226))
        (PORT d[5] (2762:2762:2762) (2937:2937:2937))
        (PORT d[6] (3090:3090:3090) (3155:3155:3155))
        (PORT d[7] (2740:2740:2740) (2814:2814:2814))
        (PORT d[8] (2208:2208:2208) (2301:2301:2301))
        (PORT d[9] (2653:2653:2653) (2754:2754:2754))
        (PORT d[10] (2822:2822:2822) (2892:2892:2892))
        (PORT d[11] (2221:2221:2221) (2299:2299:2299))
        (PORT d[12] (2623:2623:2623) (2707:2707:2707))
        (PORT clk (2471:2471:2471) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2457:2457:2457))
        (PORT d[0] (1973:1973:1973) (1960:1960:1960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2454:2454:2454))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2775:2775:2775))
        (PORT clk (3840:3840:3840) (4002:4002:4002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3271:3271:3271))
        (PORT d[1] (2638:2638:2638) (2770:2770:2770))
        (PORT d[2] (2057:2057:2057) (2210:2210:2210))
        (PORT d[3] (2966:2966:2966) (3204:3204:3204))
        (PORT d[4] (2264:2264:2264) (2391:2391:2391))
        (PORT d[5] (3655:3655:3655) (3835:3835:3835))
        (PORT d[6] (2707:2707:2707) (2847:2847:2847))
        (PORT d[7] (3812:3812:3812) (4017:4017:4017))
        (PORT d[8] (3291:3291:3291) (3539:3539:3539))
        (PORT d[9] (2901:2901:2901) (3008:3008:3008))
        (PORT d[10] (3128:3128:3128) (3324:3324:3324))
        (PORT d[11] (3520:3520:3520) (3754:3754:3754))
        (PORT d[12] (3465:3465:3465) (3548:3548:3548))
        (PORT clk (3836:3836:3836) (3998:3998:3998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (3147:3147:3147))
        (PORT clk (3836:3836:3836) (3998:3998:3998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3840:3840:3840) (4002:4002:4002))
        (PORT d[0] (3814:3814:3814) (3778:3778:3778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3841:3841:3841) (4003:4003:4003))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3841:3841:3841) (4003:4003:4003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3841:3841:3841) (4003:4003:4003))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3841:3841:3841) (4003:4003:4003))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3436:3436:3436))
        (PORT d[1] (4466:4466:4466) (4658:4658:4658))
        (PORT d[2] (3381:3381:3381) (3428:3428:3428))
        (PORT d[3] (4012:4012:4012) (4033:4033:4033))
        (PORT d[4] (3657:3657:3657) (3871:3871:3871))
        (PORT d[5] (4174:4174:4174) (4375:4375:4375))
        (PORT d[6] (3497:3497:3497) (3600:3600:3600))
        (PORT d[7] (2610:2610:2610) (2660:2660:2660))
        (PORT d[8] (3116:3116:3116) (3307:3307:3307))
        (PORT d[9] (2625:2625:2625) (2718:2718:2718))
        (PORT d[10] (2255:2255:2255) (2305:2305:2305))
        (PORT d[11] (2535:2535:2535) (2607:2607:2607))
        (PORT d[12] (2950:2950:2950) (3068:3068:3068))
        (PORT clk (2430:2430:2430) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2415:2415:2415))
        (PORT d[0] (2282:2282:2282) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2412:2412:2412))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (3177:3177:3177))
        (PORT clk (4221:4221:4221) (4401:4401:4401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3391:3391:3391))
        (PORT d[1] (3100:3100:3100) (3268:3268:3268))
        (PORT d[2] (2716:2716:2716) (2861:2861:2861))
        (PORT d[3] (3263:3263:3263) (3526:3526:3526))
        (PORT d[4] (3129:3129:3129) (3328:3328:3328))
        (PORT d[5] (4022:4022:4022) (4247:4247:4247))
        (PORT d[6] (3910:3910:3910) (4179:4179:4179))
        (PORT d[7] (3989:3989:3989) (4268:4268:4268))
        (PORT d[8] (3836:3836:3836) (4018:4018:4018))
        (PORT d[9] (3250:3250:3250) (3386:3386:3386))
        (PORT d[10] (4264:4264:4264) (4536:4536:4536))
        (PORT d[11] (3616:3616:3616) (3908:3908:3908))
        (PORT d[12] (3209:3209:3209) (3333:3333:3333))
        (PORT clk (4217:4217:4217) (4397:4397:4397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3627:3627:3627) (3692:3692:3692))
        (PORT clk (4217:4217:4217) (4397:4397:4397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4221:4221:4221) (4401:4401:4401))
        (PORT d[0] (4249:4249:4249) (4323:4323:4323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4222:4222:4222) (4402:4402:4402))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4222:4222:4222) (4402:4402:4402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4222:4222:4222) (4402:4402:4402))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4222:4222:4222) (4402:4402:4402))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3806:3806:3806) (4048:4048:4048))
        (PORT d[1] (4797:4797:4797) (4979:4979:4979))
        (PORT d[2] (4180:4180:4180) (4230:4230:4230))
        (PORT d[3] (4733:4733:4733) (4754:4754:4754))
        (PORT d[4] (3659:3659:3659) (3923:3923:3923))
        (PORT d[5] (3931:3931:3931) (4174:4174:4174))
        (PORT d[6] (3612:3612:3612) (3669:3669:3669))
        (PORT d[7] (2664:2664:2664) (2729:2729:2729))
        (PORT d[8] (3379:3379:3379) (3531:3531:3531))
        (PORT d[9] (2730:2730:2730) (2824:2824:2824))
        (PORT d[10] (2622:2622:2622) (2699:2699:2699))
        (PORT d[11] (2625:2625:2625) (2733:2733:2733))
        (PORT d[12] (2865:2865:2865) (2916:2916:2916))
        (PORT clk (2472:2472:2472) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2453:2453:2453))
        (PORT d[0] (2345:2345:2345) (2321:2321:2321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2450:2450:2450))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1636:1636:1636))
        (PORT datab (2550:2550:2550) (2491:2491:2491))
        (PORT datac (4331:4331:4331) (4530:4530:4530))
        (PORT datad (3890:3890:3890) (4170:4170:4170))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (2985:2985:2985))
        (PORT clk (3755:3755:3755) (3897:3897:3897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3786:3786:3786) (3957:3957:3957))
        (PORT d[1] (3380:3380:3380) (3451:3451:3451))
        (PORT d[2] (3472:3472:3472) (3666:3666:3666))
        (PORT d[3] (3218:3218:3218) (3456:3456:3456))
        (PORT d[4] (3454:3454:3454) (3630:3630:3630))
        (PORT d[5] (3713:3713:3713) (3905:3905:3905))
        (PORT d[6] (3429:3429:3429) (3625:3625:3625))
        (PORT d[7] (4164:4164:4164) (4372:4372:4372))
        (PORT d[8] (3754:3754:3754) (3926:3926:3926))
        (PORT d[9] (3500:3500:3500) (3695:3695:3695))
        (PORT d[10] (3027:3027:3027) (3221:3221:3221))
        (PORT d[11] (3369:3369:3369) (3567:3567:3567))
        (PORT d[12] (3340:3340:3340) (3527:3527:3527))
        (PORT clk (3751:3751:3751) (3893:3893:3893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3419:3419:3419))
        (PORT clk (3751:3751:3751) (3893:3893:3893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3755:3755:3755) (3897:3897:3897))
        (PORT d[0] (3977:3977:3977) (4050:4050:4050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3898:3898:3898))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3898:3898:3898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3898:3898:3898))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3756:3756:3756) (3898:3898:3898))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3681:3681:3681))
        (PORT d[1] (3881:3881:3881) (3946:3946:3946))
        (PORT d[2] (5886:5886:5886) (6287:6287:6287))
        (PORT d[3] (4088:4088:4088) (4376:4376:4376))
        (PORT d[4] (2905:2905:2905) (3138:3138:3138))
        (PORT d[5] (3131:3131:3131) (3335:3335:3335))
        (PORT d[6] (3960:3960:3960) (3997:3997:3997))
        (PORT d[7] (3114:3114:3114) (3236:3236:3236))
        (PORT d[8] (3053:3053:3053) (3217:3217:3217))
        (PORT d[9] (3484:3484:3484) (3648:3648:3648))
        (PORT d[10] (3076:3076:3076) (3251:3251:3251))
        (PORT d[11] (3255:3255:3255) (3439:3439:3439))
        (PORT d[12] (3160:3160:3160) (3328:3328:3328))
        (PORT clk (2415:2415:2415) (2399:2399:2399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2399:2399:2399))
        (PORT d[0] (2593:2593:2593) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2396:2396:2396))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1737:1737:1737) (1717:1717:1717))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2052:2052:2052) (2056:2056:2056))
        (PORT datad (3891:3891:3891) (4171:4171:4171))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (453:453:453))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (3785:3785:3785) (3927:3927:3927))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2593:2593:2593) (2513:2513:2513))
        (PORT datab (326:326:326) (399:399:399))
        (PORT datac (2297:2297:2297) (2274:2274:2274))
        (PORT datad (267:267:267) (306:306:306))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5117:5117:5117) (5468:5468:5468))
        (PORT datab (761:761:761) (796:796:796))
        (PORT datac (2583:2583:2583) (2538:2538:2538))
        (PORT datad (1575:1575:1575) (1544:1544:1544))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3996:3996:3996) (4233:4233:4233))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2199:2199:2199) (2108:2108:2108))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2632:2632:2632))
        (PORT clk (4103:4103:4103) (4235:4235:4235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3996:3996:3996) (4220:4220:4220))
        (PORT d[1] (3038:3038:3038) (3146:3146:3146))
        (PORT d[2] (3300:3300:3300) (3512:3512:3512))
        (PORT d[3] (3310:3310:3310) (3422:3422:3422))
        (PORT d[4] (2800:2800:2800) (2960:2960:2960))
        (PORT d[5] (3799:3799:3799) (3965:3965:3965))
        (PORT d[6] (3578:3578:3578) (3829:3829:3829))
        (PORT d[7] (3597:3597:3597) (3710:3710:3710))
        (PORT d[8] (2378:2378:2378) (2518:2518:2518))
        (PORT d[9] (3173:3173:3173) (3392:3392:3392))
        (PORT d[10] (2788:2788:2788) (2956:2956:2956))
        (PORT d[11] (3489:3489:3489) (3745:3745:3745))
        (PORT d[12] (3164:3164:3164) (3269:3269:3269))
        (PORT clk (4099:4099:4099) (4231:4231:4231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (2992:2992:2992))
        (PORT clk (4099:4099:4099) (4231:4231:4231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4103:4103:4103) (4235:4235:4235))
        (PORT d[0] (3625:3625:3625) (3623:3623:3623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4104:4104:4104) (4236:4236:4236))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4104:4104:4104) (4236:4236:4236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4104:4104:4104) (4236:4236:4236))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4104:4104:4104) (4236:4236:4236))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3423:3423:3423) (3597:3597:3597))
        (PORT d[1] (4265:4265:4265) (4419:4419:4419))
        (PORT d[2] (3219:3219:3219) (3470:3470:3470))
        (PORT d[3] (3844:3844:3844) (4137:4137:4137))
        (PORT d[4] (3690:3690:3690) (3978:3978:3978))
        (PORT d[5] (4261:4261:4261) (4503:4503:4503))
        (PORT d[6] (4264:4264:4264) (4393:4393:4393))
        (PORT d[7] (3060:3060:3060) (3208:3208:3208))
        (PORT d[8] (2494:2494:2494) (2661:2661:2661))
        (PORT d[9] (2324:2324:2324) (2436:2436:2436))
        (PORT d[10] (2881:2881:2881) (2962:2962:2962))
        (PORT d[11] (2580:2580:2580) (2681:2681:2681))
        (PORT d[12] (2193:2193:2193) (2242:2242:2242))
        (PORT clk (2466:2466:2466) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2454:2454:2454))
        (PORT d[0] (2098:2098:2098) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2451:2451:2451))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3168:3168:3168))
        (PORT clk (4529:4529:4529) (4703:4703:4703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3209:3209:3209) (3424:3424:3424))
        (PORT d[1] (3423:3423:3423) (3568:3568:3568))
        (PORT d[2] (3459:3459:3459) (3727:3727:3727))
        (PORT d[3] (4174:4174:4174) (4516:4516:4516))
        (PORT d[4] (2932:2932:2932) (3156:3156:3156))
        (PORT d[5] (3427:3427:3427) (3571:3571:3571))
        (PORT d[6] (4459:4459:4459) (4785:4785:4785))
        (PORT d[7] (4309:4309:4309) (4548:4548:4548))
        (PORT d[8] (3344:3344:3344) (3578:3578:3578))
        (PORT d[9] (4430:4430:4430) (4654:4654:4654))
        (PORT d[10] (3103:3103:3103) (3307:3307:3307))
        (PORT d[11] (4392:4392:4392) (4713:4713:4713))
        (PORT d[12] (3774:3774:3774) (3952:3952:3952))
        (PORT clk (4525:4525:4525) (4699:4699:4699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3269:3269:3269) (3308:3308:3308))
        (PORT clk (4525:4525:4525) (4699:4699:4699))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4529:4529:4529) (4703:4703:4703))
        (PORT d[0] (3871:3871:3871) (3910:3910:3910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4530:4530:4530) (4704:4704:4704))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4530:4530:4530) (4704:4704:4704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4530:4530:4530) (4704:4704:4704))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4530:4530:4530) (4704:4704:4704))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3287:3287:3287) (3440:3440:3440))
        (PORT d[1] (5017:5017:5017) (5207:5207:5207))
        (PORT d[2] (3467:3467:3467) (3712:3712:3712))
        (PORT d[3] (4825:4825:4825) (5172:5172:5172))
        (PORT d[4] (3741:3741:3741) (4067:4067:4067))
        (PORT d[5] (3582:3582:3582) (3821:3821:3821))
        (PORT d[6] (4268:4268:4268) (4419:4419:4419))
        (PORT d[7] (2899:2899:2899) (3002:3002:3002))
        (PORT d[8] (2482:2482:2482) (2641:2641:2641))
        (PORT d[9] (2771:2771:2771) (2927:2927:2927))
        (PORT d[10] (3033:3033:3033) (3165:3165:3165))
        (PORT d[11] (2975:2975:2975) (3111:3111:3111))
        (PORT d[12] (2914:2914:2914) (2986:2986:2986))
        (PORT clk (2476:2476:2476) (2464:2464:2464))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (PORT d[0] (2456:2456:2456) (2481:2481:2481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2465:2465:2465))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2461:2461:2461))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2173:2173:2173))
        (PORT clk (3384:3384:3384) (3495:3495:3495))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2463:2463:2463))
        (PORT d[1] (1569:1569:1569) (1625:1625:1625))
        (PORT d[2] (1951:1951:1951) (2015:2015:2015))
        (PORT d[3] (3259:3259:3259) (3437:3437:3437))
        (PORT d[4] (1542:1542:1542) (1595:1595:1595))
        (PORT d[5] (1846:1846:1846) (1892:1892:1892))
        (PORT d[6] (2280:2280:2280) (2377:2377:2377))
        (PORT d[7] (2139:2139:2139) (2176:2176:2176))
        (PORT d[8] (3175:3175:3175) (3372:3372:3372))
        (PORT d[9] (2850:2850:2850) (2910:2910:2910))
        (PORT d[10] (2287:2287:2287) (2343:2343:2343))
        (PORT d[11] (3707:3707:3707) (3852:3852:3852))
        (PORT d[12] (1958:1958:1958) (2007:2007:2007))
        (PORT clk (3380:3380:3380) (3491:3491:3491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2080:2080:2080))
        (PORT clk (3380:3380:3380) (3491:3491:3491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3384:3384:3384) (3495:3495:3495))
        (PORT d[0] (2793:2793:2793) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3385:3385:3385) (3496:3496:3496))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3385:3385:3385) (3496:3496:3496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3385:3385:3385) (3496:3496:3496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3385:3385:3385) (3496:3496:3496))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1266:1266:1266) (1315:1315:1315))
        (PORT d[1] (1919:1919:1919) (1972:1972:1972))
        (PORT d[2] (1246:1246:1246) (1297:1297:1297))
        (PORT d[3] (1264:1264:1264) (1313:1313:1313))
        (PORT d[4] (1486:1486:1486) (1515:1515:1515))
        (PORT d[5] (1162:1162:1162) (1190:1190:1190))
        (PORT d[6] (1411:1411:1411) (1421:1421:1421))
        (PORT d[7] (1164:1164:1164) (1164:1164:1164))
        (PORT d[8] (1475:1475:1475) (1469:1469:1469))
        (PORT d[9] (1415:1415:1415) (1383:1383:1383))
        (PORT d[10] (1463:1463:1463) (1455:1455:1455))
        (PORT d[11] (1127:1127:1127) (1125:1125:1125))
        (PORT d[12] (1435:1435:1435) (1412:1412:1412))
        (PORT clk (2480:2480:2480) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (PORT d[0] (724:724:724) (696:696:696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (3130:3130:3130))
        (PORT clk (4376:4376:4376) (4589:4589:4589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3555:3555:3555) (3773:3773:3773))
        (PORT d[1] (3728:3728:3728) (3867:3867:3867))
        (PORT d[2] (3776:3776:3776) (4038:4038:4038))
        (PORT d[3] (3433:3433:3433) (3589:3589:3589))
        (PORT d[4] (3218:3218:3218) (3435:3435:3435))
        (PORT d[5] (4079:4079:4079) (4212:4212:4212))
        (PORT d[6] (3780:3780:3780) (4078:4078:4078))
        (PORT d[7] (4271:4271:4271) (4509:4509:4509))
        (PORT d[8] (3319:3319:3319) (3550:3550:3550))
        (PORT d[9] (4458:4458:4458) (4658:4658:4658))
        (PORT d[10] (3479:3479:3479) (3669:3669:3669))
        (PORT d[11] (4512:4512:4512) (4888:4888:4888))
        (PORT d[12] (3756:3756:3756) (3932:3932:3932))
        (PORT clk (4372:4372:4372) (4585:4585:4585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3354:3354:3354))
        (PORT clk (4372:4372:4372) (4585:4585:4585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4376:4376:4376) (4589:4589:4589))
        (PORT d[0] (3904:3904:3904) (3957:3957:3957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4377:4377:4377) (4590:4590:4590))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4377:4377:4377) (4590:4590:4590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4377:4377:4377) (4590:4590:4590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4377:4377:4377) (4590:4590:4590))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (3137:3137:3137))
        (PORT d[1] (5005:5005:5005) (5196:5196:5196))
        (PORT d[2] (4581:4581:4581) (4816:4816:4816))
        (PORT d[3] (4511:4511:4511) (4863:4863:4863))
        (PORT d[4] (3772:3772:3772) (4100:4100:4100))
        (PORT d[5] (3566:3566:3566) (3804:3804:3804))
        (PORT d[6] (5095:5095:5095) (5283:5283:5283))
        (PORT d[7] (3580:3580:3580) (3683:3683:3683))
        (PORT d[8] (2471:2471:2471) (2631:2631:2631))
        (PORT d[9] (3054:3054:3054) (3197:3197:3197))
        (PORT d[10] (2678:2678:2678) (2815:2815:2815))
        (PORT d[11] (3072:3072:3072) (3236:3236:3236))
        (PORT d[12] (2839:2839:2839) (2941:2941:2941))
        (PORT clk (2475:2475:2475) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2463:2463:2463))
        (PORT d[0] (2467:2467:2467) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2464:2464:2464))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2460:2460:2460))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4784:4784:4784) (4861:4861:4861))
        (PORT datab (2013:2013:2013) (2040:2040:2040))
        (PORT datac (3854:3854:3854) (4037:4037:4037))
        (PORT datad (2508:2508:2508) (2376:2376:2376))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (812:812:812))
        (PORT datab (1882:1882:1882) (1862:1862:1862))
        (PORT datac (3854:3854:3854) (4038:4038:4038))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2574:2574:2574) (2667:2667:2667))
        (PORT clk (4115:4115:4115) (4254:4254:4254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3973:3973:3973) (4188:4188:4188))
        (PORT d[1] (3355:3355:3355) (3454:3454:3454))
        (PORT d[2] (3323:3323:3323) (3598:3598:3598))
        (PORT d[3] (3353:3353:3353) (3446:3446:3446))
        (PORT d[4] (2839:2839:2839) (3022:3022:3022))
        (PORT d[5] (3767:3767:3767) (3932:3932:3932))
        (PORT d[6] (3594:3594:3594) (3848:3848:3848))
        (PORT d[7] (3024:3024:3024) (3181:3181:3181))
        (PORT d[8] (2946:2946:2946) (3191:3191:3191))
        (PORT d[9] (3043:3043:3043) (3258:3258:3258))
        (PORT d[10] (3102:3102:3102) (3260:3260:3260))
        (PORT d[11] (3152:3152:3152) (3359:3359:3359))
        (PORT d[12] (3478:3478:3478) (3690:3690:3690))
        (PORT clk (4111:4111:4111) (4250:4250:4250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2339:2339:2339))
        (PORT clk (4111:4111:4111) (4250:4250:4250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4115:4115:4115) (4254:4254:4254))
        (PORT d[0] (2965:2965:2965) (2996:2996:2996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4116:4116:4116) (4255:4255:4255))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4116:4116:4116) (4255:4255:4255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4116:4116:4116) (4255:4255:4255))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4116:4116:4116) (4255:4255:4255))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3390:3390:3390) (3561:3561:3561))
        (PORT d[1] (3963:3963:3963) (4123:4123:4123))
        (PORT d[2] (3634:3634:3634) (3878:3878:3878))
        (PORT d[3] (3843:3843:3843) (4135:4135:4135))
        (PORT d[4] (3672:3672:3672) (3961:3961:3961))
        (PORT d[5] (4267:4267:4267) (4512:4512:4512))
        (PORT d[6] (3192:3192:3192) (3300:3300:3300))
        (PORT d[7] (2871:2871:2871) (2958:2958:2958))
        (PORT d[8] (2724:2724:2724) (2881:2881:2881))
        (PORT d[9] (2401:2401:2401) (2516:2516:2516))
        (PORT d[10] (2861:2861:2861) (2940:2940:2940))
        (PORT d[11] (2619:2619:2619) (2708:2708:2708))
        (PORT d[12] (2569:2569:2569) (2612:2612:2612))
        (PORT clk (2465:2465:2465) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2453:2453:2453))
        (PORT d[0] (2282:2282:2282) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2454:2454:2454))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2450:2450:2450))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2683:2683:2683))
        (PORT clk (3826:3826:3826) (3962:3962:3962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2785:2785:2785))
        (PORT d[1] (2980:2980:2980) (3071:3071:3071))
        (PORT d[2] (2568:2568:2568) (2725:2725:2725))
        (PORT d[3] (2586:2586:2586) (2785:2785:2785))
        (PORT d[4] (2470:2470:2470) (2619:2619:2619))
        (PORT d[5] (2787:2787:2787) (2812:2812:2812))
        (PORT d[6] (3314:3314:3314) (3565:3565:3565))
        (PORT d[7] (2954:2954:2954) (3102:3102:3102))
        (PORT d[8] (2095:2095:2095) (2250:2250:2250))
        (PORT d[9] (2654:2654:2654) (2787:2787:2787))
        (PORT d[10] (3432:3432:3432) (3592:3592:3592))
        (PORT d[11] (3059:3059:3059) (3234:3234:3234))
        (PORT d[12] (2659:2659:2659) (2789:2789:2789))
        (PORT clk (3822:3822:3822) (3958:3958:3958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2614:2614:2614))
        (PORT clk (3822:3822:3822) (3958:3958:3958))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3826:3826:3826) (3962:3962:3962))
        (PORT d[0] (3228:3228:3228) (3245:3245:3245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3827:3827:3827) (3963:3963:3963))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3827:3827:3827) (3963:3963:3963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3827:3827:3827) (3963:3963:3963))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3827:3827:3827) (3963:3963:3963))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2572:2572:2572))
        (PORT d[1] (3109:3109:3109) (3140:3140:3140))
        (PORT d[2] (2686:2686:2686) (2848:2848:2848))
        (PORT d[3] (3185:3185:3185) (3230:3230:3230))
        (PORT d[4] (3755:3755:3755) (4015:4015:4015))
        (PORT d[5] (3934:3934:3934) (4162:4162:4162))
        (PORT d[6] (3540:3540:3540) (3690:3690:3690))
        (PORT d[7] (1967:1967:1967) (1935:1935:1935))
        (PORT d[8] (2330:2330:2330) (2440:2440:2440))
        (PORT d[9] (2860:2860:2860) (2948:2948:2948))
        (PORT d[10] (2291:2291:2291) (2393:2393:2393))
        (PORT d[11] (2083:2083:2083) (2058:2058:2058))
        (PORT d[12] (2138:2138:2138) (2184:2184:2184))
        (PORT clk (2486:2486:2486) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2486:2486:2486) (2471:2471:2471))
        (PORT d[0] (1833:1833:1833) (1765:1765:1765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2487:2487:2487) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4362:4362:4362) (4460:4460:4460))
        (PORT datab (1548:1548:1548) (1497:1497:1497))
        (PORT datac (1645:1645:1645) (1627:1627:1627))
        (PORT datad (3090:3090:3090) (3227:3227:3227))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2682:2682:2682))
        (PORT clk (3540:3540:3540) (3676:3676:3676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (2882:2882:2882))
        (PORT d[1] (2689:2689:2689) (2835:2835:2835))
        (PORT d[2] (2553:2553:2553) (2721:2721:2721))
        (PORT d[3] (2965:2965:2965) (3060:3060:3060))
        (PORT d[4] (2772:2772:2772) (2927:2927:2927))
        (PORT d[5] (1995:1995:1995) (2017:2017:2017))
        (PORT d[6] (3278:3278:3278) (3523:3523:3523))
        (PORT d[7] (3003:3003:3003) (3150:3150:3150))
        (PORT d[8] (2153:2153:2153) (2309:2309:2309))
        (PORT d[9] (2965:2965:2965) (3083:3083:3083))
        (PORT d[10] (3440:3440:3440) (3589:3589:3589))
        (PORT d[11] (2955:2955:2955) (3112:3112:3112))
        (PORT d[12] (2528:2528:2528) (2534:2534:2534))
        (PORT clk (3536:3536:3536) (3672:3672:3672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2237:2237:2237))
        (PORT clk (3536:3536:3536) (3672:3672:3672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3540:3540:3540) (3676:3676:3676))
        (PORT d[0] (2913:2913:2913) (2843:2843:2843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3541:3541:3541) (3677:3677:3677))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3541:3541:3541) (3677:3677:3677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3541:3541:3541) (3677:3677:3677))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3541:3541:3541) (3677:3677:3677))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2395:2395:2395))
        (PORT d[1] (2000:2000:2000) (2036:2036:2036))
        (PORT d[2] (2693:2693:2693) (2798:2798:2798))
        (PORT d[3] (3923:3923:3923) (3974:3974:3974))
        (PORT d[4] (2896:2896:2896) (3094:3094:3094))
        (PORT d[5] (3936:3936:3936) (3935:3935:3935))
        (PORT d[6] (3530:3530:3530) (3585:3585:3585))
        (PORT d[7] (2219:2219:2219) (2221:2221:2221))
        (PORT d[8] (1973:1973:1973) (2042:2042:2042))
        (PORT d[9] (1713:1713:1713) (1702:1702:1702))
        (PORT d[10] (1880:1880:1880) (1850:1850:1850))
        (PORT d[11] (1604:1604:1604) (1586:1586:1586))
        (PORT d[12] (1612:1612:1612) (1577:1577:1577))
        (PORT clk (2463:2463:2463) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (PORT d[0] (1335:1335:1335) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a118.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2446:2446:2446))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3114:3114:3114))
        (PORT clk (4321:4321:4321) (4515:4515:4515))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3159:3159:3159) (3362:3362:3362))
        (PORT d[1] (4053:4053:4053) (4177:4177:4177))
        (PORT d[2] (3408:3408:3408) (3662:3662:3662))
        (PORT d[3] (3058:3058:3058) (3189:3189:3189))
        (PORT d[4] (3692:3692:3692) (3913:3913:3913))
        (PORT d[5] (3790:3790:3790) (3932:3932:3932))
        (PORT d[6] (3739:3739:3739) (4026:4026:4026))
        (PORT d[7] (4164:4164:4164) (4329:4329:4329))
        (PORT d[8] (2958:2958:2958) (3155:3155:3155))
        (PORT d[9] (4098:4098:4098) (4335:4335:4335))
        (PORT d[10] (3120:3120:3120) (3312:3312:3312))
        (PORT d[11] (4374:4374:4374) (4691:4691:4691))
        (PORT d[12] (3821:3821:3821) (4015:4015:4015))
        (PORT clk (4317:4317:4317) (4511:4511:4511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3231:3231:3231))
        (PORT clk (4317:4317:4317) (4511:4511:4511))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4321:4321:4321) (4515:4515:4515))
        (PORT d[0] (3759:3759:3759) (3820:3820:3820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4322:4322:4322) (4516:4516:4516))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4322:4322:4322) (4516:4516:4516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4322:4322:4322) (4516:4516:4516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4322:4322:4322) (4516:4516:4516))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3521:3521:3521))
        (PORT d[1] (3902:3902:3902) (4038:4038:4038))
        (PORT d[2] (4197:4197:4197) (4433:4433:4433))
        (PORT d[3] (4903:4903:4903) (5258:5258:5258))
        (PORT d[4] (3775:3775:3775) (4100:4100:4100))
        (PORT d[5] (3531:3531:3531) (3761:3761:3761))
        (PORT d[6] (4344:4344:4344) (4508:4508:4508))
        (PORT d[7] (2821:2821:2821) (2899:2899:2899))
        (PORT d[8] (2523:2523:2523) (2684:2684:2684))
        (PORT d[9] (2385:2385:2385) (2502:2502:2502))
        (PORT d[10] (3088:3088:3088) (3228:3228:3228))
        (PORT d[11] (2908:2908:2908) (3007:3007:3007))
        (PORT d[12] (2954:2954:2954) (3052:3052:3052))
        (PORT clk (2469:2469:2469) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (PORT d[0] (2362:2362:2362) (2365:2365:2365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a102.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2456:2456:2456))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4360:4360:4360) (4458:4458:4458))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1428:1428:1428) (1454:1454:1454))
        (PORT datad (2399:2399:2399) (2249:2249:2249))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1961:1961:1961) (1958:1958:1958))
        (PORT datac (3818:3818:3818) (4083:4083:4083))
        (PORT datad (980:980:980) (961:961:961))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2801:2801:2801))
        (PORT clk (2570:2570:2570) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2635:2635:2635))
        (PORT d[1] (2758:2758:2758) (2896:2896:2896))
        (PORT d[2] (2753:2753:2753) (2916:2916:2916))
        (PORT d[3] (2622:2622:2622) (2731:2731:2731))
        (PORT d[4] (2663:2663:2663) (2761:2761:2761))
        (PORT d[5] (2920:2920:2920) (3050:3050:3050))
        (PORT d[6] (2435:2435:2435) (2599:2599:2599))
        (PORT d[7] (2616:2616:2616) (2751:2751:2751))
        (PORT d[8] (3071:3071:3071) (3228:3228:3228))
        (PORT d[9] (2867:2867:2867) (2984:2984:2984))
        (PORT d[10] (2926:2926:2926) (3044:3044:3044))
        (PORT d[11] (2734:2734:2734) (2908:2908:2908))
        (PORT d[12] (3231:3231:3231) (3383:3383:3383))
        (PORT clk (2566:2566:2566) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2399:2399:2399))
        (PORT clk (2566:2566:2566) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2570:2570:2570) (2603:2603:2603))
        (PORT d[0] (3087:3087:3087) (3030:3030:3030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2571:2571:2571) (2604:2604:2604))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3418:3418:3418) (3589:3589:3589))
        (PORT d[1] (4228:4228:4228) (4339:4339:4339))
        (PORT d[2] (3297:3297:3297) (3537:3537:3537))
        (PORT d[3] (3219:3219:3219) (3394:3394:3394))
        (PORT d[4] (3311:3311:3311) (3421:3421:3421))
        (PORT d[5] (2928:2928:2928) (3050:3050:3050))
        (PORT d[6] (3616:3616:3616) (3761:3761:3761))
        (PORT d[7] (2988:2988:2988) (3091:3091:3091))
        (PORT d[8] (3137:3137:3137) (3272:3272:3272))
        (PORT d[9] (2985:2985:2985) (3062:3062:3062))
        (PORT d[10] (3017:3017:3017) (3139:3139:3139))
        (PORT d[11] (2852:2852:2852) (3004:3004:3004))
        (PORT d[12] (2791:2791:2791) (2866:2866:2866))
        (PORT clk (2459:2459:2459) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (PORT d[0] (2228:2228:2228) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (2977:2977:2977))
        (PORT clk (2894:2894:2894) (2911:2911:2911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2536:2536:2536))
        (PORT d[1] (2339:2339:2339) (2434:2434:2434))
        (PORT d[2] (2683:2683:2683) (2756:2756:2756))
        (PORT d[3] (2456:2456:2456) (2634:2634:2634))
        (PORT d[4] (2219:2219:2219) (2279:2279:2279))
        (PORT d[5] (2612:2612:2612) (2733:2733:2733))
        (PORT d[6] (2507:2507:2507) (2533:2533:2533))
        (PORT d[7] (2212:2212:2212) (2263:2263:2263))
        (PORT d[8] (3324:3324:3324) (3469:3469:3469))
        (PORT d[9] (2879:2879:2879) (2970:2970:2970))
        (PORT d[10] (2506:2506:2506) (2553:2553:2553))
        (PORT d[11] (2483:2483:2483) (2515:2515:2515))
        (PORT d[12] (3028:3028:3028) (3086:3086:3086))
        (PORT clk (2890:2890:2890) (2907:2907:2907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (1768:1768:1768))
        (PORT clk (2890:2890:2890) (2907:2907:2907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2911:2911:2911))
        (PORT d[0] (2414:2414:2414) (2399:2399:2399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2912:2912:2912))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2912:2912:2912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2912:2912:2912))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2895:2895:2895) (2912:2912:2912))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4163:4163:4163) (4144:4144:4144))
        (PORT d[1] (4350:4350:4350) (4515:4515:4515))
        (PORT d[2] (3230:3230:3230) (3441:3441:3441))
        (PORT d[3] (2440:2440:2440) (2528:2528:2528))
        (PORT d[4] (3346:3346:3346) (3508:3508:3508))
        (PORT d[5] (2557:2557:2557) (2616:2616:2616))
        (PORT d[6] (3451:3451:3451) (3523:3523:3523))
        (PORT d[7] (2894:2894:2894) (2887:2887:2887))
        (PORT d[8] (2748:2748:2748) (2890:2890:2890))
        (PORT d[9] (2467:2467:2467) (2484:2484:2484))
        (PORT d[10] (3231:3231:3231) (3337:3337:3337))
        (PORT d[11] (2569:2569:2569) (2601:2601:2601))
        (PORT d[12] (3066:3066:3066) (3073:3073:3073))
        (PORT clk (2467:2467:2467) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2454:2454:2454))
        (PORT d[0] (1939:1939:1939) (1897:1897:1897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a102.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2736:2736:2736))
        (PORT clk (2550:2550:2550) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (3326:3326:3326))
        (PORT d[1] (2765:2765:2765) (2818:2818:2818))
        (PORT d[2] (3070:3070:3070) (3233:3233:3233))
        (PORT d[3] (2725:2725:2725) (2871:2871:2871))
        (PORT d[4] (3561:3561:3561) (3790:3790:3790))
        (PORT d[5] (3325:3325:3325) (3508:3508:3508))
        (PORT d[6] (2719:2719:2719) (2900:2900:2900))
        (PORT d[7] (3345:3345:3345) (3498:3498:3498))
        (PORT d[8] (3256:3256:3256) (3369:3369:3369))
        (PORT d[9] (3191:3191:3191) (3303:3303:3303))
        (PORT d[10] (3135:3135:3135) (3324:3324:3324))
        (PORT d[11] (2975:2975:2975) (3116:3116:3116))
        (PORT d[12] (3199:3199:3199) (3342:3342:3342))
        (PORT clk (2546:2546:2546) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2839:2839:2839))
        (PORT clk (2546:2546:2546) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2550:2550:2550) (2569:2569:2569))
        (PORT d[0] (3127:3127:3127) (3159:3159:3159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2551:2551:2551) (2570:2570:2570))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3458:3458:3458) (3652:3652:3652))
        (PORT d[1] (3545:3545:3545) (3620:3620:3620))
        (PORT d[2] (4034:4034:4034) (4317:4317:4317))
        (PORT d[3] (3563:3563:3563) (3778:3778:3778))
        (PORT d[4] (3609:3609:3609) (3802:3802:3802))
        (PORT d[5] (3071:3071:3071) (3257:3257:3257))
        (PORT d[6] (5066:5066:5066) (5267:5267:5267))
        (PORT d[7] (3488:3488:3488) (3642:3642:3642))
        (PORT d[8] (3334:3334:3334) (3481:3481:3481))
        (PORT d[9] (3447:3447:3447) (3580:3580:3580))
        (PORT d[10] (3386:3386:3386) (3543:3543:3543))
        (PORT d[11] (3484:3484:3484) (3662:3662:3662))
        (PORT d[12] (3407:3407:3407) (3559:3559:3559))
        (PORT clk (2456:2456:2456) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2443:2443:2443))
        (PORT d[0] (2597:2597:2597) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1194:1194:1194))
        (PORT datab (6127:6127:6127) (6298:6298:6298))
        (PORT datac (4598:4598:4598) (4831:4831:4831))
        (PORT datad (2134:2134:2134) (2128:2128:2128))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2872:2872:2872))
        (PORT clk (2597:2597:2597) (2630:2630:2630))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2636:2636:2636) (2745:2745:2745))
        (PORT d[1] (3438:3438:3438) (3569:3569:3569))
        (PORT d[2] (3050:3050:3050) (3148:3148:3148))
        (PORT d[3] (2379:2379:2379) (2494:2494:2494))
        (PORT d[4] (1952:1952:1952) (2046:2046:2046))
        (PORT d[5] (2829:2829:2829) (2924:2924:2924))
        (PORT d[6] (2420:2420:2420) (2582:2582:2582))
        (PORT d[7] (3007:3007:3007) (3167:3167:3167))
        (PORT d[8] (3013:3013:3013) (3164:3164:3164))
        (PORT d[9] (2587:2587:2587) (2702:2702:2702))
        (PORT d[10] (2873:2873:2873) (2988:2988:2988))
        (PORT d[11] (2500:2500:2500) (2607:2607:2607))
        (PORT d[12] (3235:3235:3235) (3363:3363:3363))
        (PORT clk (2593:2593:2593) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2139:2139:2139))
        (PORT clk (2593:2593:2593) (2626:2626:2626))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2597:2597:2597) (2630:2630:2630))
        (PORT d[0] (2851:2851:2851) (2770:2770:2770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2598:2598:2598) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2598:2598:2598) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2598:2598:2598) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2598:2598:2598) (2631:2631:2631))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3806:3806:3806) (3975:3975:3975))
        (PORT d[1] (4260:4260:4260) (4345:4345:4345))
        (PORT d[2] (3673:3673:3673) (3917:3917:3917))
        (PORT d[3] (3853:3853:3853) (4015:4015:4015))
        (PORT d[4] (3934:3934:3934) (4040:4040:4040))
        (PORT d[5] (2914:2914:2914) (3037:3037:3037))
        (PORT d[6] (4099:4099:4099) (4241:4241:4241))
        (PORT d[7] (3341:3341:3341) (3447:3447:3447))
        (PORT d[8] (2418:2418:2418) (2568:2568:2568))
        (PORT d[9] (2974:2974:2974) (3040:3040:3040))
        (PORT d[10] (3339:3339:3339) (3453:3453:3453))
        (PORT d[11] (2837:2837:2837) (2987:2987:2987))
        (PORT d[12] (2761:2761:2761) (2810:2810:2810))
        (PORT clk (2445:2445:2445) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2434:2434:2434))
        (PORT d[0] (2103:2103:2103) (2117:2117:2117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a118.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2431:2431:2431))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1640:1640:1640))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (4596:4596:4596) (4829:4829:4829))
        (PORT datad (1254:1254:1254) (1235:1235:1235))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2841:2841:2841))
        (PORT clk (2682:2682:2682) (2738:2738:2738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2417:2417:2417))
        (PORT d[1] (2890:2890:2890) (2854:2854:2854))
        (PORT d[2] (3032:3032:3032) (3128:3128:3128))
        (PORT d[3] (2358:2358:2358) (2467:2467:2467))
        (PORT d[4] (3070:3070:3070) (3223:3223:3223))
        (PORT d[5] (3133:3133:3133) (3228:3228:3228))
        (PORT d[6] (2373:2373:2373) (2532:2532:2532))
        (PORT d[7] (2914:2914:2914) (2986:2986:2986))
        (PORT d[8] (3029:3029:3029) (3178:3178:3178))
        (PORT d[9] (2604:2604:2604) (2721:2721:2721))
        (PORT d[10] (2576:2576:2576) (2701:2701:2701))
        (PORT d[11] (2564:2564:2564) (2695:2695:2695))
        (PORT d[12] (2742:2742:2742) (2816:2816:2816))
        (PORT clk (2678:2678:2678) (2734:2734:2734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2210:2210:2210))
        (PORT clk (2678:2678:2678) (2734:2734:2734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2682:2682:2682) (2738:2738:2738))
        (PORT d[0] (2618:2618:2618) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2683:2683:2683) (2739:2739:2739))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2683:2683:2683) (2739:2739:2739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2683:2683:2683) (2739:2739:2739))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2683:2683:2683) (2739:2739:2739))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3537:3537:3537))
        (PORT d[1] (3920:3920:3920) (4009:4009:4009))
        (PORT d[2] (4051:4051:4051) (4299:4299:4299))
        (PORT d[3] (3208:3208:3208) (3354:3354:3354))
        (PORT d[4] (3926:3926:3926) (4031:4031:4031))
        (PORT d[5] (2306:2306:2306) (2415:2415:2415))
        (PORT d[6] (4068:4068:4068) (4214:4214:4214))
        (PORT d[7] (3008:3008:3008) (3112:3112:3112))
        (PORT d[8] (2817:2817:2817) (2965:2965:2965))
        (PORT d[9] (3333:3333:3333) (3390:3390:3390))
        (PORT d[10] (2887:2887:2887) (2996:2996:2996))
        (PORT d[11] (2798:2798:2798) (2957:2957:2957))
        (PORT d[12] (2300:2300:2300) (2389:2389:2389))
        (PORT clk (2431:2431:2431) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2421:2421:2421))
        (PORT d[0] (2131:2131:2131) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2418:2418:2418))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2759:2759:2759))
        (PORT clk (2590:2590:2590) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2513:2513:2513))
        (PORT d[1] (2739:2739:2739) (2861:2861:2861))
        (PORT d[2] (2982:2982:2982) (3113:3113:3113))
        (PORT d[3] (2485:2485:2485) (2576:2576:2576))
        (PORT d[4] (2869:2869:2869) (2945:2945:2945))
        (PORT d[5] (3273:3273:3273) (3387:3387:3387))
        (PORT d[6] (2588:2588:2588) (2743:2743:2743))
        (PORT d[7] (2971:2971:2971) (3098:3098:3098))
        (PORT d[8] (3320:3320:3320) (3445:3445:3445))
        (PORT d[9] (3287:3287:3287) (3398:3398:3398))
        (PORT d[10] (3265:3265:3265) (3385:3385:3385))
        (PORT d[11] (3330:3330:3330) (3497:3497:3497))
        (PORT d[12] (3111:3111:3111) (3178:3178:3178))
        (PORT clk (2586:2586:2586) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2275:2275:2275))
        (PORT clk (2586:2586:2586) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2622:2622:2622))
        (PORT d[0] (2968:2968:2968) (2906:2906:2906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2591:2591:2591) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3065:3065:3065) (3241:3241:3241))
        (PORT d[1] (3877:3877:3877) (3991:3991:3991))
        (PORT d[2] (3121:3121:3121) (3336:3336:3336))
        (PORT d[3] (3168:3168:3168) (3340:3340:3340))
        (PORT d[4] (2592:2592:2592) (2729:2729:2729))
        (PORT d[5] (2606:2606:2606) (2744:2744:2744))
        (PORT d[6] (3971:3971:3971) (4106:4106:4106))
        (PORT d[7] (3775:3775:3775) (3909:3909:3909))
        (PORT d[8] (2947:2947:2947) (3075:3075:3075))
        (PORT d[9] (3010:3010:3010) (3127:3127:3127))
        (PORT d[10] (3217:3217:3217) (3321:3321:3321))
        (PORT d[11] (2836:2836:2836) (2989:2989:2989))
        (PORT d[12] (2827:2827:2827) (2904:2904:2904))
        (PORT clk (2464:2464:2464) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (PORT d[0] (2394:2394:2394) (2412:2412:2412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2451:2451:2451))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2316:2316:2316))
        (PORT clk (2955:2955:2955) (3001:3001:3001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3263:3263:3263))
        (PORT d[1] (2372:2372:2372) (2392:2392:2392))
        (PORT d[2] (2728:2728:2728) (2869:2869:2869))
        (PORT d[3] (2315:2315:2315) (2433:2433:2433))
        (PORT d[4] (3094:3094:3094) (3248:3248:3248))
        (PORT d[5] (3385:3385:3385) (3511:3511:3511))
        (PORT d[6] (2442:2442:2442) (2603:2603:2603))
        (PORT d[7] (3337:3337:3337) (3468:3468:3468))
        (PORT d[8] (2934:2934:2934) (3024:3024:3024))
        (PORT d[9] (3054:3054:3054) (3113:3113:3113))
        (PORT d[10] (2261:2261:2261) (2379:2379:2379))
        (PORT d[11] (2872:2872:2872) (2977:2977:2977))
        (PORT d[12] (3713:3713:3713) (3892:3892:3892))
        (PORT clk (2951:2951:2951) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2554:2554:2554))
        (PORT clk (2951:2951:2951) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2955:2955:2955) (3001:3001:3001))
        (PORT d[0] (3184:3184:3184) (3185:3185:3185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3002:3002:3002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2956:2956:2956) (3002:3002:3002))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3100:3100:3100) (3279:3279:3279))
        (PORT d[1] (3454:3454:3454) (3494:3494:3494))
        (PORT d[2] (5176:5176:5176) (5500:5500:5500))
        (PORT d[3] (3305:3305:3305) (3511:3511:3511))
        (PORT d[4] (2532:2532:2532) (2697:2697:2697))
        (PORT d[5] (2520:2520:2520) (2628:2628:2628))
        (PORT d[6] (4289:4289:4289) (4453:4453:4453))
        (PORT d[7] (3139:3139:3139) (3286:3286:3286))
        (PORT d[8] (2625:2625:2625) (2722:2722:2722))
        (PORT d[9] (3436:3436:3436) (3566:3566:3566))
        (PORT d[10] (3368:3368:3368) (3518:3518:3518))
        (PORT d[11] (2876:2876:2876) (2993:2993:2993))
        (PORT d[12] (2709:2709:2709) (2831:2831:2831))
        (PORT clk (2442:2442:2442) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (PORT d[0] (2313:2313:2313) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2425:2425:2425))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (2009:2009:2009))
        (PORT datab (6128:6128:6128) (6298:6298:6298))
        (PORT datac (4599:4599:4599) (4833:4833:4833))
        (PORT datad (2580:2580:2580) (2679:2679:2679))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2536:2536:2536))
        (PORT clk (3082:3082:3082) (3176:3176:3176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (1792:1792:1792))
        (PORT d[1] (892:892:892) (950:950:950))
        (PORT d[2] (841:841:841) (895:895:895))
        (PORT d[3] (848:848:848) (897:897:897))
        (PORT d[4] (830:830:830) (879:879:879))
        (PORT d[5] (2189:2189:2189) (2230:2230:2230))
        (PORT d[6] (2632:2632:2632) (2723:2723:2723))
        (PORT d[7] (1497:1497:1497) (1548:1548:1548))
        (PORT d[8] (1614:1614:1614) (1679:1679:1679))
        (PORT d[9] (1453:1453:1453) (1487:1487:1487))
        (PORT d[10] (1520:1520:1520) (1572:1572:1572))
        (PORT d[11] (1716:1716:1716) (1735:1735:1735))
        (PORT d[12] (1484:1484:1484) (1523:1523:1523))
        (PORT clk (3078:3078:3078) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1328:1328:1328))
        (PORT clk (3078:3078:3078) (3172:3172:3172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3082:3082:3082) (3176:3176:3176))
        (PORT d[0] (2018:2018:2018) (1959:1959:1959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3177:3177:3177))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3177:3177:3177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3177:3177:3177))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3083:3083:3083) (3177:3177:3177))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2082:2082:2082))
        (PORT d[1] (1787:1787:1787) (1807:1807:1807))
        (PORT d[2] (1221:1221:1221) (1273:1273:1273))
        (PORT d[3] (1956:1956:1956) (1993:1993:1993))
        (PORT d[4] (1510:1510:1510) (1555:1555:1555))
        (PORT d[5] (945:945:945) (1013:1013:1013))
        (PORT d[6] (2978:2978:2978) (2959:2959:2959))
        (PORT d[7] (1149:1149:1149) (1151:1151:1151))
        (PORT d[8] (1512:1512:1512) (1508:1508:1508))
        (PORT d[9] (1188:1188:1188) (1181:1181:1181))
        (PORT d[10] (1911:1911:1911) (1910:1910:1910))
        (PORT d[11] (1516:1516:1516) (1503:1503:1503))
        (PORT d[12] (1165:1165:1165) (1159:1159:1159))
        (PORT clk (2462:2462:2462) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (PORT d[0] (729:729:729) (704:704:704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2448:2448:2448))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1291:1291:1291))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (6084:6084:6084) (6263:6263:6263))
        (PORT datad (1640:1640:1640) (1633:1633:1633))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3209:3209:3209))
        (PORT clk (3158:3158:3158) (3264:3264:3264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2466:2466:2466))
        (PORT d[1] (2935:2935:2935) (3053:3053:3053))
        (PORT d[2] (2529:2529:2529) (2662:2662:2662))
        (PORT d[3] (2812:2812:2812) (2985:2985:2985))
        (PORT d[4] (2781:2781:2781) (2919:2919:2919))
        (PORT d[5] (3088:3088:3088) (3089:3089:3089))
        (PORT d[6] (3210:3210:3210) (3422:3422:3422))
        (PORT d[7] (2998:2998:2998) (3104:3104:3104))
        (PORT d[8] (2445:2445:2445) (2595:2595:2595))
        (PORT d[9] (2955:2955:2955) (3079:3079:3079))
        (PORT d[10] (2704:2704:2704) (2852:2852:2852))
        (PORT d[11] (3081:3081:3081) (3270:3270:3270))
        (PORT d[12] (4145:4145:4145) (4252:4252:4252))
        (PORT clk (3154:3154:3154) (3260:3260:3260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2803:2803:2803))
        (PORT clk (3154:3154:3154) (3260:3260:3260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3158:3158:3158) (3264:3264:3264))
        (PORT d[0] (3440:3440:3440) (3435:3435:3435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3265:3265:3265))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3265:3265:3265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3265:3265:3265))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3159:3159:3159) (3265:3265:3265))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3795:3795:3795) (3998:3998:3998))
        (PORT d[1] (5012:5012:5012) (5173:5173:5173))
        (PORT d[2] (2988:2988:2988) (3112:3112:3112))
        (PORT d[3] (3684:3684:3684) (3872:3872:3872))
        (PORT d[4] (3224:3224:3224) (3457:3457:3457))
        (PORT d[5] (3425:3425:3425) (3561:3561:3561))
        (PORT d[6] (3550:3550:3550) (3642:3642:3642))
        (PORT d[7] (3337:3337:3337) (3507:3507:3507))
        (PORT d[8] (2312:2312:2312) (2412:2412:2412))
        (PORT d[9] (2584:2584:2584) (2677:2677:2677))
        (PORT d[10] (2712:2712:2712) (2776:2776:2776))
        (PORT d[11] (2628:2628:2628) (2639:2639:2639))
        (PORT d[12] (2282:2282:2282) (2293:2293:2293))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (PORT d[0] (2116:2116:2116) (2071:2071:2071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2575:2575:2575))
        (PORT clk (2983:2983:2983) (3048:3048:3048))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2288:2288:2288))
        (PORT d[1] (1195:1195:1195) (1249:1249:1249))
        (PORT d[2] (1240:1240:1240) (1302:1302:1302))
        (PORT d[3] (1230:1230:1230) (1285:1285:1285))
        (PORT d[4] (1556:1556:1556) (1601:1601:1601))
        (PORT d[5] (1549:1549:1549) (1591:1591:1591))
        (PORT d[6] (1511:1511:1511) (1563:1563:1563))
        (PORT d[7] (1190:1190:1190) (1248:1248:1248))
        (PORT d[8] (1539:1539:1539) (1588:1588:1588))
        (PORT d[9] (1149:1149:1149) (1187:1187:1187))
        (PORT d[10] (1423:1423:1423) (1468:1468:1468))
        (PORT d[11] (1453:1453:1453) (1495:1495:1495))
        (PORT d[12] (1914:1914:1914) (1954:1954:1954))
        (PORT clk (2979:2979:2979) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1321:1321:1321))
        (PORT clk (2979:2979:2979) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3048:3048:3048))
        (PORT d[0] (2036:2036:2036) (1978:1978:1978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3049:3049:3049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2984:2984:2984) (3049:3049:3049))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2427:2427:2427))
        (PORT d[1] (2466:2466:2466) (2465:2465:2465))
        (PORT d[2] (2633:2633:2633) (2772:2772:2772))
        (PORT d[3] (2081:2081:2081) (2182:2182:2182))
        (PORT d[4] (1923:1923:1923) (1970:1970:1970))
        (PORT d[5] (1285:1285:1285) (1343:1343:1343))
        (PORT d[6] (3132:3132:3132) (3182:3182:3182))
        (PORT d[7] (1849:1849:1849) (1850:1850:1850))
        (PORT d[8] (1872:1872:1872) (1860:1860:1860))
        (PORT d[9] (1854:1854:1854) (1843:1843:1843))
        (PORT d[10] (2269:2269:2269) (2268:2268:2268))
        (PORT d[11] (1883:1883:1883) (1874:1874:1874))
        (PORT d[12] (1874:1874:1874) (1863:1863:1863))
        (PORT clk (2442:2442:2442) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2429:2429:2429))
        (PORT d[0] (1389:1389:1389) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2426:2426:2426))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (2972:2972:2972))
        (PORT clk (2887:2887:2887) (2904:2904:2904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2468:2468:2468) (2533:2533:2533))
        (PORT d[1] (2327:2327:2327) (2425:2425:2425))
        (PORT d[2] (3075:3075:3075) (3150:3150:3150))
        (PORT d[3] (2837:2837:2837) (3014:3014:3014))
        (PORT d[4] (2552:2552:2552) (2607:2607:2607))
        (PORT d[5] (2619:2619:2619) (2738:2738:2738))
        (PORT d[6] (3132:3132:3132) (3145:3145:3145))
        (PORT d[7] (2989:2989:2989) (3154:3154:3154))
        (PORT d[8] (3051:3051:3051) (3205:3205:3205))
        (PORT d[9] (3317:3317:3317) (3505:3505:3505))
        (PORT d[10] (3205:3205:3205) (3247:3247:3247))
        (PORT d[11] (3051:3051:3051) (3223:3223:3223))
        (PORT d[12] (3362:3362:3362) (3416:3416:3416))
        (PORT clk (2883:2883:2883) (2900:2900:2900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2125:2125:2125))
        (PORT clk (2883:2883:2883) (2900:2900:2900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2887:2887:2887) (2904:2904:2904))
        (PORT d[0] (2787:2787:2787) (2752:2752:2752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2888:2888:2888) (2905:2905:2905))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2888:2888:2888) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2888:2888:2888) (2905:2905:2905))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2888:2888:2888) (2905:2905:2905))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3636:3636:3636))
        (PORT d[1] (4646:4646:4646) (4804:4804:4804))
        (PORT d[2] (2897:2897:2897) (3113:3113:3113))
        (PORT d[3] (2438:2438:2438) (2579:2579:2579))
        (PORT d[4] (3016:3016:3016) (3183:3183:3183))
        (PORT d[5] (2899:2899:2899) (2978:2978:2978))
        (PORT d[6] (3453:3453:3453) (3515:3515:3515))
        (PORT d[7] (3853:3853:3853) (4007:4007:4007))
        (PORT d[8] (3010:3010:3010) (3173:3173:3173))
        (PORT d[9] (3322:3322:3322) (3445:3445:3445))
        (PORT d[10] (2945:2945:2945) (3066:3066:3066))
        (PORT d[11] (2670:2670:2670) (2705:2705:2705))
        (PORT d[12] (2958:2958:2958) (2961:2961:2961))
        (PORT clk (2479:2479:2479) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2469:2469:2469))
        (PORT d[0] (2265:2265:2265) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2466:2466:2466))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2636:2636:2636) (2769:2769:2769))
        (PORT clk (2529:2529:2529) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2847:2847:2847))
        (PORT d[1] (3100:3100:3100) (3262:3262:3262))
        (PORT d[2] (3357:3357:3357) (3519:3519:3519))
        (PORT d[3] (2916:2916:2916) (3039:3039:3039))
        (PORT d[4] (3084:3084:3084) (3297:3297:3297))
        (PORT d[5] (3696:3696:3696) (3862:3862:3862))
        (PORT d[6] (3190:3190:3190) (3376:3376:3376))
        (PORT d[7] (3221:3221:3221) (3359:3359:3359))
        (PORT d[8] (3584:3584:3584) (3701:3701:3701))
        (PORT d[9] (3586:3586:3586) (3693:3693:3693))
        (PORT d[10] (3495:3495:3495) (3671:3671:3671))
        (PORT d[11] (3251:3251:3251) (3422:3422:3422))
        (PORT d[12] (3188:3188:3188) (3331:3331:3331))
        (PORT clk (2525:2525:2525) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (2906:2906:2906))
        (PORT clk (2525:2525:2525) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2546:2546:2546))
        (PORT d[0] (3511:3511:3511) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2547:2547:2547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3589:3589:3589))
        (PORT d[1] (3863:3863:3863) (3921:3921:3921))
        (PORT d[2] (3548:3548:3548) (3807:3807:3807))
        (PORT d[3] (3634:3634:3634) (3860:3860:3860))
        (PORT d[4] (2893:2893:2893) (3100:3100:3100))
        (PORT d[5] (3056:3056:3056) (3242:3242:3242))
        (PORT d[6] (4320:4320:4320) (4523:4523:4523))
        (PORT d[7] (3395:3395:3395) (3538:3538:3538))
        (PORT d[8] (3472:3472:3472) (3576:3576:3576))
        (PORT d[9] (3406:3406:3406) (3526:3526:3526))
        (PORT d[10] (3340:3340:3340) (3482:3482:3482))
        (PORT d[11] (3512:3512:3512) (3681:3681:3681))
        (PORT d[12] (3401:3401:3401) (3546:3546:3546))
        (PORT clk (2465:2465:2465) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (PORT d[0] (2832:2832:2832) (2899:2899:2899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2452:2452:2452))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1831:1831:1831) (1739:1739:1739))
        (PORT datab (6128:6128:6128) (6299:6299:6299))
        (PORT datac (4600:4600:4600) (4834:4834:4834))
        (PORT datad (3258:3258:3258) (3341:3341:3341))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2006:2006:2006) (1880:1880:1880))
        (PORT datab (6128:6128:6128) (6299:6299:6299))
        (PORT datac (1943:1943:1943) (1928:1928:1928))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (426:426:426))
        (PORT datab (3937:3937:3937) (4105:4105:4105))
        (PORT datac (203:203:203) (235:235:235))
        (PORT datad (3099:3099:3099) (3246:3246:3246))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2211:2211:2211) (2308:2308:2308))
        (PORT clk (2849:2849:2849) (2896:2896:2896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (2994:2994:2994))
        (PORT d[1] (2387:2387:2387) (2413:2413:2413))
        (PORT d[2] (2680:2680:2680) (2818:2818:2818))
        (PORT d[3] (2316:2316:2316) (2429:2429:2429))
        (PORT d[4] (2386:2386:2386) (2537:2537:2537))
        (PORT d[5] (2853:2853:2853) (2982:2982:2982))
        (PORT d[6] (2368:2368:2368) (2516:2516:2516))
        (PORT d[7] (2973:2973:2973) (3103:3103:3103))
        (PORT d[8] (2548:2548:2548) (2640:2640:2640))
        (PORT d[9] (2819:2819:2819) (2890:2890:2890))
        (PORT d[10] (2621:2621:2621) (2736:2736:2736))
        (PORT d[11] (2268:2268:2268) (2393:2393:2393))
        (PORT d[12] (3668:3668:3668) (3837:3837:3837))
        (PORT clk (2845:2845:2845) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2408:2408:2408))
        (PORT clk (2845:2845:2845) (2892:2892:2892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2849:2849:2849) (2896:2896:2896))
        (PORT d[0] (3007:3007:3007) (2980:2980:2980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2850:2850:2850) (2897:2897:2897))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2850:2850:2850) (2897:2897:2897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2850:2850:2850) (2897:2897:2897))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2850:2850:2850) (2897:2897:2897))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3256:3256:3256))
        (PORT d[1] (3458:3458:3458) (3497:3497:3497))
        (PORT d[2] (4759:4759:4759) (5090:5090:5090))
        (PORT d[3] (3900:3900:3900) (4081:4081:4081))
        (PORT d[4] (2847:2847:2847) (3038:3038:3038))
        (PORT d[5] (2653:2653:2653) (2777:2777:2777))
        (PORT d[6] (4238:4238:4238) (4397:4397:4397))
        (PORT d[7] (3157:3157:3157) (3306:3306:3306))
        (PORT d[8] (2953:2953:2953) (3075:3075:3075))
        (PORT d[9] (3393:3393:3393) (3522:3522:3522))
        (PORT d[10] (3020:3020:3020) (3179:3179:3179))
        (PORT d[11] (2956:2956:2956) (3078:3078:3078))
        (PORT d[12] (3077:3077:3077) (3196:3196:3196))
        (PORT clk (2426:2426:2426) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2414:2414:2414))
        (PORT d[0] (2075:2075:2075) (2114:2114:2114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2411:2411:2411))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2492:2492:2492))
        (PORT clk (2626:2626:2626) (2659:2659:2659))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2773:2773:2773))
        (PORT d[1] (3466:3466:3466) (3601:3601:3601))
        (PORT d[2] (3041:3041:3041) (3191:3191:3191))
        (PORT d[3] (2077:2077:2077) (2205:2205:2205))
        (PORT d[4] (1965:1965:1965) (2072:2072:2072))
        (PORT d[5] (2812:2812:2812) (2909:2909:2909))
        (PORT d[6] (2375:2375:2375) (2535:2535:2535))
        (PORT d[7] (2909:2909:2909) (3026:3026:3026))
        (PORT d[8] (3356:3356:3356) (3501:3501:3501))
        (PORT d[9] (2555:2555:2555) (2661:2661:2661))
        (PORT d[10] (2601:2601:2601) (2726:2726:2726))
        (PORT d[11] (2624:2624:2624) (2742:2742:2742))
        (PORT d[12] (2774:2774:2774) (2855:2855:2855))
        (PORT clk (2622:2622:2622) (2655:2655:2655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (1903:1903:1903))
        (PORT clk (2622:2622:2622) (2655:2655:2655))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2626:2626:2626) (2659:2659:2659))
        (PORT d[0] (2596:2596:2596) (2533:2533:2533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2627:2627:2627) (2660:2660:2660))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (3216:3216:3216))
        (PORT d[1] (3928:3928:3928) (4018:4018:4018))
        (PORT d[2] (3987:3987:3987) (4243:4243:4243))
        (PORT d[3] (3907:3907:3907) (4071:4071:4071))
        (PORT d[4] (3920:3920:3920) (4025:4025:4025))
        (PORT d[5] (2310:2310:2310) (2420:2420:2420))
        (PORT d[6] (4048:4048:4048) (4186:4186:4186))
        (PORT d[7] (3374:3374:3374) (3482:3482:3482))
        (PORT d[8] (3083:3083:3083) (3218:3218:3218))
        (PORT d[9] (2982:2982:2982) (3048:3048:3048))
        (PORT d[10] (3006:3006:3006) (3118:3118:3118))
        (PORT d[11] (2828:2828:2828) (2976:2976:2976))
        (PORT d[12] (2751:2751:2751) (2798:2798:2798))
        (PORT clk (2441:2441:2441) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (PORT d[0] (2034:2034:2034) (2055:2055:2055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a118.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2424:2424:2424))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2719:2719:2719))
        (PORT clk (2468:2468:2468) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2982:2982:2982))
        (PORT d[1] (3084:3084:3084) (3142:3142:3142))
        (PORT d[2] (3081:3081:3081) (3245:3245:3245))
        (PORT d[3] (2986:2986:2986) (3132:3132:3132))
        (PORT d[4] (3532:3532:3532) (3757:3757:3757))
        (PORT d[5] (3002:3002:3002) (3194:3194:3194))
        (PORT d[6] (2786:2786:2786) (2974:2974:2974))
        (PORT d[7] (3369:3369:3369) (3525:3525:3525))
        (PORT d[8] (2944:2944:2944) (3075:3075:3075))
        (PORT d[9] (3210:3210:3210) (3323:3323:3323))
        (PORT d[10] (3099:3099:3099) (3283:3283:3283))
        (PORT d[11] (3308:3308:3308) (3485:3485:3485))
        (PORT d[12] (3192:3192:3192) (3335:3335:3335))
        (PORT clk (2464:2464:2464) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2568:2568:2568))
        (PORT clk (2464:2464:2464) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2472:2472:2472))
        (PORT d[0] (3166:3166:3166) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2473:2473:2473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2473:2473:2473))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3510:3510:3510) (3727:3727:3727))
        (PORT d[1] (3855:3855:3855) (3916:3916:3916))
        (PORT d[2] (3849:3849:3849) (4115:4115:4115))
        (PORT d[3] (3304:3304:3304) (3532:3532:3532))
        (PORT d[4] (2920:2920:2920) (3138:3138:3138))
        (PORT d[5] (3079:3079:3079) (3266:3266:3266))
        (PORT d[6] (4748:4748:4748) (4868:4868:4868))
        (PORT d[7] (3488:3488:3488) (3641:3641:3641))
        (PORT d[8] (3574:3574:3574) (3706:3706:3706))
        (PORT d[9] (3401:3401:3401) (3527:3527:3527))
        (PORT d[10] (3402:3402:3402) (3560:3560:3560))
        (PORT d[11] (3234:3234:3234) (3414:3414:3414))
        (PORT d[12] (3107:3107:3107) (3267:3267:3267))
        (PORT clk (2459:2459:2459) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d[0] (2545:2545:2545) (2625:2625:2625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2789:2789:2789))
        (PORT clk (2529:2529:2529) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2409:2409:2409))
        (PORT d[1] (3101:3101:3101) (3237:3237:3237))
        (PORT d[2] (2719:2719:2719) (2876:2876:2876))
        (PORT d[3] (2330:2330:2330) (2449:2449:2449))
        (PORT d[4] (2011:2011:2011) (2129:2129:2129))
        (PORT d[5] (2868:2868:2868) (3007:3007:3007))
        (PORT d[6] (2422:2422:2422) (2584:2584:2584))
        (PORT d[7] (2779:2779:2779) (2872:2872:2872))
        (PORT d[8] (3025:3025:3025) (3177:3177:3177))
        (PORT d[9] (2609:2609:2609) (2727:2727:2727))
        (PORT d[10] (2740:2740:2740) (2900:2900:2900))
        (PORT d[11] (2511:2511:2511) (2618:2618:2618))
        (PORT d[12] (3247:3247:3247) (3381:3381:3381))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2253:2253:2253))
        (PORT clk (2525:2525:2525) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2529:2529:2529) (2549:2549:2549))
        (PORT d[0] (2948:2948:2948) (2883:2883:2883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2530:2530:2530) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (3204:3204:3204))
        (PORT d[1] (3909:3909:3909) (4029:4029:4029))
        (PORT d[2] (3609:3609:3609) (3860:3860:3860))
        (PORT d[3] (3516:3516:3516) (3684:3684:3684))
        (PORT d[4] (3603:3603:3603) (3713:3713:3713))
        (PORT d[5] (2644:2644:2644) (2746:2746:2746))
        (PORT d[6] (3701:3701:3701) (3851:3851:3851))
        (PORT d[7] (3536:3536:3536) (3694:3694:3694))
        (PORT d[8] (2787:2787:2787) (2932:2932:2932))
        (PORT d[9] (3411:3411:3411) (3532:3532:3532))
        (PORT d[10] (2999:2999:2999) (3121:3121:3121))
        (PORT d[11] (2806:2806:2806) (2964:2964:2964))
        (PORT d[12] (2783:2783:2783) (2859:2859:2859))
        (PORT clk (2455:2455:2455) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2441:2441:2441))
        (PORT d[0] (2355:2355:2355) (2347:2347:2347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a102.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2438:2438:2438))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2546:2546:2546) (2540:2540:2540))
        (PORT datab (6125:6125:6125) (6295:6295:6295))
        (PORT datac (4592:4592:4592) (4824:4824:4824))
        (PORT datad (1311:1311:1311) (1282:1282:1282))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3422:3422:3422) (3422:3422:3422))
        (PORT datab (4646:4646:4646) (4871:4871:4871))
        (PORT datac (969:969:969) (958:958:958))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (422:422:422))
        (PORT datab (3129:3129:3129) (3285:3285:3285))
        (PORT datac (205:205:205) (236:236:236))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4668:4668:4668) (4713:4713:4713))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2805:2805:2805) (2912:2912:2912))
        (PORT datad (2292:2292:2292) (2295:2295:2295))
        (IOPATH dataa combout (350:350:350) (352:352:352))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4379:4379:4379) (4705:4705:4705))
        (PORT datab (2224:2224:2224) (2267:2267:2267))
        (PORT datac (1418:1418:1418) (1449:1449:1449))
        (PORT datad (1353:1353:1353) (1379:1379:1379))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4475:4475:4475) (4751:4751:4751))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2194:2194:2194) (2090:2090:2090))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2961:2961:2961))
        (PORT clk (3477:3477:3477) (3592:3592:3592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2696:2696:2696))
        (PORT d[1] (2994:2994:2994) (3125:3125:3125))
        (PORT d[2] (2953:2953:2953) (3165:3165:3165))
        (PORT d[3] (3518:3518:3518) (3755:3755:3755))
        (PORT d[4] (2924:2924:2924) (3108:3108:3108))
        (PORT d[5] (3356:3356:3356) (3509:3509:3509))
        (PORT d[6] (3244:3244:3244) (3492:3492:3492))
        (PORT d[7] (3042:3042:3042) (3193:3193:3193))
        (PORT d[8] (2919:2919:2919) (3118:3118:3118))
        (PORT d[9] (3794:3794:3794) (3952:3952:3952))
        (PORT d[10] (2632:2632:2632) (2779:2779:2779))
        (PORT d[11] (3630:3630:3630) (3871:3871:3871))
        (PORT d[12] (3748:3748:3748) (3947:3947:3947))
        (PORT clk (3473:3473:3473) (3588:3588:3588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2507:2507:2507))
        (PORT clk (3473:3473:3473) (3588:3588:3588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3477:3477:3477) (3592:3592:3592))
        (PORT d[0] (3123:3123:3123) (3136:3136:3136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3478:3478:3478) (3593:3593:3593))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3478:3478:3478) (3593:3593:3593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3478:3478:3478) (3593:3593:3593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3478:3478:3478) (3593:3593:3593))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (3189:3189:3189))
        (PORT d[1] (3996:3996:3996) (4160:4160:4160))
        (PORT d[2] (3035:3035:3035) (3183:3183:3183))
        (PORT d[3] (3628:3628:3628) (3818:3818:3818))
        (PORT d[4] (3725:3725:3725) (4044:4044:4044))
        (PORT d[5] (3264:3264:3264) (3388:3388:3388))
        (PORT d[6] (3949:3949:3949) (4076:4076:4076))
        (PORT d[7] (3567:3567:3567) (3673:3673:3673))
        (PORT d[8] (2071:2071:2071) (2185:2185:2185))
        (PORT d[9] (2675:2675:2675) (2802:2802:2802))
        (PORT d[10] (2970:2970:2970) (3098:3098:3098))
        (PORT d[11] (3215:3215:3215) (3303:3303:3303))
        (PORT d[12] (2565:2565:2565) (2644:2644:2644))
        (PORT clk (2441:2441:2441) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2429:2429:2429))
        (PORT d[0] (2312:2312:2312) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2426:2426:2426))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (2941:2941:2941))
        (PORT clk (3331:3331:3331) (3395:3395:3395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2496:2496:2496) (2690:2690:2690))
        (PORT d[1] (2872:2872:2872) (2966:2966:2966))
        (PORT d[2] (2940:2940:2940) (3150:3150:3150))
        (PORT d[3] (3507:3507:3507) (3742:3742:3742))
        (PORT d[4] (3225:3225:3225) (3384:3384:3384))
        (PORT d[5] (3058:3058:3058) (3216:3216:3216))
        (PORT d[6] (3582:3582:3582) (3834:3834:3834))
        (PORT d[7] (3041:3041:3041) (3192:3192:3192))
        (PORT d[8] (2845:2845:2845) (3029:3029:3029))
        (PORT d[9] (3831:3831:3831) (4056:4056:4056))
        (PORT d[10] (2687:2687:2687) (2833:2833:2833))
        (PORT d[11] (3204:3204:3204) (3440:3440:3440))
        (PORT d[12] (4081:4081:4081) (4271:4271:4271))
        (PORT clk (3327:3327:3327) (3391:3391:3391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2877:2877:2877))
        (PORT clk (3327:3327:3327) (3391:3391:3391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3331:3331:3331) (3395:3395:3395))
        (PORT d[0] (3477:3477:3477) (3508:3508:3508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3396:3396:3396))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3396:3396:3396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3396:3396:3396))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3332:3332:3332) (3396:3396:3396))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (3185:3185:3185))
        (PORT d[1] (4277:4277:4277) (4463:4463:4463))
        (PORT d[2] (3035:3035:3035) (3184:3184:3184))
        (PORT d[3] (3606:3606:3606) (3793:3793:3793))
        (PORT d[4] (3785:3785:3785) (4101:4101:4101))
        (PORT d[5] (3299:3299:3299) (3427:3427:3427))
        (PORT d[6] (3957:3957:3957) (4083:4083:4083))
        (PORT d[7] (3565:3565:3565) (3660:3660:3660))
        (PORT d[8] (2061:2061:2061) (2173:2173:2173))
        (PORT d[9] (3004:3004:3004) (3090:3090:3090))
        (PORT d[10] (3045:3045:3045) (3168:3168:3168))
        (PORT d[11] (3197:3197:3197) (3261:3261:3261))
        (PORT d[12] (2873:2873:2873) (2961:2961:2961))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (PORT d[0] (2420:2420:2420) (2477:2477:2477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (760:760:760))
        (PORT datab (3040:3040:3040) (3130:3130:3130))
        (PORT datac (2754:2754:2754) (2800:2800:2800))
        (PORT datad (1348:1348:1348) (1325:1325:1325))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3402:3402:3402))
        (PORT clk (3839:3839:3839) (3981:3981:3981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (3101:3101:3101))
        (PORT d[1] (3393:3393:3393) (3561:3561:3561))
        (PORT d[2] (3319:3319:3319) (3553:3553:3553))
        (PORT d[3] (4108:4108:4108) (4384:4384:4384))
        (PORT d[4] (3298:3298:3298) (3485:3485:3485))
        (PORT d[5] (4330:4330:4330) (4456:4456:4456))
        (PORT d[6] (3697:3697:3697) (3985:3985:3985))
        (PORT d[7] (3912:3912:3912) (4163:4163:4163))
        (PORT d[8] (2537:2537:2537) (2732:2732:2732))
        (PORT d[9] (3785:3785:3785) (3973:3973:3973))
        (PORT d[10] (3449:3449:3449) (3604:3604:3604))
        (PORT d[11] (3930:3930:3930) (4199:4199:4199))
        (PORT d[12] (4787:4787:4787) (5000:5000:5000))
        (PORT clk (3835:3835:3835) (3977:3977:3977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2771:2771:2771))
        (PORT clk (3835:3835:3835) (3977:3977:3977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3839:3839:3839) (3981:3981:3981))
        (PORT d[0] (3329:3329:3329) (3401:3401:3401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3840:3840:3840) (3982:3982:3982))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3840:3840:3840) (3982:3982:3982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3840:3840:3840) (3982:3982:3982))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3840:3840:3840) (3982:3982:3982))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (3813:3813:3813))
        (PORT d[1] (3889:3889:3889) (4032:4032:4032))
        (PORT d[2] (3805:3805:3805) (3999:3999:3999))
        (PORT d[3] (3976:3976:3976) (4240:4240:4240))
        (PORT d[4] (3733:3733:3733) (4048:4048:4048))
        (PORT d[5] (3496:3496:3496) (3690:3690:3690))
        (PORT d[6] (4147:4147:4147) (4252:4252:4252))
        (PORT d[7] (3280:3280:3280) (3407:3407:3407))
        (PORT d[8] (2766:2766:2766) (2910:2910:2910))
        (PORT d[9] (2799:2799:2799) (2952:2952:2952))
        (PORT d[10] (3454:3454:3454) (3618:3618:3618))
        (PORT d[11] (2963:2963:2963) (3101:3101:3101))
        (PORT d[12] (2977:2977:2977) (3091:3091:3091))
        (PORT clk (2452:2452:2452) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (PORT d[0] (2562:2562:2562) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2933:2933:2933) (3096:3096:3096))
        (PORT clk (3280:3280:3280) (3350:3350:3350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2682:2682:2682))
        (PORT d[1] (2980:2980:2980) (3108:3108:3108))
        (PORT d[2] (2981:2981:2981) (3195:3195:3195))
        (PORT d[3] (3237:3237:3237) (3486:3486:3486))
        (PORT d[4] (2923:2923:2923) (3107:3107:3107))
        (PORT d[5] (3031:3031:3031) (3193:3193:3193))
        (PORT d[6] (3612:3612:3612) (3858:3858:3858))
        (PORT d[7] (3080:3080:3080) (3232:3232:3232))
        (PORT d[8] (2892:2892:2892) (3090:3090:3090))
        (PORT d[9] (4191:4191:4191) (4411:4411:4411))
        (PORT d[10] (3048:3048:3048) (3229:3229:3229))
        (PORT d[11] (3121:3121:3121) (3356:3356:3356))
        (PORT d[12] (3722:3722:3722) (3919:3919:3919))
        (PORT clk (3276:3276:3276) (3346:3346:3346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2642:2642:2642))
        (PORT clk (3276:3276:3276) (3346:3346:3346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3280:3280:3280) (3350:3350:3350))
        (PORT d[0] (3274:3274:3274) (3300:3300:3300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3281:3281:3281) (3351:3351:3351))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3281:3281:3281) (3351:3351:3351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3281:3281:3281) (3351:3351:3351))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3281:3281:3281) (3351:3351:3351))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3503:3503:3503))
        (PORT d[1] (3997:3997:3997) (4161:4161:4161))
        (PORT d[2] (2615:2615:2615) (2768:2768:2768))
        (PORT d[3] (3628:3628:3628) (3817:3817:3817))
        (PORT d[4] (3734:3734:3734) (4047:4047:4047))
        (PORT d[5] (3263:3263:3263) (3388:3388:3388))
        (PORT d[6] (3908:3908:3908) (4032:4032:4032))
        (PORT d[7] (2930:2930:2930) (3055:3055:3055))
        (PORT d[8] (2085:2085:2085) (2201:2201:2201))
        (PORT d[9] (2970:2970:2970) (3087:3087:3087))
        (PORT d[10] (2999:2999:2999) (3119:3119:3119))
        (PORT d[11] (2879:2879:2879) (2974:2974:2974))
        (PORT d[12] (2604:2604:2604) (2688:2688:2688))
        (PORT clk (2444:2444:2444) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2431:2431:2431))
        (PORT d[0] (2339:2339:2339) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2428:2428:2428))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (421:421:421))
        (PORT datab (1814:1814:1814) (1768:1768:1768))
        (PORT datac (2758:2758:2758) (2805:2805:2805))
        (PORT datad (734:734:734) (726:726:726))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3320:3320:3320))
        (PORT clk (3706:3706:3706) (3806:3806:3806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3591:3591:3591))
        (PORT d[1] (3027:3027:3027) (3185:3185:3185))
        (PORT d[2] (3308:3308:3308) (3547:3547:3547))
        (PORT d[3] (4231:4231:4231) (4520:4520:4520))
        (PORT d[4] (2903:2903:2903) (3097:3097:3097))
        (PORT d[5] (3605:3605:3605) (3741:3741:3741))
        (PORT d[6] (3676:3676:3676) (3957:3957:3957))
        (PORT d[7] (4149:4149:4149) (4383:4383:4383))
        (PORT d[8] (2878:2878:2878) (3078:3078:3078))
        (PORT d[9] (3753:3753:3753) (3944:3944:3944))
        (PORT d[10] (3168:3168:3168) (3368:3368:3368))
        (PORT d[11] (4364:4364:4364) (4661:4661:4661))
        (PORT d[12] (4433:4433:4433) (4653:4653:4653))
        (PORT clk (3702:3702:3702) (3802:3802:3802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3322:3322:3322) (3380:3380:3380))
        (PORT clk (3702:3702:3702) (3802:3802:3802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3806:3806:3806))
        (PORT d[0] (3969:3969:3969) (4033:4033:4033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3807:3807:3807))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3807:3807:3807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3807:3807:3807))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3807:3807:3807))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3662:3662:3662) (3844:3844:3844))
        (PORT d[1] (3993:3993:3993) (4157:4157:4157))
        (PORT d[2] (3445:3445:3445) (3637:3637:3637))
        (PORT d[3] (3968:3968:3968) (4192:4192:4192))
        (PORT d[4] (3625:3625:3625) (3929:3929:3929))
        (PORT d[5] (3053:3053:3053) (3236:3236:3236))
        (PORT d[6] (4454:4454:4454) (4559:4559:4559))
        (PORT d[7] (3588:3588:3588) (3710:3710:3710))
        (PORT d[8] (3153:3153:3153) (3304:3304:3304))
        (PORT d[9] (3411:3411:3411) (3554:3554:3554))
        (PORT d[10] (3405:3405:3405) (3580:3580:3580))
        (PORT d[11] (3649:3649:3649) (3769:3769:3769))
        (PORT d[12] (3255:3255:3255) (3376:3376:3376))
        (PORT clk (2464:2464:2464) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (PORT d[0] (2528:2528:2528) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2448:2448:2448))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3386:3386:3386))
        (PORT clk (3710:3710:3710) (3810:3810:3810))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3203:3203:3203))
        (PORT d[1] (3016:3016:3016) (3189:3189:3189))
        (PORT d[2] (3565:3565:3565) (3769:3769:3769))
        (PORT d[3] (4560:4560:4560) (4838:4838:4838))
        (PORT d[4] (3243:3243:3243) (3426:3426:3426))
        (PORT d[5] (3914:3914:3914) (4037:4037:4037))
        (PORT d[6] (3582:3582:3582) (3865:3865:3865))
        (PORT d[7] (4232:4232:4232) (4477:4477:4477))
        (PORT d[8] (2859:2859:2859) (3055:3055:3055))
        (PORT d[9] (4066:4066:4066) (4243:4243:4243))
        (PORT d[10] (3463:3463:3463) (3653:3653:3653))
        (PORT d[11] (3596:3596:3596) (3865:3865:3865))
        (PORT d[12] (4434:4434:4434) (4654:4654:4654))
        (PORT clk (3706:3706:3706) (3806:3806:3806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3021:3021:3021))
        (PORT clk (3706:3706:3706) (3806:3806:3806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3810:3810:3810))
        (PORT d[0] (3595:3595:3595) (3652:3652:3652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3811:3811:3811))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3811:3811:3811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3811:3811:3811))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3811:3811:3811))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (3807:3807:3807))
        (PORT d[1] (3991:3991:3991) (4154:4154:4154))
        (PORT d[2] (3439:3439:3439) (3638:3638:3638))
        (PORT d[3] (3708:3708:3708) (3983:3983:3983))
        (PORT d[4] (3956:3956:3956) (4247:4247:4247))
        (PORT d[5] (3737:3737:3737) (3919:3919:3919))
        (PORT d[6] (4511:4511:4511) (4619:4619:4619))
        (PORT d[7] (3561:3561:3561) (3685:3685:3685))
        (PORT d[8] (2888:2888:2888) (3041:3041:3041))
        (PORT d[9] (3085:3085:3085) (3242:3242:3242))
        (PORT d[10] (3461:3461:3461) (3630:3630:3630))
        (PORT d[11] (3684:3684:3684) (3801:3801:3801))
        (PORT d[12] (2939:2939:2939) (3051:3051:3051))
        (PORT clk (2462:2462:2462) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (PORT d[0] (2610:2610:2610) (2728:2728:2728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2445:2445:2445))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2973:2973:2973))
        (PORT clk (3072:3072:3072) (3149:3149:3149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2585:2585:2585))
        (PORT d[1] (2871:2871:2871) (2982:2982:2982))
        (PORT d[2] (3138:3138:3138) (3256:3256:3256))
        (PORT d[3] (3068:3068:3068) (3233:3233:3233))
        (PORT d[4] (2504:2504:2504) (2649:2649:2649))
        (PORT d[5] (2990:2990:2990) (3130:3130:3130))
        (PORT d[6] (3522:3522:3522) (3728:3728:3728))
        (PORT d[7] (2991:2991:2991) (3131:3131:3131))
        (PORT d[8] (2968:2968:2968) (3212:3212:3212))
        (PORT d[9] (3722:3722:3722) (3931:3931:3931))
        (PORT d[10] (3345:3345:3345) (3481:3481:3481))
        (PORT d[11] (3167:3167:3167) (3363:3363:3363))
        (PORT d[12] (3637:3637:3637) (3782:3782:3782))
        (PORT clk (3068:3068:3068) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2732:2732:2732))
        (PORT clk (3068:3068:3068) (3145:3145:3145))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3072:3072:3072) (3149:3149:3149))
        (PORT d[0] (3308:3308:3308) (3363:3363:3363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3150:3150:3150))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3150:3150:3150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3150:3150:3150))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3073:3073:3073) (3150:3150:3150))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3482:3482:3482))
        (PORT d[1] (4953:4953:4953) (5119:5119:5119))
        (PORT d[2] (3112:3112:3112) (3318:3318:3318))
        (PORT d[3] (2941:2941:2941) (3131:3131:3131))
        (PORT d[4] (3452:3452:3452) (3673:3673:3673))
        (PORT d[5] (2949:2949:2949) (3085:3085:3085))
        (PORT d[6] (3537:3537:3537) (3626:3626:3626))
        (PORT d[7] (3727:3727:3727) (3895:3895:3895))
        (PORT d[8] (2563:2563:2563) (2681:2681:2681))
        (PORT d[9] (2949:2949:2949) (3066:3066:3066))
        (PORT d[10] (2747:2747:2747) (2802:2802:2802))
        (PORT d[11] (3054:3054:3054) (3072:3072:3072))
        (PORT d[12] (2625:2625:2625) (2635:2635:2635))
        (PORT clk (2459:2459:2459) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2443:2443:2443))
        (PORT d[0] (2391:2391:2391) (2429:2429:2429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2920:2920:2920))
        (PORT clk (3315:3315:3315) (3387:3387:3387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2689:2689:2689))
        (PORT d[1] (2618:2618:2618) (2750:2750:2750))
        (PORT d[2] (2956:2956:2956) (3168:3168:3168))
        (PORT d[3] (3511:3511:3511) (3750:3750:3750))
        (PORT d[4] (2940:2940:2940) (3124:3124:3124))
        (PORT d[5] (3318:3318:3318) (3469:3469:3469))
        (PORT d[6] (3246:3246:3246) (3499:3499:3499))
        (PORT d[7] (3048:3048:3048) (3197:3197:3197))
        (PORT d[8] (2885:2885:2885) (3082:3082:3082))
        (PORT d[9] (3837:3837:3837) (4066:4066:4066))
        (PORT d[10] (3116:3116:3116) (3306:3306:3306))
        (PORT d[11] (3217:3217:3217) (3455:3455:3455))
        (PORT d[12] (4064:4064:4064) (4253:4253:4253))
        (PORT clk (3311:3311:3311) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (2964:2964:2964))
        (PORT clk (3311:3311:3311) (3383:3383:3383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3315:3315:3315) (3387:3387:3387))
        (PORT d[0] (3604:3604:3604) (3579:3579:3579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3316:3316:3316) (3388:3388:3388))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3316:3316:3316) (3388:3388:3388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3316:3316:3316) (3388:3388:3388))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3316:3316:3316) (3388:3388:3388))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3410:3410:3410) (3562:3562:3562))
        (PORT d[1] (4257:4257:4257) (4439:4439:4439))
        (PORT d[2] (3608:3608:3608) (3742:3742:3742))
        (PORT d[3] (3620:3620:3620) (3809:3809:3809))
        (PORT d[4] (3742:3742:3742) (4052:4052:4052))
        (PORT d[5] (3256:3256:3256) (3380:3380:3380))
        (PORT d[6] (3592:3592:3592) (3726:3726:3726))
        (PORT d[7] (3623:3623:3623) (3723:3723:3723))
        (PORT d[8] (2061:2061:2061) (2173:2173:2173))
        (PORT d[9] (2642:2642:2642) (2768:2768:2768))
        (PORT d[10] (3013:3013:3013) (3134:3134:3134))
        (PORT d[11] (3222:3222:3222) (3285:3285:3285))
        (PORT d[12] (2940:2940:2940) (3015:3015:3015))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2433:2433:2433))
        (PORT d[0] (2414:2414:2414) (2425:2425:2425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2430:2430:2430))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2074:2074:2074) (2106:2106:2106))
        (PORT datab (3037:3037:3037) (3127:3127:3127))
        (PORT datac (2759:2759:2759) (2805:2805:2805))
        (PORT datad (730:730:730) (722:722:722))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2165:2165:2165) (2137:2137:2137))
        (PORT datab (2310:2310:2310) (2174:2174:2174))
        (PORT datac (2762:2762:2762) (2809:2809:2809))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5446:5446:5446) (5601:5601:5601))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (3586:3586:3586) (3781:3781:3781))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (2881:2881:2881))
        (PORT clk (2992:2992:2992) (3038:3038:3038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2428:2428:2428) (2566:2566:2566))
        (PORT d[1] (2268:2268:2268) (2363:2363:2363))
        (PORT d[2] (2362:2362:2362) (2436:2436:2436))
        (PORT d[3] (2528:2528:2528) (2712:2712:2712))
        (PORT d[4] (2147:2147:2147) (2205:2205:2205))
        (PORT d[5] (2607:2607:2607) (2725:2725:2725))
        (PORT d[6] (2458:2458:2458) (2480:2480:2480))
        (PORT d[7] (2242:2242:2242) (2291:2291:2291))
        (PORT d[8] (3041:3041:3041) (3192:3192:3192))
        (PORT d[9] (2830:2830:2830) (2894:2894:2894))
        (PORT d[10] (2476:2476:2476) (2516:2516:2516))
        (PORT d[11] (2168:2168:2168) (2204:2204:2204))
        (PORT d[12] (2966:2966:2966) (3000:3000:3000))
        (PORT clk (2988:2988:2988) (3034:3034:3034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2448:2448:2448))
        (PORT clk (2988:2988:2988) (3034:3034:3034))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2992:2992:2992) (3038:3038:3038))
        (PORT d[0] (3153:3153:3153) (3079:3079:3079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3039:3039:3039))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3039:3039:3039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3039:3039:3039))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2993:2993:2993) (3039:3039:3039))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3482:3482:3482) (3489:3489:3489))
        (PORT d[1] (4358:4358:4358) (4525:4525:4525))
        (PORT d[2] (2320:2320:2320) (2463:2463:2463))
        (PORT d[3] (2448:2448:2448) (2551:2551:2551))
        (PORT d[4] (3287:3287:3287) (3440:3440:3440))
        (PORT d[5] (3270:3270:3270) (3351:3351:3351))
        (PORT d[6] (3445:3445:3445) (3515:3515:3515))
        (PORT d[7] (2558:2558:2558) (2559:2559:2559))
        (PORT d[8] (3069:3069:3069) (3209:3209:3209))
        (PORT d[9] (2455:2455:2455) (2466:2466:2466))
        (PORT d[10] (2738:2738:2738) (2788:2788:2788))
        (PORT d[11] (2930:2930:2930) (2952:2952:2952))
        (PORT d[12] (2395:2395:2395) (2397:2397:2397))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (PORT d[0] (2050:2050:2050) (2021:2021:2021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3141:3141:3141) (3372:3372:3372))
        (PORT clk (3887:3887:3887) (4031:4031:4031))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2931:2931:2931) (3161:3161:3161))
        (PORT d[1] (3056:3056:3056) (3214:3214:3214))
        (PORT d[2] (3383:3383:3383) (3595:3595:3595))
        (PORT d[3] (3939:3939:3939) (4202:4202:4202))
        (PORT d[4] (3277:3277:3277) (3463:3463:3463))
        (PORT d[5] (3950:3950:3950) (4081:4081:4081))
        (PORT d[6] (3755:3755:3755) (4049:4049:4049))
        (PORT d[7] (3725:3725:3725) (3873:3873:3873))
        (PORT d[8] (2904:2904:2904) (3093:3093:3093))
        (PORT d[9] (3657:3657:3657) (3799:3799:3799))
        (PORT d[10] (3448:3448:3448) (3604:3604:3604))
        (PORT d[11] (4179:4179:4179) (4419:4419:4419))
        (PORT d[12] (4037:4037:4037) (4264:4264:4264))
        (PORT clk (3883:3883:3883) (4027:4027:4027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3278:3278:3278) (3317:3317:3317))
        (PORT clk (3883:3883:3883) (4027:4027:4027))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3887:3887:3887) (4031:4031:4031))
        (PORT d[0] (3900:3900:3900) (3948:3948:3948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3888:3888:3888) (4032:4032:4032))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3888:3888:3888) (4032:4032:4032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3888:3888:3888) (4032:4032:4032))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3888:3888:3888) (4032:4032:4032))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3527:3527:3527))
        (PORT d[1] (3933:3933:3933) (4087:4087:4087))
        (PORT d[2] (3805:3805:3805) (4000:4000:4000))
        (PORT d[3] (3974:3974:3974) (4239:4239:4239))
        (PORT d[4] (3732:3732:3732) (4047:4047:4047))
        (PORT d[5] (3846:3846:3846) (4034:4034:4034))
        (PORT d[6] (4509:4509:4509) (4593:4593:4593))
        (PORT d[7] (3216:3216:3216) (3343:3343:3343))
        (PORT d[8] (2820:2820:2820) (2958:2958:2958))
        (PORT d[9] (2767:2767:2767) (2918:2918:2918))
        (PORT d[10] (3641:3641:3641) (3750:3750:3750))
        (PORT d[11] (2966:2966:2966) (3103:3103:3103))
        (PORT d[12] (2866:2866:2866) (2975:2975:2975))
        (PORT clk (2448:2448:2448) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (PORT d[0] (2480:2480:2480) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2431:2431:2431))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2571:2571:2571) (2578:2578:2578))
        (PORT datab (3036:3036:3036) (3126:3126:3126))
        (PORT datac (2761:2761:2761) (2808:2808:2808))
        (PORT datad (2216:2216:2216) (2078:2078:2078))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2803:2803:2803))
        (PORT clk (3565:3565:3565) (3711:3711:3711))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (3056:3056:3056))
        (PORT d[1] (3329:3329:3329) (3488:3488:3488))
        (PORT d[2] (2588:2588:2588) (2755:2755:2755))
        (PORT d[3] (3224:3224:3224) (3431:3431:3431))
        (PORT d[4] (3150:3150:3150) (3323:3323:3323))
        (PORT d[5] (3208:3208:3208) (3330:3330:3330))
        (PORT d[6] (3252:3252:3252) (3503:3503:3503))
        (PORT d[7] (2579:2579:2579) (2677:2677:2677))
        (PORT d[8] (2032:2032:2032) (2158:2158:2158))
        (PORT d[9] (3649:3649:3649) (3807:3807:3807))
        (PORT d[10] (2981:2981:2981) (3119:3119:3119))
        (PORT d[11] (3540:3540:3540) (3769:3769:3769))
        (PORT d[12] (3276:3276:3276) (3430:3430:3430))
        (PORT clk (3561:3561:3561) (3707:3707:3707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2462:2462:2462))
        (PORT clk (3561:3561:3561) (3707:3707:3707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3565:3565:3565) (3711:3711:3711))
        (PORT d[0] (3059:3059:3059) (3067:3067:3067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3712:3712:3712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3566:3566:3566) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (3066:3066:3066))
        (PORT d[1] (4303:4303:4303) (4459:4459:4459))
        (PORT d[2] (2735:2735:2735) (2902:2902:2902))
        (PORT d[3] (4645:4645:4645) (4823:4823:4823))
        (PORT d[4] (3326:3326:3326) (3572:3572:3572))
        (PORT d[5] (3000:3000:3000) (3107:3107:3107))
        (PORT d[6] (3594:3594:3594) (3688:3688:3688))
        (PORT d[7] (3233:3233:3233) (3305:3305:3305))
        (PORT d[8] (2057:2057:2057) (2170:2170:2170))
        (PORT d[9] (2713:2713:2713) (2808:2808:2808))
        (PORT d[10] (2566:2566:2566) (2649:2649:2649))
        (PORT d[11] (2870:2870:2870) (2967:2967:2967))
        (PORT d[12] (2880:2880:2880) (2948:2948:2948))
        (PORT clk (2397:2397:2397) (2384:2384:2384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2384:2384:2384))
        (PORT d[0] (2050:2050:2050) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a119.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2381:2381:2381))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2656:2656:2656))
        (PORT clk (2896:2896:2896) (2912:2912:2912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2227:2227:2227))
        (PORT d[1] (2186:2186:2186) (2250:2250:2250))
        (PORT d[2] (2668:2668:2668) (2739:2739:2739))
        (PORT d[3] (2785:2785:2785) (2955:2955:2955))
        (PORT d[4] (1821:1821:1821) (1892:1892:1892))
        (PORT d[5] (2624:2624:2624) (2746:2746:2746))
        (PORT d[6] (2497:2497:2497) (2520:2520:2520))
        (PORT d[7] (2269:2269:2269) (2319:2319:2319))
        (PORT d[8] (3073:3073:3073) (3228:3228:3228))
        (PORT d[9] (2842:2842:2842) (2906:2906:2906))
        (PORT d[10] (2498:2498:2498) (2544:2544:2544))
        (PORT d[11] (2438:2438:2438) (2465:2465:2465))
        (PORT d[12] (2935:2935:2935) (2968:2968:2968))
        (PORT clk (2892:2892:2892) (2908:2908:2908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2378:2378:2378))
        (PORT clk (2892:2892:2892) (2908:2908:2908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2896:2896:2896) (2912:2912:2912))
        (PORT d[0] (3078:3078:3078) (3009:3009:3009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2913:2913:2913))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2913:2913:2913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2913:2913:2913))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2897:2897:2897) (2913:2913:2913))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3518:3518:3518))
        (PORT d[1] (4359:4359:4359) (4526:4526:4526))
        (PORT d[2] (2313:2313:2313) (2454:2454:2454))
        (PORT d[3] (2428:2428:2428) (2529:2529:2529))
        (PORT d[4] (2991:2991:2991) (3151:3151:3151))
        (PORT d[5] (3321:3321:3321) (3406:3406:3406))
        (PORT d[6] (3393:3393:3393) (3452:3452:3452))
        (PORT d[7] (2908:2908:2908) (2902:2902:2902))
        (PORT d[8] (2398:2398:2398) (2548:2548:2548))
        (PORT d[9] (2780:2780:2780) (2792:2792:2792))
        (PORT d[10] (3276:3276:3276) (3387:3387:3387))
        (PORT d[11] (2627:2627:2627) (2659:2659:2659))
        (PORT d[12] (3047:3047:3047) (3053:3053:3053))
        (PORT clk (2462:2462:2462) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (PORT d[0] (1736:1736:1736) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a119.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2448:2448:2448))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (3035:3035:3035) (3125:3125:3125))
        (PORT datac (1245:1245:1245) (1220:1220:1220))
        (PORT datad (1971:1971:1971) (1980:1980:1980))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2580:2580:2580))
        (PORT clk (3336:3336:3336) (3432:3432:3432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2882:2882:2882))
        (PORT d[1] (2336:2336:2336) (2445:2445:2445))
        (PORT d[2] (2302:2302:2302) (2404:2404:2404))
        (PORT d[3] (2835:2835:2835) (3028:3028:3028))
        (PORT d[4] (2081:2081:2081) (2181:2181:2181))
        (PORT d[5] (2412:2412:2412) (2427:2427:2427))
        (PORT d[6] (3196:3196:3196) (3194:3194:3194))
        (PORT d[7] (2297:2297:2297) (2411:2411:2411))
        (PORT d[8] (2474:2474:2474) (2623:2623:2623))
        (PORT d[9] (2897:2897:2897) (3001:3001:3001))
        (PORT d[10] (2651:2651:2651) (2770:2770:2770))
        (PORT d[11] (2987:2987:2987) (3171:3171:3171))
        (PORT d[12] (3173:3173:3173) (3270:3270:3270))
        (PORT clk (3332:3332:3332) (3428:3428:3428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2746:2746:2746) (2683:2683:2683))
        (PORT clk (3332:3332:3332) (3428:3428:3428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3336:3336:3336) (3432:3432:3432))
        (PORT d[0] (3368:3368:3368) (3314:3314:3314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3433:3433:3433))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3433:3433:3433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3433:3433:3433))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3433:3433:3433))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2888:2888:2888) (2984:2984:2984))
        (PORT d[1] (4358:4358:4358) (4523:4523:4523))
        (PORT d[2] (3001:3001:3001) (3104:3104:3104))
        (PORT d[3] (4384:4384:4384) (4566:4566:4566))
        (PORT d[4] (2541:2541:2541) (2742:2742:2742))
        (PORT d[5] (2870:2870:2870) (2981:2981:2981))
        (PORT d[6] (3114:3114:3114) (3166:3166:3166))
        (PORT d[7] (2899:2899:2899) (2900:2900:2900))
        (PORT d[8] (2256:2256:2256) (2360:2360:2360))
        (PORT d[9] (2790:2790:2790) (2803:2803:2803))
        (PORT d[10] (2326:2326:2326) (2341:2341:2341))
        (PORT d[11] (2301:2301:2301) (2264:2264:2264))
        (PORT d[12] (2472:2472:2472) (2533:2533:2533))
        (PORT clk (2413:2413:2413) (2400:2400:2400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2400:2400:2400))
        (PORT d[0] (2203:2203:2203) (2160:2160:2160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2397:2397:2397))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2591:2591:2591))
        (PORT clk (3454:3454:3454) (3563:3563:3563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3219:3219:3219))
        (PORT d[1] (2696:2696:2696) (2722:2722:2722))
        (PORT d[2] (2800:2800:2800) (2932:2932:2932))
        (PORT d[3] (3205:3205:3205) (3395:3395:3395))
        (PORT d[4] (2743:2743:2743) (2899:2899:2899))
        (PORT d[5] (1997:1997:1997) (2010:2010:2010))
        (PORT d[6] (2513:2513:2513) (2528:2528:2528))
        (PORT d[7] (2676:2676:2676) (2788:2788:2788))
        (PORT d[8] (2027:2027:2027) (2154:2154:2154))
        (PORT d[9] (3211:3211:3211) (3318:3318:3318))
        (PORT d[10] (2973:2973:2973) (3075:3075:3075))
        (PORT d[11] (3300:3300:3300) (3461:3461:3461))
        (PORT d[12] (2600:2600:2600) (2600:2600:2600))
        (PORT clk (3450:3450:3450) (3559:3559:3559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2098:2098:2098))
        (PORT clk (3450:3450:3450) (3559:3559:3559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3563:3563:3563))
        (PORT d[0] (2743:2743:2743) (2729:2729:2729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3455:3455:3455) (3564:3564:3564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3455:3455:3455) (3564:3564:3564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3455:3455:3455) (3564:3564:3564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3455:3455:3455) (3564:3564:3564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2810:2810:2810) (2840:2840:2840))
        (PORT d[1] (2710:2710:2710) (2715:2715:2715))
        (PORT d[2] (2024:2024:2024) (2144:2144:2144))
        (PORT d[3] (5060:5060:5060) (5231:5231:5231))
        (PORT d[4] (2807:2807:2807) (2989:2989:2989))
        (PORT d[5] (3002:3002:3002) (3040:3040:3040))
        (PORT d[6] (3143:3143:3143) (3197:3197:3197))
        (PORT d[7] (2223:2223:2223) (2229:2229:2229))
        (PORT d[8] (1959:1959:1959) (2009:2009:2009))
        (PORT d[9] (1918:1918:1918) (1880:1880:1880))
        (PORT d[10] (2625:2625:2625) (2755:2755:2755))
        (PORT d[11] (2020:2020:2020) (2001:2001:2001))
        (PORT d[12] (1937:1937:1937) (1892:1892:1892))
        (PORT clk (2444:2444:2444) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2431:2431:2431))
        (PORT d[0] (1760:1760:1760) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2432:2432:2432))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2428:2428:2428))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2818:2818:2818) (2862:2862:2862))
        (PORT datab (2525:2525:2525) (2663:2663:2663))
        (PORT datac (1592:1592:1592) (1570:1570:1570))
        (PORT datad (1889:1889:1889) (1848:1848:1848))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2835:2835:2835))
        (PORT clk (3075:3075:3075) (3152:3152:3152))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2803:2803:2803))
        (PORT d[1] (3242:3242:3242) (3350:3350:3350))
        (PORT d[2] (2907:2907:2907) (3040:3040:3040))
        (PORT d[3] (2739:2739:2739) (2897:2897:2897))
        (PORT d[4] (2735:2735:2735) (2870:2870:2870))
        (PORT d[5] (3040:3040:3040) (3185:3185:3185))
        (PORT d[6] (3201:3201:3201) (3412:3412:3412))
        (PORT d[7] (2658:2658:2658) (2809:2809:2809))
        (PORT d[8] (2460:2460:2460) (2608:2608:2608))
        (PORT d[9] (3002:3002:3002) (3127:3127:3127))
        (PORT d[10] (2671:2671:2671) (2822:2822:2822))
        (PORT d[11] (3141:3141:3141) (3322:3322:3322))
        (PORT d[12] (3278:3278:3278) (3432:3432:3432))
        (PORT clk (3071:3071:3071) (3148:3148:3148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (2611:2611:2611))
        (PORT clk (3071:3071:3071) (3148:3148:3148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3075:3075:3075) (3152:3152:3152))
        (PORT d[0] (3245:3245:3245) (3242:3242:3242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3076:3076:3076) (3153:3153:3153))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3076:3076:3076) (3153:3153:3153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3076:3076:3076) (3153:3153:3153))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3076:3076:3076) (3153:3153:3153))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (3064:3064:3064))
        (PORT d[1] (3983:3983:3983) (4147:4147:4147))
        (PORT d[2] (2966:2966:2966) (3087:3087:3087))
        (PORT d[3] (3636:3636:3636) (3819:3819:3819))
        (PORT d[4] (2853:2853:2853) (3089:3089:3089))
        (PORT d[5] (3027:3027:3027) (3165:3165:3165))
        (PORT d[6] (3536:3536:3536) (3627:3627:3627))
        (PORT d[7] (3357:3357:3357) (3527:3527:3527))
        (PORT d[8] (2340:2340:2340) (2443:2443:2443))
        (PORT d[9] (2493:2493:2493) (2532:2532:2532))
        (PORT d[10] (2897:2897:2897) (3012:3012:3012))
        (PORT d[11] (2662:2662:2662) (2671:2671:2671))
        (PORT d[12] (2510:2510:2510) (2583:2583:2583))
        (PORT clk (2457:2457:2457) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (PORT d[0] (2307:2307:2307) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a103.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2442:2442:2442))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (2988:2988:2988))
        (PORT clk (3041:3041:3041) (3117:3117:3117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2238:2238:2238))
        (PORT d[1] (3241:3241:3241) (3349:3349:3349))
        (PORT d[2] (2916:2916:2916) (3050:3050:3050))
        (PORT d[3] (2487:2487:2487) (2672:2672:2672))
        (PORT d[4] (2410:2410:2410) (2552:2552:2552))
        (PORT d[5] (3059:3059:3059) (3205:3205:3205))
        (PORT d[6] (3187:3187:3187) (3396:3396:3396))
        (PORT d[7] (3030:3030:3030) (3176:3176:3176))
        (PORT d[8] (2434:2434:2434) (2580:2580:2580))
        (PORT d[9] (3330:3330:3330) (3446:3446:3446))
        (PORT d[10] (2715:2715:2715) (2864:2864:2864))
        (PORT d[11] (2723:2723:2723) (2924:2924:2924))
        (PORT d[12] (3822:3822:3822) (3938:3938:3938))
        (PORT clk (3037:3037:3037) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2583:2583:2583))
        (PORT clk (3037:3037:3037) (3113:3113:3113))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3041:3041:3041) (3117:3117:3117))
        (PORT d[0] (3206:3206:3206) (3214:3214:3214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3118:3118:3118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3042:3042:3042) (3118:3118:3118))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (4003:4003:4003))
        (PORT d[1] (3994:3994:3994) (4146:4146:4146))
        (PORT d[2] (2627:2627:2627) (2754:2754:2754))
        (PORT d[3] (3300:3300:3300) (3487:3487:3487))
        (PORT d[4] (2851:2851:2851) (3086:3086:3086))
        (PORT d[5] (2939:2939:2939) (3082:3082:3082))
        (PORT d[6] (3920:3920:3920) (4007:4007:4007))
        (PORT d[7] (3382:3382:3382) (3554:3554:3554))
        (PORT d[8] (2354:2354:2354) (2460:2460:2460))
        (PORT d[9] (2768:2768:2768) (2794:2794:2794))
        (PORT d[10] (3060:3060:3060) (3118:3118:3118))
        (PORT d[11] (2642:2642:2642) (2652:2652:2652))
        (PORT d[12] (2844:2844:2844) (2930:2930:2930))
        (PORT clk (2460:2460:2460) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2447:2447:2447))
        (PORT d[0] (2381:2381:2381) (2427:2427:2427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a103.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (1347:1347:1347) (1323:1323:1323))
        (PORT datac (2481:2481:2481) (2628:2628:2628))
        (PORT datad (1644:1644:1644) (1609:1609:1609))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1241:1241:1241) (1210:1210:1210))
        (PORT datad (5416:5416:5416) (5556:5556:5556))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2958:2958:2958))
        (PORT clk (4069:4069:4069) (4211:4211:4211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3547:3547:3547))
        (PORT d[1] (3399:3399:3399) (3535:3535:3535))
        (PORT d[2] (3295:3295:3295) (3506:3506:3506))
        (PORT d[3] (4057:4057:4057) (4336:4336:4336))
        (PORT d[4] (3640:3640:3640) (3920:3920:3920))
        (PORT d[5] (3244:3244:3244) (3345:3345:3345))
        (PORT d[6] (4081:4081:4081) (4385:4385:4385))
        (PORT d[7] (3371:3371:3371) (3535:3535:3535))
        (PORT d[8] (2407:2407:2407) (2550:2550:2550))
        (PORT d[9] (4231:4231:4231) (4460:4460:4460))
        (PORT d[10] (2743:2743:2743) (2913:2913:2913))
        (PORT d[11] (3984:3984:3984) (4270:4270:4270))
        (PORT d[12] (4543:4543:4543) (4775:4775:4775))
        (PORT clk (4065:4065:4065) (4207:4207:4207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3273:3273:3273))
        (PORT clk (4065:4065:4065) (4207:4207:4207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4069:4069:4069) (4211:4211:4211))
        (PORT d[0] (3913:3913:3913) (3904:3904:3904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4070:4070:4070) (4212:4212:4212))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4070:4070:4070) (4212:4212:4212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4070:4070:4070) (4212:4212:4212))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4070:4070:4070) (4212:4212:4212))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3738:3738:3738))
        (PORT d[1] (3583:3583:3583) (3707:3707:3707))
        (PORT d[2] (3384:3384:3384) (3537:3537:3537))
        (PORT d[3] (4447:4447:4447) (4721:4721:4721))
        (PORT d[4] (3219:3219:3219) (3482:3482:3482))
        (PORT d[5] (3766:3766:3766) (3978:3978:3978))
        (PORT d[6] (4092:4092:4092) (4161:4161:4161))
        (PORT d[7] (3589:3589:3589) (3707:3707:3707))
        (PORT d[8] (2111:2111:2111) (2234:2234:2234))
        (PORT d[9] (2717:2717:2717) (2865:2865:2865))
        (PORT d[10] (3355:3355:3355) (3481:3481:3481))
        (PORT d[11] (2911:2911:2911) (3007:3007:3007))
        (PORT d[12] (2909:2909:2909) (3012:3012:3012))
        (PORT clk (2432:2432:2432) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2419:2419:2419))
        (PORT d[0] (2519:2519:2519) (2571:2571:2571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2416:2416:2416))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2489:2489:2489))
        (PORT clk (3785:3785:3785) (3919:3919:3919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (3709:3709:3709))
        (PORT d[1] (3028:3028:3028) (3133:3133:3133))
        (PORT d[2] (2924:2924:2924) (3106:3106:3106))
        (PORT d[3] (3922:3922:3922) (4133:4133:4133))
        (PORT d[4] (3268:3268:3268) (3489:3489:3489))
        (PORT d[5] (3183:3183:3183) (3256:3256:3256))
        (PORT d[6] (3271:3271:3271) (3517:3517:3517))
        (PORT d[7] (3233:3233:3233) (3327:3327:3327))
        (PORT d[8] (2383:2383:2383) (2532:2532:2532))
        (PORT d[9] (3542:3542:3542) (3784:3784:3784))
        (PORT d[10] (2661:2661:2661) (2787:2787:2787))
        (PORT d[11] (3777:3777:3777) (3952:3952:3952))
        (PORT d[12] (4283:4283:4283) (4521:4521:4521))
        (PORT clk (3781:3781:3781) (3915:3915:3915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (2809:2809:2809))
        (PORT clk (3781:3781:3781) (3915:3915:3915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3785:3785:3785) (3919:3919:3919))
        (PORT d[0] (3454:3454:3454) (3415:3415:3415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3786:3786:3786) (3920:3920:3920))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3786:3786:3786) (3920:3920:3920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3786:3786:3786) (3920:3920:3920))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3786:3786:3786) (3920:3920:3920))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3383:3383:3383))
        (PORT d[1] (3127:3127:3127) (3215:3215:3215))
        (PORT d[2] (3171:3171:3171) (3371:3371:3371))
        (PORT d[3] (4579:4579:4579) (4860:4860:4860))
        (PORT d[4] (3011:3011:3011) (3263:3263:3263))
        (PORT d[5] (3343:3343:3343) (3449:3449:3449))
        (PORT d[6] (3889:3889:3889) (3978:3978:3978))
        (PORT d[7] (2903:2903:2903) (2987:2987:2987))
        (PORT d[8] (1634:1634:1634) (1717:1717:1717))
        (PORT d[9] (2004:2004:2004) (2082:2082:2082))
        (PORT d[10] (2927:2927:2927) (3053:3053:3053))
        (PORT d[11] (2155:2155:2155) (2218:2218:2218))
        (PORT d[12] (2587:2587:2587) (2628:2628:2628))
        (PORT clk (2436:2436:2436) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2425:2425:2425))
        (PORT d[0] (1982:1982:1982) (1974:1974:1974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2422:2422:2422))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1925:1925:1925) (1910:1910:1910))
        (PORT datab (3867:3867:3867) (4049:4049:4049))
        (PORT datac (995:995:995) (960:960:960))
        (PORT datad (5290:5290:5290) (5382:5382:5382))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (2987:2987:2987))
        (PORT clk (3932:3932:3932) (4101:4101:4101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3561:3561:3561))
        (PORT d[1] (3064:3064:3064) (3209:3209:3209))
        (PORT d[2] (3254:3254:3254) (3462:3462:3462))
        (PORT d[3] (3706:3706:3706) (3989:3989:3989))
        (PORT d[4] (3675:3675:3675) (3955:3955:3955))
        (PORT d[5] (3557:3557:3557) (3663:3663:3663))
        (PORT d[6] (4127:4127:4127) (4454:4454:4454))
        (PORT d[7] (2695:2695:2695) (2862:2862:2862))
        (PORT d[8] (2397:2397:2397) (2554:2554:2554))
        (PORT d[9] (4500:4500:4500) (4689:4689:4689))
        (PORT d[10] (3000:3000:3000) (3142:3142:3142))
        (PORT d[11] (3672:3672:3672) (3969:3969:3969))
        (PORT d[12] (4570:4570:4570) (4798:4798:4798))
        (PORT clk (3928:3928:3928) (4097:4097:4097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2889:2889:2889))
        (PORT clk (3928:3928:3928) (4097:4097:4097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3932:3932:3932) (4101:4101:4101))
        (PORT d[0] (3494:3494:3494) (3519:3519:3519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3933:3933:3933) (4102:4102:4102))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3933:3933:3933) (4102:4102:4102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3933:3933:3933) (4102:4102:4102))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3933:3933:3933) (4102:4102:4102))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3404:3404:3404))
        (PORT d[1] (3914:3914:3914) (4069:4069:4069))
        (PORT d[2] (3338:3338:3338) (3488:3488:3488))
        (PORT d[3] (4111:4111:4111) (4391:4391:4391))
        (PORT d[4] (3646:3646:3646) (3910:3910:3910))
        (PORT d[5] (3349:3349:3349) (3495:3495:3495))
        (PORT d[6] (3747:3747:3747) (3828:3828:3828))
        (PORT d[7] (3576:3576:3576) (3699:3699:3699))
        (PORT d[8] (2475:2475:2475) (2594:2594:2594))
        (PORT d[9] (2765:2765:2765) (2916:2916:2916))
        (PORT d[10] (3307:3307:3307) (3429:3429:3429))
        (PORT d[11] (2917:2917:2917) (3018:3018:3018))
        (PORT d[12] (2903:2903:2903) (2989:2989:2989))
        (PORT clk (2420:2420:2420) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2406:2406:2406))
        (PORT d[0] (2556:2556:2556) (2628:2628:2628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2403:2403:2403))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (2893:2893:2893))
        (PORT clk (4006:4006:4006) (4198:4198:4198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3582:3582:3582))
        (PORT d[1] (3495:3495:3495) (3675:3675:3675))
        (PORT d[2] (3397:3397:3397) (3654:3654:3654))
        (PORT d[3] (3737:3737:3737) (3873:3873:3873))
        (PORT d[4] (3307:3307:3307) (3560:3560:3560))
        (PORT d[5] (3636:3636:3636) (3734:3734:3734))
        (PORT d[6] (3754:3754:3754) (4049:4049:4049))
        (PORT d[7] (3437:3437:3437) (3604:3604:3604))
        (PORT d[8] (2884:2884:2884) (3079:3079:3079))
        (PORT d[9] (3920:3920:3920) (4157:4157:4157))
        (PORT d[10] (2764:2764:2764) (2924:2924:2924))
        (PORT d[11] (4329:4329:4329) (4610:4610:4610))
        (PORT d[12] (4498:4498:4498) (4686:4686:4686))
        (PORT clk (4002:4002:4002) (4194:4194:4194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2591:2591:2591))
        (PORT clk (4002:4002:4002) (4194:4194:4194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4006:4006:4006) (4198:4198:4198))
        (PORT d[0] (3197:3197:3197) (3222:3222:3222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4007:4007:4007) (4199:4199:4199))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4007:4007:4007) (4199:4199:4199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4007:4007:4007) (4199:4199:4199))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4007:4007:4007) (4199:4199:4199))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3290:3290:3290) (3383:3383:3383))
        (PORT d[1] (3476:3476:3476) (3579:3579:3579))
        (PORT d[2] (3597:3597:3597) (3844:3844:3844))
        (PORT d[3] (4155:4155:4155) (4471:4471:4471))
        (PORT d[4] (3376:3376:3376) (3654:3654:3654))
        (PORT d[5] (4130:4130:4130) (4342:4342:4342))
        (PORT d[6] (4481:4481:4481) (4549:4549:4549))
        (PORT d[7] (2843:2843:2843) (2927:2927:2927))
        (PORT d[8] (2085:2085:2085) (2218:2218:2218))
        (PORT d[9] (2408:2408:2408) (2526:2526:2526))
        (PORT d[10] (3016:3016:3016) (3170:3170:3170))
        (PORT d[11] (2572:2572:2572) (2674:2674:2674))
        (PORT d[12] (2837:2837:2837) (2922:2922:2922))
        (PORT clk (2452:2452:2452) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (PORT d[0] (2177:2177:2177) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2438:2438:2438))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (1900:1900:1900) (1866:1866:1866))
        (PORT datac (3827:3827:3827) (4006:4006:4006))
        (PORT datad (2112:2112:2112) (2078:2078:2078))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2905:2905:2905))
        (PORT clk (4004:4004:4004) (4196:4196:4196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3499:3499:3499))
        (PORT d[1] (3011:3011:3011) (3148:3148:3148))
        (PORT d[2] (3769:3769:3769) (4004:4004:4004))
        (PORT d[3] (3734:3734:3734) (3871:3871:3871))
        (PORT d[4] (3615:3615:3615) (3857:3857:3857))
        (PORT d[5] (3481:3481:3481) (3582:3582:3582))
        (PORT d[6] (4077:4077:4077) (4364:4364:4364))
        (PORT d[7] (3073:3073:3073) (3237:3237:3237))
        (PORT d[8] (2376:2376:2376) (2526:2526:2526))
        (PORT d[9] (4236:4236:4236) (4466:4466:4466))
        (PORT d[10] (2775:2775:2775) (2937:2937:2937))
        (PORT d[11] (3990:3990:3990) (4277:4277:4277))
        (PORT d[12] (3861:3861:3861) (4121:4121:4121))
        (PORT clk (4000:4000:4000) (4192:4192:4192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2574:2574:2574))
        (PORT clk (4000:4000:4000) (4192:4192:4192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4004:4004:4004) (4196:4196:4196))
        (PORT d[0] (3186:3186:3186) (3205:3205:3205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4005:4005:4005) (4197:4197:4197))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4005:4005:4005) (4197:4197:4197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4005:4005:4005) (4197:4197:4197))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4005:4005:4005) (4197:4197:4197))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (3114:3114:3114))
        (PORT d[1] (3580:3580:3580) (3704:3704:3704))
        (PORT d[2] (3358:3358:3358) (3510:3510:3510))
        (PORT d[3] (4461:4461:4461) (4738:4738:4738))
        (PORT d[4] (3339:3339:3339) (3600:3600:3600))
        (PORT d[5] (3824:3824:3824) (4042:4042:4042))
        (PORT d[6] (4134:4134:4134) (4207:4207:4207))
        (PORT d[7] (3917:3917:3917) (4037:4037:4037))
        (PORT d[8] (2141:2141:2141) (2269:2269:2269))
        (PORT d[9] (2687:2687:2687) (2830:2830:2830))
        (PORT d[10] (3088:3088:3088) (3254:3254:3254))
        (PORT d[11] (2960:2960:2960) (3068:3068:3068))
        (PORT d[12] (2967:2967:2967) (3075:3075:3075))
        (PORT clk (2438:2438:2438) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2428:2428:2428))
        (PORT d[0] (2326:2326:2326) (2333:2333:2333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a103.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2425:2425:2425))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2944:2944:2944))
        (PORT clk (4068:4068:4068) (4210:4210:4210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3532:3532:3532))
        (PORT d[1] (3379:3379:3379) (3499:3499:3499))
        (PORT d[2] (3337:3337:3337) (3547:3547:3547))
        (PORT d[3] (3731:3731:3731) (4015:4015:4015))
        (PORT d[4] (2523:2523:2523) (2680:2680:2680))
        (PORT d[5] (3853:3853:3853) (3954:3954:3954))
        (PORT d[6] (3716:3716:3716) (4023:4023:4023))
        (PORT d[7] (3066:3066:3066) (3221:3221:3221))
        (PORT d[8] (2858:2858:2858) (3051:3051:3051))
        (PORT d[9] (4143:4143:4143) (4335:4335:4335))
        (PORT d[10] (2978:2978:2978) (3127:3127:3127))
        (PORT d[11] (3641:3641:3641) (3928:3928:3928))
        (PORT d[12] (4566:4566:4566) (4791:4791:4791))
        (PORT clk (4064:4064:4064) (4206:4206:4206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2945:2945:2945) (2969:2969:2969))
        (PORT clk (4064:4064:4064) (4206:4206:4206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4068:4068:4068) (4210:4210:4210))
        (PORT d[0] (3567:3567:3567) (3600:3600:3600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4069:4069:4069) (4211:4211:4211))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4069:4069:4069) (4211:4211:4211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4069:4069:4069) (4211:4211:4211))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4069:4069:4069) (4211:4211:4211))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3627:3627:3627) (3758:3758:3758))
        (PORT d[1] (3903:3903:3903) (4056:4056:4056))
        (PORT d[2] (3062:3062:3062) (3220:3220:3220))
        (PORT d[3] (4103:4103:4103) (4383:4383:4383))
        (PORT d[4] (3674:3674:3674) (3923:3923:3923))
        (PORT d[5] (3443:3443:3443) (3653:3653:3653))
        (PORT d[6] (3793:3793:3793) (3879:3879:3879))
        (PORT d[7] (3569:3569:3569) (3691:3691:3691))
        (PORT d[8] (2771:2771:2771) (2919:2919:2919))
        (PORT d[9] (2739:2739:2739) (2890:2890:2890))
        (PORT d[10] (3329:3329:3329) (3438:3438:3438))
        (PORT d[11] (2918:2918:2918) (3019:3019:3019))
        (PORT d[12] (2899:2899:2899) (2989:2989:2989))
        (PORT clk (2412:2412:2412) (2400:2400:2400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2400:2400:2400))
        (PORT d[0] (2506:2506:2506) (2557:2557:2557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2397:2397:2397))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2760:2760:2760))
        (PORT clk (3892:3892:3892) (4020:4020:4020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3489:3489:3489) (3696:3696:3696))
        (PORT d[1] (2711:2711:2711) (2826:2826:2826))
        (PORT d[2] (3222:3222:3222) (3387:3387:3387))
        (PORT d[3] (3914:3914:3914) (4124:4124:4124))
        (PORT d[4] (3241:3241:3241) (3460:3460:3460))
        (PORT d[5] (3182:3182:3182) (3255:3255:3255))
        (PORT d[6] (3603:3603:3603) (3842:3842:3842))
        (PORT d[7] (3227:3227:3227) (3321:3321:3321))
        (PORT d[8] (2422:2422:2422) (2574:2574:2574))
        (PORT d[9] (3540:3540:3540) (3777:3777:3777))
        (PORT d[10] (2661:2661:2661) (2786:2786:2786))
        (PORT d[11] (3743:3743:3743) (3953:3953:3953))
        (PORT d[12] (4118:4118:4118) (4309:4309:4309))
        (PORT clk (3888:3888:3888) (4016:4016:4016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2172:2172:2172))
        (PORT clk (3888:3888:3888) (4016:4016:4016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3892:3892:3892) (4020:4020:4020))
        (PORT d[0] (2812:2812:2812) (2807:2807:2807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3893:3893:3893) (4021:4021:4021))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3893:3893:3893) (4021:4021:4021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3893:3893:3893) (4021:4021:4021))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3893:3893:3893) (4021:4021:4021))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2616:2616:2616) (2745:2745:2745))
        (PORT d[1] (3168:3168:3168) (3251:3251:3251))
        (PORT d[2] (3415:3415:3415) (3581:3581:3581))
        (PORT d[3] (4532:4532:4532) (4811:4811:4811))
        (PORT d[4] (2983:2983:2983) (3232:3232:3232))
        (PORT d[5] (3655:3655:3655) (3749:3749:3749))
        (PORT d[6] (3561:3561:3561) (3662:3662:3662))
        (PORT d[7] (2890:2890:2890) (2974:2974:2974))
        (PORT d[8] (1622:1622:1622) (1689:1689:1689))
        (PORT d[9] (1979:1979:1979) (2056:2056:2056))
        (PORT d[10] (3076:3076:3076) (3257:3257:3257))
        (PORT d[11] (2200:2200:2200) (2268:2268:2268))
        (PORT d[12] (2587:2587:2587) (2629:2629:2629))
        (PORT clk (2432:2432:2432) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (PORT d[0] (1914:1914:1914) (1926:1926:1926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2415:2415:2415))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2344:2344:2344) (2206:2206:2206))
        (PORT datab (3859:3859:3859) (4040:4040:4040))
        (PORT datac (720:720:720) (711:711:711))
        (PORT datad (5292:5292:5292) (5384:5384:5384))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (2764:2764:2764))
        (PORT clk (3863:3863:3863) (4003:4003:4003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3283:3283:3283))
        (PORT d[1] (2689:2689:2689) (2837:2837:2837))
        (PORT d[2] (3257:3257:3257) (3432:3432:3432))
        (PORT d[3] (2868:2868:2868) (2950:2950:2950))
        (PORT d[4] (3239:3239:3239) (3456:3456:3456))
        (PORT d[5] (3549:3549:3549) (3616:3616:3616))
        (PORT d[6] (3301:3301:3301) (3556:3556:3556))
        (PORT d[7] (3029:3029:3029) (3185:3185:3185))
        (PORT d[8] (2499:2499:2499) (2698:2698:2698))
        (PORT d[9] (3917:3917:3917) (4136:4136:4136))
        (PORT d[10] (3015:3015:3015) (3136:3136:3136))
        (PORT d[11] (3754:3754:3754) (3952:3952:3952))
        (PORT d[12] (3842:3842:3842) (3948:3948:3948))
        (PORT clk (3859:3859:3859) (3999:3999:3999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2707:2707:2707))
        (PORT clk (3859:3859:3859) (3999:3999:3999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3863:3863:3863) (4003:4003:4003))
        (PORT d[0] (3377:3377:3377) (3338:3338:3338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3864:3864:3864) (4004:4004:4004))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3864:3864:3864) (4004:4004:4004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3864:3864:3864) (4004:4004:4004))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3864:3864:3864) (4004:4004:4004))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (3153:3153:3153))
        (PORT d[1] (3195:3195:3195) (3281:3281:3281))
        (PORT d[2] (2834:2834:2834) (3044:3044:3044))
        (PORT d[3] (4211:4211:4211) (4497:4497:4497))
        (PORT d[4] (3400:3400:3400) (3651:3651:3651))
        (PORT d[5] (3574:3574:3574) (3838:3838:3838))
        (PORT d[6] (4143:4143:4143) (4248:4248:4248))
        (PORT d[7] (2416:2416:2416) (2469:2469:2469))
        (PORT d[8] (1981:1981:1981) (2054:2054:2054))
        (PORT d[9] (1908:1908:1908) (1989:1989:1989))
        (PORT d[10] (2903:2903:2903) (3027:3027:3027))
        (PORT d[11] (2158:2158:2158) (2217:2217:2217))
        (PORT d[12] (2216:2216:2216) (2261:2261:2261))
        (PORT clk (2446:2446:2446) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2433:2433:2433))
        (PORT d[0] (1697:1697:1697) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a119.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2430:2430:2430))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1978:1978:1978) (1865:1865:1865))
        (PORT datab (237:237:237) (272:272:272))
        (PORT datac (1245:1245:1245) (1221:1221:1221))
        (PORT datad (5289:5289:5289) (5381:5381:5381))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (2410:2410:2410) (2484:2484:2484))
        (PORT datad (202:202:202) (225:225:225))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[4\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4181:4181:4181) (4095:4095:4095))
        (PORT datab (665:665:665) (671:671:671))
        (PORT datac (2887:2887:2887) (2828:2828:2828))
        (PORT datad (636:636:636) (631:631:631))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE Cam_data\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (699:699:699) (805:805:805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|temp\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (4593:4593:4593) (5008:5008:5008))
        (PORT datac (1631:1631:1631) (1649:1649:1649))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|temp\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4247:4247:4247) (4493:4493:4493))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (919:919:919) (903:903:903))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1686:1686:1686) (1692:1692:1692))
        (PORT datab (808:808:808) (822:822:822))
        (PORT datac (2584:2584:2584) (2540:2540:2540))
        (PORT datad (1574:1574:1574) (1544:1544:1544))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3996:3996:3996) (4233:4233:4233))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2199:2199:2199) (2108:2108:2108))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3456:3456:3456))
        (PORT clk (3761:3761:3761) (3876:3876:3876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3600:3600:3600))
        (PORT d[1] (3078:3078:3078) (3227:3227:3227))
        (PORT d[2] (3195:3195:3195) (3402:3402:3402))
        (PORT d[3] (3937:3937:3937) (4231:4231:4231))
        (PORT d[4] (2863:2863:2863) (3049:3049:3049))
        (PORT d[5] (3948:3948:3948) (4071:4071:4071))
        (PORT d[6] (4124:4124:4124) (4458:4458:4458))
        (PORT d[7] (4154:4154:4154) (4390:4390:4390))
        (PORT d[8] (2880:2880:2880) (3078:3078:3078))
        (PORT d[9] (3356:3356:3356) (3543:3543:3543))
        (PORT d[10] (3502:3502:3502) (3690:3690:3690))
        (PORT d[11] (4306:4306:4306) (4598:4598:4598))
        (PORT d[12] (4451:4451:4451) (4671:4671:4671))
        (PORT clk (3757:3757:3757) (3872:3872:3872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (3064:3064:3064))
        (PORT clk (3757:3757:3757) (3872:3872:3872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3761:3761:3761) (3876:3876:3876))
        (PORT d[0] (3616:3616:3616) (3695:3695:3695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3877:3877:3877))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3877:3877:3877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3877:3877:3877))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3762:3762:3762) (3877:3877:3877))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3655:3655:3655) (3838:3838:3838))
        (PORT d[1] (4285:4285:4285) (4443:4443:4443))
        (PORT d[2] (3046:3046:3046) (3244:3244:3244))
        (PORT d[3] (3636:3636:3636) (3861:3861:3861))
        (PORT d[4] (3723:3723:3723) (4039:4039:4039))
        (PORT d[5] (3290:3290:3290) (3463:3463:3463))
        (PORT d[6] (4158:4158:4158) (4261:4261:4261))
        (PORT d[7] (3624:3624:3624) (3776:3776:3776))
        (PORT d[8] (3121:3121:3121) (3269:3269:3269))
        (PORT d[9] (3110:3110:3110) (3265:3265:3265))
        (PORT d[10] (3426:3426:3426) (3596:3596:3596))
        (PORT d[11] (3368:3368:3368) (3493:3493:3493))
        (PORT d[12] (3295:3295:3295) (3421:3421:3421))
        (PORT clk (2466:2466:2466) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (PORT d[0] (2683:2683:2683) (2799:2799:2799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2961:2961:2961))
        (PORT clk (3469:3469:3469) (3581:3581:3581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2988:2988:2988))
        (PORT d[1] (2902:2902:2902) (3019:3019:3019))
        (PORT d[2] (2929:2929:2929) (3138:3138:3138))
        (PORT d[3] (3233:3233:3233) (3482:3482:3482))
        (PORT d[4] (2868:2868:2868) (3045:3045:3045))
        (PORT d[5] (3592:3592:3592) (3682:3682:3682))
        (PORT d[6] (3605:3605:3605) (3859:3859:3859))
        (PORT d[7] (2975:2975:2975) (3121:3121:3121))
        (PORT d[8] (2926:2926:2926) (3126:3126:3126))
        (PORT d[9] (3698:3698:3698) (3919:3919:3919))
        (PORT d[10] (2989:2989:2989) (3131:3131:3131))
        (PORT d[11] (3826:3826:3826) (4057:4057:4057))
        (PORT d[12] (3787:3787:3787) (3990:3990:3990))
        (PORT clk (3465:3465:3465) (3577:3577:3577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (2996:2996:2996))
        (PORT clk (3465:3465:3465) (3577:3577:3577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3469:3469:3469) (3581:3581:3581))
        (PORT d[0] (3607:3607:3607) (3627:3627:3627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3582:3582:3582))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3582:3582:3582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3582:3582:3582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3470:3470:3470) (3582:3582:3582))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (3192:3192:3192))
        (PORT d[1] (4481:4481:4481) (4586:4586:4586))
        (PORT d[2] (3017:3017:3017) (3166:3166:3166))
        (PORT d[3] (3268:3268:3268) (3458:3458:3458))
        (PORT d[4] (4151:4151:4151) (4475:4475:4475))
        (PORT d[5] (3250:3250:3250) (3376:3376:3376))
        (PORT d[6] (3980:3980:3980) (4109:4109:4109))
        (PORT d[7] (3192:3192:3192) (3294:3294:3294))
        (PORT d[8] (2698:2698:2698) (2867:2867:2867))
        (PORT d[9] (3052:3052:3052) (3142:3142:3142))
        (PORT d[10] (2987:2987:2987) (3106:3106:3106))
        (PORT d[11] (3217:3217:3217) (3282:3282:3282))
        (PORT d[12] (2910:2910:2910) (3009:3009:3009))
        (PORT clk (2443:2443:2443) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2426:2426:2426))
        (PORT d[0] (2419:2419:2419) (2459:2459:2459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2423:2423:2423))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (2066:2066:2066))
        (PORT clk (2952:2952:2952) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1918:1918:1918))
        (PORT d[1] (1875:1875:1875) (1927:1927:1927))
        (PORT d[2] (1673:1673:1673) (1749:1749:1749))
        (PORT d[3] (2761:2761:2761) (2923:2923:2923))
        (PORT d[4] (2271:2271:2271) (2312:2312:2312))
        (PORT d[5] (2250:2250:2250) (2337:2337:2337))
        (PORT d[6] (1868:1868:1868) (1919:1919:1919))
        (PORT d[7] (1525:1525:1525) (1579:1579:1579))
        (PORT d[8] (1551:1551:1551) (1602:1602:1602))
        (PORT d[9] (2658:2658:2658) (2705:2705:2705))
        (PORT d[10] (1490:1490:1490) (1539:1539:1539))
        (PORT d[11] (2109:2109:2109) (2141:2141:2141))
        (PORT d[12] (2259:2259:2259) (2299:2299:2299))
        (PORT clk (2948:2948:2948) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1709:1709:1709))
        (PORT clk (2948:2948:2948) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2952:2952:2952) (3009:3009:3009))
        (PORT d[0] (2403:2403:2403) (2340:2340:2340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3010:3010:3010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2953:2953:2953) (3010:3010:3010))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2771:2771:2771))
        (PORT d[1] (3157:3157:3157) (3161:3161:3161))
        (PORT d[2] (2331:2331:2331) (2473:2473:2473))
        (PORT d[3] (2028:2028:2028) (2121:2121:2121))
        (PORT d[4] (2600:2600:2600) (2733:2733:2733))
        (PORT d[5] (2199:2199:2199) (2270:2270:2270))
        (PORT d[6] (3314:3314:3314) (3329:3329:3329))
        (PORT d[7] (2197:2197:2197) (2200:2200:2200))
        (PORT d[8] (2420:2420:2420) (2488:2488:2488))
        (PORT d[9] (2248:2248:2248) (2236:2236:2236))
        (PORT d[10] (2724:2724:2724) (2724:2724:2724))
        (PORT d[11] (2176:2176:2176) (2160:2160:2160))
        (PORT d[12] (2353:2353:2353) (2303:2303:2303))
        (PORT clk (2415:2415:2415) (2401:2401:2401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2401:2401:2401))
        (PORT d[0] (1643:1643:1643) (1617:1617:1617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2398:2398:2398))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5444:5444:5444) (5599:5599:5599))
        (PORT datab (1301:1301:1301) (1276:1276:1276))
        (PORT datac (2911:2911:2911) (2836:2836:2836))
        (PORT datad (3586:3586:3586) (3781:3781:3781))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3558:3558:3558) (3812:3812:3812))
        (PORT clk (3864:3864:3864) (4002:4002:4002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3467:3467:3467))
        (PORT d[1] (3770:3770:3770) (3940:3940:3940))
        (PORT d[2] (3319:3319:3319) (3533:3533:3533))
        (PORT d[3] (3708:3708:3708) (3989:3989:3989))
        (PORT d[4] (3151:3151:3151) (3323:3323:3323))
        (PORT d[5] (3024:3024:3024) (3202:3202:3202))
        (PORT d[6] (3675:3675:3675) (3978:3978:3978))
        (PORT d[7] (4220:4220:4220) (4458:4458:4458))
        (PORT d[8] (2863:2863:2863) (3056:3056:3056))
        (PORT d[9] (3773:3773:3773) (3964:3964:3964))
        (PORT d[10] (3112:3112:3112) (3272:3272:3272))
        (PORT d[11] (3948:3948:3948) (4209:4209:4209))
        (PORT d[12] (4876:4876:4876) (5096:5096:5096))
        (PORT clk (3860:3860:3860) (3998:3998:3998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3344:3344:3344))
        (PORT clk (3860:3860:3860) (3998:3998:3998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3864:3864:3864) (4002:4002:4002))
        (PORT d[0] (3928:3928:3928) (3975:3975:3975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3865:3865:3865) (4003:4003:4003))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3865:3865:3865) (4003:4003:4003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3865:3865:3865) (4003:4003:4003))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3865:3865:3865) (4003:4003:4003))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (3690:3690:3690))
        (PORT d[1] (3963:3963:3963) (4122:4122:4122))
        (PORT d[2] (3098:3098:3098) (3262:3262:3262))
        (PORT d[3] (3727:3727:3727) (3997:3997:3997))
        (PORT d[4] (3604:3604:3604) (3907:3907:3907))
        (PORT d[5] (3383:3383:3383) (3594:3594:3594))
        (PORT d[6] (4517:4517:4517) (4600:4600:4600))
        (PORT d[7] (2992:2992:2992) (3115:3115:3115))
        (PORT d[8] (2843:2843:2843) (2992:2992:2992))
        (PORT d[9] (2773:2773:2773) (2925:2925:2925))
        (PORT d[10] (3094:3094:3094) (3236:3236:3236))
        (PORT d[11] (2968:2968:2968) (3107:3107:3107))
        (PORT d[12] (2958:2958:2958) (3070:3070:3070))
        (PORT clk (2432:2432:2432) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2419:2419:2419))
        (PORT d[0] (2474:2474:2474) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2416:2416:2416))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2532:2532:2532) (2484:2484:2484))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (2123:2123:2123) (2092:2092:2092))
        (PORT datad (3586:3586:3586) (3781:3781:3781))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2817:2817:2817))
        (PORT clk (3399:3399:3399) (3498:3498:3498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2719:2719:2719))
        (PORT d[1] (3309:3309:3309) (3465:3465:3465))
        (PORT d[2] (2573:2573:2573) (2755:2755:2755))
        (PORT d[3] (3159:3159:3159) (3367:3367:3367))
        (PORT d[4] (3179:3179:3179) (3346:3346:3346))
        (PORT d[5] (2834:2834:2834) (2967:2967:2967))
        (PORT d[6] (3249:3249:3249) (3501:3501:3501))
        (PORT d[7] (3074:3074:3074) (3228:3228:3228))
        (PORT d[8] (2381:2381:2381) (2506:2506:2506))
        (PORT d[9] (3322:3322:3322) (3486:3486:3486))
        (PORT d[10] (2922:2922:2922) (3056:3056:3056))
        (PORT d[11] (3576:3576:3576) (3816:3816:3816))
        (PORT d[12] (3993:3993:3993) (4176:4176:4176))
        (PORT clk (3395:3395:3395) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2512:2512:2512))
        (PORT clk (3395:3395:3395) (3494:3494:3494))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3399:3399:3399) (3498:3498:3498))
        (PORT d[0] (3116:3116:3116) (3118:3118:3118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3499:3499:3499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3400:3400:3400) (3499:3499:3499))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3017:3017:3017) (3146:3146:3146))
        (PORT d[1] (4314:4314:4314) (4467:4467:4467))
        (PORT d[2] (2791:2791:2791) (2946:2946:2946))
        (PORT d[3] (4312:4312:4312) (4495:4495:4495))
        (PORT d[4] (3630:3630:3630) (3866:3866:3866))
        (PORT d[5] (3380:3380:3380) (3483:3483:3483))
        (PORT d[6] (4277:4277:4277) (4401:4401:4401))
        (PORT d[7] (2530:2530:2530) (2625:2625:2625))
        (PORT d[8] (2006:2006:2006) (2113:2113:2113))
        (PORT d[9] (2722:2722:2722) (2819:2819:2819))
        (PORT d[10] (2681:2681:2681) (2775:2775:2775))
        (PORT d[11] (2572:2572:2572) (2678:2678:2678))
        (PORT d[12] (2579:2579:2579) (2656:2656:2656))
        (PORT clk (2416:2416:2416) (2404:2404:2404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2404:2404:2404))
        (PORT d[0] (2063:2063:2063) (2091:2091:2091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2401:2401:2401))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3091:3091:3091) (3256:3256:3256))
        (PORT clk (3045:3045:3045) (3127:3127:3127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2248:2248:2248))
        (PORT d[1] (2896:2896:2896) (3003:3003:3003))
        (PORT d[2] (3142:3142:3142) (3248:3248:3248))
        (PORT d[3] (3152:3152:3152) (3327:3327:3327))
        (PORT d[4] (2474:2474:2474) (2618:2618:2618))
        (PORT d[5] (2704:2704:2704) (2854:2854:2854))
        (PORT d[6] (3138:3138:3138) (3345:3345:3345))
        (PORT d[7] (3049:3049:3049) (3218:3218:3218))
        (PORT d[8] (2940:2940:2940) (3181:3181:3181))
        (PORT d[9] (3733:3733:3733) (3945:3945:3945))
        (PORT d[10] (3042:3042:3042) (3184:3184:3184))
        (PORT d[11] (2993:2993:2993) (3179:3179:3179))
        (PORT d[12] (3657:3657:3657) (3807:3807:3807))
        (PORT clk (3041:3041:3041) (3123:3123:3123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2561:2561:2561))
        (PORT clk (3041:3041:3041) (3123:3123:3123))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (3127:3127:3127))
        (PORT d[0] (3183:3183:3183) (3192:3192:3192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3128:3128:3128))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3128:3128:3128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3128:3128:3128))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3128:3128:3128))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (3964:3964:3964))
        (PORT d[1] (4320:4320:4320) (4508:4508:4508))
        (PORT d[2] (3445:3445:3445) (3644:3644:3644))
        (PORT d[3] (3342:3342:3342) (3530:3530:3530))
        (PORT d[4] (3191:3191:3191) (3406:3406:3406))
        (PORT d[5] (2917:2917:2917) (3061:3061:3061))
        (PORT d[6] (3900:3900:3900) (3986:3986:3986))
        (PORT d[7] (3351:3351:3351) (3522:3522:3522))
        (PORT d[8] (2362:2362:2362) (2469:2469:2469))
        (PORT d[9] (2966:2966:2966) (3046:3046:3046))
        (PORT d[10] (3131:3131:3131) (3189:3189:3189))
        (PORT d[11] (2656:2656:2656) (2668:2668:2668))
        (PORT d[12] (2830:2830:2830) (2916:2916:2916))
        (PORT clk (2465:2465:2465) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (PORT d[0] (2377:2377:2377) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3419:3419:3419))
        (PORT clk (3708:3708:3708) (3813:3813:3813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (3167:3167:3167))
        (PORT d[1] (3038:3038:3038) (3196:3196:3196))
        (PORT d[2] (3572:3572:3572) (3776:3776:3776))
        (PORT d[3] (4249:4249:4249) (4539:4539:4539))
        (PORT d[4] (2919:2919:2919) (3110:3110:3110))
        (PORT d[5] (3609:3609:3609) (3752:3752:3752))
        (PORT d[6] (3705:3705:3705) (3996:3996:3996))
        (PORT d[7] (4481:4481:4481) (4711:4711:4711))
        (PORT d[8] (2507:2507:2507) (2711:2711:2711))
        (PORT d[9] (4075:4075:4075) (4259:4259:4259))
        (PORT d[10] (3483:3483:3483) (3673:3673:3673))
        (PORT d[11] (3598:3598:3598) (3865:3865:3865))
        (PORT d[12] (4814:4814:4814) (5026:5026:5026))
        (PORT clk (3704:3704:3704) (3809:3809:3809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3420:3420:3420))
        (PORT clk (3704:3704:3704) (3809:3809:3809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3813:3813:3813))
        (PORT d[0] (3987:3987:3987) (4051:4051:4051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3814:3814:3814))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3814:3814:3814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3814:3814:3814))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3814:3814:3814))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3961:3961:3961) (4119:4119:4119))
        (PORT d[1] (4011:4011:4011) (4175:4175:4175))
        (PORT d[2] (3464:3464:3464) (3658:3658:3658))
        (PORT d[3] (4261:4261:4261) (4476:4476:4476))
        (PORT d[4] (3971:3971:3971) (4263:4263:4263))
        (PORT d[5] (3349:3349:3349) (3528:3528:3528))
        (PORT d[6] (4448:4448:4448) (4540:4540:4540))
        (PORT d[7] (3582:3582:3582) (3704:3704:3704))
        (PORT d[8] (2851:2851:2851) (3001:3001:3001))
        (PORT d[9] (3441:3441:3441) (3586:3586:3586))
        (PORT d[10] (3671:3671:3671) (3816:3816:3816))
        (PORT d[11] (3013:3013:3013) (3154:3154:3154))
        (PORT d[12] (2991:2991:2991) (3105:3105:3105))
        (PORT clk (2459:2459:2459) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (PORT d[0] (2542:2542:2542) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3200:3200:3200) (3407:3407:3407))
        (PORT clk (3505:3505:3505) (3621:3621:3621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2657:2657:2657))
        (PORT d[1] (3001:3001:3001) (3133:3133:3133))
        (PORT d[2] (2973:2973:2973) (3187:3187:3187))
        (PORT d[3] (3197:3197:3197) (3443:3443:3443))
        (PORT d[4] (3565:3565:3565) (3721:3721:3721))
        (PORT d[5] (2973:2973:2973) (3115:3115:3115))
        (PORT d[6] (3597:3597:3597) (3842:3842:3842))
        (PORT d[7] (3068:3068:3068) (3220:3220:3220))
        (PORT d[8] (3275:3275:3275) (3468:3468:3468))
        (PORT d[9] (3474:3474:3474) (3646:3646:3646))
        (PORT d[10] (3143:3143:3143) (3333:3333:3333))
        (PORT d[11] (3228:3228:3228) (3471:3471:3471))
        (PORT d[12] (4062:4062:4062) (4250:4250:4250))
        (PORT clk (3501:3501:3501) (3617:3617:3617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2618:2618:2618))
        (PORT clk (3501:3501:3501) (3617:3617:3617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3505:3505:3505) (3621:3621:3621))
        (PORT d[0] (3230:3230:3230) (3249:3249:3249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3622:3622:3622))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3622:3622:3622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3622:3622:3622))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3506:3506:3506) (3622:3622:3622))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3530:3530:3530))
        (PORT d[1] (3990:3990:3990) (4154:4154:4154))
        (PORT d[2] (2946:2946:2946) (3093:3093:3093))
        (PORT d[3] (3953:3953:3953) (4136:4136:4136))
        (PORT d[4] (3737:3737:3737) (4055:4055:4055))
        (PORT d[5] (3725:3725:3725) (3822:3822:3822))
        (PORT d[6] (3932:3932:3932) (4058:4058:4058))
        (PORT d[7] (2913:2913:2913) (3004:3004:3004))
        (PORT d[8] (2044:2044:2044) (2154:2154:2154))
        (PORT d[9] (2727:2727:2727) (2822:2822:2822))
        (PORT d[10] (3029:3029:3029) (3116:3116:3116))
        (PORT d[11] (2912:2912:2912) (3008:3008:3008))
        (PORT d[12] (2550:2550:2550) (2627:2627:2627))
        (PORT clk (2436:2436:2436) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2425:2425:2425))
        (PORT d[0] (2334:2334:2334) (2378:2378:2378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2422:2422:2422))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5448:5448:5448) (5603:5603:5603))
        (PORT datab (1928:1928:1928) (1903:1903:1903))
        (PORT datac (3844:3844:3844) (4000:4000:4000))
        (PORT datad (394:394:394) (393:393:393))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5446:5446:5446) (5601:5601:5601))
        (PORT datab (1469:1469:1469) (1441:1441:1441))
        (PORT datac (1746:1746:1746) (1698:1698:1698))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3582:3582:3582) (3839:3839:3839))
        (PORT clk (3924:3924:3924) (4086:4086:4086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3561:3561:3561))
        (PORT d[1] (4115:4115:4115) (4280:4280:4280))
        (PORT d[2] (2992:2992:2992) (3206:3206:3206))
        (PORT d[3] (3708:3708:3708) (3989:3989:3989))
        (PORT d[4] (2801:2801:2801) (2943:2943:2943))
        (PORT d[5] (3715:3715:3715) (3880:3880:3880))
        (PORT d[6] (3707:3707:3707) (4014:4014:4014))
        (PORT d[7] (3123:3123:3123) (3282:3282:3282))
        (PORT d[8] (2819:2819:2819) (3009:3009:3009))
        (PORT d[9] (3827:3827:3827) (4026:4026:4026))
        (PORT d[10] (3091:3091:3091) (3248:3248:3248))
        (PORT d[11] (3610:3610:3610) (3892:3892:3892))
        (PORT d[12] (4547:4547:4547) (4771:4771:4771))
        (PORT clk (3920:3920:3920) (4082:4082:4082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (3008:3008:3008))
        (PORT clk (3920:3920:3920) (4082:4082:4082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3924:3924:3924) (4086:4086:4086))
        (PORT d[0] (3566:3566:3566) (3639:3639:3639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3925:3925:3925) (4087:4087:4087))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3925:3925:3925) (4087:4087:4087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3925:3925:3925) (4087:4087:4087))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3925:3925:3925) (4087:4087:4087))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3594:3594:3594) (3723:3723:3723))
        (PORT d[1] (4271:4271:4271) (4412:4412:4412))
        (PORT d[2] (2938:2938:2938) (3094:3094:3094))
        (PORT d[3] (3783:3783:3783) (4063:4063:4063))
        (PORT d[4] (3942:3942:3942) (4235:4235:4235))
        (PORT d[5] (3401:3401:3401) (3614:3614:3614))
        (PORT d[6] (4168:4168:4168) (4256:4256:4256))
        (PORT d[7] (3598:3598:3598) (3712:3712:3712))
        (PORT d[8] (2897:2897:2897) (3049:3049:3049))
        (PORT d[9] (2755:2755:2755) (2906:2906:2906))
        (PORT d[10] (2995:2995:2995) (3113:3113:3113))
        (PORT d[11] (2964:2964:2964) (3101:3101:3101))
        (PORT d[12] (2890:2890:2890) (2988:2988:2988))
        (PORT clk (2412:2412:2412) (2400:2400:2400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2400:2400:2400))
        (PORT d[0] (2299:2299:2299) (2385:2385:2385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2397:2397:2397))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (2045:2045:2045))
        (PORT clk (3362:3362:3362) (3449:3449:3449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2793:2793:2793))
        (PORT d[1] (1549:1549:1549) (1602:1602:1602))
        (PORT d[2] (1585:1585:1585) (1653:1653:1653))
        (PORT d[3] (1584:1584:1584) (1636:1636:1636))
        (PORT d[4] (1541:1541:1541) (1597:1597:1597))
        (PORT d[5] (1837:1837:1837) (1885:1885:1885))
        (PORT d[6] (2281:2281:2281) (2373:2373:2373))
        (PORT d[7] (1554:1554:1554) (1610:1610:1610))
        (PORT d[8] (1968:1968:1968) (2037:2037:2037))
        (PORT d[9] (1842:1842:1842) (1879:1879:1879))
        (PORT d[10] (1898:1898:1898) (1955:1955:1955))
        (PORT d[11] (1817:1817:1817) (1860:1860:1860))
        (PORT d[12] (1534:1534:1534) (1576:1576:1576))
        (PORT clk (3358:3358:3358) (3445:3445:3445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (1678:1678:1678))
        (PORT clk (3358:3358:3358) (3445:3445:3445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3449:3449:3449))
        (PORT d[0] (2362:2362:2362) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3363:3363:3363) (3450:3450:3450))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3363:3363:3363) (3450:3450:3450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3363:3363:3363) (3450:3450:3450))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3363:3363:3363) (3450:3450:3450))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (886:886:886) (938:938:938))
        (PORT d[1] (1589:1589:1589) (1634:1634:1634))
        (PORT d[2] (1202:1202:1202) (1249:1249:1249))
        (PORT d[3] (1232:1232:1232) (1278:1278:1278))
        (PORT d[4] (1201:1201:1201) (1242:1242:1242))
        (PORT d[5] (1240:1240:1240) (1295:1295:1295))
        (PORT d[6] (2304:2304:2304) (2300:2300:2300))
        (PORT d[7] (1112:1112:1112) (1110:1110:1110))
        (PORT d[8] (1488:1488:1488) (1485:1485:1485))
        (PORT d[9] (1416:1416:1416) (1383:1383:1383))
        (PORT d[10] (1463:1463:1463) (1457:1457:1457))
        (PORT d[11] (1104:1104:1104) (1100:1100:1100))
        (PORT d[12] (1190:1190:1190) (1189:1189:1189))
        (PORT clk (2476:2476:2476) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (PORT d[0] (688:688:688) (645:645:645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2467:2467:2467))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2463:2463:2463))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2759:2759:2759))
        (PORT clk (3492:3492:3492) (3617:3617:3617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2883:2883:2883))
        (PORT d[1] (2715:2715:2715) (2743:2743:2743))
        (PORT d[2] (2533:2533:2533) (2697:2697:2697))
        (PORT d[3] (2921:2921:2921) (3013:3013:3013))
        (PORT d[4] (2728:2728:2728) (2885:2885:2885))
        (PORT d[5] (1972:1972:1972) (1991:1991:1991))
        (PORT d[6] (2875:2875:2875) (2887:2887:2887))
        (PORT d[7] (2656:2656:2656) (2767:2767:2767))
        (PORT d[8] (2485:2485:2485) (2631:2631:2631))
        (PORT d[9] (2981:2981:2981) (3101:3101:3101))
        (PORT d[10] (2915:2915:2915) (3015:3015:3015))
        (PORT d[11] (3284:3284:3284) (3445:3445:3445))
        (PORT d[12] (2279:2279:2279) (2273:2273:2273))
        (PORT clk (3488:3488:3488) (3613:3613:3613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2420:2420:2420))
        (PORT clk (3488:3488:3488) (3613:3613:3613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3492:3492:3492) (3617:3617:3617))
        (PORT d[0] (3071:3071:3071) (3025:3025:3025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3618:3618:3618))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3618:3618:3618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3618:3618:3618))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3493:3493:3493) (3618:3618:3618))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2812:2812:2812))
        (PORT d[1] (2727:2727:2727) (2755:2755:2755))
        (PORT d[2] (2653:2653:2653) (2755:2755:2755))
        (PORT d[3] (4248:4248:4248) (4294:4294:4294))
        (PORT d[4] (2849:2849:2849) (3043:3043:3043))
        (PORT d[5] (3331:3331:3331) (3364:3364:3364))
        (PORT d[6] (3146:3146:3146) (3224:3224:3224))
        (PORT d[7] (1795:1795:1795) (1793:1793:1793))
        (PORT d[8] (1980:1980:1980) (2051:2051:2051))
        (PORT d[9] (1593:1593:1593) (1565:1565:1565))
        (PORT d[10] (1662:1662:1662) (1648:1648:1648))
        (PORT d[11] (1626:1626:1626) (1609:1609:1609))
        (PORT d[12] (1661:1661:1661) (1629:1629:1629))
        (PORT clk (2457:2457:2457) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (PORT d[0] (1763:1763:1763) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2442:2442:2442))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (2051:2051:2051))
        (PORT datab (1428:1428:1428) (1440:1440:1440))
        (PORT datac (4727:4727:4727) (4829:4829:4829))
        (PORT datad (3089:3089:3089) (3226:3226:3226))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (2860:2860:2860))
        (PORT clk (3168:3168:3168) (3277:3277:3277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (2842:2842:2842))
        (PORT d[1] (2689:2689:2689) (2791:2791:2791))
        (PORT d[2] (2550:2550:2550) (2677:2677:2677))
        (PORT d[3] (2790:2790:2790) (2979:2979:2979))
        (PORT d[4] (2404:2404:2404) (2487:2487:2487))
        (PORT d[5] (2739:2739:2739) (2746:2746:2746))
        (PORT d[6] (3217:3217:3217) (3217:3217:3217))
        (PORT d[7] (2350:2350:2350) (2473:2473:2473))
        (PORT d[8] (2466:2466:2466) (2614:2614:2614))
        (PORT d[9] (2986:2986:2986) (3106:3106:3106))
        (PORT d[10] (3014:3014:3014) (3128:3128:3128))
        (PORT d[11] (2789:2789:2789) (2984:2984:2984))
        (PORT d[12] (3604:3604:3604) (3696:3696:3696))
        (PORT clk (3164:3164:3164) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2214:2214:2214))
        (PORT clk (3164:3164:3164) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3168:3168:3168) (3277:3277:3277))
        (PORT d[0] (2814:2814:2814) (2794:2794:2794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3278:3278:3278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3169:3169:3169) (3278:3278:3278))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (3795:3795:3795))
        (PORT d[1] (4372:4372:4372) (4538:4538:4538))
        (PORT d[2] (2654:2654:2654) (2778:2778:2778))
        (PORT d[3] (4405:4405:4405) (4586:4586:4586))
        (PORT d[4] (2845:2845:2845) (3038:3038:3038))
        (PORT d[5] (2919:2919:2919) (3029:3029:3029))
        (PORT d[6] (3526:3526:3526) (3616:3616:3616))
        (PORT d[7] (2917:2917:2917) (2918:2918:2918))
        (PORT d[8] (2276:2276:2276) (2382:2382:2382))
        (PORT d[9] (2455:2455:2455) (2477:2477:2477))
        (PORT d[10] (2700:2700:2700) (2721:2721:2721))
        (PORT d[11] (2662:2662:2662) (2629:2629:2629))
        (PORT d[12] (2617:2617:2617) (2621:2621:2621))
        (PORT clk (2413:2413:2413) (2400:2400:2400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2413:2413:2413) (2400:2400:2400))
        (PORT d[0] (1789:1789:1789) (1731:1731:1731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2397:2397:2397))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2412:2412:2412) (2372:2372:2372))
        (PORT datab (1651:1651:1651) (1646:1646:1646))
        (PORT datac (4420:4420:4420) (4705:4705:4705))
        (PORT datad (1011:1011:1011) (1004:1004:1004))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (1981:1981:1981))
        (PORT clk (2928:2928:2928) (2973:2973:2973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3062:3062:3062) (3248:3248:3248))
        (PORT d[1] (2100:2100:2100) (2130:2130:2130))
        (PORT d[2] (3345:3345:3345) (3469:3469:3469))
        (PORT d[3] (2350:2350:2350) (2471:2471:2471))
        (PORT d[4] (3035:3035:3035) (3163:3163:3163))
        (PORT d[5] (3351:3351:3351) (3545:3545:3545))
        (PORT d[6] (2426:2426:2426) (2588:2588:2588))
        (PORT d[7] (3333:3333:3333) (3461:3461:3461))
        (PORT d[8] (2935:2935:2935) (3025:3025:3025))
        (PORT d[9] (2847:2847:2847) (2921:2921:2921))
        (PORT d[10] (2278:2278:2278) (2397:2397:2397))
        (PORT d[11] (2342:2342:2342) (2482:2482:2482))
        (PORT d[12] (3738:3738:3738) (3920:3920:3920))
        (PORT clk (2924:2924:2924) (2969:2969:2969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (2536:2536:2536))
        (PORT clk (2924:2924:2924) (2969:2969:2969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2928:2928:2928) (2973:2973:2973))
        (PORT d[0] (3158:3158:3158) (3077:3077:3077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2974:2974:2974))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2974:2974:2974))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3313:3313:3313))
        (PORT d[1] (3804:3804:3804) (3839:3839:3839))
        (PORT d[2] (5180:5180:5180) (5503:5503:5503))
        (PORT d[3] (4235:4235:4235) (4413:4413:4413))
        (PORT d[4] (2149:2149:2149) (2318:2318:2318))
        (PORT d[5] (2625:2625:2625) (2747:2747:2747))
        (PORT d[6] (4634:4634:4634) (4794:4794:4794))
        (PORT d[7] (3114:3114:3114) (3260:3260:3260))
        (PORT d[8] (2624:2624:2624) (2721:2721:2721))
        (PORT d[9] (3468:3468:3468) (3637:3637:3637))
        (PORT d[10] (3371:3371:3371) (3529:3529:3529))
        (PORT d[11] (2823:2823:2823) (2966:2966:2966))
        (PORT d[12] (2673:2673:2673) (2759:2759:2759))
        (PORT clk (2446:2446:2446) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (PORT d[0] (1991:1991:1991) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2920:2920:2920))
        (PORT clk (3308:3308:3308) (3381:3381:3381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (3016:3016:3016))
        (PORT d[1] (2922:2922:2922) (3030:3030:3030))
        (PORT d[2] (2972:2972:2972) (3181:3181:3181))
        (PORT d[3] (3548:3548:3548) (3783:3783:3783))
        (PORT d[4] (3158:3158:3158) (3319:3319:3319))
        (PORT d[5] (2951:2951:2951) (3109:3109:3109))
        (PORT d[6] (3630:3630:3630) (3885:3885:3885))
        (PORT d[7] (2766:2766:2766) (2926:2926:2926))
        (PORT d[8] (2905:2905:2905) (3101:3101:3101))
        (PORT d[9] (3781:3781:3781) (4002:4002:4002))
        (PORT d[10] (3455:3455:3455) (3639:3639:3639))
        (PORT d[11] (3800:3800:3800) (4034:4034:4034))
        (PORT d[12] (3750:3750:3750) (3946:3946:3946))
        (PORT clk (3304:3304:3304) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2984:2984:2984) (2961:2961:2961))
        (PORT clk (3304:3304:3304) (3377:3377:3377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3308:3308:3308) (3381:3381:3381))
        (PORT d[0] (3579:3579:3579) (3560:3560:3560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3382:3382:3382))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3382:3382:3382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3382:3382:3382))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3309:3309:3309) (3382:3382:3382))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3189:3189:3189))
        (PORT d[1] (4309:4309:4309) (4487:4487:4487))
        (PORT d[2] (3266:3266:3266) (3406:3406:3406))
        (PORT d[3] (3275:3275:3275) (3466:3466:3466))
        (PORT d[4] (3811:3811:3811) (4143:4143:4143))
        (PORT d[5] (2944:2944:2944) (3069:3069:3069))
        (PORT d[6] (3979:3979:3979) (4108:4108:4108))
        (PORT d[7] (3273:3273:3273) (3390:3390:3390))
        (PORT d[8] (2773:2773:2773) (2954:2954:2954))
        (PORT d[9] (3057:3057:3057) (3149:3149:3149))
        (PORT d[10] (3019:3019:3019) (3140:3140:3140))
        (PORT d[11] (2969:2969:2969) (3053:3053:3053))
        (PORT d[12] (2990:2990:2990) (3069:3069:3069))
        (PORT clk (2440:2440:2440) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2423:2423:2423))
        (PORT d[0] (2449:2449:2449) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2434:2434:2434) (2420:2420:2420))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3242:3242:3242))
        (PORT clk (3023:3023:3023) (3098:3098:3098))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (3132:3132:3132))
        (PORT d[1] (2925:2925:2925) (3037:3037:3037))
        (PORT d[2] (2704:2704:2704) (2836:2836:2836))
        (PORT d[3] (2730:2730:2730) (2904:2904:2904))
        (PORT d[4] (2472:2472:2472) (2613:2613:2613))
        (PORT d[5] (3043:3043:3043) (3186:3186:3186))
        (PORT d[6] (3441:3441:3441) (3638:3638:3638))
        (PORT d[7] (3023:3023:3023) (3190:3190:3190))
        (PORT d[8] (2124:2124:2124) (2279:2279:2279))
        (PORT d[9] (3729:3729:3729) (3946:3946:3946))
        (PORT d[10] (3046:3046:3046) (3188:3188:3188))
        (PORT d[11] (2851:2851:2851) (3057:3057:3057))
        (PORT d[12] (3497:3497:3497) (3618:3618:3618))
        (PORT clk (3019:3019:3019) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2305:2305:2305) (2329:2329:2329))
        (PORT clk (3019:3019:3019) (3094:3094:3094))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3023:3023:3023) (3098:3098:3098))
        (PORT d[0] (2900:2900:2900) (2932:2932:2932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3099:3099:3099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3024:3024:3024) (3099:3099:3099))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3675:3675:3675))
        (PORT d[1] (4332:4332:4332) (4523:4523:4523))
        (PORT d[2] (3100:3100:3100) (3307:3307:3307))
        (PORT d[3] (3276:3276:3276) (3459:3459:3459))
        (PORT d[4] (3497:3497:3497) (3720:3720:3720))
        (PORT d[5] (2944:2944:2944) (3064:3064:3064))
        (PORT d[6] (3764:3764:3764) (3841:3841:3841))
        (PORT d[7] (3708:3708:3708) (3874:3874:3874))
        (PORT d[8] (2683:2683:2683) (2782:2782:2782))
        (PORT d[9] (2980:2980:2980) (3061:3061:3061))
        (PORT d[10] (3052:3052:3052) (3101:3101:3101))
        (PORT d[11] (2678:2678:2678) (2700:2700:2700))
        (PORT d[12] (2884:2884:2884) (2982:2982:2982))
        (PORT clk (2467:2467:2467) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (PORT d[0] (2548:2548:2548) (2522:2522:2522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2454:2454:2454))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5447:5447:5447) (5598:5598:5598))
        (PORT datab (1895:1895:1895) (1845:1845:1845))
        (PORT datac (3856:3856:3856) (4039:4039:4039))
        (PORT datad (1589:1589:1589) (1558:1558:1558))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (3280:3280:3280))
        (PORT clk (2994:2994:2994) (3057:3057:3057))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2274:2274:2274))
        (PORT d[1] (2580:2580:2580) (2702:2702:2702))
        (PORT d[2] (2890:2890:2890) (3021:3021:3021))
        (PORT d[3] (3166:3166:3166) (3341:3341:3341))
        (PORT d[4] (2854:2854:2854) (2982:2982:2982))
        (PORT d[5] (3026:3026:3026) (3169:3169:3169))
        (PORT d[6] (3026:3026:3026) (3227:3227:3227))
        (PORT d[7] (3003:3003:3003) (3148:3148:3148))
        (PORT d[8] (2426:2426:2426) (2572:2572:2572))
        (PORT d[9] (3376:3376:3376) (3497:3497:3497))
        (PORT d[10] (3019:3019:3019) (3152:3152:3152))
        (PORT d[11] (2799:2799:2799) (2998:2998:2998))
        (PORT d[12] (3652:3652:3652) (3800:3800:3800))
        (PORT clk (2990:2990:2990) (3053:3053:3053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2313:2313:2313))
        (PORT clk (2990:2990:2990) (3053:3053:3053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2994:2994:2994) (3057:3057:3057))
        (PORT d[0] (2904:2904:2904) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2995:2995:2995) (3058:3058:3058))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2995:2995:2995) (3058:3058:3058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2995:2995:2995) (3058:3058:3058))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2995:2995:2995) (3058:3058:3058))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3658:3658:3658))
        (PORT d[1] (4661:4661:4661) (4836:4836:4836))
        (PORT d[2] (3432:3432:3432) (3634:3634:3634))
        (PORT d[3] (3296:3296:3296) (3483:3483:3483))
        (PORT d[4] (3982:3982:3982) (4286:4286:4286))
        (PORT d[5] (2926:2926:2926) (3067:3067:3067))
        (PORT d[6] (3231:3231:3231) (3325:3325:3325))
        (PORT d[7] (3369:3369:3369) (3539:3539:3539))
        (PORT d[8] (2393:2393:2393) (2504:2504:2504))
        (PORT d[9] (2971:2971:2971) (3046:3046:3046))
        (PORT d[10] (3092:3092:3092) (3147:3147:3147))
        (PORT d[11] (2688:2688:2688) (2701:2701:2701))
        (PORT d[12] (2869:2869:2869) (2958:2958:2958))
        (PORT clk (2463:2463:2463) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (PORT d[0] (2383:2383:2383) (2426:2426:2426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2446:2446:2446))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2763:2763:2763) (2913:2913:2913))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (5412:5412:5412) (5555:5555:5555))
        (PORT datad (1632:1632:1632) (1595:1595:1595))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1233:1233:1233))
        (PORT datab (2526:2526:2526) (2664:2664:2664))
        (PORT datac (2778:2778:2778) (2813:2813:2813))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (2752:2752:2752) (2797:2797:2797))
        (PORT datad (1170:1170:1170) (1145:1145:1145))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2736:2736:2736))
        (PORT clk (3836:3836:3836) (3963:3963:3963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (3002:3002:3002))
        (PORT d[1] (3767:3767:3767) (3871:3871:3871))
        (PORT d[2] (3340:3340:3340) (3622:3622:3622))
        (PORT d[3] (2934:2934:2934) (3024:3024:3024))
        (PORT d[4] (3214:3214:3214) (3431:3431:3431))
        (PORT d[5] (3745:3745:3745) (3863:3863:3863))
        (PORT d[6] (3601:3601:3601) (3854:3854:3854))
        (PORT d[7] (3008:3008:3008) (3161:3161:3161))
        (PORT d[8] (2414:2414:2414) (2567:2567:2567))
        (PORT d[9] (3561:3561:3561) (3785:3785:3785))
        (PORT d[10] (3351:3351:3351) (3498:3498:3498))
        (PORT d[11] (3123:3123:3123) (3332:3332:3332))
        (PORT d[12] (3847:3847:3847) (3953:3953:3953))
        (PORT clk (3832:3832:3832) (3959:3959:3959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (2687:2687:2687))
        (PORT clk (3832:3832:3832) (3959:3959:3959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3836:3836:3836) (3963:3963:3963))
        (PORT d[0] (3339:3339:3339) (3318:3318:3318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3837:3837:3837) (3964:3964:3964))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3837:3837:3837) (3964:3964:3964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3837:3837:3837) (3964:3964:3964))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3837:3837:3837) (3964:3964:3964))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3496:3496:3496))
        (PORT d[1] (3546:3546:3546) (3628:3628:3628))
        (PORT d[2] (2797:2797:2797) (3008:3008:3008))
        (PORT d[3] (3805:3805:3805) (4090:4090:4090))
        (PORT d[4] (3734:3734:3734) (3986:3986:3986))
        (PORT d[5] (3913:3913:3913) (4167:4167:4167))
        (PORT d[6] (3768:3768:3768) (3871:3871:3871))
        (PORT d[7] (2436:2436:2436) (2475:2475:2475))
        (PORT d[8] (2322:2322:2322) (2388:2388:2388))
        (PORT d[9] (1945:1945:1945) (2014:2014:2014))
        (PORT d[10] (3220:3220:3220) (3326:3326:3326))
        (PORT d[11] (2561:2561:2561) (2660:2660:2660))
        (PORT d[12] (2122:2122:2122) (2172:2172:2172))
        (PORT clk (2452:2452:2452) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2442:2442:2442))
        (PORT d[0] (1872:1872:1872) (1918:1918:1918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2439:2439:2439))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4033:4033:4033) (4325:4325:4325))
        (PORT clk (4461:4461:4461) (4635:4635:4635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3389:3389:3389))
        (PORT d[1] (3823:3823:3823) (3966:3966:3966))
        (PORT d[2] (3399:3399:3399) (3659:3659:3659))
        (PORT d[3] (3435:3435:3435) (3576:3576:3576))
        (PORT d[4] (3328:3328:3328) (3553:3553:3553))
        (PORT d[5] (3097:3097:3097) (3248:3248:3248))
        (PORT d[6] (3784:3784:3784) (4081:4081:4081))
        (PORT d[7] (4233:4233:4233) (4507:4507:4507))
        (PORT d[8] (2965:2965:2965) (3169:3169:3169))
        (PORT d[9] (4366:4366:4366) (4586:4586:4586))
        (PORT d[10] (3092:3092:3092) (3295:3295:3295))
        (PORT d[11] (4345:4345:4345) (4661:4661:4661))
        (PORT d[12] (3811:3811:3811) (4004:4004:4004))
        (PORT clk (4457:4457:4457) (4631:4631:4631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3292:3292:3292))
        (PORT clk (4457:4457:4457) (4631:4631:4631))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4461:4461:4461) (4635:4635:4635))
        (PORT d[0] (3849:3849:3849) (3900:3900:3900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4462:4462:4462) (4636:4636:4636))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4462:4462:4462) (4636:4636:4636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4462:4462:4462) (4636:4636:4636))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4462:4462:4462) (4636:4636:4636))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3498:3498:3498))
        (PORT d[1] (3914:3914:3914) (4064:4064:4064))
        (PORT d[2] (3864:3864:3864) (4108:4108:4108))
        (PORT d[3] (4868:4868:4868) (5221:5221:5221))
        (PORT d[4] (3758:3758:3758) (4082:4082:4082))
        (PORT d[5] (3568:3568:3568) (3801:3801:3801))
        (PORT d[6] (4038:4038:4038) (4210:4210:4210))
        (PORT d[7] (3273:3273:3273) (3376:3376:3376))
        (PORT d[8] (2506:2506:2506) (2668:2668:2668))
        (PORT d[9] (2800:2800:2800) (2962:2962:2962))
        (PORT d[10] (2712:2712:2712) (2854:2854:2854))
        (PORT d[11] (2851:2851:2851) (2976:2976:2976))
        (PORT d[12] (2976:2976:2976) (3078:3078:3078))
        (PORT clk (2471:2471:2471) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (PORT d[0] (2456:2456:2456) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2392:2392:2392))
        (PORT clk (3034:3034:3034) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (3062:3062:3062))
        (PORT d[1] (2677:2677:2677) (2719:2719:2719))
        (PORT d[2] (3070:3070:3070) (3235:3235:3235))
        (PORT d[3] (3022:3022:3022) (3134:3134:3134))
        (PORT d[4] (3163:3163:3163) (3383:3383:3383))
        (PORT d[5] (3356:3356:3356) (3549:3549:3549))
        (PORT d[6] (2765:2765:2765) (2954:2954:2954))
        (PORT d[7] (3039:3039:3039) (3210:3210:3210))
        (PORT d[8] (3276:3276:3276) (3406:3406:3406))
        (PORT d[9] (2709:2709:2709) (2872:2872:2872))
        (PORT d[10] (2625:2625:2625) (2773:2773:2773))
        (PORT d[11] (2646:2646:2646) (2812:2812:2812))
        (PORT d[12] (3381:3381:3381) (3529:3529:3529))
        (PORT clk (3030:3030:3030) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2855:2855:2855))
        (PORT clk (3030:3030:3030) (3106:3106:3106))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3034:3034:3034) (3110:3110:3110))
        (PORT d[0] (3363:3363:3363) (3367:3367:3367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3035:3035:3035) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3035:3035:3035) (3111:3111:3111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3035:3035:3035) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3035:3035:3035) (3111:3111:3111))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3599:3599:3599))
        (PORT d[1] (3474:3474:3474) (3519:3519:3519))
        (PORT d[2] (4502:4502:4502) (4867:4867:4867))
        (PORT d[3] (3978:3978:3978) (4191:4191:4191))
        (PORT d[4] (2900:2900:2900) (3092:3092:3092))
        (PORT d[5] (2902:2902:2902) (2998:2998:2998))
        (PORT d[6] (3890:3890:3890) (4019:4019:4019))
        (PORT d[7] (2643:2643:2643) (2721:2721:2721))
        (PORT d[8] (2249:2249:2249) (2344:2344:2344))
        (PORT d[9] (3490:3490:3490) (3618:3618:3618))
        (PORT d[10] (2513:2513:2513) (2579:2579:2579))
        (PORT d[11] (2405:2405:2405) (2512:2512:2512))
        (PORT d[12] (2346:2346:2346) (2436:2436:2436))
        (PORT clk (2464:2464:2464) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2455:2455:2455))
        (PORT d[0] (2468:2468:2468) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2594:2594:2594) (2720:2720:2720))
        (PORT clk (3819:3819:3819) (3948:3948:3948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3410:3410:3410))
        (PORT d[1] (3800:3800:3800) (3906:3906:3906))
        (PORT d[2] (3257:3257:3257) (3433:3433:3433))
        (PORT d[3] (2852:2852:2852) (2928:2928:2928))
        (PORT d[4] (3263:3263:3263) (3475:3475:3475))
        (PORT d[5] (3779:3779:3779) (3899:3899:3899))
        (PORT d[6] (3533:3533:3533) (3751:3751:3751))
        (PORT d[7] (2998:2998:2998) (3149:3149:3149))
        (PORT d[8] (2505:2505:2505) (2705:2705:2705))
        (PORT d[9] (3882:3882:3882) (4100:4100:4100))
        (PORT d[10] (3400:3400:3400) (3549:3549:3549))
        (PORT d[11] (3444:3444:3444) (3652:3652:3652))
        (PORT d[12] (3848:3848:3848) (4088:4088:4088))
        (PORT clk (3815:3815:3815) (3944:3944:3944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2653:2653:2653))
        (PORT clk (3815:3815:3815) (3944:3944:3944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3819:3819:3819) (3948:3948:3948))
        (PORT d[0] (3327:3327:3327) (3284:3284:3284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3820:3820:3820) (3949:3949:3949))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3820:3820:3820) (3949:3949:3949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3820:3820:3820) (3949:3949:3949))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3820:3820:3820) (3949:3949:3949))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3448:3448:3448))
        (PORT d[1] (3196:3196:3196) (3282:3282:3282))
        (PORT d[2] (2846:2846:2846) (3043:3043:3043))
        (PORT d[3] (4178:4178:4178) (4461:4461:4461))
        (PORT d[4] (3354:3354:3354) (3601:3601:3601))
        (PORT d[5] (3894:3894:3894) (4147:4147:4147))
        (PORT d[6] (4079:4079:4079) (4179:4179:4179))
        (PORT d[7] (2125:2125:2125) (2194:2194:2194))
        (PORT d[8] (2013:2013:2013) (2091:2091:2091))
        (PORT d[9] (1897:1897:1897) (1965:1965:1965))
        (PORT d[10] (3212:3212:3212) (3318:3318:3318))
        (PORT d[11] (2164:2164:2164) (2223:2223:2223))
        (PORT d[12] (2181:2181:2181) (2224:2224:2224))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (PORT d[0] (1911:1911:1911) (1885:1885:1885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3057:3057:3057) (3122:3122:3122))
        (PORT datab (3897:3897:3897) (4071:4071:4071))
        (PORT datac (4737:4737:4737) (4820:4820:4820))
        (PORT datad (733:733:733) (726:726:726))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (783:783:783))
        (PORT datab (2353:2353:2353) (2216:2216:2216))
        (PORT datac (3855:3855:3855) (4039:4039:4039))
        (PORT datad (206:206:206) (229:229:229))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3241:3241:3241))
        (PORT clk (3963:3963:3963) (4142:4142:4142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (2973:2973:2973))
        (PORT d[1] (3754:3754:3754) (3856:3856:3856))
        (PORT d[2] (3211:3211:3211) (3416:3416:3416))
        (PORT d[3] (2974:2974:2974) (3068:3068:3068))
        (PORT d[4] (3162:3162:3162) (3366:3366:3366))
        (PORT d[5] (3732:3732:3732) (3855:3855:3855))
        (PORT d[6] (3633:3633:3633) (3890:3890:3890))
        (PORT d[7] (3014:3014:3014) (3169:3169:3169))
        (PORT d[8] (2427:2427:2427) (2580:2580:2580))
        (PORT d[9] (3552:3552:3552) (3776:3776:3776))
        (PORT d[10] (3071:3071:3071) (3228:3228:3228))
        (PORT d[11] (3165:3165:3165) (3391:3391:3391))
        (PORT d[12] (3517:3517:3517) (3630:3630:3630))
        (PORT clk (3959:3959:3959) (4138:4138:4138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2770:2770:2770) (2762:2762:2762))
        (PORT clk (3959:3959:3959) (4138:4138:4138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3963:3963:3963) (4142:4142:4142))
        (PORT d[0] (3392:3392:3392) (3393:3393:3393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3964:3964:3964) (4143:4143:4143))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3964:3964:3964) (4143:4143:4143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3964:3964:3964) (4143:4143:4143))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3964:3964:3964) (4143:4143:4143))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3830:3830:3830) (4008:4008:4008))
        (PORT d[1] (4365:4365:4365) (4525:4525:4525))
        (PORT d[2] (3171:3171:3171) (3373:3373:3373))
        (PORT d[3] (3797:3797:3797) (4081:4081:4081))
        (PORT d[4] (3763:3763:3763) (4016:4016:4016))
        (PORT d[5] (3946:3946:3946) (4202:4202:4202))
        (PORT d[6] (3900:3900:3900) (4029:4029:4029))
        (PORT d[7] (2421:2421:2421) (2471:2471:2471))
        (PORT d[8] (2812:2812:2812) (2969:2969:2969))
        (PORT d[9] (1945:1945:1945) (2015:2015:2015))
        (PORT d[10] (2591:2591:2591) (2724:2724:2724))
        (PORT d[11] (2948:2948:2948) (3046:3046:3046))
        (PORT d[12] (2158:2158:2158) (2196:2196:2196))
        (PORT clk (2453:2453:2453) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (PORT d[0] (1636:1636:1636) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a120.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3159:3159:3159) (3251:3251:3251))
        (PORT clk (4066:4066:4066) (4200:4200:4200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4354:4354:4354) (4578:4578:4578))
        (PORT d[1] (3421:3421:3421) (3532:3532:3532))
        (PORT d[2] (3602:3602:3602) (3810:3810:3810))
        (PORT d[3] (2951:2951:2951) (3029:3029:3029))
        (PORT d[4] (3222:3222:3222) (3437:3437:3437))
        (PORT d[5] (3021:3021:3021) (3156:3156:3156))
        (PORT d[6] (3943:3943:3943) (4191:4191:4191))
        (PORT d[7] (3006:3006:3006) (3159:3159:3159))
        (PORT d[8] (2101:2101:2101) (2253:2253:2253))
        (PORT d[9] (3210:3210:3210) (3441:3441:3441))
        (PORT d[10] (3115:3115:3115) (3277:3277:3277))
        (PORT d[11] (3167:3167:3167) (3392:3392:3392))
        (PORT d[12] (3229:3229:3229) (3354:3354:3354))
        (PORT clk (4062:4062:4062) (4196:4196:4196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (2774:2774:2774))
        (PORT clk (4062:4062:4062) (4196:4196:4196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4066:4066:4066) (4200:4200:4200))
        (PORT d[0] (3401:3401:3401) (3405:3405:3405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4067:4067:4067) (4201:4201:4201))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4067:4067:4067) (4201:4201:4201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4067:4067:4067) (4201:4201:4201))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4067:4067:4067) (4201:4201:4201))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3807:3807:3807) (3969:3969:3969))
        (PORT d[1] (3932:3932:3932) (4009:4009:4009))
        (PORT d[2] (3198:3198:3198) (3395:3395:3395))
        (PORT d[3] (3748:3748:3748) (4026:4026:4026))
        (PORT d[4] (3302:3302:3302) (3580:3580:3580))
        (PORT d[5] (3852:3852:3852) (4105:4105:4105))
        (PORT d[6] (3920:3920:3920) (4052:4052:4052))
        (PORT d[7] (3473:3473:3473) (3617:3617:3617))
        (PORT d[8] (2821:2821:2821) (2977:2977:2977))
        (PORT d[9] (2266:2266:2266) (2327:2327:2327))
        (PORT d[10] (3280:3280:3280) (3361:3361:3361))
        (PORT d[11] (2543:2543:2543) (2642:2642:2642))
        (PORT d[12] (2208:2208:2208) (2250:2250:2250))
        (PORT clk (2455:2455:2455) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (PORT d[0] (2138:2138:2138) (2139:2139:2139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2442:2442:2442))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3290:3290:3290) (3401:3401:3401))
        (PORT clk (3547:3547:3547) (3692:3692:3692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2360:2360:2360) (2503:2503:2503))
        (PORT d[1] (2983:2983:2983) (3076:3076:3076))
        (PORT d[2] (2489:2489:2489) (2646:2646:2646))
        (PORT d[3] (2912:2912:2912) (3000:3000:3000))
        (PORT d[4] (2478:2478:2478) (2645:2645:2645))
        (PORT d[5] (3014:3014:3014) (3035:3035:3035))
        (PORT d[6] (3580:3580:3580) (3833:3833:3833))
        (PORT d[7] (2606:2606:2606) (2757:2757:2757))
        (PORT d[8] (2093:2093:2093) (2246:2246:2246))
        (PORT d[9] (2649:2649:2649) (2760:2760:2760))
        (PORT d[10] (3050:3050:3050) (3204:3204:3204))
        (PORT d[11] (2950:2950:2950) (3107:3107:3107))
        (PORT d[12] (2934:2934:2934) (3062:3062:3062))
        (PORT clk (3543:3543:3543) (3688:3688:3688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2659:2659:2659))
        (PORT clk (3543:3543:3543) (3688:3688:3688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3547:3547:3547) (3692:3692:3692))
        (PORT d[0] (3254:3254:3254) (3290:3290:3290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3693:3693:3693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2171:2171:2171))
        (PORT d[1] (2723:2723:2723) (2756:2756:2756))
        (PORT d[2] (2710:2710:2710) (2874:2874:2874))
        (PORT d[3] (3528:3528:3528) (3574:3574:3574))
        (PORT d[4] (3791:3791:3791) (4060:4060:4060))
        (PORT d[5] (3204:3204:3204) (3421:3421:3421))
        (PORT d[6] (3928:3928:3928) (4076:4076:4076))
        (PORT d[7] (2590:2590:2590) (2586:2586:2586))
        (PORT d[8] (2315:2315:2315) (2423:2423:2423))
        (PORT d[9] (2576:2576:2576) (2676:2676:2676))
        (PORT d[10] (1564:1564:1564) (1541:1541:1541))
        (PORT d[11] (1642:1642:1642) (1631:1631:1631))
        (PORT d[12] (2132:2132:2132) (2166:2166:2166))
        (PORT clk (2471:2471:2471) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (PORT d[0] (1585:1585:1585) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4790:4790:4790) (4867:4867:4867))
        (PORT datab (774:774:774) (763:763:763))
        (PORT datac (3852:3852:3852) (4035:4035:4035))
        (PORT datad (1448:1448:1448) (1412:1412:1412))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4032:4032:4032) (4325:4325:4325))
        (PORT clk (4272:4272:4272) (4467:4467:4467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (3277:3277:3277))
        (PORT d[1] (3774:3774:3774) (3916:3916:3916))
        (PORT d[2] (3396:3396:3396) (3649:3649:3649))
        (PORT d[3] (3407:3407:3407) (3546:3546:3546))
        (PORT d[4] (3679:3679:3679) (3899:3899:3899))
        (PORT d[5] (3745:3745:3745) (3880:3880:3880))
        (PORT d[6] (4124:4124:4124) (4455:4455:4455))
        (PORT d[7] (4151:4151:4151) (4315:4315:4315))
        (PORT d[8] (2977:2977:2977) (3186:3186:3186))
        (PORT d[9] (4148:4148:4148) (4389:4389:4389))
        (PORT d[10] (3371:3371:3371) (3562:3562:3562))
        (PORT d[11] (4377:4377:4377) (4705:4705:4705))
        (PORT d[12] (3850:3850:3850) (4052:4052:4052))
        (PORT clk (4268:4268:4268) (4463:4463:4463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3216:3216:3216) (3271:3271:3271))
        (PORT clk (4268:4268:4268) (4463:4463:4463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4272:4272:4272) (4467:4467:4467))
        (PORT d[0] (3838:3838:3838) (3902:3902:3902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4273:4273:4273) (4468:4468:4468))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4273:4273:4273) (4468:4468:4468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4273:4273:4273) (4468:4468:4468))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4273:4273:4273) (4468:4468:4468))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3493:3493:3493))
        (PORT d[1] (3930:3930:3930) (4080:4080:4080))
        (PORT d[2] (3949:3949:3949) (4230:4230:4230))
        (PORT d[3] (4784:4784:4784) (5108:5108:5108))
        (PORT d[4] (3781:3781:3781) (4093:4093:4093))
        (PORT d[5] (3525:3525:3525) (3754:3754:3754))
        (PORT d[6] (4364:4364:4364) (4529:4529:4529))
        (PORT d[7] (3243:3243:3243) (3341:3341:3341))
        (PORT d[8] (2457:2457:2457) (2615:2615:2615))
        (PORT d[9] (2703:2703:2703) (2812:2812:2812))
        (PORT d[10] (3075:3075:3075) (3218:3218:3218))
        (PORT d[11] (2913:2913:2913) (3011:3011:3011))
        (PORT d[12] (3010:3010:3010) (3114:3114:3114))
        (PORT clk (2470:2470:2470) (2460:2460:2460))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (PORT d[0] (2368:2368:2368) (2371:2371:2371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a104.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2457:2457:2457))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (771:771:771))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (4734:4734:4734) (4817:4817:4817))
        (PORT datad (1790:1790:1790) (1746:1746:1746))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (1961:1961:1961) (1958:1958:1958))
        (PORT datac (3820:3820:3820) (4084:4084:4084))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Green\[5\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4669:4669:4669) (4714:4714:4714))
        (PORT datab (2336:2336:2336) (2336:2336:2336))
        (PORT datac (1405:1405:1405) (1450:1450:1450))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (377:377:377) (384:384:384))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (461:461:461))
        (PORT datad (714:714:714) (755:755:755))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (425:425:425))
        (PORT datab (351:351:351) (445:445:445))
        (PORT datad (206:206:206) (230:230:230))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1455:1455:1455) (1474:1474:1474))
        (PORT datab (250:250:250) (290:290:290))
        (PORT datad (221:221:221) (255:255:255))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (416:416:416))
        (PORT datab (824:824:824) (854:854:854))
        (PORT datac (1180:1180:1180) (1211:1211:1211))
        (PORT datad (416:416:416) (417:417:417))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (566:566:566) (619:619:619))
        (PORT datad (393:393:393) (396:396:396))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (317:317:317) (405:405:405))
        (PORT datac (715:715:715) (762:762:762))
        (PORT datad (519:519:519) (575:575:575))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (213:213:213) (239:239:239))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (572:572:572))
        (PORT datab (315:315:315) (403:403:403))
        (PORT datac (714:714:714) (761:761:761))
        (PORT datad (723:723:723) (755:755:755))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (460:460:460))
        (PORT datad (215:215:215) (242:242:242))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor1\[26\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (PORT datab (359:359:359) (457:457:457))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (479:479:479))
        (PORT datab (343:343:343) (429:429:429))
        (PORT datad (381:381:381) (388:388:388))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (449:449:449))
        (PORT datab (360:360:360) (458:458:458))
        (PORT datad (701:701:701) (732:732:732))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[24\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (450:450:450))
        (PORT datab (509:509:509) (557:557:557))
        (PORT datac (431:431:431) (496:496:496))
        (PORT datad (504:504:504) (552:552:552))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (820:820:820))
        (PORT datab (763:763:763) (800:800:800))
        (PORT datac (227:227:227) (258:258:258))
        (PORT datad (411:411:411) (419:419:419))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (423:423:423))
        (PORT datab (350:350:350) (442:442:442))
        (PORT datac (314:314:314) (403:403:403))
        (PORT datad (294:294:294) (376:376:376))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (414:414:414))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datac (506:506:506) (565:565:565))
        (PORT datad (704:704:704) (734:734:734))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (663:663:663) (660:660:660))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2075:2075:2075))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (415:415:415))
        (PORT datab (341:341:341) (428:428:428))
        (PORT datac (507:507:507) (565:565:565))
        (PORT datad (480:480:480) (527:527:527))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (228:228:228) (259:259:259))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2075:2075:2075))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (565:565:565) (613:613:613))
        (PORT datad (214:214:214) (241:241:241))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2075:2075:2075))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (548:548:548))
        (PORT datab (309:309:309) (393:393:393))
        (PORT datac (307:307:307) (391:391:391))
        (PORT datad (517:517:517) (568:568:568))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (465:465:465))
        (PORT datad (650:650:650) (638:638:638))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (464:464:464))
        (PORT datab (353:353:353) (446:446:446))
        (PORT datac (441:441:441) (498:498:498))
        (PORT datad (677:677:677) (703:703:703))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT asdata (807:807:807) (806:806:806))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (558:558:558) (605:605:605))
        (PORT datab (333:333:333) (416:416:416))
        (PORT datac (454:454:454) (505:505:505))
        (PORT datad (676:676:676) (703:703:703))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor1\[25\])
    (DELAY
      (ABSOLUTE
        (PORT datac (440:440:440) (497:497:497))
        (PORT datad (327:327:327) (416:416:416))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (777:777:777))
        (PORT datab (746:746:746) (795:795:795))
        (PORT datac (228:228:228) (259:259:259))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (584:584:584))
        (PORT datab (342:342:342) (430:430:430))
        (PORT datac (522:522:522) (578:578:578))
        (PORT datad (475:475:475) (523:523:523))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1022:1022:1022))
        (PORT datab (805:805:805) (833:833:833))
        (PORT datac (315:315:315) (405:405:405))
        (PORT datad (395:395:395) (398:398:398))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (740:740:740) (779:779:779))
        (PORT datad (619:619:619) (603:603:603))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2075:2075:2075))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (564:564:564))
        (PORT datab (457:457:457) (518:518:518))
        (PORT datac (664:664:664) (696:696:696))
        (PORT datad (464:464:464) (510:510:510))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (599:599:599))
        (PORT datab (521:521:521) (577:577:577))
        (PORT datac (470:470:470) (519:519:519))
        (PORT datad (697:697:697) (725:725:725))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (449:449:449))
        (PORT datab (342:342:342) (430:430:430))
        (PORT datac (275:275:275) (355:355:355))
        (PORT datad (484:484:484) (526:526:526))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (563:563:563))
        (PORT datab (479:479:479) (538:538:538))
        (PORT datac (692:692:692) (717:717:717))
        (PORT datad (700:700:700) (714:714:714))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (430:430:430))
        (PORT datab (238:238:238) (274:274:274))
        (PORT datac (370:370:370) (370:370:370))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (304:304:304))
        (PORT datab (749:749:749) (784:784:784))
        (PORT datad (221:221:221) (252:252:252))
        (IOPATH dataa combout (357:357:357) (353:353:353))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (562:562:562))
        (PORT datab (556:556:556) (602:602:602))
        (PORT datac (704:704:704) (737:737:737))
        (PORT datad (749:749:749) (782:782:782))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (829:829:829))
        (PORT datab (566:566:566) (618:618:618))
        (PORT datac (741:741:741) (760:760:760))
        (PORT datad (214:214:214) (240:240:240))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datab (359:359:359) (456:456:456))
        (PORT datac (515:515:515) (567:567:567))
        (PORT datad (310:310:310) (386:386:386))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (829:829:829))
        (PORT datab (754:754:754) (796:796:796))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (821:821:821))
        (PORT datab (763:763:763) (800:800:800))
        (PORT datad (652:652:652) (641:641:641))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (808:808:808))
        (PORT datab (513:513:513) (576:576:576))
        (PORT datac (721:721:721) (764:764:764))
        (PORT datad (231:231:231) (254:254:254))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (759:759:759))
        (PORT datab (736:736:736) (766:766:766))
        (PORT datac (443:443:443) (453:453:453))
        (PORT datad (731:731:731) (757:757:757))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (498:498:498) (545:545:545))
        (PORT datad (699:699:699) (727:727:727))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1025:1025:1025))
        (PORT datab (513:513:513) (570:570:570))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2075:2075:2075))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (412:412:412))
        (PORT datab (483:483:483) (554:554:554))
        (PORT datac (756:756:756) (792:792:792))
        (PORT datad (735:735:735) (747:747:747))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (560:560:560))
        (PORT datab (344:344:344) (430:430:430))
        (PORT datac (308:308:308) (392:392:392))
        (PORT datad (510:510:510) (562:562:562))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (638:638:638))
        (PORT datab (310:310:310) (394:394:394))
        (PORT datac (499:499:499) (544:544:544))
        (PORT datad (673:673:673) (707:707:707))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (423:423:423))
        (PORT datab (332:332:332) (415:415:415))
        (PORT datac (735:735:735) (754:754:754))
        (PORT datad (464:464:464) (509:509:509))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (406:406:406) (432:432:432))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|Equal2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (281:281:281))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (304:304:304))
        (PORT datab (484:484:484) (555:555:555))
        (PORT datad (222:222:222) (253:253:253))
        (IOPATH dataa combout (357:357:357) (353:353:353))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (430:430:430))
        (PORT datac (482:482:482) (533:533:533))
        (PORT datad (516:516:516) (567:567:567))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (432:432:432))
        (PORT datac (510:510:510) (569:569:569))
        (PORT datad (231:231:231) (255:255:255))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2075:2075:2075))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (643:643:643))
        (PORT datab (343:343:343) (430:430:430))
        (PORT datad (774:774:774) (791:791:791))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (774:774:774))
        (PORT datab (461:461:461) (461:461:461))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2072:2072:2072) (2077:2077:2077))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (776:776:776))
        (PORT datab (745:745:745) (795:795:795))
        (PORT datad (426:426:426) (430:430:430))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2073:2073:2073) (2078:2078:2078))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datac (313:313:313) (402:402:402))
        (PORT datad (295:295:295) (376:376:376))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (657:657:657))
        (PORT datab (824:824:824) (853:853:853))
        (PORT datad (313:313:313) (391:391:391))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (409:409:409) (429:429:429))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2071:2071:2071) (2076:2076:2076))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|encryption_module1\|B_xor2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (607:607:607))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datac combout (409:409:409) (429:429:429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|encryption_module1\|B_prev\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2070:2070:2070) (2075:2075:2075))
        (PORT d (87:87:87) (104:104:104))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4539:4539:4539) (4949:4949:4949))
        (PORT datab (802:802:802) (851:851:851))
        (PORT datac (1307:1307:1307) (1296:1296:1296))
        (PORT datad (1262:1262:1262) (1222:1222:1222))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4164:4164:4164) (4434:4434:4434))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3039:3039:3039) (2904:2904:2904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1540:1540:1540))
        (PORT clk (3014:3014:3014) (3109:3109:3109))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1027:1027:1027) (1042:1042:1042))
        (PORT d[1] (1300:1300:1300) (1297:1297:1297))
        (PORT d[2] (2651:2651:2651) (2747:2747:2747))
        (PORT d[3] (1970:1970:1970) (2046:2046:2046))
        (PORT d[4] (1393:1393:1393) (1405:1405:1405))
        (PORT d[5] (2670:2670:2670) (2721:2721:2721))
        (PORT d[6] (2282:2282:2282) (2401:2401:2401))
        (PORT d[7] (3212:3212:3212) (3288:3288:3288))
        (PORT d[8] (3362:3362:3362) (3579:3579:3579))
        (PORT d[9] (1956:1956:1956) (1930:1930:1930))
        (PORT d[10] (1910:1910:1910) (1996:1996:1996))
        (PORT d[11] (2001:2001:2001) (2113:2113:2113))
        (PORT d[12] (2912:2912:2912) (2874:2874:2874))
        (PORT clk (3010:3010:3010) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1760:1760:1760))
        (PORT clk (3010:3010:3010) (3105:3105:3105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3014:3014:3014) (3109:3109:3109))
        (PORT d[0] (2499:2499:2499) (2391:2391:2391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3110:3110:3110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3015:3015:3015) (3110:3110:3110))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3433:3433:3433))
        (PORT d[1] (2354:2354:2354) (2325:2325:2325))
        (PORT d[2] (2350:2350:2350) (2368:2368:2368))
        (PORT d[3] (4099:4099:4099) (4045:4045:4045))
        (PORT d[4] (2041:2041:2041) (2147:2147:2147))
        (PORT d[5] (2184:2184:2184) (2251:2251:2251))
        (PORT d[6] (2570:2570:2570) (2532:2532:2532))
        (PORT d[7] (3239:3239:3239) (3306:3306:3306))
        (PORT d[8] (2178:2178:2178) (2234:2234:2234))
        (PORT d[9] (3328:3328:3328) (3435:3435:3435))
        (PORT d[10] (2974:2974:2974) (3090:3090:3090))
        (PORT d[11] (2184:2184:2184) (2230:2230:2230))
        (PORT d[12] (2260:2260:2260) (2345:2345:2345))
        (PORT clk (2445:2445:2445) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2434:2434:2434))
        (PORT d[0] (1615:1615:1615) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a114.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2431:2431:2431))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2362:2362:2362))
        (PORT clk (3031:3031:3031) (3111:3111:3111))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (3699:3699:3699))
        (PORT d[1] (2417:2417:2417) (2443:2443:2443))
        (PORT d[2] (2824:2824:2824) (3046:3046:3046))
        (PORT d[3] (2675:2675:2675) (2787:2787:2787))
        (PORT d[4] (2672:2672:2672) (2816:2816:2816))
        (PORT d[5] (3342:3342:3342) (3535:3535:3535))
        (PORT d[6] (2773:2773:2773) (2931:2931:2931))
        (PORT d[7] (3023:3023:3023) (3188:3188:3188))
        (PORT d[8] (2972:2972:2972) (3106:3106:3106))
        (PORT d[9] (3166:3166:3166) (3271:3271:3271))
        (PORT d[10] (2236:2236:2236) (2347:2347:2347))
        (PORT d[11] (2978:2978:2978) (3143:3143:3143))
        (PORT d[12] (4022:4022:4022) (4181:4181:4181))
        (PORT clk (3027:3027:3027) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2568:2568:2568))
        (PORT clk (3027:3027:3027) (3107:3107:3107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3031:3031:3031) (3111:3111:3111))
        (PORT d[0] (3251:3251:3251) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3112:3112:3112))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3112:3112:3112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3112:3112:3112))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3032:3032:3032) (3112:3112:3112))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2804:2804:2804))
        (PORT d[1] (3792:3792:3792) (3832:3832:3832))
        (PORT d[2] (4787:4787:4787) (5143:5143:5143))
        (PORT d[3] (3294:3294:3294) (3512:3512:3512))
        (PORT d[4] (2108:2108:2108) (2253:2253:2253))
        (PORT d[5] (2596:2596:2596) (2700:2700:2700))
        (PORT d[6] (4210:4210:4210) (4332:4332:4332))
        (PORT d[7] (3002:3002:3002) (3073:3073:3073))
        (PORT d[8] (2237:2237:2237) (2332:2332:2332))
        (PORT d[9] (3457:3457:3457) (3627:3627:3627))
        (PORT d[10] (3283:3283:3283) (3389:3389:3389))
        (PORT d[11] (2612:2612:2612) (2698:2698:2698))
        (PORT d[12] (2336:2336:2336) (2427:2427:2427))
        (PORT clk (2459:2459:2459) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (PORT d[0] (2112:2112:2112) (2153:2153:2153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a114.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1527:1527:1527) (1548:1548:1548))
        (PORT clk (3025:3025:3025) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1323:1323:1323))
        (PORT d[1] (1884:1884:1884) (1835:1835:1835))
        (PORT d[2] (2061:2061:2061) (2052:2052:2052))
        (PORT d[3] (1969:1969:1969) (2037:2037:2037))
        (PORT d[4] (2033:2033:2033) (2022:2022:2022))
        (PORT d[5] (2703:2703:2703) (2755:2755:2755))
        (PORT d[6] (2031:2031:2031) (2155:2155:2155))
        (PORT d[7] (3187:3187:3187) (3262:3262:3262))
        (PORT d[8] (3361:3361:3361) (3578:3578:3578))
        (PORT d[9] (1962:1962:1962) (1944:1944:1944))
        (PORT d[10] (1839:1839:1839) (1918:1918:1918))
        (PORT d[11] (2565:2565:2565) (2683:2683:2683))
        (PORT d[12] (2615:2615:2615) (2590:2590:2590))
        (PORT clk (3021:3021:3021) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2028:2028:2028))
        (PORT clk (3021:3021:3021) (3099:3099:3099))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3025:3025:3025) (3103:3103:3103))
        (PORT d[0] (2463:2463:2463) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3104:3104:3104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3026:3026:3026) (3104:3104:3104))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3627:3627:3627) (3753:3753:3753))
        (PORT d[1] (2320:2320:2320) (2290:2290:2290))
        (PORT d[2] (2706:2706:2706) (2712:2712:2712))
        (PORT d[3] (3449:3449:3449) (3570:3570:3570))
        (PORT d[4] (3517:3517:3517) (3597:3597:3597))
        (PORT d[5] (1941:1941:1941) (2033:2033:2033))
        (PORT d[6] (2586:2586:2586) (2550:2550:2550))
        (PORT d[7] (2652:2652:2652) (2694:2694:2694))
        (PORT d[8] (2206:2206:2206) (2263:2263:2263))
        (PORT d[9] (3024:3024:3024) (3143:3143:3143))
        (PORT d[10] (2828:2828:2828) (2858:2858:2858))
        (PORT d[11] (2449:2449:2449) (2562:2562:2562))
        (PORT d[12] (2277:2277:2277) (2321:2321:2321))
        (PORT clk (2450:2450:2450) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2437:2437:2437))
        (PORT d[0] (1918:1918:1918) (1897:1897:1897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2434:2434:2434))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3499:3499:3499) (3730:3730:3730))
        (PORT datab (2466:2466:2466) (2448:2448:2448))
        (PORT datac (1387:1387:1387) (1365:1365:1365))
        (PORT datad (5058:5058:5058) (5321:5321:5321))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2446:2446:2446))
        (PORT clk (3054:3054:3054) (3134:3134:3134))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3290:3290:3290) (3392:3392:3392))
        (PORT d[1] (2992:2992:2992) (3027:3027:3027))
        (PORT d[2] (3052:3052:3052) (3218:3218:3218))
        (PORT d[3] (2706:2706:2706) (2823:2823:2823))
        (PORT d[4] (2396:2396:2396) (2559:2559:2559))
        (PORT d[5] (3394:3394:3394) (3592:3592:3592))
        (PORT d[6] (2748:2748:2748) (2934:2934:2934))
        (PORT d[7] (3198:3198:3198) (3332:3332:3332))
        (PORT d[8] (3340:3340:3340) (3477:3477:3477))
        (PORT d[9] (2924:2924:2924) (3064:3064:3064))
        (PORT d[10] (2242:2242:2242) (2354:2354:2354))
        (PORT d[11] (2946:2946:2946) (3100:3100:3100))
        (PORT d[12] (3388:3388:3388) (3537:3537:3537))
        (PORT clk (3050:3050:3050) (3130:3130:3130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2665:2665:2665))
        (PORT clk (3050:3050:3050) (3130:3130:3130))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3054:3054:3054) (3134:3134:3134))
        (PORT d[0] (3335:3335:3335) (3296:3296:3296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3135:3135:3135))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3135:3135:3135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3135:3135:3135))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3055:3055:3055) (3135:3135:3135))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2802:2802:2802))
        (PORT d[1] (3811:3811:3811) (3852:3852:3852))
        (PORT d[2] (4475:4475:4475) (4842:4842:4842))
        (PORT d[3] (3335:3335:3335) (3555:3555:3555))
        (PORT d[4] (2885:2885:2885) (3089:3089:3089))
        (PORT d[5] (2351:2351:2351) (2480:2480:2480))
        (PORT d[6] (4227:4227:4227) (4347:4347:4347))
        (PORT d[7] (2687:2687:2687) (2761:2761:2761))
        (PORT d[8] (2476:2476:2476) (2541:2541:2541))
        (PORT d[9] (3480:3480:3480) (3647:3647:3647))
        (PORT d[10] (2848:2848:2848) (2908:2908:2908))
        (PORT d[11] (2250:2250:2250) (2339:2339:2339))
        (PORT d[12] (2327:2327:2327) (2416:2416:2416))
        (PORT clk (2462:2462:2462) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (PORT d[0] (2336:2336:2336) (2332:2332:2332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1348:1348:1348))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (1966:1966:1966) (1971:1971:1971))
        (PORT datad (5056:5056:5056) (5319:5319:5319))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (1930:1930:1930))
        (PORT clk (3061:3061:3061) (3151:3151:3151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (2878:2878:2878))
        (PORT d[1] (2825:2825:2825) (2935:2935:2935))
        (PORT d[2] (2385:2385:2385) (2381:2381:2381))
        (PORT d[3] (2711:2711:2711) (2826:2826:2826))
        (PORT d[4] (2320:2320:2320) (2442:2442:2442))
        (PORT d[5] (2771:2771:2771) (2863:2863:2863))
        (PORT d[6] (2380:2380:2380) (2498:2498:2498))
        (PORT d[7] (2823:2823:2823) (2942:2942:2942))
        (PORT d[8] (3010:3010:3010) (3234:3234:3234))
        (PORT d[9] (2782:2782:2782) (2826:2826:2826))
        (PORT d[10] (3135:3135:3135) (3332:3332:3332))
        (PORT d[11] (2251:2251:2251) (2376:2376:2376))
        (PORT d[12] (2994:2994:2994) (3115:3115:3115))
        (PORT clk (3057:3057:3057) (3147:3147:3147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2193:2193:2193))
        (PORT clk (3057:3057:3057) (3147:3147:3147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3061:3061:3061) (3151:3151:3151))
        (PORT d[0] (2975:2975:2975) (2824:2824:2824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3062:3062:3062) (3152:3152:3152))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3062:3062:3062) (3152:3152:3152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3062:3062:3062) (3152:3152:3152))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3062:3062:3062) (3152:3152:3152))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2319:2319:2319))
        (PORT d[1] (2625:2625:2625) (2553:2553:2553))
        (PORT d[2] (2745:2745:2745) (2765:2765:2765))
        (PORT d[3] (3692:3692:3692) (3652:3652:3652))
        (PORT d[4] (1719:1719:1719) (1832:1832:1832))
        (PORT d[5] (2293:2293:2293) (2380:2380:2380))
        (PORT d[6] (2968:2968:2968) (2938:2938:2938))
        (PORT d[7] (2549:2549:2549) (2582:2582:2582))
        (PORT d[8] (2081:2081:2081) (2128:2128:2128))
        (PORT d[9] (3031:3031:3031) (3163:3163:3163))
        (PORT d[10] (2568:2568:2568) (2684:2684:2684))
        (PORT d[11] (1879:1879:1879) (1931:1931:1931))
        (PORT d[12] (1807:1807:1807) (1850:1850:1850))
        (PORT clk (2459:2459:2459) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (PORT d[0] (1637:1637:1637) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2450:2450:2450))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2446:2446:2446))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2649:2649:2649))
        (PORT clk (2544:2544:2544) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2951:2951:2951))
        (PORT d[1] (2448:2448:2448) (2522:2522:2522))
        (PORT d[2] (3119:3119:3119) (3306:3306:3306))
        (PORT d[3] (2411:2411:2411) (2566:2566:2566))
        (PORT d[4] (2284:2284:2284) (2412:2412:2412))
        (PORT d[5] (3352:3352:3352) (3540:3540:3540))
        (PORT d[6] (2786:2786:2786) (2974:2974:2974))
        (PORT d[7] (3016:3016:3016) (3176:3176:3176))
        (PORT d[8] (3286:3286:3286) (3403:3403:3403))
        (PORT d[9] (3166:3166:3166) (3275:3275:3275))
        (PORT d[10] (3157:3157:3157) (3349:3349:3349))
        (PORT d[11] (2732:2732:2732) (2900:2900:2900))
        (PORT d[12] (2881:2881:2881) (3000:3000:3000))
        (PORT clk (2540:2540:2540) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2668:2668:2668))
        (PORT clk (2540:2540:2540) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2544:2544:2544) (2564:2564:2564))
        (PORT d[0] (3255:3255:3255) (3307:3307:3307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2545:2545:2545) (2565:2565:2565))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3521:3521:3521) (3738:3738:3738))
        (PORT d[1] (3465:3465:3465) (3490:3490:3490))
        (PORT d[2] (4032:4032:4032) (4360:4360:4360))
        (PORT d[3] (3578:3578:3578) (3797:3797:3797))
        (PORT d[4] (2849:2849:2849) (3040:3040:3040))
        (PORT d[5] (3090:3090:3090) (3277:3277:3277))
        (PORT d[6] (4732:4732:4732) (4853:4853:4853))
        (PORT d[7] (3830:3830:3830) (3973:3973:3973))
        (PORT d[8] (3026:3026:3026) (3188:3188:3188))
        (PORT d[9] (3758:3758:3758) (3882:3882:3882))
        (PORT d[10] (3366:3366:3366) (3521:3521:3521))
        (PORT d[11] (3519:3519:3519) (3699:3699:3699))
        (PORT d[12] (2883:2883:2883) (2980:2980:2980))
        (PORT clk (2446:2446:2446) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (PORT d[0] (2469:2469:2469) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a98.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1579:1579:1579))
        (PORT clk (3045:3045:3045) (3124:3124:3124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1389:1389:1389))
        (PORT d[1] (2847:2847:2847) (2960:2960:2960))
        (PORT d[2] (2037:2037:2037) (2042:2042:2042))
        (PORT d[3] (2234:2234:2234) (2299:2299:2299))
        (PORT d[4] (2373:2373:2373) (2497:2497:2497))
        (PORT d[5] (1991:1991:1991) (1987:1987:1987))
        (PORT d[6] (2328:2328:2328) (2441:2441:2441))
        (PORT d[7] (3072:3072:3072) (3259:3259:3259))
        (PORT d[8] (2957:2957:2957) (3197:3197:3197))
        (PORT d[9] (2486:2486:2486) (2538:2538:2538))
        (PORT d[10] (3105:3105:3105) (3301:3301:3301))
        (PORT d[11] (2007:2007:2007) (2120:2120:2120))
        (PORT d[12] (2264:2264:2264) (2245:2245:2245))
        (PORT clk (3041:3041:3041) (3120:3120:3120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1765:1765:1765))
        (PORT clk (3041:3041:3041) (3120:3120:3120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3045:3045:3045) (3124:3124:3124))
        (PORT d[0] (2517:2517:2517) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3125:3125:3125))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3125:3125:3125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3125:3125:3125))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3046:3046:3046) (3125:3125:3125))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3687:3687:3687) (3817:3817:3817))
        (PORT d[1] (2306:2306:2306) (2273:2273:2273))
        (PORT d[2] (2330:2330:2330) (2347:2347:2347))
        (PORT d[3] (3503:3503:3503) (3627:3627:3627))
        (PORT d[4] (3546:3546:3546) (3627:3627:3627))
        (PORT d[5] (2494:2494:2494) (2558:2558:2558))
        (PORT d[6] (2625:2625:2625) (2595:2595:2595))
        (PORT d[7] (2689:2689:2689) (2730:2730:2730))
        (PORT d[8] (1854:1854:1854) (1913:1913:1913))
        (PORT d[9] (2971:2971:2971) (3092:3092:3092))
        (PORT d[10] (2975:2975:2975) (3090:3090:3090))
        (PORT d[11] (1871:1871:1871) (1922:1922:1922))
        (PORT d[12] (2198:2198:2198) (2243:2243:2243))
        (PORT clk (2452:2452:2452) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2439:2439:2439))
        (PORT d[0] (1622:1622:1622) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2436:2436:2436))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3883:3883:3883) (3868:3868:3868))
        (PORT datab (5101:5101:5101) (5358:5358:5358))
        (PORT datac (1080:1080:1080) (1076:1076:1076))
        (PORT datad (3447:3447:3447) (3681:3681:3681))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2840:2840:2840) (2851:2851:2851))
        (PORT clk (2604:2604:2604) (2632:2632:2632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (2987:2987:2987))
        (PORT d[1] (2475:2475:2475) (2546:2546:2546))
        (PORT d[2] (3413:3413:3413) (3572:3572:3572))
        (PORT d[3] (2786:2786:2786) (2936:2936:2936))
        (PORT d[4] (2770:2770:2770) (2905:2905:2905))
        (PORT d[5] (3339:3339:3339) (3556:3556:3556))
        (PORT d[6] (2801:2801:2801) (2990:2990:2990))
        (PORT d[7] (3289:3289:3289) (3441:3441:3441))
        (PORT d[8] (3616:3616:3616) (3704:3704:3704))
        (PORT d[9] (3214:3214:3214) (3326:3326:3326))
        (PORT d[10] (3428:3428:3428) (3585:3585:3585))
        (PORT d[11] (3089:3089:3089) (3248:3248:3248))
        (PORT d[12] (2841:2841:2841) (2959:2959:2959))
        (PORT clk (2600:2600:2600) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2648:2648:2648))
        (PORT clk (2600:2600:2600) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2604:2604:2604) (2632:2632:2632))
        (PORT d[0] (3210:3210:3210) (3257:3257:3257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2633:2633:2633))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2633:2633:2633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2633:2633:2633))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2605:2605:2605) (2633:2633:2633))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3804:3804:3804) (3985:3985:3985))
        (PORT d[1] (3434:3434:3434) (3470:3470:3470))
        (PORT d[2] (4387:4387:4387) (4713:4713:4713))
        (PORT d[3] (3582:3582:3582) (3763:3763:3763))
        (PORT d[4] (2859:2859:2859) (3048:3048:3048))
        (PORT d[5] (2713:2713:2713) (2890:2890:2890))
        (PORT d[6] (4238:4238:4238) (4397:4397:4397))
        (PORT d[7] (3431:3431:3431) (3578:3578:3578))
        (PORT d[8] (2944:2944:2944) (3054:3054:3054))
        (PORT d[9] (3797:3797:3797) (3924:3924:3924))
        (PORT d[10] (3342:3342:3342) (3494:3494:3494))
        (PORT d[11] (3199:3199:3199) (3377:3377:3377))
        (PORT d[12] (3140:3140:3140) (3209:3209:3209))
        (PORT clk (2438:2438:2438) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2425:2425:2425))
        (PORT d[0] (2464:2464:2464) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a98.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2422:2422:2422))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (808:808:808))
        (PORT datab (233:233:233) (268:268:268))
        (PORT datac (4054:4054:4054) (3977:3977:3977))
        (PORT datad (5052:5052:5052) (5314:5314:5314))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2041:2041:2041))
        (PORT clk (3305:3305:3305) (3392:3392:3392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3345:3345:3345) (3485:3485:3485))
        (PORT d[1] (3052:3052:3052) (3093:3093:3093))
        (PORT d[2] (3057:3057:3057) (3208:3208:3208))
        (PORT d[3] (2807:2807:2807) (3002:3002:3002))
        (PORT d[4] (3495:3495:3495) (3713:3713:3713))
        (PORT d[5] (3364:3364:3364) (3520:3520:3520))
        (PORT d[6] (3175:3175:3175) (3372:3372:3372))
        (PORT d[7] (3415:3415:3415) (3589:3589:3589))
        (PORT d[8] (3660:3660:3660) (3787:3787:3787))
        (PORT d[9] (2707:2707:2707) (2870:2870:2870))
        (PORT d[10] (3170:3170:3170) (3251:3251:3251))
        (PORT d[11] (3254:3254:3254) (3409:3409:3409))
        (PORT d[12] (3044:3044:3044) (3201:3201:3201))
        (PORT clk (3301:3301:3301) (3388:3388:3388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2815:2815:2815))
        (PORT clk (3301:3301:3301) (3388:3388:3388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3305:3305:3305) (3392:3392:3392))
        (PORT d[0] (3418:3418:3418) (3446:3446:3446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3306:3306:3306) (3393:3393:3393))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3306:3306:3306) (3393:3393:3393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3306:3306:3306) (3393:3393:3393))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3306:3306:3306) (3393:3393:3393))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3248:3248:3248))
        (PORT d[1] (3154:3154:3154) (3196:3196:3196))
        (PORT d[2] (4856:4856:4856) (5218:5218:5218))
        (PORT d[3] (3672:3672:3672) (3885:3885:3885))
        (PORT d[4] (2910:2910:2910) (3115:3115:3115))
        (PORT d[5] (3137:3137:3137) (3302:3302:3302))
        (PORT d[6] (3528:3528:3528) (3662:3662:3662))
        (PORT d[7] (3088:3088:3088) (3208:3208:3208))
        (PORT d[8] (2582:2582:2582) (2673:2673:2673))
        (PORT d[9] (3102:3102:3102) (3233:3233:3233))
        (PORT d[10] (2602:2602:2602) (2735:2735:2735))
        (PORT d[11] (2474:2474:2474) (2591:2591:2591))
        (PORT d[12] (2754:2754:2754) (2888:2888:2888))
        (PORT clk (2480:2480:2480) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2465:2465:2465))
        (PORT d[0] (2181:2181:2181) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2460:2460:2460))
        (PORT clk (2531:2531:2531) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2930:2930:2930))
        (PORT d[1] (3125:3125:3125) (3292:3292:3292))
        (PORT d[2] (3343:3343:3343) (3513:3513:3513))
        (PORT d[3] (2682:2682:2682) (2832:2832:2832))
        (PORT d[4] (2702:2702:2702) (2878:2878:2878))
        (PORT d[5] (3302:3302:3302) (3473:3473:3473))
        (PORT d[6] (3185:3185:3185) (3371:3371:3371))
        (PORT d[7] (3032:3032:3032) (3200:3200:3200))
        (PORT d[8] (3299:3299:3299) (3427:3427:3427))
        (PORT d[9] (3559:3559:3559) (3665:3665:3665))
        (PORT d[10] (3376:3376:3376) (3541:3541:3541))
        (PORT d[11] (3028:3028:3028) (3225:3225:3225))
        (PORT d[12] (3210:3210:3210) (3353:3353:3353))
        (PORT clk (2527:2527:2527) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (2790:2790:2790))
        (PORT clk (2527:2527:2527) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2550:2550:2550))
        (PORT d[0] (3393:3393:3393) (3421:3421:3421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2551:2551:2551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2551:2551:2551))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3445:3445:3445) (3659:3659:3659))
        (PORT d[1] (3524:3524:3524) (3595:3595:3595))
        (PORT d[2] (3658:3658:3658) (3924:3924:3924))
        (PORT d[3] (3525:3525:3525) (3734:3734:3734))
        (PORT d[4] (3267:3267:3267) (3480:3480:3480))
        (PORT d[5] (3051:3051:3051) (3235:3235:3235))
        (PORT d[6] (4998:4998:4998) (5191:5191:5191))
        (PORT d[7] (3619:3619:3619) (3746:3746:3746))
        (PORT d[8] (3343:3343:3343) (3488:3488:3488))
        (PORT d[9] (3380:3380:3380) (3503:3503:3503))
        (PORT d[10] (3604:3604:3604) (3747:3747:3747))
        (PORT d[11] (3731:3731:3731) (3900:3900:3900))
        (PORT d[12] (3454:3454:3454) (3597:3597:3597))
        (PORT clk (2464:2464:2464) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2455:2455:2455))
        (PORT d[0] (2576:2576:2576) (2679:2679:2679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2456:2456:2456))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2452:2452:2452))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2607:2607:2607))
        (PORT clk (2662:2662:2662) (2690:2690:2690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2987:2987:2987))
        (PORT d[1] (2744:2744:2744) (2800:2800:2800))
        (PORT d[2] (3097:3097:3097) (3276:3276:3276))
        (PORT d[3] (2393:2393:2393) (2549:2549:2549))
        (PORT d[4] (2411:2411:2411) (2565:2565:2565))
        (PORT d[5] (2655:2655:2655) (2802:2802:2802))
        (PORT d[6] (2742:2742:2742) (2926:2926:2926))
        (PORT d[7] (2921:2921:2921) (3043:3043:3043))
        (PORT d[8] (3239:3239:3239) (3333:3333:3333))
        (PORT d[9] (3190:3190:3190) (3301:3301:3301))
        (PORT d[10] (2755:2755:2755) (2904:2904:2904))
        (PORT d[11] (2635:2635:2635) (2791:2791:2791))
        (PORT d[12] (3193:3193:3193) (3307:3307:3307))
        (PORT clk (2658:2658:2658) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2562:2562:2562) (2588:2588:2588))
        (PORT clk (2658:2658:2658) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2662:2662:2662) (2690:2690:2690))
        (PORT d[0] (3184:3184:3184) (3219:3219:3219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2691:2691:2691))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2691:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2691:2691:2691))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2663:2663:2663) (2691:2691:2691))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3300:3300:3300))
        (PORT d[1] (3133:3133:3133) (3175:3175:3175))
        (PORT d[2] (4070:4070:4070) (4399:4399:4399))
        (PORT d[3] (3257:3257:3257) (3448:3448:3448))
        (PORT d[4] (2529:2529:2529) (2713:2713:2713))
        (PORT d[5] (2742:2742:2742) (2911:2911:2911))
        (PORT d[6] (4337:4337:4337) (4495:4495:4495))
        (PORT d[7] (3402:3402:3402) (3512:3512:3512))
        (PORT d[8] (2617:2617:2617) (2729:2729:2729))
        (PORT d[9] (3034:3034:3034) (3164:3164:3164))
        (PORT d[10] (3275:3275:3275) (3383:3383:3383))
        (PORT d[11] (2885:2885:2885) (2977:2977:2977))
        (PORT d[12] (3147:3147:3147) (3224:3224:3224))
        (PORT clk (2414:2414:2414) (2400:2400:2400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2400:2400:2400))
        (PORT d[0] (2443:2443:2443) (2481:2481:2481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2408:2408:2408) (2397:2397:2397))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2696:2696:2696))
        (PORT clk (2668:2668:2668) (2713:2713:2713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3286:3286:3286))
        (PORT d[1] (2437:2437:2437) (2491:2491:2491))
        (PORT d[2] (3026:3026:3026) (3196:3196:3196))
        (PORT d[3] (2741:2741:2741) (2890:2890:2890))
        (PORT d[4] (2404:2404:2404) (2544:2544:2544))
        (PORT d[5] (3199:3199:3199) (3316:3316:3316))
        (PORT d[6] (2691:2691:2691) (2867:2867:2867))
        (PORT d[7] (2956:2956:2956) (3062:3062:3062))
        (PORT d[8] (3265:3265:3265) (3362:3362:3362))
        (PORT d[9] (3164:3164:3164) (3273:3273:3273))
        (PORT d[10] (2998:2998:2998) (3156:3156:3156))
        (PORT d[11] (2624:2624:2624) (2745:2745:2745))
        (PORT d[12] (2864:2864:2864) (2984:2984:2984))
        (PORT clk (2664:2664:2664) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2672:2672:2672))
        (PORT clk (2664:2664:2664) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2668:2668:2668) (2713:2713:2713))
        (PORT d[0] (3281:3281:3281) (3333:3333:3333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2714:2714:2714))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2714:2714:2714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2714:2714:2714))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2669:2669:2669) (2714:2714:2714))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3278:3278:3278))
        (PORT d[1] (3140:3140:3140) (3184:3184:3184))
        (PORT d[2] (4038:4038:4038) (4364:4364:4364))
        (PORT d[3] (3254:3254:3254) (3445:3445:3445))
        (PORT d[4] (2839:2839:2839) (3026:3026:3026))
        (PORT d[5] (2725:2725:2725) (2892:2892:2892))
        (PORT d[6] (4304:4304:4304) (4459:4459:4459))
        (PORT d[7] (3448:3448:3448) (3596:3596:3596))
        (PORT d[8] (2944:2944:2944) (3058:3058:3058))
        (PORT d[9] (3780:3780:3780) (3933:3933:3933))
        (PORT d[10] (3394:3394:3394) (3552:3552:3552))
        (PORT d[11] (3156:3156:3156) (3293:3293:3293))
        (PORT d[12] (2755:2755:2755) (2879:2879:2879))
        (PORT clk (2421:2421:2421) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2408:2408:2408))
        (PORT d[0] (2381:2381:2381) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2405:2405:2405))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3501:3501:3501) (3732:3732:3732))
        (PORT datab (2902:2902:2902) (2921:2921:2921))
        (PORT datac (2693:2693:2693) (2727:2727:2727))
        (PORT datad (5055:5055:5055) (5317:5317:5317))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3501:3501:3501) (3732:3732:3732))
        (PORT datab (2157:2157:2157) (2196:2196:2196))
        (PORT datac (4743:4743:4743) (4680:4680:4680))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (4931:4931:4931) (5092:5092:5092))
        (PORT datad (6646:6646:6646) (6895:6895:6895))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2219:2219:2219))
        (PORT clk (2893:2893:2893) (2935:2935:2935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (2973:2973:2973))
        (PORT d[1] (2351:2351:2351) (2376:2376:2376))
        (PORT d[2] (3029:3029:3029) (3144:3144:3144))
        (PORT d[3] (2063:2063:2063) (2199:2199:2199))
        (PORT d[4] (3069:3069:3069) (3222:3222:3222))
        (PORT d[5] (2998:2998:2998) (3130:3130:3130))
        (PORT d[6] (2399:2399:2399) (2554:2554:2554))
        (PORT d[7] (3330:3330:3330) (3460:3460:3460))
        (PORT d[8] (3256:3256:3256) (3338:3338:3338))
        (PORT d[9] (2759:2759:2759) (2824:2824:2824))
        (PORT d[10] (2825:2825:2825) (2919:2919:2919))
        (PORT d[11] (2352:2352:2352) (2484:2484:2484))
        (PORT d[12] (3714:3714:3714) (3893:3893:3893))
        (PORT clk (2889:2889:2889) (2931:2931:2931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2574:2574:2574) (2568:2568:2568))
        (PORT clk (2889:2889:2889) (2931:2931:2931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2893:2893:2893) (2935:2935:2935))
        (PORT d[0] (3196:3196:3196) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2936:2936:2936))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2936:2936:2936))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2894:2894:2894) (2936:2936:2936))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3114:3114:3114) (3293:3293:3293))
        (PORT d[1] (3453:3453:3453) (3493:3493:3493))
        (PORT d[2] (4793:4793:4793) (5125:5125:5125))
        (PORT d[3] (3960:3960:3960) (4147:4147:4147))
        (PORT d[4] (2475:2475:2475) (2672:2672:2672))
        (PORT d[5] (2737:2737:2737) (2904:2904:2904))
        (PORT d[6] (4319:4319:4319) (4488:4488:4488))
        (PORT d[7] (3134:3134:3134) (3283:3283:3283))
        (PORT d[8] (2596:2596:2596) (2720:2720:2720))
        (PORT d[9] (3431:3431:3431) (3562:3562:3562))
        (PORT d[10] (3032:3032:3032) (3203:3203:3203))
        (PORT d[11] (2809:2809:2809) (2953:2953:2953))
        (PORT d[12] (2722:2722:2722) (2811:2811:2811))
        (PORT clk (2438:2438:2438) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2425:2425:2425))
        (PORT d[0] (2198:2198:2198) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2422:2422:2422))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2545:2545:2545))
        (PORT clk (2553:2553:2553) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (2947:2947:2947))
        (PORT d[1] (3509:3509:3509) (3698:3698:3698))
        (PORT d[2] (3460:3460:3460) (3641:3641:3641))
        (PORT d[3] (2753:2753:2753) (2901:2901:2901))
        (PORT d[4] (2405:2405:2405) (2545:2545:2545))
        (PORT d[5] (3634:3634:3634) (3808:3808:3808))
        (PORT d[6] (2752:2752:2752) (2938:2938:2938))
        (PORT d[7] (2927:2927:2927) (3039:3039:3039))
        (PORT d[8] (2955:2955:2955) (3077:3077:3077))
        (PORT d[9] (3141:3141:3141) (3250:3250:3250))
        (PORT d[10] (3025:3025:3025) (3184:3184:3184))
        (PORT d[11] (2973:2973:2973) (3087:3087:3087))
        (PORT d[12] (3149:3149:3149) (3268:3268:3268))
        (PORT clk (2549:2549:2549) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2722:2722:2722))
        (PORT clk (2549:2549:2549) (2584:2584:2584))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2553:2553:2553) (2588:2588:2588))
        (PORT d[0] (3265:3265:3265) (3328:3328:3328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2554:2554:2554) (2589:2589:2589))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3306:3306:3306))
        (PORT d[1] (3474:3474:3474) (3504:3504:3504))
        (PORT d[2] (4395:4395:4395) (4721:4721:4721))
        (PORT d[3] (3565:3565:3565) (3746:3746:3746))
        (PORT d[4] (2561:2561:2561) (2759:2759:2759))
        (PORT d[5] (2763:2763:2763) (2934:2934:2934))
        (PORT d[6] (4284:4284:4284) (4434:4434:4434))
        (PORT d[7] (3728:3728:3728) (3871:3871:3871))
        (PORT d[8] (2606:2606:2606) (2725:2725:2725))
        (PORT d[9] (3798:3798:3798) (3952:3952:3952))
        (PORT d[10] (3393:3393:3393) (3551:3551:3551))
        (PORT d[11] (3213:3213:3213) (3391:3391:3391))
        (PORT d[12] (3129:3129:3129) (3205:3205:3205))
        (PORT clk (2426:2426:2426) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2414:2414:2414))
        (PORT d[0] (2140:2140:2140) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2411:2411:2411))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (3088:3088:3088))
        (PORT clk (4214:4214:4214) (4388:4388:4388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3680:3680:3680) (3951:3951:3951))
        (PORT d[1] (2808:2808:2808) (2997:2997:2997))
        (PORT d[2] (3389:3389:3389) (3641:3641:3641))
        (PORT d[3] (3032:3032:3032) (3173:3173:3173))
        (PORT d[4] (3310:3310:3310) (3564:3564:3564))
        (PORT d[5] (4115:4115:4115) (4245:4245:4245))
        (PORT d[6] (3732:3732:3732) (4019:4019:4019))
        (PORT d[7] (3809:3809:3809) (3978:3978:3978))
        (PORT d[8] (3291:3291:3291) (3492:3492:3492))
        (PORT d[9] (4462:4462:4462) (4695:4695:4695))
        (PORT d[10] (3741:3741:3741) (3925:3925:3925))
        (PORT d[11] (4236:4236:4236) (4525:4525:4525))
        (PORT d[12] (4201:4201:4201) (4400:4400:4400))
        (PORT clk (4210:4210:4210) (4384:4384:4384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3429:3429:3429) (3564:3564:3564))
        (PORT clk (4210:4210:4210) (4384:4384:4384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4214:4214:4214) (4388:4388:4388))
        (PORT d[0] (4307:4307:4307) (4430:4430:4430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4215:4215:4215) (4389:4389:4389))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4215:4215:4215) (4389:4389:4389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4215:4215:4215) (4389:4389:4389))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4215:4215:4215) (4389:4389:4389))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2794:2794:2794))
        (PORT d[1] (3977:3977:3977) (4131:4131:4131))
        (PORT d[2] (3929:3929:3929) (4168:4168:4168))
        (PORT d[3] (4141:4141:4141) (4446:4446:4446))
        (PORT d[4] (4104:4104:4104) (4376:4376:4376))
        (PORT d[5] (4548:4548:4548) (4761:4761:4761))
        (PORT d[6] (4382:4382:4382) (4549:4549:4549))
        (PORT d[7] (2818:2818:2818) (2891:2891:2891))
        (PORT d[8] (2452:2452:2452) (2609:2609:2609))
        (PORT d[9] (2377:2377:2377) (2493:2493:2493))
        (PORT d[10] (3064:3064:3064) (3207:3207:3207))
        (PORT d[11] (2824:2824:2824) (2914:2914:2914))
        (PORT d[12] (3001:3001:3001) (3131:3131:3131))
        (PORT clk (2466:2466:2466) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2456:2456:2456))
        (PORT d[0] (2213:2213:2213) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3500:3500:3500) (3730:3730:3730))
        (PORT datab (3916:3916:3916) (3825:3825:3825))
        (PORT datac (4297:4297:4297) (4147:4147:4147))
        (PORT datad (5058:5058:5058) (5321:5321:5321))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2036:2036:2036))
        (PORT clk (2969:2969:2969) (3032:3032:3032))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3541:3541:3541))
        (PORT d[1] (2387:2387:2387) (2388:2388:2388))
        (PORT d[2] (3105:3105:3105) (3272:3272:3272))
        (PORT d[3] (2670:2670:2670) (2782:2782:2782))
        (PORT d[4] (2714:2714:2714) (2856:2856:2856))
        (PORT d[5] (3359:3359:3359) (3553:3553:3553))
        (PORT d[6] (2775:2775:2775) (2932:2932:2932))
        (PORT d[7] (3030:3030:3030) (3195:3195:3195))
        (PORT d[8] (3312:3312:3312) (3400:3400:3400))
        (PORT d[9] (3052:3052:3052) (3205:3205:3205))
        (PORT d[10] (2223:2223:2223) (2333:2333:2333))
        (PORT d[11] (2920:2920:2920) (3071:3071:3071))
        (PORT d[12] (3675:3675:3675) (3842:3842:3842))
        (PORT clk (2965:2965:2965) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2543:2543:2543))
        (PORT clk (2965:2965:2965) (3028:3028:3028))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (3032:3032:3032))
        (PORT d[0] (3043:3043:3043) (3036:3036:3036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3033:3033:3033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3033:3033:3033))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3259:3259:3259))
        (PORT d[1] (2622:2622:2622) (2616:2616:2616))
        (PORT d[2] (4460:4460:4460) (4814:4814:4814))
        (PORT d[3] (3654:3654:3654) (3865:3865:3865))
        (PORT d[4] (2178:2178:2178) (2347:2347:2347))
        (PORT d[5] (2557:2557:2557) (2660:2660:2660))
        (PORT d[6] (4658:4658:4658) (4821:4821:4821))
        (PORT d[7] (3065:3065:3065) (3217:3217:3217))
        (PORT d[8] (2277:2277:2277) (2375:2375:2375))
        (PORT d[9] (3459:3459:3459) (3626:3626:3626))
        (PORT d[10] (3160:3160:3160) (3213:3213:3213))
        (PORT d[11] (2646:2646:2646) (2734:2734:2734))
        (PORT d[12] (2351:2351:2351) (2444:2444:2444))
        (PORT clk (2456:2456:2456) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2443:2443:2443))
        (PORT d[0] (2144:2144:2144) (2140:2140:2140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2607:2607:2607) (2613:2613:2613))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (1978:1978:1978) (1988:1988:1988))
        (PORT datad (3447:3447:3447) (3680:3680:3680))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (4930:4930:4930) (5092:5092:5092))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2411:2411:2411))
        (PORT clk (3021:3021:3021) (3100:3100:3100))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3394:3394:3394))
        (PORT d[1] (2997:2997:2997) (3033:3033:3033))
        (PORT d[2] (2830:2830:2830) (3055:3055:3055))
        (PORT d[3] (2738:2738:2738) (2844:2844:2844))
        (PORT d[4] (2737:2737:2737) (2897:2897:2897))
        (PORT d[5] (3404:3404:3404) (3601:3601:3601))
        (PORT d[6] (2756:2756:2756) (2911:2911:2911))
        (PORT d[7] (3010:3010:3010) (3173:3173:3173))
        (PORT d[8] (3309:3309:3309) (3443:3443:3443))
        (PORT d[9] (2730:2730:2730) (2896:2896:2896))
        (PORT d[10] (2920:2920:2920) (3057:3057:3057))
        (PORT d[11] (3009:3009:3009) (3176:3176:3176))
        (PORT d[12] (3405:3405:3405) (3585:3585:3585))
        (PORT clk (3017:3017:3017) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2531:2531:2531))
        (PORT clk (3017:3017:3017) (3096:3096:3096))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3021:3021:3021) (3100:3100:3100))
        (PORT d[0] (3121:3121:3121) (3133:3133:3133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3022:3022:3022) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3022:3022:3022) (3101:3101:3101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3022:3022:3022) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3022:3022:3022) (3101:3101:3101))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2796:2796:2796))
        (PORT d[1] (3817:3817:3817) (3859:3859:3859))
        (PORT d[2] (4443:4443:4443) (4807:4807:4807))
        (PORT d[3] (3592:3592:3592) (3800:3800:3800))
        (PORT d[4] (3227:3227:3227) (3409:3409:3409))
        (PORT d[5] (2576:2576:2576) (2680:2680:2680))
        (PORT d[6] (4206:4206:4206) (4326:4326:4326))
        (PORT d[7] (2688:2688:2688) (2762:2762:2762))
        (PORT d[8] (2532:2532:2532) (2618:2618:2618))
        (PORT d[9] (3440:3440:3440) (3605:3605:3605))
        (PORT d[10] (2854:2854:2854) (2915:2915:2915))
        (PORT d[11] (2566:2566:2566) (2646:2646:2646))
        (PORT d[12] (2265:2265:2265) (2343:2343:2343))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (1995:1995:1995) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a114.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2448:2448:2448))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2896:2896:2896) (3103:3103:3103))
        (PORT clk (4236:4236:4236) (4411:4411:4411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3374:3374:3374))
        (PORT d[1] (4082:4082:4082) (4208:4208:4208))
        (PORT d[2] (3342:3342:3342) (3592:3592:3592))
        (PORT d[3] (3046:3046:3046) (3175:3175:3175))
        (PORT d[4] (3592:3592:3592) (3832:3832:3832))
        (PORT d[5] (4129:4129:4129) (4259:4259:4259))
        (PORT d[6] (3707:3707:3707) (3991:3991:3991))
        (PORT d[7] (3841:3841:3841) (4014:4014:4014))
        (PORT d[8] (3277:3277:3277) (3476:3476:3476))
        (PORT d[9] (4099:4099:4099) (4336:4336:4336))
        (PORT d[10] (3740:3740:3740) (3925:3925:3925))
        (PORT d[11] (4334:4334:4334) (4652:4652:4652))
        (PORT d[12] (4188:4188:4188) (4383:4383:4383))
        (PORT clk (4232:4232:4232) (4407:4407:4407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3257:3257:3257) (3314:3314:3314))
        (PORT clk (4232:4232:4232) (4407:4407:4407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4236:4236:4236) (4411:4411:4411))
        (PORT d[0] (3879:3879:3879) (3945:3945:3945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4237:4237:4237) (4412:4412:4412))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4237:4237:4237) (4412:4412:4412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4237:4237:4237) (4412:4412:4412))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4237:4237:4237) (4412:4412:4412))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3370:3370:3370))
        (PORT d[1] (3892:3892:3892) (4007:4007:4007))
        (PORT d[2] (4229:4229:4229) (4467:4467:4467))
        (PORT d[3] (4505:4505:4505) (4804:4804:4804))
        (PORT d[4] (4111:4111:4111) (4384:4384:4384))
        (PORT d[5] (3532:3532:3532) (3762:3762:3762))
        (PORT d[6] (4807:4807:4807) (4874:4874:4874))
        (PORT d[7] (2852:2852:2852) (2919:2919:2919))
        (PORT d[8] (2503:2503:2503) (2664:2664:2664))
        (PORT d[9] (2415:2415:2415) (2537:2537:2537))
        (PORT d[10] (3063:3063:3063) (3201:3201:3201))
        (PORT d[11] (2928:2928:2928) (3026:3026:3026))
        (PORT d[12] (2583:2583:2583) (2662:2662:2662))
        (PORT clk (2468:2468:2468) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (PORT d[0] (2320:2320:2320) (2328:2328:2328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a98.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2455:2455:2455))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2483:2483:2483))
        (PORT clk (3556:3556:3556) (3696:3696:3696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2534:2534:2534))
        (PORT d[1] (3356:3356:3356) (3446:3446:3446))
        (PORT d[2] (2521:2521:2521) (2687:2687:2687))
        (PORT d[3] (2470:2470:2470) (2635:2635:2635))
        (PORT d[4] (2815:2815:2815) (2958:2958:2958))
        (PORT d[5] (2404:2404:2404) (2427:2427:2427))
        (PORT d[6] (3228:3228:3228) (3236:3236:3236))
        (PORT d[7] (2981:2981:2981) (3125:3125:3125))
        (PORT d[8] (2134:2134:2134) (2289:2289:2289))
        (PORT d[9] (2587:2587:2587) (2701:2701:2701))
        (PORT d[10] (3070:3070:3070) (3228:3228:3228))
        (PORT d[11] (2924:2924:2924) (3086:3086:3086))
        (PORT d[12] (3246:3246:3246) (3360:3360:3360))
        (PORT clk (3552:3552:3552) (3692:3692:3692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2237:2237:2237))
        (PORT clk (3552:3552:3552) (3692:3692:3692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3556:3556:3556) (3696:3696:3696))
        (PORT d[0] (2851:2851:2851) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3557:3557:3557) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3557:3557:3557) (3697:3697:3697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3557:3557:3557) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3557:3557:3557) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2113:2113:2113) (2148:2148:2148))
        (PORT d[1] (2338:2338:2338) (2365:2365:2365))
        (PORT d[2] (2342:2342:2342) (2511:2511:2511))
        (PORT d[3] (3930:3930:3930) (3971:3971:3971))
        (PORT d[4] (3229:3229:3229) (3418:3418:3418))
        (PORT d[5] (3468:3468:3468) (3676:3676:3676))
        (PORT d[6] (3174:3174:3174) (3253:3253:3253))
        (PORT d[7] (2209:2209:2209) (2210:2210:2210))
        (PORT d[8] (2344:2344:2344) (2411:2411:2411))
        (PORT d[9] (2012:2012:2012) (1996:1996:1996))
        (PORT d[10] (1530:1530:1530) (1506:1506:1506))
        (PORT d[11] (1869:1869:1869) (1838:1838:1838))
        (PORT d[12] (1553:1553:1553) (1533:1533:1533))
        (PORT clk (2469:2469:2469) (2459:2459:2459))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2459:2459:2459))
        (PORT d[0] (1517:1517:1517) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2460:2460:2460))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2456:2456:2456))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (3148:3148:3148))
        (PORT clk (4402:4402:4402) (4629:4629:4629))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3209:3209:3209) (3423:3423:3423))
        (PORT d[1] (3675:3675:3675) (3801:3801:3801))
        (PORT d[2] (3433:3433:3433) (3699:3699:3699))
        (PORT d[3] (3398:3398:3398) (3566:3566:3566))
        (PORT d[4] (3341:3341:3341) (3567:3567:3567))
        (PORT d[5] (3434:3434:3434) (3574:3574:3574))
        (PORT d[6] (3928:3928:3928) (4200:4200:4200))
        (PORT d[7] (4278:4278:4278) (4515:4515:4515))
        (PORT d[8] (3345:3345:3345) (3579:3579:3579))
        (PORT d[9] (4452:4452:4452) (4678:4678:4678))
        (PORT d[10] (3173:3173:3173) (3369:3369:3369))
        (PORT d[11] (4412:4412:4412) (4736:4736:4736))
        (PORT d[12] (3409:3409:3409) (3593:3593:3593))
        (PORT clk (4398:4398:4398) (4625:4625:4625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3101:3101:3101))
        (PORT clk (4398:4398:4398) (4625:4625:4625))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4402:4402:4402) (4629:4629:4629))
        (PORT d[0] (3666:3666:3666) (3732:3732:3732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4403:4403:4403) (4630:4630:4630))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4403:4403:4403) (4630:4630:4630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4403:4403:4403) (4630:4630:4630))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4403:4403:4403) (4630:4630:4630))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (3166:3166:3166))
        (PORT d[1] (3956:3956:3956) (4102:4102:4102))
        (PORT d[2] (3579:3579:3579) (3863:3863:3863))
        (PORT d[3] (4521:4521:4521) (4866:4866:4866))
        (PORT d[4] (4459:4459:4459) (4728:4728:4728))
        (PORT d[5] (3542:3542:3542) (3778:3778:3778))
        (PORT d[6] (5102:5102:5102) (5292:5292:5292))
        (PORT d[7] (3217:3217:3217) (3315:3315:3315))
        (PORT d[8] (2497:2497:2497) (2658:2658:2658))
        (PORT d[9] (2748:2748:2748) (2907:2907:2907))
        (PORT d[10] (3044:3044:3044) (3175:3175:3175))
        (PORT d[11] (3103:3103:3103) (3233:3233:3233))
        (PORT d[12] (2647:2647:2647) (2732:2732:2732))
        (PORT clk (2480:2480:2480) (2465:2465:2465))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2465:2465:2465))
        (PORT d[0] (2456:2456:2456) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2466:2466:2466))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2462:2462:2462))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1292:1292:1292))
        (PORT datab (2717:2717:2717) (2660:2660:2660))
        (PORT datac (4724:4724:4724) (4826:4826:4826))
        (PORT datad (3085:3085:3085) (3221:3221:3221))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2874:2874:2874) (2897:2897:2897))
        (PORT datab (2492:2492:2492) (2338:2338:2338))
        (PORT datac (4725:4725:4725) (4827:4827:4827))
        (PORT datad (203:203:203) (225:225:225))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (3025:3025:3025))
        (PORT clk (4340:4340:4340) (4542:4542:4542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3198:3198:3198) (3413:3413:3413))
        (PORT d[1] (3692:3692:3692) (3823:3823:3823))
        (PORT d[2] (3445:3445:3445) (3711:3711:3711))
        (PORT d[3] (3393:3393:3393) (3517:3517:3517))
        (PORT d[4] (3331:3331:3331) (3580:3580:3580))
        (PORT d[5] (3426:3426:3426) (3569:3569:3569))
        (PORT d[6] (3742:3742:3742) (4038:4038:4038))
        (PORT d[7] (3983:3983:3983) (4263:4263:4263))
        (PORT d[8] (2926:2926:2926) (3127:3127:3127))
        (PORT d[9] (3782:3782:3782) (4019:4019:4019))
        (PORT d[10] (3135:3135:3135) (3332:3332:3332))
        (PORT d[11] (4567:4567:4567) (4942:4942:4942))
        (PORT d[12] (3825:3825:3825) (4024:4024:4024))
        (PORT clk (4336:4336:4336) (4538:4538:4538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3308:3308:3308))
        (PORT clk (4336:4336:4336) (4538:4538:4538))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4340:4340:4340) (4542:4542:4542))
        (PORT d[0] (3901:3901:3901) (3939:3939:3939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4341:4341:4341) (4543:4543:4543))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4341:4341:4341) (4543:4543:4543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4341:4341:4341) (4543:4543:4543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4341:4341:4341) (4543:4543:4543))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3685:3685:3685) (3829:3829:3829))
        (PORT d[1] (3930:3930:3930) (4082:4082:4082))
        (PORT d[2] (3868:3868:3868) (4099:4099:4099))
        (PORT d[3] (4884:4884:4884) (5237:5237:5237))
        (PORT d[4] (3726:3726:3726) (4058:4058:4058))
        (PORT d[5] (3484:3484:3484) (3712:3712:3712))
        (PORT d[6] (5461:5461:5461) (5645:5645:5645))
        (PORT d[7] (3209:3209:3209) (3304:3304:3304))
        (PORT d[8] (2495:2495:2495) (2655:2655:2655))
        (PORT d[9] (2757:2757:2757) (2915:2915:2915))
        (PORT d[10] (3059:3059:3059) (3193:3193:3193))
        (PORT d[11] (3081:3081:3081) (3244:3244:3244))
        (PORT d[12] (2944:2944:2944) (3035:3035:3035))
        (PORT clk (2471:2471:2471) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (PORT d[0] (2472:2472:2472) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (3100:3100:3100))
        (PORT clk (4176:4176:4176) (4337:4337:4337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (3923:3923:3923))
        (PORT d[1] (3112:3112:3112) (3297:3297:3297))
        (PORT d[2] (3373:3373:3373) (3611:3611:3611))
        (PORT d[3] (3415:3415:3415) (3555:3555:3555))
        (PORT d[4] (3642:3642:3642) (3885:3885:3885))
        (PORT d[5] (4130:4130:4130) (4265:4265:4265))
        (PORT d[6] (4074:4074:4074) (4398:4398:4398))
        (PORT d[7] (3790:3790:3790) (3950:3950:3950))
        (PORT d[8] (3329:3329:3329) (3534:3534:3534))
        (PORT d[9] (4501:4501:4501) (4738:4738:4738))
        (PORT d[10] (3742:3742:3742) (3926:3926:3926))
        (PORT d[11] (4242:4242:4242) (4532:4532:4532))
        (PORT d[12] (4494:4494:4494) (4683:4683:4683))
        (PORT clk (4172:4172:4172) (4333:4333:4333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2882:2882:2882) (2891:2891:2891))
        (PORT clk (4172:4172:4172) (4333:4333:4333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4176:4176:4176) (4337:4337:4337))
        (PORT d[0] (3504:3504:3504) (3522:3522:3522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4177:4177:4177) (4338:4338:4338))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4177:4177:4177) (4338:4338:4338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4177:4177:4177) (4338:4338:4338))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4177:4177:4177) (4338:4338:4338))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2999:2999:2999))
        (PORT d[1] (3950:3950:3950) (4103:4103:4103))
        (PORT d[2] (3575:3575:3575) (3855:3855:3855))
        (PORT d[3] (4129:4129:4129) (4436:4436:4436))
        (PORT d[4] (4118:4118:4118) (4390:4390:4390))
        (PORT d[5] (4491:4491:4491) (4698:4698:4698))
        (PORT d[6] (4789:4789:4789) (4856:4856:4856))
        (PORT d[7] (2524:2524:2524) (2611:2611:2611))
        (PORT d[8] (2415:2415:2415) (2538:2538:2538))
        (PORT d[9] (2393:2393:2393) (2512:2512:2512))
        (PORT d[10] (3419:3419:3419) (3556:3556:3556))
        (PORT d[11] (2610:2610:2610) (2713:2713:2713))
        (PORT d[12] (2870:2870:2870) (2943:2943:2943))
        (PORT clk (2464:2464:2464) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2451:2451:2451))
        (PORT d[0] (2167:2167:2167) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2448:2448:2448))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2480:2480:2480))
        (PORT clk (3527:3527:3527) (3661:3661:3661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2543:2543:2543))
        (PORT d[1] (2357:2357:2357) (2509:2509:2509))
        (PORT d[2] (2532:2532:2532) (2698:2698:2698))
        (PORT d[3] (2586:2586:2586) (2678:2678:2678))
        (PORT d[4] (2461:2461:2461) (2624:2624:2624))
        (PORT d[5] (2371:2371:2371) (2391:2391:2391))
        (PORT d[6] (3233:3233:3233) (3244:3244:3244))
        (PORT d[7] (2964:2964:2964) (3106:3106:3106))
        (PORT d[8] (2465:2465:2465) (2603:2603:2603))
        (PORT d[9] (2625:2625:2625) (2754:2754:2754))
        (PORT d[10] (2967:2967:2967) (3115:3115:3115))
        (PORT d[11] (2739:2739:2739) (2923:2923:2923))
        (PORT d[12] (3277:3277:3277) (3393:3393:3393))
        (PORT clk (3523:3523:3523) (3657:3657:3657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2423:2423:2423))
        (PORT clk (3523:3523:3523) (3657:3657:3657))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3527:3527:3527) (3661:3661:3661))
        (PORT d[0] (3055:3055:3055) (3054:3054:3054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3528:3528:3528) (3662:3662:3662))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3528:3528:3528) (3662:3662:3662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3528:3528:3528) (3662:3662:3662))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3528:3528:3528) (3662:3662:3662))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1809:1809:1809))
        (PORT d[1] (2345:2345:2345) (2376:2376:2376))
        (PORT d[2] (2667:2667:2667) (2823:2823:2823))
        (PORT d[3] (3939:3939:3939) (3990:3990:3990))
        (PORT d[4] (3464:3464:3464) (3631:3631:3631))
        (PORT d[5] (3506:3506:3506) (3719:3719:3719))
        (PORT d[6] (4261:4261:4261) (4401:4401:4401))
        (PORT d[7] (1545:1545:1545) (1517:1517:1517))
        (PORT d[8] (2336:2336:2336) (2403:2403:2403))
        (PORT d[9] (1980:1980:1980) (1956:1956:1956))
        (PORT d[10] (1554:1554:1554) (1522:1522:1522))
        (PORT d[11] (2026:2026:2026) (1995:1995:1995))
        (PORT d[12] (1546:1546:1546) (1514:1514:1514))
        (PORT clk (2467:2467:2467) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2457:2457:2457))
        (PORT d[0] (1723:1723:1723) (1641:1641:1641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2454:2454:2454))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2888:2888:2888) (3082:3082:3082))
        (PORT clk (4252:4252:4252) (4425:4425:4425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3321:3321:3321) (3591:3591:3591))
        (PORT d[1] (3154:3154:3154) (3343:3343:3343))
        (PORT d[2] (3435:3435:3435) (3686:3686:3686))
        (PORT d[3] (3751:3751:3751) (3863:3863:3863))
        (PORT d[4] (3627:3627:3627) (3871:3871:3871))
        (PORT d[5] (3959:3959:3959) (4050:4050:4050))
        (PORT d[6] (4085:4085:4085) (4410:4410:4410))
        (PORT d[7] (3811:3811:3811) (3978:3978:3978))
        (PORT d[8] (3330:3330:3330) (3535:3535:3535))
        (PORT d[9] (4451:4451:4451) (4683:4683:4683))
        (PORT d[10] (3137:3137:3137) (3329:3329:3329))
        (PORT d[11] (3887:3887:3887) (4190:4190:4190))
        (PORT d[12] (4506:4506:4506) (4695:4695:4695))
        (PORT clk (4248:4248:4248) (4421:4421:4421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3273:3273:3273) (3273:3273:3273))
        (PORT clk (4248:4248:4248) (4421:4421:4421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4252:4252:4252) (4425:4425:4425))
        (PORT d[0] (3583:3583:3583) (3600:3600:3600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4253:4253:4253) (4426:4426:4426))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4253:4253:4253) (4426:4426:4426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4253:4253:4253) (4426:4426:4426))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4253:4253:4253) (4426:4426:4426))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (3085:3085:3085))
        (PORT d[1] (3867:3867:3867) (3973:3973:3973))
        (PORT d[2] (3111:3111:3111) (3317:3317:3317))
        (PORT d[3] (4108:4108:4108) (4423:4423:4423))
        (PORT d[4] (3757:3757:3757) (4032:4032:4032))
        (PORT d[5] (4509:4509:4509) (4717:4717:4717))
        (PORT d[6] (4468:4468:4468) (4541:4541:4541))
        (PORT d[7] (2825:2825:2825) (2907:2907:2907))
        (PORT d[8] (2414:2414:2414) (2537:2537:2537))
        (PORT d[9] (2346:2346:2346) (2450:2450:2450))
        (PORT d[10] (3406:3406:3406) (3542:3542:3542))
        (PORT d[11] (2569:2569:2569) (2674:2674:2674))
        (PORT d[12] (2847:2847:2847) (2900:2900:2900))
        (PORT clk (2462:2462:2462) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (PORT d[0] (2141:2141:2141) (2160:2160:2160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2445:2445:2445))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1191:1191:1191))
        (PORT datab (2145:2145:2145) (2098:2098:2098))
        (PORT datac (4727:4727:4727) (4830:4830:4830))
        (PORT datad (3090:3090:3090) (3227:3227:3227))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1973:1973:1973) (1975:1975:1975))
        (PORT datab (3841:3841:3841) (3981:3981:3981))
        (PORT datac (1882:1882:1882) (1847:1847:1847))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2080:2080:2080) (2157:2157:2157))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3972:3972:3972) (3955:3955:3955))
        (PORT datab (326:326:326) (399:399:399))
        (PORT datac (2242:2242:2242) (2199:2199:2199))
        (PORT datad (268:268:268) (306:306:306))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1521:1521:1521))
        (PORT datab (844:844:844) (877:877:877))
        (PORT datac (1312:1312:1312) (1301:1301:1301))
        (PORT datad (4176:4176:4176) (4524:4524:4524))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4164:4164:4164) (4434:4434:4434))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3039:3039:3039) (2904:2904:2904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3559:3559:3559))
        (PORT clk (4650:4650:4650) (4859:4859:4859))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4009:4009:4009) (4233:4233:4233))
        (PORT d[1] (3557:3557:3557) (3801:3801:3801))
        (PORT d[2] (3271:3271:3271) (3551:3551:3551))
        (PORT d[3] (4138:4138:4138) (4437:4437:4437))
        (PORT d[4] (3271:3271:3271) (3480:3480:3480))
        (PORT d[5] (4092:4092:4092) (4261:4261:4261))
        (PORT d[6] (4347:4347:4347) (4654:4654:4654))
        (PORT d[7] (4698:4698:4698) (5029:5029:5029))
        (PORT d[8] (3634:3634:3634) (3873:3873:3873))
        (PORT d[9] (3845:3845:3845) (4080:4080:4080))
        (PORT d[10] (4084:4084:4084) (4300:4300:4300))
        (PORT d[11] (4456:4456:4456) (4753:4753:4753))
        (PORT d[12] (3248:3248:3248) (3408:3408:3408))
        (PORT clk (4646:4646:4646) (4855:4855:4855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3684:3684:3684) (3674:3674:3674))
        (PORT clk (4646:4646:4646) (4855:4855:4855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4650:4650:4650) (4859:4859:4859))
        (PORT d[0] (4294:4294:4294) (4307:4307:4307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4651:4651:4651) (4860:4860:4860))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4651:4651:4651) (4860:4860:4860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4651:4651:4651) (4860:4860:4860))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4651:4651:4651) (4860:4860:4860))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3876:3876:3876) (4121:4121:4121))
        (PORT d[1] (5113:5113:5113) (5333:5333:5333))
        (PORT d[2] (3671:3671:3671) (3963:3963:3963))
        (PORT d[3] (4589:4589:4589) (4949:4949:4949))
        (PORT d[4] (3634:3634:3634) (3910:3910:3910))
        (PORT d[5] (4256:4256:4256) (4515:4515:4515))
        (PORT d[6] (4390:4390:4390) (4573:4573:4573))
        (PORT d[7] (3701:3701:3701) (3833:3833:3833))
        (PORT d[8] (3503:3503:3503) (3713:3713:3713))
        (PORT d[9] (2732:2732:2732) (2883:2883:2883))
        (PORT d[10] (2676:2676:2676) (2816:2816:2816))
        (PORT d[11] (3076:3076:3076) (3239:3239:3239))
        (PORT d[12] (3052:3052:3052) (3172:3172:3172))
        (PORT clk (2431:2431:2431) (2410:2410:2410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2410:2410:2410))
        (PORT d[0] (2669:2669:2669) (2700:2700:2700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2407:2407:2407))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3331:3331:3331))
        (PORT clk (4318:4318:4318) (4518:4518:4518))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3187:3187:3187) (3394:3394:3394))
        (PORT d[1] (3847:3847:3847) (4043:4043:4043))
        (PORT d[2] (3200:3200:3200) (3410:3410:3410))
        (PORT d[3] (3286:3286:3286) (3512:3512:3512))
        (PORT d[4] (3215:3215:3215) (3427:3427:3427))
        (PORT d[5] (3857:3857:3857) (4024:4024:4024))
        (PORT d[6] (3566:3566:3566) (3801:3801:3801))
        (PORT d[7] (4970:4970:4970) (5250:5250:5250))
        (PORT d[8] (3613:3613:3613) (3846:3846:3846))
        (PORT d[9] (3437:3437:3437) (3640:3640:3640))
        (PORT d[10] (4077:4077:4077) (4249:4249:4249))
        (PORT d[11] (4732:4732:4732) (5055:5055:5055))
        (PORT d[12] (3095:3095:3095) (3261:3261:3261))
        (PORT clk (4314:4314:4314) (4514:4514:4514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2995:2995:2995) (3039:3039:3039))
        (PORT clk (4314:4314:4314) (4514:4514:4514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4318:4318:4318) (4518:4518:4518))
        (PORT d[0] (3328:3328:3328) (3394:3394:3394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4319:4319:4319) (4519:4519:4519))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4319:4319:4319) (4519:4519:4519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4319:4319:4319) (4519:4519:4519))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4319:4319:4319) (4519:4519:4519))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3038:3038:3038) (3186:3186:3186))
        (PORT d[1] (5055:5055:5055) (5231:5231:5231))
        (PORT d[2] (4101:4101:4101) (4443:4443:4443))
        (PORT d[3] (4942:4942:4942) (4960:4960:4960))
        (PORT d[4] (3655:3655:3655) (3929:3929:3929))
        (PORT d[5] (3891:3891:3891) (4118:4118:4118))
        (PORT d[6] (3991:3991:3991) (4133:4133:4133))
        (PORT d[7] (2792:2792:2792) (2842:2842:2842))
        (PORT d[8] (3114:3114:3114) (3300:3300:3300))
        (PORT d[9] (3156:3156:3156) (3306:3306:3306))
        (PORT d[10] (3121:3121:3121) (3176:3176:3176))
        (PORT d[11] (2942:2942:2942) (3061:3061:3061))
        (PORT d[12] (3021:3021:3021) (3141:3141:3141))
        (PORT clk (2447:2447:2447) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2426:2426:2426))
        (PORT d[0] (2516:2516:2516) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2423:2423:2423))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (3050:3050:3050))
        (PORT clk (4256:4256:4256) (4430:4430:4430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3080:3080:3080) (3257:3257:3257))
        (PORT d[1] (3075:3075:3075) (3240:3240:3240))
        (PORT d[2] (3189:3189:3189) (3368:3368:3368))
        (PORT d[3] (2872:2872:2872) (3076:3076:3076))
        (PORT d[4] (2435:2435:2435) (2599:2599:2599))
        (PORT d[5] (3398:3398:3398) (3524:3524:3524))
        (PORT d[6] (3540:3540:3540) (3775:3775:3775))
        (PORT d[7] (3809:3809:3809) (3979:3979:3979))
        (PORT d[8] (3427:3427:3427) (3617:3617:3617))
        (PORT d[9] (3480:3480:3480) (3687:3687:3687))
        (PORT d[10] (3773:3773:3773) (3958:3958:3958))
        (PORT d[11] (3628:3628:3628) (3881:3881:3881))
        (PORT d[12] (3623:3623:3623) (3773:3773:3773))
        (PORT clk (4252:4252:4252) (4426:4426:4426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (2994:2994:2994))
        (PORT clk (4252:4252:4252) (4426:4426:4426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4256:4256:4256) (4430:4430:4430))
        (PORT d[0] (3587:3587:3587) (3625:3625:3625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4257:4257:4257) (4431:4431:4431))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4257:4257:4257) (4431:4431:4431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4257:4257:4257) (4431:4431:4431))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4257:4257:4257) (4431:4431:4431))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (3123:3123:3123))
        (PORT d[1] (5132:5132:5132) (5313:5313:5313))
        (PORT d[2] (3035:3035:3035) (3223:3223:3223))
        (PORT d[3] (4136:4136:4136) (4145:4145:4145))
        (PORT d[4] (4046:4046:4046) (4320:4320:4320))
        (PORT d[5] (3465:3465:3465) (3657:3657:3657))
        (PORT d[6] (3492:3492:3492) (3590:3590:3590))
        (PORT d[7] (3065:3065:3065) (3183:3183:3183))
        (PORT d[8] (2786:2786:2786) (2940:2940:2940))
        (PORT d[9] (2897:2897:2897) (3008:3008:3008))
        (PORT d[10] (2691:2691:2691) (2826:2826:2826))
        (PORT d[11] (2692:2692:2692) (2743:2743:2743))
        (PORT d[12] (2666:2666:2666) (2699:2699:2699))
        (PORT clk (2409:2409:2409) (2390:2390:2390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2390:2390:2390))
        (PORT d[0] (2145:2145:2145) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2387:2387:2387))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3066:3066:3066) (3166:3166:3166))
        (PORT datab (1409:1409:1409) (1411:1411:1411))
        (PORT datac (3911:3911:3911) (3911:3911:3911))
        (PORT datad (712:712:712) (710:710:710))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2815:2815:2815) (3030:3030:3030))
        (PORT clk (3916:3916:3916) (4086:4086:4086))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2984:2984:2984))
        (PORT d[1] (2736:2736:2736) (2915:2915:2915))
        (PORT d[2] (2536:2536:2536) (2751:2751:2751))
        (PORT d[3] (2939:2939:2939) (3165:3165:3165))
        (PORT d[4] (2488:2488:2488) (2653:2653:2653))
        (PORT d[5] (3774:3774:3774) (3893:3893:3893))
        (PORT d[6] (3510:3510:3510) (3746:3746:3746))
        (PORT d[7] (3113:3113:3113) (3303:3303:3303))
        (PORT d[8] (3113:3113:3113) (3307:3307:3307))
        (PORT d[9] (3063:3063:3063) (3214:3214:3214))
        (PORT d[10] (3261:3261:3261) (3423:3423:3423))
        (PORT d[11] (4034:4034:4034) (4321:4321:4321))
        (PORT d[12] (3348:3348:3348) (3504:3504:3504))
        (PORT clk (3912:3912:3912) (4082:4082:4082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (2996:2996:2996))
        (PORT clk (3912:3912:3912) (4082:4082:4082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3916:3916:3916) (4086:4086:4086))
        (PORT d[0] (3664:3664:3664) (3627:3627:3627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3917:3917:3917) (4087:4087:4087))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3917:3917:3917) (4087:4087:4087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3917:3917:3917) (4087:4087:4087))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3917:3917:3917) (4087:4087:4087))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (3041:3041:3041))
        (PORT d[1] (4725:4725:4725) (4903:4903:4903))
        (PORT d[2] (3706:3706:3706) (3996:3996:3996))
        (PORT d[3] (3820:3820:3820) (3833:3833:3833))
        (PORT d[4] (4392:4392:4392) (4661:4661:4661))
        (PORT d[5] (3445:3445:3445) (3637:3637:3637))
        (PORT d[6] (3512:3512:3512) (3612:3612:3612))
        (PORT d[7] (3086:3086:3086) (3207:3207:3207))
        (PORT d[8] (2402:2402:2402) (2559:2559:2559))
        (PORT d[9] (2982:2982:2982) (3117:3117:3117))
        (PORT d[10] (2481:2481:2481) (2552:2552:2552))
        (PORT d[11] (2966:2966:2966) (3041:3041:3041))
        (PORT d[12] (2349:2349:2349) (2388:2388:2388))
        (PORT clk (2441:2441:2441) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (PORT d[0] (2173:2173:2173) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2424:2424:2424))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2109:2109:2109) (2117:2117:2117))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (3017:3017:3017) (3089:3089:3089))
        (PORT datad (1012:1012:1012) (1007:1007:1007))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (3117:3117:3117))
        (PORT clk (4197:4197:4197) (4353:4353:4353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3525:3525:3525))
        (PORT d[1] (3818:3818:3818) (4016:4016:4016))
        (PORT d[2] (2946:2946:2946) (3195:3195:3195))
        (PORT d[3] (3370:3370:3370) (3493:3493:3493))
        (PORT d[4] (2568:2568:2568) (2756:2756:2756))
        (PORT d[5] (3452:3452:3452) (3629:3629:3629))
        (PORT d[6] (3629:3629:3629) (3903:3903:3903))
        (PORT d[7] (3426:3426:3426) (3621:3621:3621))
        (PORT d[8] (2948:2948:2948) (3197:3197:3197))
        (PORT d[9] (3172:3172:3172) (3387:3387:3387))
        (PORT d[10] (3496:3496:3496) (3696:3696:3696))
        (PORT d[11] (4101:4101:4101) (4434:4434:4434))
        (PORT d[12] (3478:3478:3478) (3692:3692:3692))
        (PORT clk (4193:4193:4193) (4349:4349:4349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (3198:3198:3198))
        (PORT clk (4193:4193:4193) (4349:4349:4349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4197:4197:4197) (4353:4353:4353))
        (PORT d[0] (3812:3812:3812) (3829:3829:3829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4198:4198:4198) (4354:4354:4354))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4198:4198:4198) (4354:4354:4354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4198:4198:4198) (4354:4354:4354))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4198:4198:4198) (4354:4354:4354))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4198:4198:4198) (4439:4439:4439))
        (PORT d[1] (4647:4647:4647) (4832:4832:4832))
        (PORT d[2] (3260:3260:3260) (3501:3501:3501))
        (PORT d[3] (4212:4212:4212) (4537:4537:4537))
        (PORT d[4] (3013:3013:3013) (3281:3281:3281))
        (PORT d[5] (3853:3853:3853) (4088:4088:4088))
        (PORT d[6] (4011:4011:4011) (4170:4170:4170))
        (PORT d[7] (3224:3224:3224) (3300:3300:3300))
        (PORT d[8] (2794:2794:2794) (2946:2946:2946))
        (PORT d[9] (2382:2382:2382) (2500:2500:2500))
        (PORT d[10] (2916:2916:2916) (3006:3006:3006))
        (PORT d[11] (2298:2298:2298) (2391:2391:2391))
        (PORT d[12] (2529:2529:2529) (2595:2595:2595))
        (PORT clk (2444:2444:2444) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2434:2434:2434))
        (PORT d[0] (2087:2087:2087) (2125:2125:2125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a115.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2431:2431:2431))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (3050:3050:3050))
        (PORT clk (4187:4187:4187) (4352:4352:4352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2973:2973:2973))
        (PORT d[1] (2746:2746:2746) (2911:2911:2911))
        (PORT d[2] (3518:3518:3518) (3690:3690:3690))
        (PORT d[3] (2926:2926:2926) (3156:3156:3156))
        (PORT d[4] (2806:2806:2806) (2969:2969:2969))
        (PORT d[5] (3736:3736:3736) (3850:3850:3850))
        (PORT d[6] (3143:3143:3143) (3384:3384:3384))
        (PORT d[7] (4209:4209:4209) (4486:4486:4486))
        (PORT d[8] (3513:3513:3513) (3705:3705:3705))
        (PORT d[9] (3441:3441:3441) (3644:3644:3644))
        (PORT d[10] (3748:3748:3748) (3931:3931:3931))
        (PORT d[11] (3576:3576:3576) (3822:3822:3822))
        (PORT d[12] (4042:4042:4042) (4181:4181:4181))
        (PORT clk (4183:4183:4183) (4348:4348:4348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3041:3041:3041))
        (PORT clk (4183:4183:4183) (4348:4348:4348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4187:4187:4187) (4352:4352:4352))
        (PORT d[0] (3626:3626:3626) (3672:3672:3672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4188:4188:4188) (4353:4353:4353))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4188:4188:4188) (4353:4353:4353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4188:4188:4188) (4353:4353:4353))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4188:4188:4188) (4353:4353:4353))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3479:3479:3479))
        (PORT d[1] (4762:4762:4762) (4946:4946:4946))
        (PORT d[2] (3074:3074:3074) (3265:3265:3265))
        (PORT d[3] (4173:4173:4173) (4190:4190:4190))
        (PORT d[4] (4024:4024:4024) (4295:4295:4295))
        (PORT d[5] (3473:3473:3473) (3665:3665:3665))
        (PORT d[6] (3850:3850:3850) (3945:3945:3945))
        (PORT d[7] (3090:3090:3090) (3235:3235:3235))
        (PORT d[8] (2407:2407:2407) (2561:2561:2561))
        (PORT d[9] (3486:3486:3486) (3629:3629:3629))
        (PORT d[10] (2641:2641:2641) (2765:2765:2765))
        (PORT d[11] (2887:2887:2887) (3004:3004:3004))
        (PORT d[12] (2808:2808:2808) (2873:2873:2873))
        (PORT clk (2409:2409:2409) (2390:2390:2390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2409:2409:2409) (2390:2390:2390))
        (PORT d[0] (2281:2281:2281) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2410:2410:2410) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2387:2387:2387))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3312:3312:3312))
        (PORT clk (4300:4300:4300) (4483:4483:4483))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3501:3501:3501) (3706:3706:3706))
        (PORT d[1] (3113:3113:3113) (3283:3283:3283))
        (PORT d[2] (3291:3291:3291) (3572:3572:3572))
        (PORT d[3] (2964:2964:2964) (3196:3196:3196))
        (PORT d[4] (2814:2814:2814) (2977:2977:2977))
        (PORT d[5] (3685:3685:3685) (3802:3802:3802))
        (PORT d[6] (3414:3414:3414) (3640:3640:3640))
        (PORT d[7] (4166:4166:4166) (4383:4383:4383))
        (PORT d[8] (3957:3957:3957) (4185:4185:4185))
        (PORT d[9] (2759:2759:2759) (2928:2928:2928))
        (PORT d[10] (4099:4099:4099) (4277:4277:4277))
        (PORT d[11] (3943:3943:3943) (4173:4173:4173))
        (PORT d[12] (3703:3703:3703) (3859:3859:3859))
        (PORT clk (4296:4296:4296) (4479:4479:4479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2814:2814:2814) (2842:2842:2842))
        (PORT clk (4296:4296:4296) (4479:4479:4479))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4300:4300:4300) (4483:4483:4483))
        (PORT d[0] (3436:3436:3436) (3473:3473:3473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4301:4301:4301) (4484:4484:4484))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4301:4301:4301) (4484:4484:4484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4301:4301:4301) (4484:4484:4484))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4301:4301:4301) (4484:4484:4484))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3276:3276:3276) (3430:3430:3430))
        (PORT d[1] (4739:4739:4739) (4919:4919:4919))
        (PORT d[2] (4100:4100:4100) (4438:4438:4438))
        (PORT d[3] (4601:4601:4601) (4623:4623:4623))
        (PORT d[4] (4016:4016:4016) (4283:4283:4283))
        (PORT d[5] (4305:4305:4305) (4528:4528:4528))
        (PORT d[6] (3546:3546:3546) (3661:3661:3661))
        (PORT d[7] (3095:3095:3095) (3210:3210:3210))
        (PORT d[8] (2766:2766:2766) (2917:2917:2917))
        (PORT d[9] (3241:3241:3241) (3347:3347:3347))
        (PORT d[10] (2680:2680:2680) (2815:2815:2815))
        (PORT d[11] (2922:2922:2922) (3039:3039:3039))
        (PORT d[12] (2792:2792:2792) (2853:2853:2853))
        (PORT clk (2424:2424:2424) (2405:2405:2405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2405:2405:2405))
        (PORT d[0] (2028:2028:2028) (2067:2067:2067))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2402:2402:2402))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3063:3063:3063) (3162:3162:3162))
        (PORT datab (1042:1042:1042) (1048:1048:1048))
        (PORT datac (1074:1074:1074) (1059:1059:1059))
        (PORT datad (3886:3886:3886) (3868:3868:3868))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3690:3690:3690))
        (PORT clk (4319:4319:4319) (4523:4523:4523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3567:3567:3567) (3780:3780:3780))
        (PORT d[1] (3129:3129:3129) (3325:3325:3325))
        (PORT d[2] (3072:3072:3072) (3281:3281:3281))
        (PORT d[3] (3362:3362:3362) (3635:3635:3635))
        (PORT d[4] (2843:2843:2843) (3058:3058:3058))
        (PORT d[5] (3853:3853:3853) (4063:4063:4063))
        (PORT d[6] (3956:3956:3956) (4224:4224:4224))
        (PORT d[7] (4991:4991:4991) (5272:5272:5272))
        (PORT d[8] (3557:3557:3557) (3781:3781:3781))
        (PORT d[9] (3404:3404:3404) (3613:3613:3613))
        (PORT d[10] (4097:4097:4097) (4289:4289:4289))
        (PORT d[11] (4100:4100:4100) (4439:4439:4439))
        (PORT d[12] (3688:3688:3688) (3845:3845:3845))
        (PORT clk (4315:4315:4315) (4519:4519:4519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3302:3302:3302))
        (PORT clk (4315:4315:4315) (4519:4519:4519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4319:4319:4319) (4523:4523:4523))
        (PORT d[0] (3863:3863:3863) (3933:3933:3933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4320:4320:4320) (4524:4524:4524))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4320:4320:4320) (4524:4524:4524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4320:4320:4320) (4524:4524:4524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4320:4320:4320) (4524:4524:4524))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3940:3940:3940) (4097:4097:4097))
        (PORT d[1] (5096:5096:5096) (5297:5297:5297))
        (PORT d[2] (4117:4117:4117) (4445:4445:4445))
        (PORT d[3] (5167:5167:5167) (5205:5205:5205))
        (PORT d[4] (4017:4017:4017) (4294:4294:4294))
        (PORT d[5] (4300:4300:4300) (4603:4603:4603))
        (PORT d[6] (4244:4244:4244) (4375:4375:4375))
        (PORT d[7] (3437:3437:3437) (3476:3476:3476))
        (PORT d[8] (3190:3190:3190) (3389:3389:3389))
        (PORT d[9] (3105:3105:3105) (3245:3245:3245))
        (PORT d[10] (3124:3124:3124) (3180:3180:3180))
        (PORT d[11] (2918:2918:2918) (3019:3019:3019))
        (PORT d[12] (3027:3027:3027) (3146:3146:3146))
        (PORT clk (2466:2466:2466) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2447:2447:2447))
        (PORT d[0] (2458:2458:2458) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a99.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2444:2444:2444))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1885:1885:1885) (1818:1818:1818))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (3910:3910:3910) (3909:3909:3909))
        (PORT datad (1791:1791:1791) (1814:1814:1814))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3725:3725:3725) (3930:3930:3930))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (234:234:234) (269:269:269))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2806:2806:2806))
        (PORT clk (3354:3354:3354) (3456:3456:3456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3217:3217:3217))
        (PORT d[1] (2349:2349:2349) (2455:2455:2455))
        (PORT d[2] (2143:2143:2143) (2273:2273:2273))
        (PORT d[3] (3181:3181:3181) (3373:3373:3373))
        (PORT d[4] (3521:3521:3521) (3668:3668:3668))
        (PORT d[5] (2023:2023:2023) (2037:2037:2037))
        (PORT d[6] (2855:2855:2855) (2859:2859:2859))
        (PORT d[7] (2294:2294:2294) (2409:2409:2409))
        (PORT d[8] (2793:2793:2793) (2937:2937:2937))
        (PORT d[9] (2885:2885:2885) (2995:2995:2995))
        (PORT d[10] (2323:2323:2323) (2450:2450:2450))
        (PORT d[11] (3097:3097:3097) (3321:3321:3321))
        (PORT d[12] (3555:3555:3555) (3657:3657:3657))
        (PORT clk (3350:3350:3350) (3452:3452:3452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2139:2139:2139) (2104:2104:2104))
        (PORT clk (3350:3350:3350) (3452:3452:3452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3354:3354:3354) (3456:3456:3456))
        (PORT d[0] (2761:2761:2761) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3355:3355:3355) (3457:3457:3457))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3355:3355:3355) (3457:3457:3457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3355:3355:3355) (3457:3457:3457))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3355:3355:3355) (3457:3457:3457))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3187:3187:3187))
        (PORT d[1] (2732:2732:2732) (2769:2769:2769))
        (PORT d[2] (3010:3010:3010) (3128:3128:3128))
        (PORT d[3] (4768:4768:4768) (4947:4947:4947))
        (PORT d[4] (2486:2486:2486) (2665:2665:2665))
        (PORT d[5] (3024:3024:3024) (3067:3067:3067))
        (PORT d[6] (3420:3420:3420) (3460:3460:3460))
        (PORT d[7] (2907:2907:2907) (2909:2909:2909))
        (PORT d[8] (2331:2331:2331) (2433:2433:2433))
        (PORT d[9] (2382:2382:2382) (2363:2363:2363))
        (PORT d[10] (2607:2607:2607) (2735:2735:2735))
        (PORT d[11] (2345:2345:2345) (2317:2317:2317))
        (PORT d[12] (2421:2421:2421) (2384:2384:2384))
        (PORT clk (2432:2432:2432) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2420:2420:2420))
        (PORT d[0] (1849:1849:1849) (1772:1772:1772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2417:2417:2417))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2759:2759:2759))
        (PORT clk (3089:3089:3089) (3184:3184:3184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1451:1451:1451))
        (PORT d[1] (1243:1243:1243) (1303:1303:1303))
        (PORT d[2] (1211:1211:1211) (1272:1272:1272))
        (PORT d[3] (1228:1228:1228) (1283:1283:1283))
        (PORT d[4] (1162:1162:1162) (1204:1204:1204))
        (PORT d[5] (1162:1162:1162) (1210:1210:1210))
        (PORT d[6] (1804:1804:1804) (1826:1826:1826))
        (PORT d[7] (1496:1496:1496) (1550:1550:1550))
        (PORT d[8] (1212:1212:1212) (1276:1276:1276))
        (PORT d[9] (1142:1142:1142) (1180:1180:1180))
        (PORT d[10] (1151:1151:1151) (1204:1204:1204))
        (PORT d[11] (1188:1188:1188) (1245:1245:1245))
        (PORT d[12] (1936:1936:1936) (1981:1981:1981))
        (PORT clk (3085:3085:3085) (3180:3180:3180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1336:1336:1336))
        (PORT clk (3085:3085:3085) (3180:3180:3180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3089:3089:3089) (3184:3184:3184))
        (PORT d[0] (2026:2026:2026) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3185:3185:3185))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3185:3185:3185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3185:3185:3185))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3090:3090:3090) (3185:3185:3185))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2444:2444:2444))
        (PORT d[1] (2129:2129:2129) (2145:2145:2145))
        (PORT d[2] (3022:3022:3022) (3155:3155:3155))
        (PORT d[3] (2020:2020:2020) (2116:2116:2116))
        (PORT d[4] (1888:1888:1888) (1934:1934:1934))
        (PORT d[5] (1284:1284:1284) (1342:1342:1342))
        (PORT d[6] (3146:3146:3146) (3198:3198:3198))
        (PORT d[7] (1500:1500:1500) (1500:1500:1500))
        (PORT d[8] (1871:1871:1871) (1859:1859:1859))
        (PORT d[9] (1493:1493:1493) (1491:1491:1491))
        (PORT d[10] (2230:2230:2230) (2224:2224:2224))
        (PORT d[11] (1545:1545:1545) (1548:1548:1548))
        (PORT d[12] (1557:1557:1557) (1551:1551:1551))
        (PORT clk (2448:2448:2448) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT d[0] (1321:1321:1321) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a115.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2435:2435:2435))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2349:2349:2349) (2480:2480:2480))
        (PORT clk (3385:3385:3385) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3231:3231:3231))
        (PORT d[1] (2101:2101:2101) (2138:2138:2138))
        (PORT d[2] (2819:2819:2819) (2952:2952:2952))
        (PORT d[3] (3209:3209:3209) (3403:3403:3403))
        (PORT d[4] (3137:3137:3137) (3292:3292:3292))
        (PORT d[5] (2029:2029:2029) (2043:2043:2043))
        (PORT d[6] (1916:1916:1916) (1944:1944:1944))
        (PORT d[7] (2591:2591:2591) (2706:2706:2706))
        (PORT d[8] (2020:2020:2020) (2146:2146:2146))
        (PORT d[9] (3201:3201:3201) (3309:3309:3309))
        (PORT d[10] (2985:2985:2985) (3090:3090:3090))
        (PORT d[11] (1962:1962:1962) (1984:1984:1984))
        (PORT d[12] (2619:2619:2619) (2614:2614:2614))
        (PORT clk (3381:3381:3381) (3472:3472:3472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2693:2693:2693))
        (PORT clk (3381:3381:3381) (3472:3472:3472))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3385:3385:3385) (3476:3476:3476))
        (PORT d[0] (3276:3276:3276) (3321:3321:3321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3386:3386:3386) (3477:3477:3477))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3386:3386:3386) (3477:3477:3477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3386:3386:3386) (3477:3477:3477))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3386:3386:3386) (3477:3477:3477))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3172:3172:3172))
        (PORT d[1] (2743:2743:2743) (2777:2777:2777))
        (PORT d[2] (2981:2981:2981) (3099:3099:3099))
        (PORT d[3] (4719:4719:4719) (4896:4896:4896))
        (PORT d[4] (2495:2495:2495) (2691:2691:2691))
        (PORT d[5] (3001:3001:3001) (3039:3039:3039))
        (PORT d[6] (3166:3166:3166) (3224:3224:3224))
        (PORT d[7] (2888:2888:2888) (2888:2888:2888))
        (PORT d[8] (1860:1860:1860) (1923:1923:1923))
        (PORT d[9] (2036:2036:2036) (2016:2016:2016))
        (PORT d[10] (2663:2663:2663) (2796:2796:2796))
        (PORT d[11] (1989:1989:1989) (1967:1967:1967))
        (PORT d[12] (2355:2355:2355) (2314:2314:2314))
        (PORT clk (2439:2439:2439) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2429:2429:2429))
        (PORT d[0] (1823:1823:1823) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a99.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2426:2426:2426))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (3338:3338:3338))
        (PORT clk (3594:3594:3594) (3740:3740:3740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3186:3186:3186) (3378:3378:3378))
        (PORT d[1] (3319:3319:3319) (3473:3473:3473))
        (PORT d[2] (2539:2539:2539) (2717:2717:2717))
        (PORT d[3] (3168:3168:3168) (3382:3382:3382))
        (PORT d[4] (2786:2786:2786) (2912:2912:2912))
        (PORT d[5] (3158:3158:3158) (3228:3228:3228))
        (PORT d[6] (3260:3260:3260) (3512:3512:3512))
        (PORT d[7] (2611:2611:2611) (2730:2730:2730))
        (PORT d[8] (2031:2031:2031) (2157:2157:2157))
        (PORT d[9] (3657:3657:3657) (3816:3816:3816))
        (PORT d[10] (2992:2992:2992) (3132:3132:3132))
        (PORT d[11] (3509:3509:3509) (3731:3731:3731))
        (PORT d[12] (3621:3621:3621) (3756:3756:3756))
        (PORT clk (3590:3590:3590) (3736:3736:3736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2611:2611:2611))
        (PORT clk (3590:3590:3590) (3736:3736:3736))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3594:3594:3594) (3740:3740:3740))
        (PORT d[0] (3283:3283:3283) (3266:3266:3266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3595:3595:3595) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3595:3595:3595) (3741:3741:3741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3595:3595:3595) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3595:3595:3595) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2765:2765:2765))
        (PORT d[1] (3942:3942:3942) (4012:4012:4012))
        (PORT d[2] (2735:2735:2735) (2903:2903:2903))
        (PORT d[3] (4650:4650:4650) (4827:4827:4827))
        (PORT d[4] (3285:3285:3285) (3528:3528:3528))
        (PORT d[5] (2961:2961:2961) (3062:3062:3062))
        (PORT d[6] (3562:3562:3562) (3652:3652:3652))
        (PORT d[7] (2943:2943:2943) (3030:3030:3030))
        (PORT d[8] (2054:2054:2054) (2169:2169:2169))
        (PORT d[9] (3097:3097:3097) (3189:3189:3189))
        (PORT d[10] (2589:2589:2589) (2677:2677:2677))
        (PORT d[11] (2852:2852:2852) (2905:2905:2905))
        (PORT d[12] (2518:2518:2518) (2589:2589:2589))
        (PORT clk (2390:2390:2390) (2376:2376:2376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2376:2376:2376))
        (PORT d[0] (2072:2072:2072) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2373:2373:2373))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1486:1486:1486))
        (PORT datab (3868:3868:3868) (4050:4050:4050))
        (PORT datac (1341:1341:1341) (1300:1300:1300))
        (PORT datad (5290:5290:5290) (5382:5382:5382))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1828:1828:1828) (1857:1857:1857))
        (PORT datab (3862:3862:3862) (4044:4044:4044))
        (PORT datac (1731:1731:1731) (1758:1758:1758))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1285:1285:1285))
        (PORT clk (2928:2928:2928) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1650:1650:1650) (1638:1638:1638))
        (PORT d[1] (1981:1981:1981) (1952:1952:1952))
        (PORT d[2] (2570:2570:2570) (2668:2668:2668))
        (PORT d[3] (1958:1958:1958) (2032:2032:2032))
        (PORT d[4] (1766:1766:1766) (1770:1770:1770))
        (PORT d[5] (2376:2376:2376) (2431:2431:2431))
        (PORT d[6] (1935:1935:1935) (2056:2056:2056))
        (PORT d[7] (2854:2854:2854) (2936:2936:2936))
        (PORT d[8] (2512:2512:2512) (2568:2568:2568))
        (PORT d[9] (2563:2563:2563) (2671:2671:2671))
        (PORT d[10] (2747:2747:2747) (2902:2902:2902))
        (PORT d[11] (1856:1856:1856) (1948:1948:1948))
        (PORT d[12] (2390:2390:2390) (2428:2428:2428))
        (PORT clk (2924:2924:2924) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1872:1872:1872) (1734:1734:1734))
        (PORT clk (2924:2924:2924) (2977:2977:2977))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2928:2928:2928) (2981:2981:2981))
        (PORT d[0] (2494:2494:2494) (2365:2365:2365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2982:2982:2982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2929:2929:2929) (2982:2982:2982))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2795:2795:2795))
        (PORT d[1] (2707:2707:2707) (2678:2678:2678))
        (PORT d[2] (2284:2284:2284) (2299:2299:2299))
        (PORT d[3] (3108:3108:3108) (3235:3235:3235))
        (PORT d[4] (3178:3178:3178) (3264:3264:3264))
        (PORT d[5] (2305:2305:2305) (2392:2392:2392))
        (PORT d[6] (2885:2885:2885) (2851:2851:2851))
        (PORT d[7] (2878:2878:2878) (2937:2937:2937))
        (PORT d[8] (2490:2490:2490) (2539:2539:2539))
        (PORT d[9] (3266:3266:3266) (3339:3339:3339))
        (PORT d[10] (2618:2618:2618) (2705:2705:2705))
        (PORT d[11] (2427:2427:2427) (2538:2538:2538))
        (PORT d[12] (2348:2348:2348) (2439:2439:2439))
        (PORT clk (2431:2431:2431) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2421:2421:2421))
        (PORT d[0] (1942:1942:1942) (1917:1917:1917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a99.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2418:2418:2418))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3329:3329:3329))
        (PORT clk (3432:3432:3432) (3543:3543:3543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (3047:3047:3047))
        (PORT d[1] (2650:2650:2650) (2775:2775:2775))
        (PORT d[2] (2572:2572:2572) (2754:2754:2754))
        (PORT d[3] (3484:3484:3484) (3677:3677:3677))
        (PORT d[4] (3205:3205:3205) (3373:3373:3373))
        (PORT d[5] (2883:2883:2883) (3009:3009:3009))
        (PORT d[6] (3293:3293:3293) (3549:3549:3549))
        (PORT d[7] (3075:3075:3075) (3227:3227:3227))
        (PORT d[8] (2380:2380:2380) (2505:2505:2505))
        (PORT d[9] (3332:3332:3332) (3499:3499:3499))
        (PORT d[10] (2945:2945:2945) (3079:3079:3079))
        (PORT d[11] (3196:3196:3196) (3430:3430:3430))
        (PORT d[12] (4018:4018:4018) (4199:4199:4199))
        (PORT clk (3428:3428:3428) (3539:3539:3539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2553:2553:2553))
        (PORT clk (3428:3428:3428) (3539:3539:3539))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3432:3432:3432) (3543:3543:3543))
        (PORT d[0] (3192:3192:3192) (3184:3184:3184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3433:3433:3433) (3544:3544:3544))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3433:3433:3433) (3544:3544:3544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3433:3433:3433) (3544:3544:3544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3433:3433:3433) (3544:3544:3544))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2737:2737:2737))
        (PORT d[1] (3963:3963:3963) (4129:4129:4129))
        (PORT d[2] (2770:2770:2770) (2924:2924:2924))
        (PORT d[3] (3546:3546:3546) (3788:3788:3788))
        (PORT d[4] (3290:3290:3290) (3532:3532:3532))
        (PORT d[5] (3347:3347:3347) (3447:3447:3447))
        (PORT d[6] (4335:4335:4335) (4463:4463:4463))
        (PORT d[7] (2912:2912:2912) (2993:2993:2993))
        (PORT d[8] (2050:2050:2050) (2156:2156:2156))
        (PORT d[9] (2731:2731:2731) (2827:2827:2827))
        (PORT d[10] (2875:2875:2875) (2942:2942:2942))
        (PORT d[11] (2862:2862:2862) (2959:2959:2959))
        (PORT d[12] (2813:2813:2813) (2868:2868:2868))
        (PORT clk (2411:2411:2411) (2398:2398:2398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2398:2398:2398))
        (PORT d[0] (2118:2118:2118) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2395:2395:2395))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2038:2038:2038) (2099:2099:2099))
        (PORT datab (1316:1316:1316) (1280:1280:1280))
        (PORT datac (3822:3822:3822) (4001:4001:4001))
        (PORT datad (5292:5292:5292) (5384:5384:5384))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (3005:3005:3005))
        (PORT clk (3657:3657:3657) (3754:3754:3754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (3385:3385:3385))
        (PORT d[1] (2646:2646:2646) (2754:2754:2754))
        (PORT d[2] (2882:2882:2882) (3049:3049:3049))
        (PORT d[3] (3528:3528:3528) (3735:3735:3735))
        (PORT d[4] (3118:3118:3118) (3236:3236:3236))
        (PORT d[5] (3175:3175:3175) (3246:3246:3246))
        (PORT d[6] (3618:3618:3618) (3865:3865:3865))
        (PORT d[7] (2864:2864:2864) (2961:2961:2961))
        (PORT d[8] (2035:2035:2035) (2160:2160:2160))
        (PORT d[9] (3686:3686:3686) (3849:3849:3849))
        (PORT d[10] (2668:2668:2668) (2788:2788:2788))
        (PORT d[11] (3492:3492:3492) (3715:3715:3715))
        (PORT d[12] (3584:3584:3584) (3727:3727:3727))
        (PORT clk (3653:3653:3653) (3750:3750:3750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (2977:2977:2977))
        (PORT clk (3653:3653:3653) (3750:3750:3750))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3657:3657:3657) (3754:3754:3754))
        (PORT d[0] (3573:3573:3573) (3608:3608:3608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3658:3658:3658) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3658:3658:3658) (3755:3755:3755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3658:3658:3658) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3658:3658:3658) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2741:2741:2741))
        (PORT d[1] (3576:3576:3576) (3658:3658:3658))
        (PORT d[2] (3059:3059:3059) (3227:3227:3227))
        (PORT d[3] (4470:4470:4470) (4772:4772:4772))
        (PORT d[4] (2975:2975:2975) (3224:3224:3224))
        (PORT d[5] (2574:2574:2574) (2688:2688:2688))
        (PORT d[6] (3542:3542:3542) (3632:3632:3632))
        (PORT d[7] (2887:2887:2887) (2969:2969:2969))
        (PORT d[8] (2051:2051:2051) (2164:2164:2164))
        (PORT d[9] (3078:3078:3078) (3167:3167:3167))
        (PORT d[10] (2637:2637:2637) (2730:2730:2730))
        (PORT d[11] (2471:2471:2471) (2498:2498:2498))
        (PORT d[12] (2799:2799:2799) (2864:2864:2864))
        (PORT clk (2404:2404:2404) (2390:2390:2390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2390:2390:2390))
        (PORT d[0] (2070:2070:2070) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a115.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2387:2387:2387))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (2970:2970:2970))
        (PORT clk (3716:3716:3716) (3818:3818:3818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (3085:3085:3085))
        (PORT d[1] (2310:2310:2310) (2430:2430:2430))
        (PORT d[2] (2875:2875:2875) (3046:3046:3046))
        (PORT d[3] (3542:3542:3542) (3750:3750:3750))
        (PORT d[4] (2736:2736:2736) (2866:2866:2866))
        (PORT d[5] (3135:3135:3135) (3203:3203:3203))
        (PORT d[6] (3592:3592:3592) (3838:3838:3838))
        (PORT d[7] (2877:2877:2877) (2976:2976:2976))
        (PORT d[8] (1670:1670:1670) (1803:1803:1803))
        (PORT d[9] (3423:3423:3423) (3617:3617:3617))
        (PORT d[10] (2624:2624:2624) (2741:2741:2741))
        (PORT d[11] (3425:3425:3425) (3612:3612:3612))
        (PORT d[12] (3957:3957:3957) (4085:4085:4085))
        (PORT clk (3712:3712:3712) (3814:3814:3814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2269:2269:2269))
        (PORT clk (3712:3712:3712) (3814:3814:3814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3818:3818:3818))
        (PORT d[0] (2882:2882:2882) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3819:3819:3819))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3819:3819:3819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3819:3819:3819))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3819:3819:3819))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (3099:3099:3099))
        (PORT d[1] (3581:3581:3581) (3649:3649:3649))
        (PORT d[2] (3073:3073:3073) (3243:3243:3243))
        (PORT d[3] (4187:4187:4187) (4492:4492:4492))
        (PORT d[4] (2933:2933:2933) (3178:3178:3178))
        (PORT d[5] (2586:2586:2586) (2686:2686:2686))
        (PORT d[6] (3196:3196:3196) (3302:3302:3302))
        (PORT d[7] (3259:3259:3259) (3336:3336:3336))
        (PORT d[8] (2052:2052:2052) (2164:2164:2164))
        (PORT d[9] (2318:2318:2318) (2389:2389:2389))
        (PORT d[10] (3220:3220:3220) (3284:3284:3284))
        (PORT d[11] (2705:2705:2705) (2751:2751:2751))
        (PORT d[12] (2527:2527:2527) (2600:2600:2600))
        (PORT clk (2411:2411:2411) (2398:2398:2398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2398:2398:2398))
        (PORT d[0] (2278:2278:2278) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2412:2412:2412) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2395:2395:2395))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (1042:1042:1042) (1005:1005:1005))
        (PORT datac (3822:3822:3822) (4000:4000:4000))
        (PORT datad (734:734:734) (726:726:726))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3590:3590:3590) (3773:3773:3773))
        (PORT clk (4176:4176:4176) (4348:4348:4348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3402:3402:3402))
        (PORT d[1] (2746:2746:2746) (2916:2916:2916))
        (PORT d[2] (2699:2699:2699) (2827:2827:2827))
        (PORT d[3] (3355:3355:3355) (3628:3628:3628))
        (PORT d[4] (2823:2823:2823) (3027:3027:3027))
        (PORT d[5] (4453:4453:4453) (4661:4661:4661))
        (PORT d[6] (3924:3924:3924) (4193:4193:4193))
        (PORT d[7] (4630:4630:4630) (4931:4931:4931))
        (PORT d[8] (3235:3235:3235) (3448:3448:3448))
        (PORT d[9] (3242:3242:3242) (3378:3378:3378))
        (PORT d[10] (3430:3430:3430) (3638:3638:3638))
        (PORT d[11] (4216:4216:4216) (4487:4487:4487))
        (PORT d[12] (3519:3519:3519) (3641:3641:3641))
        (PORT clk (4172:4172:4172) (4344:4344:4344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3370:3370:3370))
        (PORT clk (4172:4172:4172) (4344:4344:4344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4176:4176:4176) (4348:4348:4348))
        (PORT d[0] (4004:4004:4004) (4001:4001:4001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4177:4177:4177) (4349:4349:4349))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4177:4177:4177) (4349:4349:4349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4177:4177:4177) (4349:4349:4349))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4177:4177:4177) (4349:4349:4349))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4148:4148:4148) (4385:4385:4385))
        (PORT d[1] (4798:4798:4798) (4980:4980:4980))
        (PORT d[2] (4515:4515:4515) (4562:4562:4562))
        (PORT d[3] (4405:4405:4405) (4433:4433:4433))
        (PORT d[4] (3905:3905:3905) (4156:4156:4156))
        (PORT d[5] (3962:3962:3962) (4208:4208:4208))
        (PORT d[6] (3597:3597:3597) (3653:3653:3653))
        (PORT d[7] (2712:2712:2712) (2782:2782:2782))
        (PORT d[8] (3753:3753:3753) (3896:3896:3896))
        (PORT d[9] (2988:2988:2988) (3076:3076:3076))
        (PORT d[10] (2611:2611:2611) (2687:2687:2687))
        (PORT d[11] (2879:2879:2879) (2974:2974:2974))
        (PORT d[12] (2830:2830:2830) (2866:2866:2866))
        (PORT clk (2475:2475:2475) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2456:2456:2456))
        (PORT d[0] (2202:2202:2202) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (3923:3923:3923))
        (PORT clk (4694:4694:4694) (4929:4929:4929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (3778:3778:3778))
        (PORT d[1] (3930:3930:3930) (4186:4186:4186))
        (PORT d[2] (3261:3261:3261) (3524:3524:3524))
        (PORT d[3] (4106:4106:4106) (4421:4421:4421))
        (PORT d[4] (3610:3610:3610) (3833:3833:3833))
        (PORT d[5] (3850:3850:3850) (4056:4056:4056))
        (PORT d[6] (4028:4028:4028) (4337:4337:4337))
        (PORT d[7] (3868:3868:3868) (4099:4099:4099))
        (PORT d[8] (3329:3329:3329) (3569:3569:3569))
        (PORT d[9] (3626:3626:3626) (3826:3826:3826))
        (PORT d[10] (3490:3490:3490) (3726:3726:3726))
        (PORT d[11] (4102:4102:4102) (4442:4442:4442))
        (PORT d[12] (3759:3759:3759) (3990:3990:3990))
        (PORT clk (4690:4690:4690) (4925:4925:4925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3846:3846:3846) (4005:4005:4005))
        (PORT clk (4690:4690:4690) (4925:4925:4925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4694:4694:4694) (4929:4929:4929))
        (PORT d[0] (4468:4468:4468) (4636:4636:4636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4695:4695:4695) (4930:4930:4930))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4695:4695:4695) (4930:4930:4930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4695:4695:4695) (4930:4930:4930))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4695:4695:4695) (4930:4930:4930))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3545:3545:3545))
        (PORT d[1] (4376:4376:4376) (4569:4569:4569))
        (PORT d[2] (5409:5409:5409) (5499:5499:5499))
        (PORT d[3] (5203:5203:5203) (5551:5551:5551))
        (PORT d[4] (4185:4185:4185) (4543:4543:4543))
        (PORT d[5] (3941:3941:3941) (4211:4211:4211))
        (PORT d[6] (4066:4066:4066) (4262:4262:4262))
        (PORT d[7] (3343:3343:3343) (3482:3482:3482))
        (PORT d[8] (2897:2897:2897) (3092:3092:3092))
        (PORT d[9] (3424:3424:3424) (3592:3592:3592))
        (PORT d[10] (2751:2751:2751) (2890:2890:2890))
        (PORT d[11] (3065:3065:3065) (3187:3187:3187))
        (PORT d[12] (3027:3027:3027) (3151:3151:3151))
        (PORT clk (2441:2441:2441) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2426:2426:2426))
        (PORT d[0] (2701:2701:2701) (2814:2814:2814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2423:2423:2423))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3633:3633:3633) (3900:3900:3900))
        (PORT clk (4786:4786:4786) (5042:5042:5042))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3594:3594:3594) (3849:3849:3849))
        (PORT d[1] (3944:3944:3944) (4202:4202:4202))
        (PORT d[2] (3598:3598:3598) (3860:3860:3860))
        (PORT d[3] (4077:4077:4077) (4360:4360:4360))
        (PORT d[4] (3627:3627:3627) (3847:3847:3847))
        (PORT d[5] (3893:3893:3893) (4095:4095:4095))
        (PORT d[6] (4060:4060:4060) (4372:4372:4372))
        (PORT d[7] (3893:3893:3893) (4131:4131:4131))
        (PORT d[8] (3047:3047:3047) (3289:3289:3289))
        (PORT d[9] (3683:3683:3683) (3885:3885:3885))
        (PORT d[10] (3526:3526:3526) (3754:3754:3754))
        (PORT d[11] (4123:4123:4123) (4469:4469:4469))
        (PORT d[12] (3800:3800:3800) (4033:4033:4033))
        (PORT clk (4782:4782:4782) (5038:5038:5038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3615:3615:3615) (3673:3673:3673))
        (PORT clk (4782:4782:4782) (5038:5038:5038))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4786:4786:4786) (5042:5042:5042))
        (PORT d[0] (4237:4237:4237) (4304:4304:4304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4787:4787:4787) (5043:5043:5043))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4787:4787:4787) (5043:5043:5043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4787:4787:4787) (5043:5043:5043))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4787:4787:4787) (5043:5043:5043))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3546:3546:3546))
        (PORT d[1] (4376:4376:4376) (4569:4569:4569))
        (PORT d[2] (5402:5402:5402) (5492:5492:5492))
        (PORT d[3] (4589:4589:4589) (4940:4940:4940))
        (PORT d[4] (4175:4175:4175) (4537:4537:4537))
        (PORT d[5] (3926:3926:3926) (4194:4194:4194))
        (PORT d[6] (4038:4038:4038) (4229:4229:4229))
        (PORT d[7] (3349:3349:3349) (3489:3489:3489))
        (PORT d[8] (2877:2877:2877) (3072:3072:3072))
        (PORT d[9] (3159:3159:3159) (3334:3334:3334))
        (PORT d[10] (2752:2752:2752) (2891:2891:2891))
        (PORT d[11] (3035:3035:3035) (3161:3161:3161))
        (PORT d[12] (2990:2990:2990) (3111:3111:3111))
        (PORT clk (2435:2435:2435) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2420:2420:2420))
        (PORT d[0] (2534:2534:2534) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2429:2429:2429) (2417:2417:2417))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2096:2096:2096) (2066:2066:2066))
        (PORT datab (3975:3975:3975) (4037:4037:4037))
        (PORT datac (2727:2727:2727) (2832:2832:2832))
        (PORT datad (1941:1941:1941) (1812:1812:1812))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3535:3535:3535))
        (PORT clk (4581:4581:4581) (4776:4776:4776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (3878:3878:3878))
        (PORT d[1] (3580:3580:3580) (3839:3839:3839))
        (PORT d[2] (3682:3682:3682) (3943:3943:3943))
        (PORT d[3] (4451:4451:4451) (4763:4763:4763))
        (PORT d[4] (2955:2955:2955) (3181:3181:3181))
        (PORT d[5] (4211:4211:4211) (4415:4415:4415))
        (PORT d[6] (4038:4038:4038) (4348:4348:4348))
        (PORT d[7] (4286:4286:4286) (4522:4522:4522))
        (PORT d[8] (2992:2992:2992) (3231:3231:3231))
        (PORT d[9] (3774:3774:3774) (3989:3989:3989))
        (PORT d[10] (3487:3487:3487) (3723:3723:3723))
        (PORT d[11] (4818:4818:4818) (5146:5146:5146))
        (PORT d[12] (4115:4115:4115) (4335:4335:4335))
        (PORT clk (4577:4577:4577) (4772:4772:4772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3533:3533:3533))
        (PORT clk (4577:4577:4577) (4772:4772:4772))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4581:4581:4581) (4776:4776:4776))
        (PORT d[0] (4125:4125:4125) (4167:4167:4167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4582:4582:4582) (4777:4777:4777))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4582:4582:4582) (4777:4777:4777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4582:4582:4582) (4777:4777:4777))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4582:4582:4582) (4777:4777:4777))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3407:3407:3407) (3560:3560:3560))
        (PORT d[1] (4320:4320:4320) (4517:4517:4517))
        (PORT d[2] (4221:4221:4221) (4458:4458:4458))
        (PORT d[3] (4868:4868:4868) (5221:5221:5221))
        (PORT d[4] (4155:4155:4155) (4519:4519:4519))
        (PORT d[5] (4581:4581:4581) (4824:4824:4824))
        (PORT d[6] (4399:4399:4399) (4593:4593:4593))
        (PORT d[7] (3253:3253:3253) (3365:3365:3365))
        (PORT d[8] (2853:2853:2853) (3046:3046:3046))
        (PORT d[9] (3067:3067:3067) (3205:3205:3205))
        (PORT d[10] (2737:2737:2737) (2876:2876:2876))
        (PORT d[11] (2728:2728:2728) (2863:2863:2863))
        (PORT d[12] (2955:2955:2955) (3065:3065:3065))
        (PORT clk (2461:2461:2461) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2450:2450:2450))
        (PORT d[0] (2487:2487:2487) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2585:2585:2585) (2654:2654:2654))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (3930:3930:3930) (3988:3988:3988))
        (PORT datad (2207:2207:2207) (2168:2168:2168))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3065:3065:3065) (3191:3191:3191))
        (PORT clk (3128:3128:3128) (3225:3225:3225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2552:2552:2552))
        (PORT d[1] (2676:2676:2676) (2778:2778:2778))
        (PORT d[2] (2167:2167:2167) (2303:2303:2303))
        (PORT d[3] (3172:3172:3172) (3338:3338:3338))
        (PORT d[4] (2688:2688:2688) (2761:2761:2761))
        (PORT d[5] (2765:2765:2765) (2777:2777:2777))
        (PORT d[6] (3567:3567:3567) (3776:3776:3776))
        (PORT d[7] (2649:2649:2649) (2765:2765:2765))
        (PORT d[8] (2801:2801:2801) (2942:2942:2942))
        (PORT d[9] (3011:3011:3011) (3134:3134:3134))
        (PORT d[10] (3367:3367:3367) (3502:3502:3502))
        (PORT d[11] (2758:2758:2758) (2953:2953:2953))
        (PORT d[12] (3597:3597:3597) (3689:3689:3689))
        (PORT clk (3124:3124:3124) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2625:2625:2625))
        (PORT clk (3124:3124:3124) (3221:3221:3221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3128:3128:3128) (3225:3225:3225))
        (PORT d[0] (3231:3231:3231) (3256:3256:3256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3129:3129:3129) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3129:3129:3129) (3226:3226:3226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3129:3129:3129) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3129:3129:3129) (3226:3226:3226))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2650:2650:2650))
        (PORT d[1] (4350:4350:4350) (4510:4510:4510))
        (PORT d[2] (2301:2301:2301) (2425:2425:2425))
        (PORT d[3] (4036:4036:4036) (4221:4221:4221))
        (PORT d[4] (2853:2853:2853) (3046:3046:3046))
        (PORT d[5] (2958:2958:2958) (3072:3072:3072))
        (PORT d[6] (3445:3445:3445) (3490:3490:3490))
        (PORT d[7] (3277:3277:3277) (3409:3409:3409))
        (PORT d[8] (2656:2656:2656) (2750:2750:2750))
        (PORT d[9] (2787:2787:2787) (2808:2808:2808))
        (PORT d[10] (3011:3011:3011) (3173:3173:3173))
        (PORT d[11] (2669:2669:2669) (2637:2637:2637))
        (PORT d[12] (2609:2609:2609) (2612:2612:2612))
        (PORT clk (2427:2427:2427) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (PORT d[0] (2149:2149:2149) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2411:2411:2411))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3479:3479:3479))
        (PORT clk (3844:3844:3844) (3978:3978:3978))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3763:3763:3763))
        (PORT d[1] (3798:3798:3798) (3970:3970:3970))
        (PORT d[2] (3038:3038:3038) (3256:3256:3256))
        (PORT d[3] (3607:3607:3607) (3877:3877:3877))
        (PORT d[4] (2858:2858:2858) (3001:3001:3001))
        (PORT d[5] (3615:3615:3615) (3782:3782:3782))
        (PORT d[6] (3687:3687:3687) (3986:3986:3986))
        (PORT d[7] (3404:3404:3404) (3561:3561:3561))
        (PORT d[8] (2488:2488:2488) (2689:2689:2689))
        (PORT d[9] (4064:4064:4064) (4255:4255:4255))
        (PORT d[10] (3461:3461:3461) (3645:3645:3645))
        (PORT d[11] (3575:3575:3575) (3846:3846:3846))
        (PORT d[12] (4116:4116:4116) (4346:4346:4346))
        (PORT clk (3840:3840:3840) (3974:3974:3974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3012:3012:3012) (3073:3073:3073))
        (PORT clk (3840:3840:3840) (3974:3974:3974))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3844:3844:3844) (3978:3978:3978))
        (PORT d[0] (3652:3652:3652) (3737:3737:3737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3845:3845:3845) (3979:3979:3979))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3845:3845:3845) (3979:3979:3979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3845:3845:3845) (3979:3979:3979))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3845:3845:3845) (3979:3979:3979))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3452:3452:3452))
        (PORT d[1] (3960:3960:3960) (4119:4119:4119))
        (PORT d[2] (3085:3085:3085) (3248:3248:3248))
        (PORT d[3] (3722:3722:3722) (3985:3985:3985))
        (PORT d[4] (3935:3935:3935) (4224:4224:4224))
        (PORT d[5] (4190:4190:4190) (4375:4375:4375))
        (PORT d[6] (4164:4164:4164) (4255:4255:4255))
        (PORT d[7] (3309:3309:3309) (3433:3433:3433))
        (PORT d[8] (2455:2455:2455) (2610:2610:2610))
        (PORT d[9] (2735:2735:2735) (2885:2885:2885))
        (PORT d[10] (3341:3341:3341) (3459:3459:3459))
        (PORT d[11] (3002:3002:3002) (3143:3143:3143))
        (PORT d[12] (2959:2959:2959) (3071:3071:3071))
        (PORT clk (2426:2426:2426) (2413:2413:2413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2413:2413:2413))
        (PORT d[0] (2538:2538:2538) (2611:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2410:2410:2410))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5341:5341:5341) (5480:5480:5480))
        (PORT datab (424:424:424) (435:435:435))
        (PORT datac (2677:2677:2677) (2499:2499:2499))
        (PORT datad (4017:4017:4017) (4269:4269:4269))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2466:2466:2466))
        (PORT clk (3096:3096:3096) (3197:3197:3197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (1785:1785:1785))
        (PORT d[1] (1206:1206:1206) (1256:1256:1256))
        (PORT d[2] (1211:1211:1211) (1267:1267:1267))
        (PORT d[3] (1204:1204:1204) (1252:1252:1252))
        (PORT d[4] (1546:1546:1546) (1589:1589:1589))
        (PORT d[5] (1141:1141:1141) (1187:1187:1187))
        (PORT d[6] (2613:2613:2613) (2704:2704:2704))
        (PORT d[7] (817:817:817) (873:873:873))
        (PORT d[8] (1575:1575:1575) (1633:1633:1633))
        (PORT d[9] (1465:1465:1465) (1500:1500:1500))
        (PORT d[10] (1517:1517:1517) (1572:1572:1572))
        (PORT d[11] (1467:1467:1467) (1507:1507:1507))
        (PORT d[12] (1522:1522:1522) (1565:1565:1565))
        (PORT clk (3092:3092:3092) (3193:3193:3193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1024:1024:1024))
        (PORT clk (3092:3092:3092) (3193:3193:3193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3096:3096:3096) (3197:3197:3197))
        (PORT d[0] (1702:1702:1702) (1658:1658:1658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3198:3198:3198))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3198:3198:3198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3198:3198:3198))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3097:3097:3097) (3198:3198:3198))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2112:2112:2112))
        (PORT d[1] (2126:2126:2126) (2142:2142:2142))
        (PORT d[2] (3003:3003:3003) (3135:3135:3135))
        (PORT d[3] (1962:1962:1962) (2000:2000:2000))
        (PORT d[4] (1571:1571:1571) (1621:1621:1621))
        (PORT d[5] (1549:1549:1549) (1586:1586:1586))
        (PORT d[6] (2006:2006:2006) (2001:2001:2001))
        (PORT d[7] (1492:1492:1492) (1491:1491:1491))
        (PORT d[8] (1903:1903:1903) (1898:1898:1898))
        (PORT d[9] (1428:1428:1428) (1422:1422:1422))
        (PORT d[10] (2197:2197:2197) (2184:2184:2184))
        (PORT d[11] (1506:1506:1506) (1507:1507:1507))
        (PORT d[12] (1604:1604:1604) (1604:1604:1604))
        (PORT clk (2458:2458:2458) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (PORT d[0] (1064:1064:1064) (1037:1037:1037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2822:2822:2822))
        (PORT clk (3410:3410:3410) (3492:3492:3492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2887:2887:2887))
        (PORT d[1] (2294:2294:2294) (2395:2395:2395))
        (PORT d[2] (2484:2484:2484) (2623:2623:2623))
        (PORT d[3] (3136:3136:3136) (3325:3325:3325))
        (PORT d[4] (2408:2408:2408) (2496:2496:2496))
        (PORT d[5] (2357:2357:2357) (2364:2364:2364))
        (PORT d[6] (2863:2863:2863) (2868:2868:2868))
        (PORT d[7] (2281:2281:2281) (2394:2394:2394))
        (PORT d[8] (1708:1708:1708) (1846:1846:1846))
        (PORT d[9] (2605:2605:2605) (2726:2726:2726))
        (PORT d[10] (2602:2602:2602) (2717:2717:2717))
        (PORT d[11] (2590:2590:2590) (2594:2594:2594))
        (PORT d[12] (3539:3539:3539) (3638:3638:3638))
        (PORT clk (3406:3406:3406) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2115:2115:2115))
        (PORT clk (3406:3406:3406) (3488:3488:3488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3410:3410:3410) (3492:3492:3492))
        (PORT d[0] (2485:2485:2485) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3411:3411:3411) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3411:3411:3411) (3493:3493:3493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3411:3411:3411) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3411:3411:3411) (3493:3493:3493))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3222:3222:3222))
        (PORT d[1] (2733:2733:2733) (2770:2770:2770))
        (PORT d[2] (3000:3000:3000) (3118:3118:3118))
        (PORT d[3] (4763:4763:4763) (4942:4942:4942))
        (PORT d[4] (2466:2466:2466) (2661:2661:2661))
        (PORT d[5] (2978:2978:2978) (3014:3014:3014))
        (PORT d[6] (2819:2819:2819) (2878:2878:2878))
        (PORT d[7] (2606:2606:2606) (2609:2609:2609))
        (PORT d[8] (2298:2298:2298) (2400:2400:2400))
        (PORT d[9] (2798:2798:2798) (2812:2812:2812))
        (PORT d[10] (3013:3013:3013) (3176:3176:3176))
        (PORT d[11] (2297:2297:2297) (2269:2269:2269))
        (PORT d[12] (2500:2500:2500) (2571:2571:2571))
        (PORT clk (2427:2427:2427) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (PORT d[0] (2019:2019:2019) (1965:1965:1965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2411:2411:2411))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1077:1077:1077))
        (PORT datab (5073:5073:5073) (5156:5156:5156))
        (PORT datac (1801:1801:1801) (1736:1736:1736))
        (PORT datad (399:399:399) (399:399:399))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2720:2720:2720) (2692:2692:2692))
        (PORT datab (1437:1437:1437) (1480:1480:1480))
        (PORT datac (2407:2407:2407) (2480:2480:2480))
        (PORT datad (3046:3046:3046) (3092:3092:3092))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (2444:2444:2444) (2519:2519:2519))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (370:370:370) (373:373:373))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3670:3670:3670) (3725:3725:3725))
        (PORT datab (3589:3589:3589) (3498:3498:3498))
        (PORT datac (201:201:201) (233:233:233))
        (PORT datad (2092:2092:2092) (2178:2178:2178))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1239:1239:1239))
        (PORT datab (4472:4472:4472) (4847:4847:4847))
        (PORT datac (973:973:973) (984:984:984))
        (PORT datad (1100:1100:1100) (1100:1100:1100))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4189:4189:4189) (4242:4242:4242))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (2569:2569:2569) (2476:2476:2476))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (3150:3150:3150))
        (PORT clk (3444:3444:3444) (3546:3546:3546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2701:2701:2701))
        (PORT d[1] (3311:3311:3311) (3433:3433:3433))
        (PORT d[2] (2922:2922:2922) (3100:3100:3100))
        (PORT d[3] (3531:3531:3531) (3769:3769:3769))
        (PORT d[4] (3283:3283:3283) (3460:3460:3460))
        (PORT d[5] (2552:2552:2552) (2675:2675:2675))
        (PORT d[6] (3268:3268:3268) (3521:3521:3521))
        (PORT d[7] (2780:2780:2780) (2942:2942:2942))
        (PORT d[8] (3276:3276:3276) (3469:3469:3469))
        (PORT d[9] (3421:3421:3421) (3586:3586:3586))
        (PORT d[10] (2904:2904:2904) (3040:3040:3040))
        (PORT d[11] (3189:3189:3189) (3423:3423:3423))
        (PORT d[12] (3965:3965:3965) (4142:4142:4142))
        (PORT clk (3440:3440:3440) (3542:3542:3542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (2877:2877:2877))
        (PORT clk (3440:3440:3440) (3542:3542:3542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3444:3444:3444) (3546:3546:3546))
        (PORT d[0] (3476:3476:3476) (3508:3508:3508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3547:3547:3547))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3547:3547:3547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3547:3547:3547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3445:3445:3445) (3547:3547:3547))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3552:3552:3552))
        (PORT d[1] (3990:3990:3990) (4150:4150:4150))
        (PORT d[2] (3041:3041:3041) (3191:3191:3191))
        (PORT d[3] (3972:3972:3972) (4159:4159:4159))
        (PORT d[4] (3647:3647:3647) (3885:3885:3885))
        (PORT d[5] (3707:3707:3707) (3803:3803:3803))
        (PORT d[6] (3877:3877:3877) (3998:3998:3998))
        (PORT d[7] (2875:2875:2875) (2962:2962:2962))
        (PORT d[8] (2057:2057:2057) (2168:2168:2168))
        (PORT d[9] (2709:2709:2709) (2802:2802:2802))
        (PORT d[10] (3015:3015:3015) (3100:3100:3100))
        (PORT d[11] (2892:2892:2892) (2987:2987:2987))
        (PORT d[12] (2835:2835:2835) (2892:2892:2892))
        (PORT clk (2427:2427:2427) (2414:2414:2414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2414:2414:2414))
        (PORT d[0] (2301:2301:2301) (2348:2348:2348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2428:2428:2428) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2411:2411:2411))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2841:2841:2841))
        (PORT clk (3564:3564:3564) (3709:3709:3709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2663:2663:2663))
        (PORT d[1] (3002:3002:3002) (3134:3134:3134))
        (PORT d[2] (2923:2923:2923) (3101:3101:3101))
        (PORT d[3] (3502:3502:3502) (3738:3738:3738))
        (PORT d[4] (2877:2877:2877) (3052:3052:3052))
        (PORT d[5] (3031:3031:3031) (3171:3171:3171))
        (PORT d[6] (3300:3300:3300) (3556:3556:3556))
        (PORT d[7] (3049:3049:3049) (3200:3200:3200))
        (PORT d[8] (2708:2708:2708) (2826:2826:2826))
        (PORT d[9] (3759:3759:3759) (3914:3914:3914))
        (PORT d[10] (3251:3251:3251) (3381:3381:3381))
        (PORT d[11] (3236:3236:3236) (3480:3480:3480))
        (PORT d[12] (3672:3672:3672) (3862:3862:3862))
        (PORT clk (3560:3560:3560) (3705:3705:3705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2854:2854:2854))
        (PORT clk (3560:3560:3560) (3705:3705:3705))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3564:3564:3564) (3709:3709:3709))
        (PORT d[0] (3466:3466:3466) (3485:3485:3485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3565:3565:3565) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3565:3565:3565) (3710:3710:3710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3565:3565:3565) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3565:3565:3565) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2962:2962:2962) (3123:3123:3123))
        (PORT d[1] (4002:4002:4002) (4165:4165:4165))
        (PORT d[2] (3003:3003:3003) (3157:3157:3157))
        (PORT d[3] (3966:3966:3966) (4151:4151:4151))
        (PORT d[4] (3742:3742:3742) (4061:4061:4061))
        (PORT d[5] (3694:3694:3694) (3789:3789:3789))
        (PORT d[6] (3963:3963:3963) (4095:4095:4095))
        (PORT d[7] (2881:2881:2881) (2969:2969:2969))
        (PORT d[8] (2070:2070:2070) (2182:2182:2182))
        (PORT d[9] (2690:2690:2690) (2781:2781:2781))
        (PORT d[10] (2996:2996:2996) (3080:3080:3080))
        (PORT d[11] (2861:2861:2861) (2957:2957:2957))
        (PORT d[12] (2524:2524:2524) (2597:2597:2597))
        (PORT clk (2432:2432:2432) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (PORT d[0] (2156:2156:2156) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2415:2415:2415))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1228:1228:1228))
        (PORT datab (2525:2525:2525) (2663:2663:2663))
        (PORT datac (2781:2781:2781) (2816:2816:2816))
        (PORT datad (1223:1223:1223) (1173:1173:1173))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2872:2872:2872))
        (PORT clk (3885:3885:3885) (4030:4030:4030))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3269:3269:3269) (3489:3489:3489))
        (PORT d[1] (3761:3761:3761) (3930:3930:3930))
        (PORT d[2] (3312:3312:3312) (3519:3519:3519))
        (PORT d[3] (3743:3743:3743) (4027:4027:4027))
        (PORT d[4] (2908:2908:2908) (3094:3094:3094))
        (PORT d[5] (3091:3091:3091) (3266:3266:3266))
        (PORT d[6] (3688:3688:3688) (3990:3990:3990))
        (PORT d[7] (3455:3455:3455) (3614:3614:3614))
        (PORT d[8] (3153:3153:3153) (3339:3339:3339))
        (PORT d[9] (3466:3466:3466) (3664:3664:3664))
        (PORT d[10] (3511:3511:3511) (3702:3702:3702))
        (PORT d[11] (4172:4172:4172) (4411:4411:4411))
        (PORT d[12] (4110:4110:4110) (4339:4339:4339))
        (PORT clk (3881:3881:3881) (4026:4026:4026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (2767:2767:2767))
        (PORT clk (3881:3881:3881) (4026:4026:4026))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3885:3885:3885) (4030:4030:4030))
        (PORT d[0] (3325:3325:3325) (3399:3399:3399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3886:3886:3886) (4031:4031:4031))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3886:3886:3886) (4031:4031:4031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3886:3886:3886) (4031:4031:4031))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3886:3886:3886) (4031:4031:4031))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3428:3428:3428))
        (PORT d[1] (3977:3977:3977) (4134:4134:4134))
        (PORT d[2] (3105:3105:3105) (3270:3270:3270))
        (PORT d[3] (4094:4094:4094) (4364:4364:4364))
        (PORT d[4] (3714:3714:3714) (4027:4027:4027))
        (PORT d[5] (3830:3830:3830) (4018:4018:4018))
        (PORT d[6] (3780:3780:3780) (3895:3895:3895))
        (PORT d[7] (3248:3248:3248) (3368:3368:3368))
        (PORT d[8] (2505:2505:2505) (2663:2663:2663))
        (PORT d[9] (2785:2785:2785) (2937:2937:2937))
        (PORT d[10] (3095:3095:3095) (3237:3237:3237))
        (PORT d[11] (2995:2995:2995) (3134:3134:3134))
        (PORT d[12] (2913:2913:2913) (3004:3004:3004))
        (PORT clk (2438:2438:2438) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2428:2428:2428))
        (PORT d[0] (2543:2543:2543) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2425:2425:2425))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (2188:2188:2188))
        (PORT clk (3133:3133:3133) (3241:3241:3241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2868:2868:2868))
        (PORT d[1] (2694:2694:2694) (2794:2794:2794))
        (PORT d[2] (2183:2183:2183) (2320:2320:2320))
        (PORT d[3] (2472:2472:2472) (2659:2659:2659))
        (PORT d[4] (2388:2388:2388) (2472:2472:2472))
        (PORT d[5] (2690:2690:2690) (2691:2691:2691))
        (PORT d[6] (3249:3249:3249) (3252:3252:3252))
        (PORT d[7] (2351:2351:2351) (2474:2474:2474))
        (PORT d[8] (2451:2451:2451) (2598:2598:2598))
        (PORT d[9] (2923:2923:2923) (3038:3038:3038))
        (PORT d[10] (2685:2685:2685) (2833:2833:2833))
        (PORT d[11] (2696:2696:2696) (2892:2892:2892))
        (PORT d[12] (3571:3571:3571) (3661:3661:3661))
        (PORT clk (3129:3129:3129) (3237:3237:3237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (2667:2667:2667))
        (PORT clk (3129:3129:3129) (3237:3237:3237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3133:3133:3133) (3241:3241:3241))
        (PORT d[0] (3270:3270:3270) (3298:3298:3298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3134:3134:3134) (3242:3242:3242))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3134:3134:3134) (3242:3242:3242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3134:3134:3134) (3242:3242:3242))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3134:3134:3134) (3242:3242:3242))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3631:3631:3631) (3765:3765:3765))
        (PORT d[1] (4004:4004:4004) (4175:4175:4175))
        (PORT d[2] (2639:2639:2639) (2761:2761:2761))
        (PORT d[3] (4365:4365:4365) (4542:4542:4542))
        (PORT d[4] (2879:2879:2879) (3074:3074:3074))
        (PORT d[5] (3208:3208:3208) (3307:3307:3307))
        (PORT d[6] (3500:3500:3500) (3588:3588:3588))
        (PORT d[7] (2981:2981:2981) (3127:3127:3127))
        (PORT d[8] (2319:2319:2319) (2428:2428:2428))
        (PORT d[9] (2601:2601:2601) (2691:2691:2691))
        (PORT d[10] (2999:2999:2999) (3160:3160:3160))
        (PORT d[11] (2668:2668:2668) (2636:2636:2636))
        (PORT d[12] (2642:2642:2642) (2647:2647:2647))
        (PORT clk (2421:2421:2421) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2406:2406:2406))
        (PORT d[0] (2172:2172:2172) (2132:2132:2132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2403:2403:2403))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2298:2298:2298) (2229:2229:2229))
        (PORT datac (2782:2782:2782) (2818:2818:2818))
        (PORT datad (1335:1335:1335) (1301:1301:1301))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2784:2784:2784))
        (PORT clk (3437:3437:3437) (3438:3438:3438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2896:2896:2896))
        (PORT d[1] (3223:3223:3223) (3315:3315:3315))
        (PORT d[2] (2987:2987:2987) (3201:3201:3201))
        (PORT d[3] (3435:3435:3435) (3652:3652:3652))
        (PORT d[4] (3196:3196:3196) (3355:3355:3355))
        (PORT d[5] (2691:2691:2691) (2861:2861:2861))
        (PORT d[6] (3586:3586:3586) (3828:3828:3828))
        (PORT d[7] (3593:3593:3593) (3776:3776:3776))
        (PORT d[8] (2960:2960:2960) (3162:3162:3162))
        (PORT d[9] (3710:3710:3710) (3923:3923:3923))
        (PORT d[10] (3505:3505:3505) (3693:3693:3693))
        (PORT d[11] (3971:3971:3971) (4185:4185:4185))
        (PORT d[12] (3701:3701:3701) (3880:3880:3880))
        (PORT clk (3433:3433:3433) (3434:3434:3434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3219:3219:3219) (3216:3216:3216))
        (PORT clk (3433:3433:3433) (3434:3434:3434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3437:3437:3437) (3438:3438:3438))
        (PORT d[0] (3871:3871:3871) (3874:3874:3874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3438:3438:3438) (3439:3439:3439))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3438:3438:3438) (3439:3439:3439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3438:3438:3438) (3439:3439:3439))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3438:3438:3438) (3439:3439:3439))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3800:3800:3800) (4029:4029:4029))
        (PORT d[1] (4171:4171:4171) (4282:4282:4282))
        (PORT d[2] (3143:3143:3143) (3265:3265:3265))
        (PORT d[3] (2901:2901:2901) (3093:3093:3093))
        (PORT d[4] (4185:4185:4185) (4510:4510:4510))
        (PORT d[5] (3205:3205:3205) (3312:3312:3312))
        (PORT d[6] (4215:4215:4215) (4329:4329:4329))
        (PORT d[7] (3195:3195:3195) (3296:3296:3296))
        (PORT d[8] (2335:2335:2335) (2462:2462:2462))
        (PORT d[9] (2709:2709:2709) (2830:2830:2830))
        (PORT d[10] (2972:2972:2972) (3091:3091:3091))
        (PORT d[11] (2991:2991:2991) (3077:3077:3077))
        (PORT d[12] (3318:3318:3318) (3389:3389:3389))
        (PORT clk (2444:2444:2444) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2428:2428:2428))
        (PORT d[0] (2428:2428:2428) (2468:2468:2468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2425:2425:2425))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2841:2841:2841))
        (PORT clk (3361:3361:3361) (3376:3376:3376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (2965:2965:2965))
        (PORT d[1] (3216:3216:3216) (3314:3314:3314))
        (PORT d[2] (2918:2918:2918) (3125:3125:3125))
        (PORT d[3] (3179:3179:3179) (3430:3430:3430))
        (PORT d[4] (3220:3220:3220) (3377:3377:3377))
        (PORT d[5] (3540:3540:3540) (3630:3630:3630))
        (PORT d[6] (3613:3613:3613) (3856:3856:3856))
        (PORT d[7] (3481:3481:3481) (3683:3683:3683))
        (PORT d[8] (2928:2928:2928) (3126:3126:3126))
        (PORT d[9] (3707:3707:3707) (3919:3919:3919))
        (PORT d[10] (3473:3473:3473) (3658:3658:3658))
        (PORT d[11] (3733:3733:3733) (3975:3975:3975))
        (PORT d[12] (3971:3971:3971) (4149:4149:4149))
        (PORT clk (3357:3357:3357) (3372:3372:3372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3166:3166:3166))
        (PORT clk (3357:3357:3357) (3372:3372:3372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3361:3361:3361) (3376:3376:3376))
        (PORT d[0] (3790:3790:3790) (3797:3797:3797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3377:3377:3377))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3377:3377:3377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3377:3377:3377))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3362:3362:3362) (3377:3377:3377))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3371:3371:3371) (3536:3536:3536))
        (PORT d[1] (4496:4496:4496) (4602:4602:4602))
        (PORT d[2] (2658:2658:2658) (2803:2803:2803))
        (PORT d[3] (3254:3254:3254) (3442:3442:3442))
        (PORT d[4] (4130:4130:4130) (4439:4439:4439))
        (PORT d[5] (2934:2934:2934) (3073:3073:3073))
        (PORT d[6] (4519:4519:4519) (4621:4621:4621))
        (PORT d[7] (3293:3293:3293) (3409:3409:3409))
        (PORT d[8] (2371:2371:2371) (2500:2500:2500))
        (PORT d[9] (2705:2705:2705) (2830:2830:2830))
        (PORT d[10] (2974:2974:2974) (3093:3093:3093))
        (PORT d[11] (3213:3213:3213) (3279:3279:3279))
        (PORT d[12] (2891:2891:2891) (2986:2986:2986))
        (PORT clk (2454:2454:2454) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (PORT d[0] (2126:2126:2126) (2179:2179:2179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2754:2754:2754))
        (PORT clk (2958:2958:2958) (2964:2964:2964))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2938:2938:2938))
        (PORT d[1] (3157:3157:3157) (3253:3253:3253))
        (PORT d[2] (2898:2898:2898) (2993:2993:2993))
        (PORT d[3] (3080:3080:3080) (3247:3247:3247))
        (PORT d[4] (2780:2780:2780) (2907:2907:2907))
        (PORT d[5] (2687:2687:2687) (2839:2839:2839))
        (PORT d[6] (3800:3800:3800) (3991:3991:3991))
        (PORT d[7] (2900:2900:2900) (3046:3046:3046))
        (PORT d[8] (2975:2975:2975) (3220:3220:3220))
        (PORT d[9] (3668:3668:3668) (3877:3877:3877))
        (PORT d[10] (3371:3371:3371) (3505:3505:3505))
        (PORT d[11] (3183:3183:3183) (3379:3379:3379))
        (PORT d[12] (3279:3279:3279) (3408:3408:3408))
        (PORT clk (2954:2954:2954) (2960:2960:2960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (2769:2769:2769))
        (PORT clk (2954:2954:2954) (2960:2960:2960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (2964:2964:2964))
        (PORT d[0] (3343:3343:3343) (3400:3400:3400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (2965:2965:2965))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (2965:2965:2965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (2965:2965:2965))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (2965:2965:2965))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (3124:3124:3124))
        (PORT d[1] (4296:4296:4296) (4482:4482:4482))
        (PORT d[2] (3043:3043:3043) (3219:3219:3219))
        (PORT d[3] (2829:2829:2829) (3018:3018:3018))
        (PORT d[4] (3336:3336:3336) (3537:3537:3537))
        (PORT d[5] (3186:3186:3186) (3309:3309:3309))
        (PORT d[6] (3431:3431:3431) (3510:3510:3510))
        (PORT d[7] (3315:3315:3315) (3463:3463:3463))
        (PORT d[8] (2794:2794:2794) (2882:2882:2882))
        (PORT d[9] (2613:2613:2613) (2739:2739:2739))
        (PORT d[10] (3136:3136:3136) (3199:3199:3199))
        (PORT d[11] (2921:2921:2921) (2920:2920:2920))
        (PORT d[12] (2736:2736:2736) (2812:2812:2812))
        (PORT clk (2461:2461:2461) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2444:2444:2444))
        (PORT d[0] (2142:2142:2142) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (2860:2860:2860))
        (PORT clk (3454:3454:3454) (3566:3566:3566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (3005:3005:3005))
        (PORT d[1] (2882:2882:2882) (2995:2995:2995))
        (PORT d[2] (2939:2939:2939) (3151:3151:3151))
        (PORT d[3] (3199:3199:3199) (3445:3445:3445))
        (PORT d[4] (2892:2892:2892) (3069:3069:3069))
        (PORT d[5] (3009:3009:3009) (3172:3172:3172))
        (PORT d[6] (3597:3597:3597) (3850:3850:3850))
        (PORT d[7] (3020:3020:3020) (3162:3162:3162))
        (PORT d[8] (2572:2572:2572) (2776:2776:2776))
        (PORT d[9] (3365:3365:3365) (3549:3549:3549))
        (PORT d[10] (3134:3134:3134) (3326:3326:3326))
        (PORT d[11] (3209:3209:3209) (3446:3446:3446))
        (PORT d[12] (3731:3731:3731) (3925:3925:3925))
        (PORT clk (3450:3450:3450) (3562:3562:3562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3318:3318:3318) (3268:3268:3268))
        (PORT clk (3450:3450:3450) (3562:3562:3562))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3454:3454:3454) (3566:3566:3566))
        (PORT d[0] (3587:3587:3587) (3570:3570:3570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3455:3455:3455) (3567:3567:3567))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3455:3455:3455) (3567:3567:3567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3455:3455:3455) (3567:3567:3567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3455:3455:3455) (3567:3567:3567))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3528:3528:3528))
        (PORT d[1] (4514:4514:4514) (4622:4622:4622))
        (PORT d[2] (2636:2636:2636) (2792:2792:2792))
        (PORT d[3] (3276:3276:3276) (3467:3467:3467))
        (PORT d[4] (4086:4086:4086) (4393:4393:4393))
        (PORT d[5] (2940:2940:2940) (3068:3068:3068))
        (PORT d[6] (3941:3941:3941) (4064:4064:4064))
        (PORT d[7] (3249:3249:3249) (3362:3362:3362))
        (PORT d[8] (2358:2358:2358) (2487:2487:2487))
        (PORT d[9] (3018:3018:3018) (3106:3106:3106))
        (PORT d[10] (3020:3020:3020) (3141:3141:3141))
        (PORT d[11] (2935:2935:2935) (3025:3025:3025))
        (PORT d[12] (2990:2990:2990) (3068:3068:3068))
        (PORT clk (2451:2451:2451) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d[0] (2096:2096:2096) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2819:2819:2819) (2864:2864:2864))
        (PORT datab (2525:2525:2525) (2663:2663:2663))
        (PORT datac (1755:1755:1755) (1805:1805:1805))
        (PORT datad (1517:1517:1517) (1458:1458:1458))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1993:1993:1993) (1976:1976:1976))
        (PORT datab (2107:2107:2107) (2021:2021:2021))
        (PORT datac (2777:2777:2777) (2812:2812:2812))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5448:5448:5448) (5599:5599:5599))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (3857:3857:3857) (4040:4040:4040))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (400:400:400) (371:371:371))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2540:2540:2540))
        (PORT clk (3140:3140:3140) (3249:3249:3249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2899:2899:2899))
        (PORT d[1] (2371:2371:2371) (2482:2482:2482))
        (PORT d[2] (2145:2145:2145) (2284:2284:2284))
        (PORT d[3] (3114:3114:3114) (3293:3293:3293))
        (PORT d[4] (2336:2336:2336) (2419:2419:2419))
        (PORT d[5] (2382:2382:2382) (2391:2391:2391))
        (PORT d[6] (3210:3210:3210) (3210:3210:3210))
        (PORT d[7] (2643:2643:2643) (2753:2753:2753))
        (PORT d[8] (2504:2504:2504) (2658:2658:2658))
        (PORT d[9] (2946:2946:2946) (3054:3054:3054))
        (PORT d[10] (2626:2626:2626) (2744:2744:2744))
        (PORT d[11] (2794:2794:2794) (2989:2989:2989))
        (PORT d[12] (3190:3190:3190) (3295:3295:3295))
        (PORT clk (3136:3136:3136) (3245:3245:3245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2390:2390:2390))
        (PORT clk (3136:3136:3136) (3245:3245:3245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3140:3140:3140) (3249:3249:3249))
        (PORT d[0] (3049:3049:3049) (3021:3021:3021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3141:3141:3141) (3250:3250:3250))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3141:3141:3141) (3250:3250:3250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3141:3141:3141) (3250:3250:3250))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3141:3141:3141) (3250:3250:3250))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2694:2694:2694))
        (PORT d[1] (3085:3085:3085) (3115:3115:3115))
        (PORT d[2] (2231:2231:2231) (2329:2329:2329))
        (PORT d[3] (4404:4404:4404) (4588:4588:4588))
        (PORT d[4] (2514:2514:2514) (2713:2713:2713))
        (PORT d[5] (3595:3595:3595) (3729:3729:3729))
        (PORT d[6] (3087:3087:3087) (3138:3138:3138))
        (PORT d[7] (2885:2885:2885) (2887:2887:2887))
        (PORT d[8] (2265:2265:2265) (2370:2370:2370))
        (PORT d[9] (2776:2776:2776) (2788:2788:2788))
        (PORT d[10] (2631:2631:2631) (2636:2636:2636))
        (PORT d[11] (2674:2674:2674) (2641:2641:2641))
        (PORT d[12] (2700:2700:2700) (2738:2738:2738))
        (PORT clk (2406:2406:2406) (2392:2392:2392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2392:2392:2392))
        (PORT d[0] (2150:2150:2150) (2114:2114:2114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2389:2389:2389))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2332:2332:2332))
        (PORT clk (3490:3490:3490) (3600:3600:3600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3077:3077:3077) (3213:3213:3213))
        (PORT d[1] (2709:2709:2709) (2736:2736:2736))
        (PORT d[2] (2854:2854:2854) (2989:2989:2989))
        (PORT d[3] (3251:3251:3251) (3338:3338:3338))
        (PORT d[4] (3130:3130:3130) (3283:3283:3283))
        (PORT d[5] (1984:1984:1984) (1997:1997:1997))
        (PORT d[6] (2533:2533:2533) (2537:2537:2537))
        (PORT d[7] (2979:2979:2979) (3083:3083:3083))
        (PORT d[8] (2028:2028:2028) (2155:2155:2155))
        (PORT d[9] (3224:3224:3224) (3334:3334:3334))
        (PORT d[10] (2588:2588:2588) (2702:2702:2702))
        (PORT d[11] (3330:3330:3330) (3495:3495:3495))
        (PORT d[12] (2943:2943:2943) (2931:2931:2931))
        (PORT clk (3486:3486:3486) (3596:3596:3596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2072:2072:2072))
        (PORT clk (3486:3486:3486) (3596:3596:3596))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3490:3490:3490) (3600:3600:3600))
        (PORT d[0] (2734:2734:2734) (2703:2703:2703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3601:3601:3601))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3601:3601:3601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3601:3601:3601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3491:3491:3491) (3601:3601:3601))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2810:2810:2810))
        (PORT d[1] (2385:2385:2385) (2426:2426:2426))
        (PORT d[2] (2316:2316:2316) (2428:2428:2428))
        (PORT d[3] (4283:4283:4283) (4332:4332:4332))
        (PORT d[4] (3146:3146:3146) (3321:3321:3321))
        (PORT d[5] (3596:3596:3596) (3604:3604:3604))
        (PORT d[6] (3175:3175:3175) (3233:3233:3233))
        (PORT d[7] (2248:2248:2248) (2255:2255:2255))
        (PORT d[8] (1905:1905:1905) (1970:1970:1970))
        (PORT d[9] (2055:2055:2055) (2036:2036:2036))
        (PORT d[10] (2613:2613:2613) (2743:2743:2743))
        (PORT d[11] (1964:1964:1964) (1931:1931:1931))
        (PORT d[12] (2000:2000:2000) (1965:1965:1965))
        (PORT clk (2449:2449:2449) (2435:2435:2435))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (PORT d[0] (1802:1802:1802) (1717:1717:1717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2432:2432:2432))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1582:1582:1582))
        (PORT datab (2526:2526:2526) (2664:2664:2664))
        (PORT datac (2778:2778:2778) (2813:2813:2813))
        (PORT datad (1925:1925:1925) (1896:1896:1896))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2520:2520:2520))
        (PORT clk (3336:3336:3336) (3434:3434:3434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2908:2908:2908))
        (PORT d[1] (2723:2723:2723) (2745:2745:2745))
        (PORT d[2] (2135:2135:2135) (2264:2264:2264))
        (PORT d[3] (2864:2864:2864) (3059:3059:3059))
        (PORT d[4] (2396:2396:2396) (2485:2485:2485))
        (PORT d[5] (2369:2369:2369) (2379:2379:2379))
        (PORT d[6] (2895:2895:2895) (2904:2904:2904))
        (PORT d[7] (2310:2310:2310) (2428:2428:2428))
        (PORT d[8] (1975:1975:1975) (2091:2091:2091))
        (PORT d[9] (2647:2647:2647) (2802:2802:2802))
        (PORT d[10] (2617:2617:2617) (2734:2734:2734))
        (PORT d[11] (3118:3118:3118) (3299:3299:3299))
        (PORT d[12] (3199:3199:3199) (3304:3304:3304))
        (PORT clk (3332:3332:3332) (3430:3430:3430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2655:2655:2655) (2694:2694:2694))
        (PORT clk (3332:3332:3332) (3430:3430:3430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3336:3336:3336) (3434:3434:3434))
        (PORT d[0] (3277:3277:3277) (3325:3325:3325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3435:3435:3435))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3435:3435:3435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3435:3435:3435))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3337:3337:3337) (3435:3435:3435))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2631:2631:2631))
        (PORT d[1] (4336:4336:4336) (4501:4501:4501))
        (PORT d[2] (3029:3029:3029) (3148:3148:3148))
        (PORT d[3] (4722:4722:4722) (4897:4897:4897))
        (PORT d[4] (2506:2506:2506) (2704:2704:2704))
        (PORT d[5] (2639:2639:2639) (2680:2680:2680))
        (PORT d[6] (3070:3070:3070) (3117:3117:3117))
        (PORT d[7] (2999:2999:2999) (3133:3133:3133))
        (PORT d[8] (1969:1969:1969) (2083:2083:2083))
        (PORT d[9] (2823:2823:2823) (2838:2838:2838))
        (PORT d[10] (2341:2341:2341) (2359:2359:2359))
        (PORT d[11] (2357:2357:2357) (2330:2330:2330))
        (PORT d[12] (2428:2428:2428) (2391:2391:2391))
        (PORT clk (2421:2421:2421) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2406:2406:2406))
        (PORT d[0] (2175:2175:2175) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2415:2415:2415) (2403:2403:2403))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2567:2567:2567))
        (PORT clk (3109:3109:3109) (3217:3217:3217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2486:2486:2486))
        (PORT d[1] (3011:3011:3011) (3108:3108:3108))
        (PORT d[2] (2545:2545:2545) (2679:2679:2679))
        (PORT d[3] (3133:3133:3133) (3299:3299:3299))
        (PORT d[4] (2427:2427:2427) (2573:2573:2573))
        (PORT d[5] (2338:2338:2338) (2480:2480:2480))
        (PORT d[6] (3559:3559:3559) (3767:3767:3767))
        (PORT d[7] (3314:3314:3314) (3443:3443:3443))
        (PORT d[8] (2519:2519:2519) (2670:2670:2670))
        (PORT d[9] (2637:2637:2637) (2766:2766:2766))
        (PORT d[10] (3121:3121:3121) (3265:3265:3265))
        (PORT d[11] (3164:3164:3164) (3359:3359:3359))
        (PORT d[12] (3197:3197:3197) (3294:3294:3294))
        (PORT clk (3105:3105:3105) (3213:3213:3213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2587:2587:2587))
        (PORT clk (3105:3105:3105) (3213:3213:3213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3109:3109:3109) (3217:3217:3217))
        (PORT d[0] (3209:3209:3209) (3218:3218:3218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3110:3110:3110) (3218:3218:3218))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3110:3110:3110) (3218:3218:3218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3110:3110:3110) (3218:3218:3218))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3110:3110:3110) (3218:3218:3218))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3320:3320:3320) (3460:3460:3460))
        (PORT d[1] (4033:4033:4033) (4204:4204:4204))
        (PORT d[2] (2314:2314:2314) (2437:2437:2437))
        (PORT d[3] (4054:4054:4054) (4238:4238:4238))
        (PORT d[4] (3206:3206:3206) (3439:3439:3439))
        (PORT d[5] (3401:3401:3401) (3534:3534:3534))
        (PORT d[6] (3223:3223:3223) (3320:3320:3320))
        (PORT d[7] (2960:2960:2960) (3097:3097:3097))
        (PORT d[8] (2059:2059:2059) (2173:2173:2173))
        (PORT d[9] (2278:2278:2278) (2378:2378:2378))
        (PORT d[10] (2989:2989:2989) (3150:3150:3150))
        (PORT d[11] (2537:2537:2537) (2617:2617:2617))
        (PORT d[12] (2300:2300:2300) (2306:2306:2306))
        (PORT clk (2439:2439:2439) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2439:2439:2439) (2429:2429:2429))
        (PORT d[0] (1956:1956:1956) (1972:1972:1972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2440:2440:2440) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2426:2426:2426))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (277:277:277))
        (PORT datab (1688:1688:1688) (1650:1650:1650))
        (PORT datac (2481:2481:2481) (2627:2627:2627))
        (PORT datad (941:941:941) (922:922:922))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2434:2434:2434))
        (PORT clk (3461:3461:3461) (3563:3563:3563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (3031:3031:3031))
        (PORT d[1] (3355:3355:3355) (3514:3514:3514))
        (PORT d[2] (2565:2565:2565) (2745:2745:2745))
        (PORT d[3] (2877:2877:2877) (3101:3101:3101))
        (PORT d[4] (2792:2792:2792) (2923:2923:2923))
        (PORT d[5] (3204:3204:3204) (3293:3293:3293))
        (PORT d[6] (3269:3269:3269) (3522:3522:3522))
        (PORT d[7] (3076:3076:3076) (3228:3228:3228))
        (PORT d[8] (2404:2404:2404) (2532:2532:2532))
        (PORT d[9] (3372:3372:3372) (3542:3542:3542))
        (PORT d[10] (2666:2666:2666) (2811:2811:2811))
        (PORT d[11] (3615:3615:3615) (3858:3858:3858))
        (PORT d[12] (4275:4275:4275) (4452:4452:4452))
        (PORT clk (3457:3457:3457) (3559:3559:3559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (2895:2895:2895))
        (PORT clk (3457:3457:3457) (3559:3559:3559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3461:3461:3461) (3563:3563:3563))
        (PORT d[0] (3251:3251:3251) (3302:3302:3302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3564:3564:3564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3564:3564:3564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3564:3564:3564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3462:3462:3462) (3564:3564:3564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3082:3082:3082))
        (PORT d[1] (3991:3991:3991) (4160:4160:4160))
        (PORT d[2] (2419:2419:2419) (2587:2587:2587))
        (PORT d[3] (4319:4319:4319) (4503:4503:4503))
        (PORT d[4] (3305:3305:3305) (3550:3550:3550))
        (PORT d[5] (2996:2996:2996) (3099:3099:3099))
        (PORT d[6] (3878:3878:3878) (4001:4001:4001))
        (PORT d[7] (2565:2565:2565) (2662:2662:2662))
        (PORT d[8] (2058:2058:2058) (2170:2170:2170))
        (PORT d[9] (2304:2304:2304) (2404:2404:2404))
        (PORT d[10] (2632:2632:2632) (2722:2722:2722))
        (PORT d[11] (2935:2935:2935) (3029:3029:3029))
        (PORT d[12] (2513:2513:2513) (2580:2580:2580))
        (PORT clk (2404:2404:2404) (2390:2390:2390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2404:2404:2404) (2390:2390:2390))
        (PORT d[0] (2026:2026:2026) (2054:2054:2054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2387:2387:2387))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2196:2196:2196))
        (PORT clk (2972:2972:2972) (3024:3024:3024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2593:2593:2593))
        (PORT d[1] (2243:2243:2243) (2296:2296:2296))
        (PORT d[2] (2370:2370:2370) (2440:2440:2440))
        (PORT d[3] (2798:2798:2798) (2975:2975:2975))
        (PORT d[4] (2279:2279:2279) (2316:2316:2316))
        (PORT d[5] (2907:2907:2907) (3020:3020:3020))
        (PORT d[6] (2162:2162:2162) (2189:2189:2189))
        (PORT d[7] (1896:1896:1896) (1951:1951:1951))
        (PORT d[8] (3021:3021:3021) (3170:3170:3170))
        (PORT d[9] (2461:2461:2461) (2531:2531:2531))
        (PORT d[10] (2155:2155:2155) (2204:2204:2204))
        (PORT d[11] (2483:2483:2483) (2511:2511:2511))
        (PORT d[12] (2572:2572:2572) (2605:2605:2605))
        (PORT clk (2968:2968:2968) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2035:2035:2035))
        (PORT clk (2968:2968:2968) (3020:3020:3020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2972:2972:2972) (3024:3024:3024))
        (PORT d[0] (2734:2734:2734) (2666:2666:2666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3025:3025:3025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2973:2973:2973) (3025:3025:3025))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3771:3771:3771) (3757:3757:3757))
        (PORT d[1] (3563:3563:3563) (3563:3563:3563))
        (PORT d[2] (2365:2365:2365) (2506:2506:2506))
        (PORT d[3] (2077:2077:2077) (2167:2167:2167))
        (PORT d[4] (2646:2646:2646) (2785:2785:2785))
        (PORT d[5] (2231:2231:2231) (2299:2299:2299))
        (PORT d[6] (3130:3130:3130) (3206:3206:3206))
        (PORT d[7] (3151:3151:3151) (3114:3114:3114))
        (PORT d[8] (2722:2722:2722) (2862:2862:2862))
        (PORT d[9] (2767:2767:2767) (2769:2769:2769))
        (PORT d[10] (3143:3143:3143) (3191:3191:3191))
        (PORT d[11] (2572:2572:2572) (2552:2552:2552))
        (PORT d[12] (2293:2293:2293) (2287:2287:2287))
        (PORT clk (2448:2448:2448) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2438:2438:2438))
        (PORT d[0] (1749:1749:1749) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2435:2435:2435))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2240:2240:2240))
        (PORT clk (3057:3057:3057) (3162:3162:3162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2817:2817:2817))
        (PORT d[1] (2708:2708:2708) (2814:2814:2814))
        (PORT d[2] (2141:2141:2141) (2275:2275:2275))
        (PORT d[3] (3135:3135:3135) (3302:3302:3302))
        (PORT d[4] (2755:2755:2755) (2832:2832:2832))
        (PORT d[5] (2648:2648:2648) (2778:2778:2778))
        (PORT d[6] (3598:3598:3598) (3811:3811:3811))
        (PORT d[7] (3341:3341:3341) (3471:3471:3471))
        (PORT d[8] (2474:2474:2474) (2620:2620:2620))
        (PORT d[9] (3319:3319:3319) (3435:3435:3435))
        (PORT d[10] (3329:3329:3329) (3461:3461:3461))
        (PORT d[11] (3169:3169:3169) (3366:3366:3366))
        (PORT d[12] (3583:3583:3583) (3674:3674:3674))
        (PORT clk (3053:3053:3053) (3158:3158:3158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2226:2226:2226))
        (PORT clk (3053:3053:3053) (3158:3158:3158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3057:3057:3057) (3162:3162:3162))
        (PORT d[0] (2852:2852:2852) (2857:2857:2857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3058:3058:3058) (3163:3163:3163))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3058:3058:3058) (3163:3163:3163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3058:3058:3058) (3163:3163:3163))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3058:3058:3058) (3163:3163:3163))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3630:3630:3630) (3750:3750:3750))
        (PORT d[1] (4021:4021:4021) (4192:4192:4192))
        (PORT d[2] (2327:2327:2327) (2438:2438:2438))
        (PORT d[3] (4057:4057:4057) (4243:4243:4243))
        (PORT d[4] (2858:2858:2858) (3088:3088:3088))
        (PORT d[5] (3278:3278:3278) (3419:3419:3419))
        (PORT d[6] (3451:3451:3451) (3495:3495:3495))
        (PORT d[7] (3289:3289:3289) (3422:3422:3422))
        (PORT d[8] (2366:2366:2366) (2469:2469:2469))
        (PORT d[9] (2615:2615:2615) (2698:2698:2698))
        (PORT d[10] (3009:3009:3009) (3170:3170:3170))
        (PORT d[11] (2372:2372:2372) (2385:2385:2385))
        (PORT d[12] (2500:2500:2500) (2572:2572:2572))
        (PORT clk (2432:2432:2432) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2420:2420:2420))
        (PORT d[0] (1813:1813:1813) (1773:1773:1773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2433:2433:2433) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2417:2417:2417))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2397:2397:2397))
        (PORT clk (3547:3547:3547) (3692:3692:3692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2718:2718:2718))
        (PORT d[1] (2683:2683:2683) (2821:2821:2821))
        (PORT d[2] (2969:2969:2969) (3149:3149:3149))
        (PORT d[3] (3554:3554:3554) (3791:3791:3791))
        (PORT d[4] (2903:2903:2903) (3080:3080:3080))
        (PORT d[5] (2885:2885:2885) (2995:2995:2995))
        (PORT d[6] (3638:3638:3638) (3881:3881:3881))
        (PORT d[7] (3060:3060:3060) (3212:3212:3212))
        (PORT d[8] (2496:2496:2496) (2693:2693:2693))
        (PORT d[9] (2904:2904:2904) (3022:3022:3022))
        (PORT d[10] (2922:2922:2922) (3061:3061:3061))
        (PORT d[11] (3189:3189:3189) (3422:3422:3422))
        (PORT d[12] (3982:3982:3982) (4161:4161:4161))
        (PORT clk (3543:3543:3543) (3688:3688:3688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2757:2757:2757) (2754:2754:2754))
        (PORT clk (3543:3543:3543) (3688:3688:3688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3547:3547:3547) (3692:3692:3692))
        (PORT d[0] (3379:3379:3379) (3385:3385:3385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3693:3693:3693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3548:3548:3548) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3526:3526:3526))
        (PORT d[1] (3967:3967:3967) (4131:4131:4131))
        (PORT d[2] (3298:3298:3298) (3444:3444:3444))
        (PORT d[3] (4299:4299:4299) (4480:4480:4480))
        (PORT d[4] (3669:3669:3669) (3908:3908:3908))
        (PORT d[5] (3381:3381:3381) (3484:3484:3484))
        (PORT d[6] (3613:3613:3613) (3747:3747:3747))
        (PORT d[7] (2861:2861:2861) (2947:2947:2947))
        (PORT d[8] (2017:2017:2017) (2125:2125:2125))
        (PORT d[9] (2325:2325:2325) (2426:2426:2426))
        (PORT d[10] (2625:2625:2625) (2713:2713:2713))
        (PORT d[11] (2589:2589:2589) (2697:2697:2697))
        (PORT d[12] (2547:2547:2547) (2622:2622:2622))
        (PORT clk (2422:2422:2422) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2412:2412:2412))
        (PORT d[0] (2096:2096:2096) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2409:2409:2409))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1293:1293:1293))
        (PORT datab (2526:2526:2526) (2664:2664:2664))
        (PORT datac (2779:2779:2779) (2814:2814:2814))
        (PORT datad (864:864:864) (822:822:822))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1263:1263:1263))
        (PORT datab (2525:2525:2525) (2663:2663:2663))
        (PORT datac (1682:1682:1682) (1653:1653:1653))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (349:349:349) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5449:5449:5449) (5600:5600:5600))
        (PORT datab (234:234:234) (269:269:269))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3088:3088:3088) (3282:3282:3282))
        (PORT clk (4055:4055:4055) (4245:4245:4245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3629:3629:3629))
        (PORT d[1] (3040:3040:3040) (3169:3169:3169))
        (PORT d[2] (3398:3398:3398) (3655:3655:3655))
        (PORT d[3] (4041:4041:4041) (4160:4160:4160))
        (PORT d[4] (3651:3651:3651) (3890:3890:3890))
        (PORT d[5] (3823:3823:3823) (3992:3992:3992))
        (PORT d[6] (4028:4028:4028) (4312:4312:4312))
        (PORT d[7] (3453:3453:3453) (3622:3622:3622))
        (PORT d[8] (2898:2898:2898) (3095:3095:3095))
        (PORT d[9] (4509:4509:4509) (4696:4696:4696))
        (PORT d[10] (2763:2763:2763) (2924:2924:2924))
        (PORT d[11] (4324:4324:4324) (4605:4605:4605))
        (PORT d[12] (3927:3927:3927) (4181:4181:4181))
        (PORT clk (4051:4051:4051) (4241:4241:4241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2892:2892:2892))
        (PORT clk (4051:4051:4051) (4241:4241:4241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4055:4055:4055) (4245:4245:4245))
        (PORT d[0] (3507:3507:3507) (3523:3523:3523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4056:4056:4056) (4246:4246:4246))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4056:4056:4056) (4246:4246:4246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4056:4056:4056) (4246:4246:4246))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4056:4056:4056) (4246:4246:4246))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (3070:3070:3070))
        (PORT d[1] (3885:3885:3885) (3993:3993:3993))
        (PORT d[2] (3581:3581:3581) (3825:3825:3825))
        (PORT d[3] (4443:4443:4443) (4720:4720:4720))
        (PORT d[4] (3375:3375:3375) (3654:3654:3654))
        (PORT d[5] (4148:4148:4148) (4360:4360:4360))
        (PORT d[6] (4118:4118:4118) (4191:4191:4191))
        (PORT d[7] (3957:3957:3957) (4080:4080:4080))
        (PORT d[8] (2088:2088:2088) (2209:2209:2209))
        (PORT d[9] (2409:2409:2409) (2527:2527:2527))
        (PORT d[10] (3040:3040:3040) (3207:3207:3207))
        (PORT d[11] (2585:2585:2585) (2689:2689:2689))
        (PORT d[12] (2848:2848:2848) (2934:2934:2934))
        (PORT clk (2448:2448:2448) (2434:2434:2434))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (PORT d[0] (2407:2407:2407) (2432:2432:2432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2449:2449:2449) (2435:2435:2435))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a100.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2431:2431:2431))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2361:2361:2361))
        (PORT clk (3455:3455:3455) (3582:3582:3582))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2747:2747:2747) (2890:2890:2890))
        (PORT d[1] (2673:2673:2673) (2771:2771:2771))
        (PORT d[2] (2526:2526:2526) (2693:2693:2693))
        (PORT d[3] (2920:2920:2920) (3013:3013:3013))
        (PORT d[4] (2462:2462:2462) (2627:2627:2627))
        (PORT d[5] (1987:1987:1987) (2008:2008:2008))
        (PORT d[6] (2875:2875:2875) (2888:2888:2888))
        (PORT d[7] (2595:2595:2595) (2741:2741:2741))
        (PORT d[8] (2472:2472:2472) (2618:2618:2618))
        (PORT d[9] (2927:2927:2927) (3035:3035:3035))
        (PORT d[10] (3415:3415:3415) (3562:3562:3562))
        (PORT d[11] (2959:2959:2959) (3120:3120:3120))
        (PORT d[12] (1917:1917:1917) (1937:1937:1937))
        (PORT clk (3451:3451:3451) (3578:3578:3578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2099:2099:2099))
        (PORT clk (3451:3451:3451) (3578:3578:3578))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3455:3455:3455) (3582:3582:3582))
        (PORT d[0] (2777:2777:2777) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3583:3583:3583))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3583:3583:3583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3583:3583:3583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3456:3456:3456) (3583:3583:3583))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2413:2413:2413))
        (PORT d[1] (2337:2337:2337) (2360:2360:2360))
        (PORT d[2] (2652:2652:2652) (2758:2758:2758))
        (PORT d[3] (4233:4233:4233) (4277:4277:4277))
        (PORT d[4] (3164:3164:3164) (3340:3340:3340))
        (PORT d[5] (3961:3961:3961) (3962:3962:3962))
        (PORT d[6] (3498:3498:3498) (3549:3549:3549))
        (PORT d[7] (1853:1853:1853) (1860:1860:1860))
        (PORT d[8] (1991:1991:1991) (2060:2060:2060))
        (PORT d[9] (1963:1963:1963) (1937:1937:1937))
        (PORT d[10] (1650:1650:1650) (1634:1634:1634))
        (PORT d[11] (2011:2011:2011) (1980:1980:1980))
        (PORT d[12] (1627:1627:1627) (1594:1594:1594))
        (PORT clk (2460:2460:2460) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2447:2447:2447))
        (PORT d[0] (1529:1529:1529) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2448:2448:2448))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2444:2444:2444))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3211:3211:3211))
        (PORT clk (3879:3879:3879) (4043:4043:4043))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3226:3226:3226) (3472:3472:3472))
        (PORT d[1] (3084:3084:3084) (3231:3231:3231))
        (PORT d[2] (2965:2965:2965) (3174:3174:3174))
        (PORT d[3] (3725:3725:3725) (4009:4009:4009))
        (PORT d[4] (2826:2826:2826) (2968:2968:2968))
        (PORT d[5] (3352:3352:3352) (3513:3513:3513))
        (PORT d[6] (3746:3746:3746) (4058:4058:4058))
        (PORT d[7] (3079:3079:3079) (3241:3241:3241))
        (PORT d[8] (2402:2402:2402) (2558:2558:2558))
        (PORT d[9] (4129:4129:4129) (4319:4319:4319))
        (PORT d[10] (2759:2759:2759) (2922:2922:2922))
        (PORT d[11] (3629:3629:3629) (3915:3915:3915))
        (PORT d[12] (4527:4527:4527) (4749:4749:4749))
        (PORT clk (3875:3875:3875) (4039:4039:4039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (2977:2977:2977))
        (PORT clk (3875:3875:3875) (4039:4039:4039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3879:3879:3879) (4043:4043:4043))
        (PORT d[0] (3585:3585:3585) (3608:3608:3608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3880:3880:3880) (4044:4044:4044))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3880:3880:3880) (4044:4044:4044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3880:3880:3880) (4044:4044:4044))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3880:3880:3880) (4044:4044:4044))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (3075:3075:3075))
        (PORT d[1] (3868:3868:3868) (4009:4009:4009))
        (PORT d[2] (3376:3376:3376) (3521:3521:3521))
        (PORT d[3] (4089:4089:4089) (4366:4366:4366))
        (PORT d[4] (3341:3341:3341) (3618:3618:3618))
        (PORT d[5] (3024:3024:3024) (3181:3181:3181))
        (PORT d[6] (4096:4096:4096) (4177:4177:4177))
        (PORT d[7] (3585:3585:3585) (3709:3709:3709))
        (PORT d[8] (2467:2467:2467) (2623:2623:2623))
        (PORT d[9] (2726:2726:2726) (2884:2884:2884))
        (PORT d[10] (3311:3311:3311) (3433:3433:3433))
        (PORT d[11] (2976:2976:2976) (3113:3113:3113))
        (PORT d[12] (2874:2874:2874) (2963:2963:2963))
        (PORT clk (2406:2406:2406) (2392:2392:2392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2392:2392:2392))
        (PORT d[0] (2477:2477:2477) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2407:2407:2407) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2389:2389:2389))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1276:1276:1276))
        (PORT datab (2844:2844:2844) (2943:2943:2943))
        (PORT datac (4725:4725:4725) (4827:4827:4827))
        (PORT datad (3087:3087:3087) (3223:3223:3223))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2208:2208:2208) (2307:2307:2307))
        (PORT clk (3100:3100:3100) (3195:3195:3195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (1835:1835:1835))
        (PORT d[1] (1189:1189:1189) (1248:1248:1248))
        (PORT d[2] (1951:1951:1951) (2018:2018:2018))
        (PORT d[3] (1187:1187:1187) (1236:1236:1236))
        (PORT d[4] (1165:1165:1165) (1215:1215:1215))
        (PORT d[5] (1862:1862:1862) (1911:1911:1911))
        (PORT d[6] (2275:2275:2275) (2372:2372:2372))
        (PORT d[7] (1527:1527:1527) (1578:1578:1578))
        (PORT d[8] (1911:1911:1911) (1968:1968:1968))
        (PORT d[9] (1515:1515:1515) (1561:1561:1561))
        (PORT d[10] (1874:1874:1874) (1927:1927:1927))
        (PORT d[11] (1812:1812:1812) (1854:1854:1854))
        (PORT d[12] (1166:1166:1166) (1214:1214:1214))
        (PORT clk (3096:3096:3096) (3191:3191:3191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1399:1399:1399))
        (PORT clk (3096:3096:3096) (3191:3191:3191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3100:3100:3100) (3195:3195:3195))
        (PORT d[0] (2085:2085:2085) (2027:2027:2027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3101:3101:3101) (3196:3196:3196))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3101:3101:3101) (3196:3196:3196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3101:3101:3101) (3196:3196:3196))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3101:3101:3101) (3196:3196:3196))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1301:1301:1301))
        (PORT d[1] (1211:1211:1211) (1251:1251:1251))
        (PORT d[2] (1181:1181:1181) (1228:1228:1228))
        (PORT d[3] (1590:1590:1590) (1633:1633:1633))
        (PORT d[4] (1162:1162:1162) (1195:1195:1195))
        (PORT d[5] (906:906:906) (964:964:964))
        (PORT d[6] (3503:3503:3503) (3550:3550:3550))
        (PORT d[7] (1141:1141:1141) (1142:1142:1142))
        (PORT d[8] (1924:1924:1924) (1920:1920:1920))
        (PORT d[9] (1087:1087:1087) (1086:1086:1086))
        (PORT d[10] (1512:1512:1512) (1510:1510:1510))
        (PORT d[11] (1498:1498:1498) (1497:1497:1497))
        (PORT d[12] (1429:1429:1429) (1405:1405:1405))
        (PORT clk (2469:2469:2469) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2469:2469:2469) (2456:2456:2456))
        (PORT d[0] (976:976:976) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2457:2457:2457))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a116.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2818:2818:2818) (2662:2662:2662))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (4729:4729:4729) (4832:4832:4832))
        (PORT datad (2303:2303:2303) (2240:2240:2240))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3412:3412:3412) (3564:3564:3564))
        (PORT clk (4206:4206:4206) (4367:4367:4367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3610:3610:3610))
        (PORT d[1] (3136:3136:3136) (3324:3324:3324))
        (PORT d[2] (3333:3333:3333) (3584:3584:3584))
        (PORT d[3] (3386:3386:3386) (3528:3528:3528))
        (PORT d[4] (3634:3634:3634) (3878:3878:3878))
        (PORT d[5] (3613:3613:3613) (3757:3757:3757))
        (PORT d[6] (3747:3747:3747) (4041:4041:4041))
        (PORT d[7] (3750:3750:3750) (3900:3900:3900))
        (PORT d[8] (2574:2574:2574) (2784:2784:2784))
        (PORT d[9] (4210:4210:4210) (4436:4436:4436))
        (PORT d[10] (3167:3167:3167) (3361:3361:3361))
        (PORT d[11] (3874:3874:3874) (4178:4178:4178))
        (PORT d[12] (4510:4510:4510) (4731:4731:4731))
        (PORT clk (4202:4202:4202) (4363:4363:4363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2869:2869:2869))
        (PORT clk (4202:4202:4202) (4363:4363:4363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4206:4206:4206) (4367:4367:4367))
        (PORT d[0] (3485:3485:3485) (3500:3500:3500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4207:4207:4207) (4368:4368:4368))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4207:4207:4207) (4368:4368:4368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4207:4207:4207) (4368:4368:4368))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4207:4207:4207) (4368:4368:4368))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (3115:3115:3115))
        (PORT d[1] (3524:3524:3524) (3641:3641:3641))
        (PORT d[2] (3631:3631:3631) (3880:3880:3880))
        (PORT d[3] (4828:4828:4828) (5097:5097:5097))
        (PORT d[4] (3748:3748:3748) (4023:4023:4023))
        (PORT d[5] (4131:4131:4131) (4343:4343:4343))
        (PORT d[6] (4486:4486:4486) (4559:4559:4559))
        (PORT d[7] (3169:3169:3169) (3234:3234:3234))
        (PORT d[8] (2393:2393:2393) (2513:2513:2513))
        (PORT d[9] (2402:2402:2402) (2519:2519:2519))
        (PORT d[10] (3413:3413:3413) (3550:3550:3550))
        (PORT d[11] (2635:2635:2635) (2744:2744:2744))
        (PORT d[12] (3122:3122:3122) (3164:3164:3164))
        (PORT clk (2456:2456:2456) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2444:2444:2444))
        (PORT d[0] (2191:2191:2191) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2414:2414:2414))
        (PORT clk (3704:3704:3704) (3794:3794:3794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (3385:3385:3385))
        (PORT d[1] (2651:2651:2651) (2753:2753:2753))
        (PORT d[2] (2882:2882:2882) (3052:3052:3052))
        (PORT d[3] (3209:3209:3209) (3420:3420:3420))
        (PORT d[4] (2440:2440:2440) (2578:2578:2578))
        (PORT d[5] (3157:3157:3157) (3227:3227:3227))
        (PORT d[6] (3261:3261:3261) (3513:3513:3513))
        (PORT d[7] (2533:2533:2533) (2641:2641:2641))
        (PORT d[8] (2055:2055:2055) (2185:2185:2185))
        (PORT d[9] (3689:3689:3689) (3852:3852:3852))
        (PORT d[10] (2940:2940:2940) (3071:3071:3071))
        (PORT d[11] (3218:3218:3218) (3455:3455:3455))
        (PORT d[12] (3579:3579:3579) (3721:3721:3721))
        (PORT clk (3700:3700:3700) (3790:3790:3790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2508:2508:2508))
        (PORT clk (3700:3700:3700) (3790:3790:3790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3794:3794:3794))
        (PORT d[0] (3134:3134:3134) (3139:3139:3139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3795:3795:3795))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3795:3795:3795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3795:3795:3795))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3795:3795:3795))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (3100:3100:3100))
        (PORT d[1] (3576:3576:3576) (3658:3658:3658))
        (PORT d[2] (2742:2742:2742) (2900:2900:2900))
        (PORT d[3] (4223:4223:4223) (4532:4532:4532))
        (PORT d[4] (2954:2954:2954) (3202:3202:3202))
        (PORT d[5] (2945:2945:2945) (3045:3045:3045))
        (PORT d[6] (3555:3555:3555) (3645:3645:3645))
        (PORT d[7] (3212:3212:3212) (3288:3288:3288))
        (PORT d[8] (2006:2006:2006) (2115:2115:2115))
        (PORT d[9] (2655:2655:2655) (2746:2746:2746))
        (PORT d[10] (2604:2604:2604) (2694:2694:2694))
        (PORT d[11] (2835:2835:2835) (2886:2886:2886))
        (PORT d[12] (2473:2473:2473) (2546:2546:2546))
        (PORT clk (2397:2397:2397) (2384:2384:2384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2384:2384:2384))
        (PORT d[0] (2051:2051:2051) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2381:2381:2381))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2600:2600:2600))
        (PORT clk (3079:3079:3079) (3180:3180:3180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2097:2097:2097))
        (PORT d[1] (1527:1527:1527) (1576:1576:1576))
        (PORT d[2] (1229:1229:1229) (1291:1291:1291))
        (PORT d[3] (1197:1197:1197) (1245:1245:1245))
        (PORT d[4] (1192:1192:1192) (1246:1246:1246))
        (PORT d[5] (2216:2216:2216) (2257:2257:2257))
        (PORT d[6] (2593:2593:2593) (2684:2684:2684))
        (PORT d[7] (1260:1260:1260) (1325:1325:1325))
        (PORT d[8] (1559:1559:1559) (1617:1617:1617))
        (PORT d[9] (1501:1501:1501) (1545:1545:1545))
        (PORT d[10] (1521:1521:1521) (1573:1573:1573))
        (PORT d[11] (1808:1808:1808) (1847:1847:1847))
        (PORT d[12] (1470:1470:1470) (1507:1507:1507))
        (PORT clk (3075:3075:3075) (3176:3176:3176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1351:1351:1351))
        (PORT clk (3075:3075:3075) (3176:3176:3176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3079:3079:3079) (3180:3180:3180))
        (PORT d[0] (2243:2243:2243) (2167:2167:2167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3181:3181:3181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3080:3080:3080) (3181:3181:3181))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1502:1502:1502))
        (PORT d[1] (1219:1219:1219) (1270:1270:1270))
        (PORT d[2] (1540:1540:1540) (1583:1583:1583))
        (PORT d[3] (1602:1602:1602) (1632:1632:1632))
        (PORT d[4] (1520:1520:1520) (1565:1565:1565))
        (PORT d[5] (944:944:944) (1012:1012:1012))
        (PORT d[6] (3497:3497:3497) (3543:3543:3543))
        (PORT d[7] (1148:1148:1148) (1150:1150:1150))
        (PORT d[8] (1949:1949:1949) (1947:1947:1947))
        (PORT d[9] (1187:1187:1187) (1180:1180:1180))
        (PORT d[10] (1423:1423:1423) (1412:1412:1412))
        (PORT d[11] (1378:1378:1378) (1361:1361:1361))
        (PORT d[12] (1190:1190:1190) (1185:1185:1185))
        (PORT clk (2467:2467:2467) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2454:2454:2454))
        (PORT d[0] (755:755:755) (732:732:732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2468:2468:2468) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (3229:3229:3229))
        (PORT clk (4021:4021:4021) (4206:4206:4206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3340:3340:3340) (3611:3611:3611))
        (PORT d[1] (3135:3135:3135) (3323:3323:3323))
        (PORT d[2] (3349:3349:3349) (3602:3602:3602))
        (PORT d[3] (4020:4020:4020) (4137:4137:4137))
        (PORT d[4] (3333:3333:3333) (3585:3585:3585))
        (PORT d[5] (4131:4131:4131) (4265:4265:4265))
        (PORT d[6] (3701:3701:3701) (3989:3989:3989))
        (PORT d[7] (3477:3477:3477) (3650:3650:3650))
        (PORT d[8] (2841:2841:2841) (3038:3038:3038))
        (PORT d[9] (4452:4452:4452) (4684:4684:4684))
        (PORT d[10] (3156:3156:3156) (3348:3348:3348))
        (PORT d[11] (4150:4150:4150) (4443:4443:4443))
        (PORT d[12] (4544:4544:4544) (4736:4736:4736))
        (PORT clk (4017:4017:4017) (4202:4202:4202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2941:2941:2941) (2943:2943:2943))
        (PORT clk (4017:4017:4017) (4202:4202:4202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4021:4021:4021) (4206:4206:4206))
        (PORT d[0] (3563:3563:3563) (3574:3574:3574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4022:4022:4022) (4207:4207:4207))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4022:4022:4022) (4207:4207:4207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4022:4022:4022) (4207:4207:4207))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4022:4022:4022) (4207:4207:4207))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3363:3363:3363))
        (PORT d[1] (3537:3537:3537) (3656:3656:3656))
        (PORT d[2] (3578:3578:3578) (3824:3824:3824))
        (PORT d[3] (4803:4803:4803) (5071:5071:5071))
        (PORT d[4] (3756:3756:3756) (4031:4031:4031))
        (PORT d[5] (4469:4469:4469) (4674:4674:4674))
        (PORT d[6] (4488:4488:4488) (4556:4556:4556))
        (PORT d[7] (2837:2837:2837) (2921:2921:2921))
        (PORT d[8] (2407:2407:2407) (2529:2529:2529))
        (PORT d[9] (2356:2356:2356) (2468:2468:2468))
        (PORT d[10] (2970:2970:2970) (3122:3122:3122))
        (PORT d[11] (2593:2593:2593) (2694:2694:2694))
        (PORT d[12] (2911:2911:2911) (2982:2982:2982))
        (PORT clk (2459:2459:2459) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2446:2446:2446))
        (PORT d[0] (2114:2114:2114) (2133:2133:2133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2443:2443:2443))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2352:2352:2352) (2353:2353:2353))
        (PORT datab (2796:2796:2796) (2747:2747:2747))
        (PORT datac (4726:4726:4726) (4828:4828:4828))
        (PORT datad (3088:3088:3088) (3224:3224:3224))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2528:2528:2528) (2370:2370:2370))
        (PORT datab (3842:3842:3842) (3982:3982:3982))
        (PORT datac (1909:1909:1909) (1830:1830:1830))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (2078:2078:2078) (2156:2156:2156))
        (PORT datac (201:201:201) (232:232:232))
        (PORT datad (205:205:205) (229:229:229))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3545:3545:3545) (3506:3506:3506))
        (PORT datab (322:322:322) (395:395:395))
        (PORT datac (2128:2128:2128) (2078:2078:2078))
        (PORT datad (266:266:266) (304:304:304))
        (IOPATH dataa combout (358:358:358) (354:354:354))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (844:844:844))
        (PORT datab (5150:5150:5150) (5528:5528:5528))
        (PORT datac (1311:1311:1311) (1300:1300:1300))
        (PORT datad (1258:1258:1258) (1218:1218:1218))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (389:389:389) (378:378:378))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4164:4164:4164) (4434:4434:4434))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3039:3039:3039) (2904:2904:2904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3443:3443:3443) (3645:3645:3645))
        (PORT clk (4571:4571:4571) (4770:4770:4770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4010:4010:4010) (4234:4234:4234))
        (PORT d[1] (3857:3857:3857) (4095:4095:4095))
        (PORT d[2] (3612:3612:3612) (3881:3881:3881))
        (PORT d[3] (3814:3814:3814) (4118:4118:4118))
        (PORT d[4] (2948:2948:2948) (3166:3166:3166))
        (PORT d[5] (4069:4069:4069) (4234:4234:4234))
        (PORT d[6] (3990:3990:3990) (4299:4299:4299))
        (PORT d[7] (4698:4698:4698) (5029:5029:5029))
        (PORT d[8] (3661:3661:3661) (3900:3900:3900))
        (PORT d[9] (3911:3911:3911) (4152:4152:4152))
        (PORT d[10] (3874:3874:3874) (4108:4108:4108))
        (PORT d[11] (4089:4089:4089) (4397:4397:4397))
        (PORT d[12] (3611:3611:3611) (3766:3766:3766))
        (PORT clk (4567:4567:4567) (4766:4766:4766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3420:3420:3420))
        (PORT clk (4567:4567:4567) (4766:4766:4766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4571:4571:4571) (4770:4770:4770))
        (PORT d[0] (3973:3973:3973) (4051:4051:4051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4572:4572:4572) (4771:4771:4771))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4572:4572:4572) (4771:4771:4771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4572:4572:4572) (4771:4771:4771))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4572:4572:4572) (4771:4771:4771))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3852:3852:3852) (4097:4097:4097))
        (PORT d[1] (4425:4425:4425) (4618:4618:4618))
        (PORT d[2] (3976:3976:3976) (4256:4256:4256))
        (PORT d[3] (4622:4622:4622) (4978:4978:4978))
        (PORT d[4] (3392:3392:3392) (3675:3675:3675))
        (PORT d[5] (4519:4519:4519) (4769:4769:4769))
        (PORT d[6] (4383:4383:4383) (4534:4534:4534))
        (PORT d[7] (2968:2968:2968) (3094:3094:3094))
        (PORT d[8] (3160:3160:3160) (3393:3393:3393))
        (PORT d[9] (2767:2767:2767) (2921:2921:2921))
        (PORT d[10] (2754:2754:2754) (2896:2896:2896))
        (PORT d[11] (2937:2937:2937) (3070:3070:3070))
        (PORT d[12] (3007:3007:3007) (3123:3123:3123))
        (PORT clk (2426:2426:2426) (2405:2405:2405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2426:2426:2426) (2405:2405:2405))
        (PORT d[0] (2502:2502:2502) (2552:2552:2552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2427:2427:2427) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2402:2402:2402))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (3026:3026:3026))
        (PORT clk (4189:4189:4189) (4370:4370:4370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (3012:3012:3012))
        (PORT d[1] (3114:3114:3114) (3281:3281:3281))
        (PORT d[2] (2545:2545:2545) (2755:2755:2755))
        (PORT d[3] (2921:2921:2921) (3145:3145:3145))
        (PORT d[4] (2807:2807:2807) (2970:2970:2970))
        (PORT d[5] (3701:3701:3701) (3809:3809:3809))
        (PORT d[6] (3559:3559:3559) (3796:3796:3796))
        (PORT d[7] (3502:3502:3502) (3734:3734:3734))
        (PORT d[8] (3481:3481:3481) (3671:3671:3671))
        (PORT d[9] (3448:3448:3448) (3652:3652:3652))
        (PORT d[10] (3743:3743:3743) (3898:3898:3898))
        (PORT d[11] (3590:3590:3590) (3838:3838:3838))
        (PORT d[12] (3397:3397:3397) (3557:3557:3557))
        (PORT clk (4185:4185:4185) (4366:4366:4366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (2987:2987:2987))
        (PORT clk (4185:4185:4185) (4366:4366:4366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4189:4189:4189) (4370:4370:4370))
        (PORT d[0] (3608:3608:3608) (3644:3644:3644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4190:4190:4190) (4371:4371:4371))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4190:4190:4190) (4371:4371:4371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4190:4190:4190) (4371:4371:4371))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4190:4190:4190) (4371:4371:4371))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3437:3437:3437))
        (PORT d[1] (5065:5065:5065) (5242:5242:5242))
        (PORT d[2] (2810:2810:2810) (3009:3009:3009))
        (PORT d[3] (4163:4163:4163) (4179:4179:4179))
        (PORT d[4] (4038:4038:4038) (4311:4311:4311))
        (PORT d[5] (3472:3472:3472) (3664:3664:3664))
        (PORT d[6] (3216:3216:3216) (3333:3333:3333))
        (PORT d[7] (2916:2916:2916) (3016:3016:3016))
        (PORT d[8] (2747:2747:2747) (2897:2897:2897))
        (PORT d[9] (3242:3242:3242) (3347:3347:3347))
        (PORT d[10] (2676:2676:2676) (2809:2809:2809))
        (PORT d[11] (3018:3018:3018) (3063:3063:3063))
        (PORT d[12] (2667:2667:2667) (2700:2700:2700))
        (PORT clk (2401:2401:2401) (2381:2381:2381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2381:2381:2381))
        (PORT d[0] (2145:2145:2145) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2378:2378:2378))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3064:3064:3064) (3164:3164:3164))
        (PORT datab (1849:1849:1849) (1767:1767:1767))
        (PORT datac (3909:3909:3909) (3909:3909:3909))
        (PORT datad (1052:1052:1052) (1040:1040:1040))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2493:2493:2493))
        (PORT clk (3944:3944:3944) (4114:4114:4114))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3250:3250:3250))
        (PORT d[1] (3065:3065:3065) (3231:3231:3231))
        (PORT d[2] (2836:2836:2836) (3022:3022:3022))
        (PORT d[3] (2899:2899:2899) (3122:3122:3122))
        (PORT d[4] (2504:2504:2504) (2640:2640:2640))
        (PORT d[5] (3072:3072:3072) (3205:3205:3205))
        (PORT d[6] (3472:3472:3472) (3703:3703:3703))
        (PORT d[7] (3390:3390:3390) (3569:3569:3569))
        (PORT d[8] (3098:3098:3098) (3289:3289:3289))
        (PORT d[9] (2733:2733:2733) (2909:2909:2909))
        (PORT d[10] (3430:3430:3430) (3618:3618:3618))
        (PORT d[11] (3633:3633:3633) (3898:3898:3898))
        (PORT d[12] (3360:3360:3360) (3517:3517:3517))
        (PORT clk (3940:3940:3940) (4110:4110:4110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (2983:2983:2983))
        (PORT clk (3940:3940:3940) (4110:4110:4110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3944:3944:3944) (4114:4114:4114))
        (PORT d[0] (3635:3635:3635) (3614:3614:3614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3945:3945:3945) (4115:4115:4115))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3945:3945:3945) (4115:4115:4115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3945:3945:3945) (4115:4115:4115))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3945:3945:3945) (4115:4115:4115))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (3054:3054:3054))
        (PORT d[1] (4652:4652:4652) (4832:4832:4832))
        (PORT d[2] (3693:3693:3693) (3982:3982:3982))
        (PORT d[3] (3799:3799:3799) (3821:3821:3821))
        (PORT d[4] (4399:4399:4399) (4668:4668:4668))
        (PORT d[5] (3509:3509:3509) (3707:3707:3707))
        (PORT d[6] (3531:3531:3531) (3643:3643:3643))
        (PORT d[7] (3409:3409:3409) (3520:3520:3520))
        (PORT d[8] (2743:2743:2743) (2890:2890:2890))
        (PORT d[9] (2991:2991:2991) (3124:3124:3124))
        (PORT d[10] (3067:3067:3067) (3197:3197:3197))
        (PORT d[11] (2544:2544:2544) (2626:2626:2626))
        (PORT d[12] (2527:2527:2527) (2596:2596:2596))
        (PORT clk (2447:2447:2447) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2433:2433:2433))
        (PORT d[0] (2202:2202:2202) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2448:2448:2448) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2430:2430:2430))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (2982:2982:2982))
        (PORT clk (4312:4312:4312) (4516:4516:4516))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3556:3556:3556) (3752:3752:3752))
        (PORT d[1] (3495:3495:3495) (3696:3696:3696))
        (PORT d[2] (3397:3397:3397) (3589:3589:3589))
        (PORT d[3] (3396:3396:3396) (3671:3671:3671))
        (PORT d[4] (2877:2877:2877) (3093:3093:3093))
        (PORT d[5] (3808:3808:3808) (3970:3970:3970))
        (PORT d[6] (3942:3942:3942) (4210:4210:4210))
        (PORT d[7] (4323:4323:4323) (4625:4625:4625))
        (PORT d[8] (3213:3213:3213) (3443:3443:3443))
        (PORT d[9] (3455:3455:3455) (3659:3659:3659))
        (PORT d[10] (4754:4754:4754) (4912:4912:4912))
        (PORT d[11] (4366:4366:4366) (4698:4698:4698))
        (PORT d[12] (3357:3357:3357) (3508:3508:3508))
        (PORT clk (4308:4308:4308) (4512:4512:4512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3548:3548:3548) (3498:3498:3498))
        (PORT clk (4308:4308:4308) (4512:4512:4512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4312:4312:4312) (4516:4516:4516))
        (PORT d[0] (4180:4180:4180) (4127:4127:4127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4313:4313:4313) (4517:4517:4517))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4313:4313:4313) (4517:4517:4517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4313:4313:4313) (4517:4517:4517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4313:4313:4313) (4517:4517:4517))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4001:4001:4001) (4161:4161:4161))
        (PORT d[1] (5052:5052:5052) (5215:5215:5215))
        (PORT d[2] (4072:4072:4072) (4406:4406:4406))
        (PORT d[3] (4845:4845:4845) (4888:4888:4888))
        (PORT d[4] (3687:3687:3687) (3963:3963:3963))
        (PORT d[5] (3854:3854:3854) (4078:4078:4078))
        (PORT d[6] (3586:3586:3586) (3735:3735:3735))
        (PORT d[7] (3430:3430:3430) (3469:3469:3469))
        (PORT d[8] (3212:3212:3212) (3413:3413:3413))
        (PORT d[9] (3086:3086:3086) (3226:3226:3226))
        (PORT d[10] (3126:3126:3126) (3305:3305:3305))
        (PORT d[11] (2680:2680:2680) (2727:2727:2727))
        (PORT d[12] (3011:3011:3011) (3124:3124:3124))
        (PORT clk (2459:2459:2459) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2440:2440:2440))
        (PORT d[0] (2279:2279:2279) (2357:2357:2357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1092:1092:1092) (1085:1085:1085))
        (PORT datac (3017:3017:3017) (3090:3090:3090))
        (PORT datad (1787:1787:1787) (1769:1769:1769))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3113:3113:3113) (3296:3296:3296))
        (PORT clk (4546:4546:4546) (4731:4731:4731))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3259:3259:3259) (3488:3488:3488))
        (PORT d[1] (2792:2792:2792) (2979:2979:2979))
        (PORT d[2] (2973:2973:2973) (3231:3231:3231))
        (PORT d[3] (3385:3385:3385) (3537:3537:3537))
        (PORT d[4] (3282:3282:3282) (3493:3493:3493))
        (PORT d[5] (3758:3758:3758) (3925:3925:3925))
        (PORT d[6] (3632:3632:3632) (3920:3920:3920))
        (PORT d[7] (3423:3423:3423) (3620:3620:3620))
        (PORT d[8] (2963:2963:2963) (3210:3210:3210))
        (PORT d[9] (3542:3542:3542) (3754:3754:3754))
        (PORT d[10] (3520:3520:3520) (3722:3722:3722))
        (PORT d[11] (3777:3777:3777) (4090:4090:4090))
        (PORT d[12] (3770:3770:3770) (3969:3969:3969))
        (PORT clk (4542:4542:4542) (4727:4727:4727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (2931:2931:2931))
        (PORT clk (4542:4542:4542) (4727:4727:4727))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4546:4546:4546) (4731:4731:4731))
        (PORT d[0] (3517:3517:3517) (3562:3562:3562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4547:4547:4547) (4732:4732:4732))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4547:4547:4547) (4732:4732:4732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4547:4547:4547) (4732:4732:4732))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4547:4547:4547) (4732:4732:4732))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3848:3848:3848) (4090:4090:4090))
        (PORT d[1] (4745:4745:4745) (4953:4953:4953))
        (PORT d[2] (4006:4006:4006) (4286:4286:4286))
        (PORT d[3] (4653:4653:4653) (5004:5004:5004))
        (PORT d[4] (4119:4119:4119) (4398:4398:4398))
        (PORT d[5] (4339:4339:4339) (4592:4592:4592))
        (PORT d[6] (3701:3701:3701) (3867:3867:3867))
        (PORT d[7] (3383:3383:3383) (3499:3499:3499))
        (PORT d[8] (2863:2863:2863) (3057:3057:3057))
        (PORT d[9] (2734:2734:2734) (2880:2880:2880))
        (PORT d[10] (2869:2869:2869) (2947:2947:2947))
        (PORT d[11] (2639:2639:2639) (2726:2726:2726))
        (PORT d[12] (2592:2592:2592) (2676:2676:2676))
        (PORT clk (2393:2393:2393) (2373:2373:2373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2373:2373:2373))
        (PORT d[0] (2394:2394:2394) (2419:2419:2419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2370:2370:2370))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2931:2931:2931))
        (PORT clk (4272:4272:4272) (4455:4455:4455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2967:2967:2967))
        (PORT d[1] (3127:3127:3127) (3296:3296:3296))
        (PORT d[2] (3306:3306:3306) (3590:3590:3590))
        (PORT d[3] (2945:2945:2945) (3177:3177:3177))
        (PORT d[4] (2509:2509:2509) (2677:2677:2677))
        (PORT d[5] (4224:4224:4224) (4386:4386:4386))
        (PORT d[6] (3223:3223:3223) (3464:3464:3464))
        (PORT d[7] (3891:3891:3891) (4115:4115:4115))
        (PORT d[8] (3990:3990:3990) (4217:4217:4217))
        (PORT d[9] (3489:3489:3489) (3696:3696:3696))
        (PORT d[10] (3997:3997:3997) (4152:4152:4152))
        (PORT d[11] (4052:4052:4052) (4382:4382:4382))
        (PORT d[12] (3386:3386:3386) (3551:3551:3551))
        (PORT clk (4268:4268:4268) (4451:4451:4451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3005:3005:3005))
        (PORT clk (4268:4268:4268) (4451:4451:4451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4272:4272:4272) (4455:4455:4455))
        (PORT d[0] (3578:3578:3578) (3636:3636:3636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4273:4273:4273) (4456:4456:4456))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4273:4273:4273) (4456:4456:4456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4273:4273:4273) (4456:4456:4456))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4273:4273:4273) (4456:4456:4456))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (3170:3170:3170))
        (PORT d[1] (4614:4614:4614) (4788:4788:4788))
        (PORT d[2] (4100:4100:4100) (4437:4437:4437))
        (PORT d[3] (4852:4852:4852) (4849:4849:4849))
        (PORT d[4] (3986:3986:3986) (4253:4253:4253))
        (PORT d[5] (4241:4241:4241) (4458:4458:4458))
        (PORT d[6] (3925:3925:3925) (4032:4032:4032))
        (PORT d[7] (3064:3064:3064) (3178:3178:3178))
        (PORT d[8] (2581:2581:2581) (2708:2708:2708))
        (PORT d[9] (2914:2914:2914) (3027:3027:3027))
        (PORT d[10] (2657:2657:2657) (2787:2787:2787))
        (PORT d[11] (2911:2911:2911) (3027:3027:3027))
        (PORT d[12] (2801:2801:2801) (2848:2848:2848))
        (PORT clk (2430:2430:2430) (2411:2411:2411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2411:2411:2411))
        (PORT d[0] (2291:2291:2291) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2412:2412:2412))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2412:2412:2412))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2412:2412:2412))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2424:2424:2424) (2408:2408:2408))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3068:3068:3068) (3168:3168:3168))
        (PORT datab (1166:1166:1166) (1098:1098:1098))
        (PORT datac (3914:3914:3914) (3914:3914:3914))
        (PORT datad (1555:1555:1555) (1522:1522:1522))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3304:3304:3304))
        (PORT clk (4658:4658:4658) (4876:4876:4876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3901:3901:3901) (4093:4093:4093))
        (PORT d[1] (3847:3847:3847) (4042:4042:4042))
        (PORT d[2] (3743:3743:3743) (3923:3923:3923))
        (PORT d[3] (3339:3339:3339) (3598:3598:3598))
        (PORT d[4] (2889:2889:2889) (3097:3097:3097))
        (PORT d[5] (3798:3798:3798) (3960:3960:3960))
        (PORT d[6] (3612:3612:3612) (3879:3879:3879))
        (PORT d[7] (5016:5016:5016) (5299:5299:5299))
        (PORT d[8] (3558:3558:3558) (3781:3781:3781))
        (PORT d[9] (3727:3727:3727) (3921:3921:3921))
        (PORT d[10] (4669:4669:4669) (4827:4827:4827))
        (PORT d[11] (3656:3656:3656) (3950:3950:3950))
        (PORT d[12] (3739:3739:3739) (3896:3896:3896))
        (PORT clk (4654:4654:4654) (4872:4872:4872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3205:3205:3205) (3254:3254:3254))
        (PORT clk (4654:4654:4654) (4872:4872:4872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4658:4658:4658) (4876:4876:4876))
        (PORT d[0] (3826:3826:3826) (3884:3884:3884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4659:4659:4659) (4877:4877:4877))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4659:4659:4659) (4877:4877:4877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4659:4659:4659) (4877:4877:4877))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4659:4659:4659) (4877:4877:4877))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3634:3634:3634) (3804:3804:3804))
        (PORT d[1] (5006:5006:5006) (5197:5197:5197))
        (PORT d[2] (4124:4124:4124) (4453:4453:4453))
        (PORT d[3] (5174:5174:5174) (5208:5208:5208))
        (PORT d[4] (3638:3638:3638) (3936:3936:3936))
        (PORT d[5] (3785:3785:3785) (4014:4014:4014))
        (PORT d[6] (3917:3917:3917) (4055:4055:4055))
        (PORT d[7] (3581:3581:3581) (3776:3776:3776))
        (PORT d[8] (2875:2875:2875) (3074:3074:3074))
        (PORT d[9] (3398:3398:3398) (3539:3539:3539))
        (PORT d[10] (2939:2939:2939) (3082:3082:3082))
        (PORT d[11] (3027:3027:3027) (3065:3065:3065))
        (PORT d[12] (3036:3036:3036) (3156:3156:3156))
        (PORT clk (2470:2470:2470) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2450:2450:2450))
        (PORT d[0] (2478:2478:2478) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2451:2451:2451))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2447:2447:2447))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3261:3261:3261))
        (PORT clk (4241:4241:4241) (4410:4410:4410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3865:3865:3865) (4066:4066:4066))
        (PORT d[1] (3171:3171:3171) (3371:3371:3371))
        (PORT d[2] (3352:3352:3352) (3602:3602:3602))
        (PORT d[3] (2997:2997:2997) (3119:3119:3119))
        (PORT d[4] (2568:2568:2568) (2758:2758:2758))
        (PORT d[5] (3445:3445:3445) (3621:3621:3621))
        (PORT d[6] (3972:3972:3972) (4225:4225:4225))
        (PORT d[7] (3433:3433:3433) (3623:3623:3623))
        (PORT d[8] (2941:2941:2941) (3189:3189:3189))
        (PORT d[9] (3186:3186:3186) (3402:3402:3402))
        (PORT d[10] (3474:3474:3474) (3667:3667:3667))
        (PORT d[11] (4119:4119:4119) (4454:4454:4454))
        (PORT d[12] (3501:3501:3501) (3719:3719:3719))
        (PORT clk (4237:4237:4237) (4406:4406:4406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (3175:3175:3175))
        (PORT clk (4237:4237:4237) (4406:4406:4406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4241:4241:4241) (4410:4410:4410))
        (PORT d[0] (4102:4102:4102) (4103:4103:4103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4411:4411:4411))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4411:4411:4411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4411:4411:4411))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4411:4411:4411))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3612:3612:3612))
        (PORT d[1] (4367:4367:4367) (4563:4563:4563))
        (PORT d[2] (3257:3257:3257) (3512:3512:3512))
        (PORT d[3] (4213:4213:4213) (4538:4538:4538))
        (PORT d[4] (3314:3314:3314) (3554:3554:3554))
        (PORT d[5] (3871:3871:3871) (4111:4111:4111))
        (PORT d[6] (4044:4044:4044) (4205:4205:4205))
        (PORT d[7] (2885:2885:2885) (2969:2969:2969))
        (PORT d[8] (2788:2788:2788) (2939:2939:2939))
        (PORT d[9] (2376:2376:2376) (2491:2491:2491))
        (PORT d[10] (2514:2514:2514) (2603:2603:2603))
        (PORT d[11] (2259:2259:2259) (2360:2360:2360))
        (PORT d[12] (2600:2600:2600) (2680:2680:2680))
        (PORT clk (2450:2450:2450) (2436:2436:2436))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2436:2436:2436))
        (PORT d[0] (2118:2118:2118) (2143:2143:2143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2437:2437:2437))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2433:2433:2433))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (275:275:275))
        (PORT datab (3950:3950:3950) (3950:3950:3950))
        (PORT datac (1990:1990:1990) (1971:1971:1971))
        (PORT datad (1776:1776:1776) (1676:1676:1676))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3726:3726:3726) (3932:3932:3932))
        (PORT datab (266:266:266) (304:304:304))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (2975:2975:2975))
        (PORT clk (4348:4348:4348) (4558:4558:4558))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3444:3444:3444))
        (PORT d[1] (3420:3420:3420) (3624:3624:3624))
        (PORT d[2] (2951:2951:2951) (3198:3198:3198))
        (PORT d[3] (3661:3661:3661) (3936:3936:3936))
        (PORT d[4] (2944:2944:2944) (3134:3134:3134))
        (PORT d[5] (3779:3779:3779) (3949:3949:3949))
        (PORT d[6] (3954:3954:3954) (4228:4228:4228))
        (PORT d[7] (3428:3428:3428) (3622:3622:3622))
        (PORT d[8] (3344:3344:3344) (3584:3584:3584))
        (PORT d[9] (3192:3192:3192) (3412:3412:3412))
        (PORT d[10] (3476:3476:3476) (3674:3674:3674))
        (PORT d[11] (3717:3717:3717) (4024:4024:4024))
        (PORT d[12] (3839:3839:3839) (4048:4048:4048))
        (PORT clk (4344:4344:4344) (4554:4554:4554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (3202:3202:3202))
        (PORT clk (4344:4344:4344) (4554:4554:4554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4348:4348:4348) (4558:4558:4558))
        (PORT d[0] (3821:3821:3821) (3833:3833:3833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4349:4349:4349) (4559:4559:4559))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4349:4349:4349) (4559:4559:4559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4349:4349:4349) (4559:4559:4559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4349:4349:4349) (4559:4559:4559))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3455:3455:3455) (3662:3662:3662))
        (PORT d[1] (5090:5090:5090) (5291:5291:5291))
        (PORT d[2] (3599:3599:3599) (3840:3840:3840))
        (PORT d[3] (4177:4177:4177) (4498:4498:4498))
        (PORT d[4] (4441:4441:4441) (4714:4714:4714))
        (PORT d[5] (3823:3823:3823) (4049:4049:4049))
        (PORT d[6] (3706:3706:3706) (3873:3873:3873))
        (PORT d[7] (3281:3281:3281) (3395:3395:3395))
        (PORT d[8] (3205:3205:3205) (3392:3392:3392))
        (PORT d[9] (2391:2391:2391) (2509:2509:2509))
        (PORT d[10] (2594:2594:2594) (2680:2680:2680))
        (PORT d[11] (2289:2289:2289) (2381:2381:2381))
        (PORT d[12] (2609:2609:2609) (2694:2694:2694))
        (PORT clk (2431:2431:2431) (2417:2417:2417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2417:2417:2417))
        (PORT d[0] (2324:2324:2324) (2326:2326:2326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2432:2432:2432) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2425:2425:2425) (2414:2414:2414))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (3116:3116:3116))
        (PORT clk (4219:4219:4219) (4400:4400:4400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3400:3400:3400))
        (PORT d[1] (3388:3388:3388) (3535:3535:3535))
        (PORT d[2] (3720:3720:3720) (4038:4038:4038))
        (PORT d[3] (3326:3326:3326) (3584:3584:3584))
        (PORT d[4] (3153:3153:3153) (3358:3358:3358))
        (PORT d[5] (4067:4067:4067) (4285:4285:4285))
        (PORT d[6] (3608:3608:3608) (3885:3885:3885))
        (PORT d[7] (4605:4605:4605) (4903:4903:4903))
        (PORT d[8] (3851:3851:3851) (4034:4034:4034))
        (PORT d[9] (3258:3258:3258) (3396:3396:3396))
        (PORT d[10] (4264:4264:4264) (4537:4537:4537))
        (PORT d[11] (3971:3971:3971) (4255:4255:4255))
        (PORT d[12] (3518:3518:3518) (3640:3640:3640))
        (PORT clk (4215:4215:4215) (4396:4396:4396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3391:3391:3391) (3375:3375:3375))
        (PORT clk (4215:4215:4215) (4396:4396:4396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4219:4219:4219) (4400:4400:4400))
        (PORT d[0] (4013:4013:4013) (4006:4006:4006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4220:4220:4220) (4401:4401:4401))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4220:4220:4220) (4401:4401:4401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4220:4220:4220) (4401:4401:4401))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4220:4220:4220) (4401:4401:4401))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (3999:3999:3999))
        (PORT d[1] (4704:4704:4704) (4907:4907:4907))
        (PORT d[2] (4556:4556:4556) (4607:4607:4607))
        (PORT d[3] (4397:4397:4397) (4423:4423:4423))
        (PORT d[4] (3639:3639:3639) (3901:3901:3901))
        (PORT d[5] (3923:3923:3923) (4165:4165:4165))
        (PORT d[6] (3289:3289:3289) (3348:3348:3348))
        (PORT d[7] (2695:2695:2695) (2764:2764:2764))
        (PORT d[8] (3555:3555:3555) (3772:3772:3772))
        (PORT d[9] (3067:3067:3067) (3153:3153:3153))
        (PORT d[10] (2542:2542:2542) (2638:2638:2638))
        (PORT d[11] (2933:2933:2933) (3077:3077:3077))
        (PORT d[12] (3082:3082:3082) (3112:3112:3112))
        (PORT clk (2477:2477:2477) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2457:2457:2457))
        (PORT d[0] (2240:2240:2240) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2458:2458:2458))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2454:2454:2454))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (3350:3350:3350))
        (PORT clk (4631:4631:4631) (4823:4823:4823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3679:3679:3679) (3936:3936:3936))
        (PORT d[1] (3156:3156:3156) (3378:3378:3378))
        (PORT d[2] (3739:3739:3739) (4022:4022:4022))
        (PORT d[3] (4051:4051:4051) (4344:4344:4344))
        (PORT d[4] (3662:3662:3662) (3868:3868:3868))
        (PORT d[5] (4026:4026:4026) (4187:4187:4187))
        (PORT d[6] (4409:4409:4409) (4719:4719:4719))
        (PORT d[7] (4607:4607:4607) (4936:4936:4936))
        (PORT d[8] (3583:3583:3583) (3855:3855:3855))
        (PORT d[9] (3795:3795:3795) (4025:4025:4025))
        (PORT d[10] (3873:3873:3873) (4113:4113:4113))
        (PORT d[11] (4438:4438:4438) (4776:4776:4776))
        (PORT d[12] (3855:3855:3855) (3988:3988:3988))
        (PORT clk (4627:4627:4627) (4819:4819:4819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (3128:3128:3128))
        (PORT clk (4627:4627:4627) (4819:4819:4819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4631:4631:4631) (4823:4823:4823))
        (PORT d[0] (3641:3641:3641) (3733:3733:3733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4632:4632:4632) (4824:4824:4824))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4632:4632:4632) (4824:4824:4824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4632:4632:4632) (4824:4824:4824))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4632:4632:4632) (4824:4824:4824))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3852:3852:3852) (4100:4100:4100))
        (PORT d[1] (4769:4769:4769) (4958:4958:4958))
        (PORT d[2] (3628:3628:3628) (3921:3921:3921))
        (PORT d[3] (4615:4615:4615) (4976:4976:4976))
        (PORT d[4] (3968:3968:3968) (4238:4238:4238))
        (PORT d[5] (4325:4325:4325) (4631:4631:4631))
        (PORT d[6] (4044:4044:4044) (4227:4227:4227))
        (PORT d[7] (3441:3441:3441) (3592:3592:3592))
        (PORT d[8] (3637:3637:3637) (3862:3862:3862))
        (PORT d[9] (2769:2769:2769) (2922:2922:2922))
        (PORT d[10] (3067:3067:3067) (3199:3199:3199))
        (PORT d[11] (2969:2969:2969) (3073:3073:3073))
        (PORT d[12] (2971:2971:2971) (3084:3084:3084))
        (PORT clk (2443:2443:2443) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2423:2423:2423))
        (PORT d[0] (2505:2505:2505) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2420:2420:2420))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2625:2625:2625) (2655:2655:2655))
        (PORT datab (3949:3949:3949) (3948:3948:3948))
        (PORT datac (2124:2124:2124) (2042:2042:2042))
        (PORT datad (3034:3034:3034) (3119:3119:3119))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (2968:2968:2968))
        (PORT clk (4346:4346:4346) (4551:4551:4551))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3773:3773:3773))
        (PORT d[1] (3455:3455:3455) (3652:3652:3652))
        (PORT d[2] (3380:3380:3380) (3575:3575:3575))
        (PORT d[3] (3395:3395:3395) (3670:3670:3670))
        (PORT d[4] (3129:3129:3129) (3316:3316:3316))
        (PORT d[5] (3456:3456:3456) (3625:3625:3625))
        (PORT d[6] (3936:3936:3936) (4204:4204:4204))
        (PORT d[7] (4638:4638:4638) (4926:4926:4926))
        (PORT d[8] (3544:3544:3544) (3767:3767:3767))
        (PORT d[9] (3444:3444:3444) (3653:3653:3653))
        (PORT d[10] (4677:4677:4677) (4837:4837:4837))
        (PORT d[11] (4375:4375:4375) (4705:4705:4705))
        (PORT d[12] (3687:3687:3687) (3846:3846:3846))
        (PORT clk (4342:4342:4342) (4547:4547:4547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3560:3560:3560) (3549:3549:3549))
        (PORT clk (4342:4342:4342) (4547:4547:4547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4346:4346:4346) (4551:4551:4551))
        (PORT d[0] (4182:4182:4182) (4180:4180:4180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4347:4347:4347) (4552:4552:4552))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4347:4347:4347) (4552:4552:4552))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4347:4347:4347) (4552:4552:4552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4347:4347:4347) (4552:4552:4552))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3973:3973:3973) (4131:4131:4131))
        (PORT d[1] (5108:5108:5108) (5309:5309:5309))
        (PORT d[2] (4102:4102:4102) (4429:4429:4429))
        (PORT d[3] (5179:5179:5179) (5218:5218:5218))
        (PORT d[4] (4065:4065:4065) (4359:4359:4359))
        (PORT d[5] (3885:3885:3885) (4112:4112:4112))
        (PORT d[6] (3631:3631:3631) (3781:3781:3781))
        (PORT d[7] (3157:3157:3157) (3199:3199:3199))
        (PORT d[8] (3199:3199:3199) (3397:3397:3397))
        (PORT d[9] (3130:3130:3130) (3273:3273:3273))
        (PORT d[10] (3062:3062:3062) (3119:3119:3119))
        (PORT d[11] (3210:3210:3210) (3301:3301:3301))
        (PORT d[12] (2986:2986:2986) (3102:3102:3102))
        (PORT clk (2463:2463:2463) (2444:2444:2444))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2444:2444:2444))
        (PORT d[0] (2284:2284:2284) (2363:2363:2363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2445:2445:2445))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2441:2441:2441))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1432:1432:1432))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (3017:3017:3017) (3090:3090:3090))
        (PORT datad (1706:1706:1706) (1686:1686:1686))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2225:2225:2225))
        (PORT clk (3386:3386:3386) (3486:3486:3486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2484:2484:2484))
        (PORT d[1] (1907:1907:1907) (1961:1961:1961))
        (PORT d[2] (1925:1925:1925) (1988:1988:1988))
        (PORT d[3] (1985:1985:1985) (2031:2031:2031))
        (PORT d[4] (1882:1882:1882) (1930:1930:1930))
        (PORT d[5] (1880:1880:1880) (1925:1925:1925))
        (PORT d[6] (2251:2251:2251) (2351:2351:2351))
        (PORT d[7] (1915:1915:1915) (1963:1963:1963))
        (PORT d[8] (2858:2858:2858) (3071:3071:3071))
        (PORT d[9] (2116:2116:2116) (2184:2184:2184))
        (PORT d[10] (2704:2704:2704) (2766:2766:2766))
        (PORT d[11] (3688:3688:3688) (3832:3832:3832))
        (PORT d[12] (1936:1936:1936) (1980:1980:1980))
        (PORT clk (3382:3382:3382) (3482:3482:3482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2023:2023:2023))
        (PORT clk (3382:3382:3382) (3482:3482:3482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3386:3386:3386) (3486:3486:3486))
        (PORT d[0] (2691:2691:2691) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3387:3387:3387) (3487:3487:3487))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3387:3387:3387) (3487:3487:3487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3387:3387:3387) (3487:3487:3487))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3387:3387:3387) (3487:3487:3487))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1267:1267:1267) (1316:1316:1316))
        (PORT d[1] (1913:1913:1913) (1966:1966:1966))
        (PORT d[2] (1574:1574:1574) (1623:1623:1623))
        (PORT d[3] (1649:1649:1649) (1697:1697:1697))
        (PORT d[4] (2092:2092:2092) (2096:2096:2096))
        (PORT d[5] (1564:1564:1564) (1591:1591:1591))
        (PORT d[6] (1752:1752:1752) (1766:1766:1766))
        (PORT d[7] (2278:2278:2278) (2309:2309:2309))
        (PORT d[8] (1435:1435:1435) (1427:1427:1427))
        (PORT d[9] (1763:1763:1763) (1731:1731:1731))
        (PORT d[10] (1500:1500:1500) (1496:1496:1496))
        (PORT d[11] (1492:1492:1492) (1484:1484:1484))
        (PORT d[12] (1697:1697:1697) (1664:1664:1664))
        (PORT clk (2481:2481:2481) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2470:2470:2470))
        (PORT d[0] (1029:1029:1029) (981:981:981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3363:3363:3363))
        (PORT clk (4138:4138:4138) (4290:4290:4290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3642:3642:3642))
        (PORT d[1] (3688:3688:3688) (3853:3853:3853))
        (PORT d[2] (3440:3440:3440) (3606:3606:3606))
        (PORT d[3] (2893:2893:2893) (3112:3112:3112))
        (PORT d[4] (2985:2985:2985) (3106:3106:3106))
        (PORT d[5] (3625:3625:3625) (3786:3786:3786))
        (PORT d[6] (3693:3693:3693) (3885:3885:3885))
        (PORT d[7] (4441:4441:4441) (4657:4657:4657))
        (PORT d[8] (3676:3676:3676) (3856:3856:3856))
        (PORT d[9] (4010:4010:4010) (4150:4150:4150))
        (PORT d[10] (4193:4193:4193) (4397:4397:4397))
        (PORT d[11] (3199:3199:3199) (3445:3445:3445))
        (PORT d[12] (3752:3752:3752) (3904:3904:3904))
        (PORT clk (4134:4134:4134) (4286:4286:4286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3284:3284:3284) (3336:3336:3336))
        (PORT clk (4134:4134:4134) (4286:4286:4286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4138:4138:4138) (4290:4290:4290))
        (PORT d[0] (3906:3906:3906) (3967:3967:3967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4139:4139:4139) (4291:4291:4291))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4139:4139:4139) (4291:4291:4291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4139:4139:4139) (4291:4291:4291))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4139:4139:4139) (4291:4291:4291))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4011:4011:4011) (4227:4227:4227))
        (PORT d[1] (4642:4642:4642) (4777:4777:4777))
        (PORT d[2] (5177:5177:5177) (5537:5537:5537))
        (PORT d[3] (5411:5411:5411) (5462:5462:5462))
        (PORT d[4] (3932:3932:3932) (4212:4212:4212))
        (PORT d[5] (3519:3519:3519) (3766:3766:3766))
        (PORT d[6] (3719:3719:3719) (3745:3745:3745))
        (PORT d[7] (2822:2822:2822) (2943:2943:2943))
        (PORT d[8] (2728:2728:2728) (2877:2877:2877))
        (PORT d[9] (3462:3462:3462) (3608:3608:3608))
        (PORT d[10] (3351:3351:3351) (3489:3489:3489))
        (PORT d[11] (2961:2961:2961) (3112:3112:3112))
        (PORT d[12] (3224:3224:3224) (3323:3323:3323))
        (PORT clk (2463:2463:2463) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2443:2443:2443))
        (PORT d[0] (2572:2572:2572) (2631:2631:2631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2784:2784:2784) (2975:2975:2975))
        (PORT clk (4222:4222:4222) (4394:4394:4394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (3035:3035:3035))
        (PORT d[1] (2757:2757:2757) (2936:2936:2936))
        (PORT d[2] (2537:2537:2537) (2747:2747:2747))
        (PORT d[3] (2947:2947:2947) (3174:3174:3174))
        (PORT d[4] (2839:2839:2839) (2967:2967:2967))
        (PORT d[5] (3400:3400:3400) (3521:3521:3521))
        (PORT d[6] (3546:3546:3546) (3782:3782:3782))
        (PORT d[7] (3853:3853:3853) (4091:4091:4091))
        (PORT d[8] (3154:3154:3154) (3354:3354:3354))
        (PORT d[9] (3418:3418:3418) (3574:3574:3574))
        (PORT d[10] (3561:3561:3561) (3809:3809:3809))
        (PORT d[11] (4420:4420:4420) (4700:4700:4700))
        (PORT d[12] (3622:3622:3622) (3772:3772:3772))
        (PORT clk (4218:4218:4218) (4390:4390:4390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3307:3307:3307))
        (PORT clk (4218:4218:4218) (4390:4390:4390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4222:4222:4222) (4394:4394:4394))
        (PORT d[0] (3582:3582:3582) (3635:3635:3635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4223:4223:4223) (4395:4395:4395))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4223:4223:4223) (4395:4395:4395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4223:4223:4223) (4395:4395:4395))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4223:4223:4223) (4395:4395:4395))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3605:3605:3605) (3744:3744:3744))
        (PORT d[1] (5113:5113:5113) (5293:5293:5293))
        (PORT d[2] (2753:2753:2753) (2951:2951:2951))
        (PORT d[3] (3809:3809:3809) (3827:3827:3827))
        (PORT d[4] (4047:4047:4047) (4321:4321:4321))
        (PORT d[5] (3129:3129:3129) (3330:3330:3330))
        (PORT d[6] (3511:3511:3511) (3610:3610:3610))
        (PORT d[7] (3034:3034:3034) (3138:3138:3138))
        (PORT d[8] (2755:2755:2755) (2906:2906:2906))
        (PORT d[9] (3049:3049:3049) (3217:3217:3217))
        (PORT d[10] (2699:2699:2699) (2835:2835:2835))
        (PORT d[11] (2958:2958:2958) (3032:3032:3032))
        (PORT d[12] (2351:2351:2351) (2386:2386:2386))
        (PORT clk (2417:2417:2417) (2395:2395:2395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2417:2417:2417) (2395:2395:2395))
        (PORT d[0] (2281:2281:2281) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2418:2418:2418) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2411:2411:2411) (2392:2392:2392))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2649:2649:2649))
        (PORT clk (3738:3738:3738) (3869:3869:3869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3247:3247:3247) (3360:3360:3360))
        (PORT d[1] (2661:2661:2661) (2714:2714:2714))
        (PORT d[2] (2001:2001:2001) (2111:2111:2111))
        (PORT d[3] (3209:3209:3209) (3392:3392:3392))
        (PORT d[4] (2693:2693:2693) (2823:2823:2823))
        (PORT d[5] (2993:2993:2993) (3045:3045:3045))
        (PORT d[6] (2666:2666:2666) (2797:2797:2797))
        (PORT d[7] (3841:3841:3841) (4042:4042:4042))
        (PORT d[8] (3364:3364:3364) (3626:3626:3626))
        (PORT d[9] (3396:3396:3396) (3492:3492:3492))
        (PORT d[10] (3053:3053:3053) (3214:3214:3214))
        (PORT d[11] (3370:3370:3370) (3542:3542:3542))
        (PORT d[12] (2820:2820:2820) (2876:2876:2876))
        (PORT clk (3734:3734:3734) (3865:3865:3865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (2971:2971:2971))
        (PORT clk (3734:3734:3734) (3865:3865:3865))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3869:3869:3869))
        (PORT d[0] (3550:3550:3550) (3603:3603:3603))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3739:3739:3739) (3870:3870:3870))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3739:3739:3739) (3870:3870:3870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3739:3739:3739) (3870:3870:3870))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3739:3739:3739) (3870:3870:3870))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2401:2401:2401))
        (PORT d[1] (2298:2298:2298) (2348:2348:2348))
        (PORT d[2] (2342:2342:2342) (2395:2395:2395))
        (PORT d[3] (2654:2654:2654) (2687:2687:2687))
        (PORT d[4] (2570:2570:2570) (2611:2611:2611))
        (PORT d[5] (3171:3171:3171) (3347:3347:3347))
        (PORT d[6] (3862:3862:3862) (3968:3968:3968))
        (PORT d[7] (1843:1843:1843) (1869:1869:1869))
        (PORT d[8] (2665:2665:2665) (2798:2798:2798))
        (PORT d[9] (2647:2647:2647) (2784:2784:2784))
        (PORT d[10] (2139:2139:2139) (2164:2164:2164))
        (PORT d[11] (2141:2141:2141) (2167:2167:2167))
        (PORT d[12] (2581:2581:2581) (2572:2572:2572))
        (PORT clk (2476:2476:2476) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (PORT d[0] (1553:1553:1553) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1447:1447:1447) (1386:1386:1386))
        (PORT datab (1132:1132:1132) (1115:1115:1115))
        (PORT datac (6169:6169:6169) (6283:6283:6283))
        (PORT datad (3152:3152:3152) (3319:3319:3319))
        (IOPATH dataa combout (357:357:357) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2294:2294:2294) (2262:2262:2262))
        (PORT datab (2782:2782:2782) (2715:2715:2715))
        (PORT datac (6169:6169:6169) (6282:6282:6282))
        (PORT datad (204:204:204) (227:227:227))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (2885:2885:2885))
        (PORT clk (3741:3741:3741) (3858:3858:3858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2867:2867:2867))
        (PORT d[1] (2976:2976:2976) (3123:3123:3123))
        (PORT d[2] (2837:2837:2837) (3047:3047:3047))
        (PORT d[3] (2448:2448:2448) (2624:2624:2624))
        (PORT d[4] (3056:3056:3056) (3212:3212:3212))
        (PORT d[5] (3215:3215:3215) (3345:3345:3345))
        (PORT d[6] (3383:3383:3383) (3540:3540:3540))
        (PORT d[7] (3773:3773:3773) (3966:3966:3966))
        (PORT d[8] (3020:3020:3020) (3278:3278:3278))
        (PORT d[9] (3110:3110:3110) (3319:3319:3319))
        (PORT d[10] (3162:3162:3162) (3362:3362:3362))
        (PORT d[11] (2862:2862:2862) (3070:3070:3070))
        (PORT d[12] (3217:3217:3217) (3315:3315:3315))
        (PORT clk (3737:3737:3737) (3854:3854:3854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (2851:2851:2851))
        (PORT clk (3737:3737:3737) (3854:3854:3854))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3741:3741:3741) (3858:3858:3858))
        (PORT d[0] (3459:3459:3459) (3453:3453:3453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3742:3742:3742) (3859:3859:3859))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3742:3742:3742) (3859:3859:3859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3742:3742:3742) (3859:3859:3859))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3742:3742:3742) (3859:3859:3859))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4983:4983:4983) (5239:5239:5239))
        (PORT d[1] (4694:4694:4694) (4819:4819:4819))
        (PORT d[2] (3177:3177:3177) (3399:3399:3399))
        (PORT d[3] (3934:3934:3934) (3888:3888:3888))
        (PORT d[4] (2878:2878:2878) (3041:3041:3041))
        (PORT d[5] (3550:3550:3550) (3769:3769:3769))
        (PORT d[6] (3358:3358:3358) (3385:3385:3385))
        (PORT d[7] (2387:2387:2387) (2464:2464:2464))
        (PORT d[8] (2314:2314:2314) (2419:2419:2419))
        (PORT d[9] (2993:2993:2993) (3082:3082:3082))
        (PORT d[10] (2705:2705:2705) (2804:2804:2804))
        (PORT d[11] (2771:2771:2771) (2864:2864:2864))
        (PORT d[12] (2636:2636:2636) (2722:2722:2722))
        (PORT clk (2420:2420:2420) (2404:2404:2404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2420:2420:2420) (2404:2404:2404))
        (PORT d[0] (2170:2170:2170) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2421:2421:2421) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2414:2414:2414) (2401:2401:2401))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3186:3186:3186))
        (PORT clk (3860:3860:3860) (4024:4024:4024))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3434:3434:3434))
        (PORT d[1] (3385:3385:3385) (3544:3544:3544))
        (PORT d[2] (2739:2739:2739) (2883:2883:2883))
        (PORT d[3] (3295:3295:3295) (3547:3547:3547))
        (PORT d[4] (3507:3507:3507) (3701:3701:3701))
        (PORT d[5] (4477:4477:4477) (4675:4675:4675))
        (PORT d[6] (3031:3031:3031) (3163:3163:3163))
        (PORT d[7] (4238:4238:4238) (4438:4438:4438))
        (PORT d[8] (3658:3658:3658) (3943:3943:3943))
        (PORT d[9] (2930:2930:2930) (3034:3034:3034))
        (PORT d[10] (3111:3111:3111) (3310:3310:3310))
        (PORT d[11] (3951:3951:3951) (4235:4235:4235))
        (PORT d[12] (2869:2869:2869) (2980:2980:2980))
        (PORT clk (3856:3856:3856) (4020:4020:4020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2574:2574:2574))
        (PORT clk (3856:3856:3856) (4020:4020:4020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3860:3860:3860) (4024:4024:4024))
        (PORT d[0] (3192:3192:3192) (3205:3205:3205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3861:3861:3861) (4025:4025:4025))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3861:3861:3861) (4025:4025:4025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3861:3861:3861) (4025:4025:4025))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3861:3861:3861) (4025:4025:4025))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (4083:4083:4083))
        (PORT d[1] (4374:4374:4374) (4563:4563:4563))
        (PORT d[2] (3743:3743:3743) (3789:3789:3789))
        (PORT d[3] (4035:4035:4035) (4053:4053:4053))
        (PORT d[4] (3266:3266:3266) (3479:3479:3479))
        (PORT d[5] (3783:3783:3783) (3990:3990:3990))
        (PORT d[6] (3251:3251:3251) (3287:3287:3287))
        (PORT d[7] (2292:2292:2292) (2362:2362:2362))
        (PORT d[8] (3135:3135:3135) (3321:3321:3321))
        (PORT d[9] (2965:2965:2965) (3047:3047:3047))
        (PORT d[10] (2518:2518:2518) (2586:2586:2586))
        (PORT d[11] (2233:2233:2233) (2310:2310:2310))
        (PORT d[12] (3196:3196:3196) (3240:3240:3240))
        (PORT clk (2457:2457:2457) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2443:2443:2443))
        (PORT d[0] (2433:2433:2433) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2444:2444:2444))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1515:1515:1515))
        (PORT datab (1331:1331:1331) (1295:1295:1295))
        (PORT datac (6170:6170:6170) (6284:6284:6284))
        (PORT datad (3154:3154:3154) (3321:3321:3321))
        (IOPATH dataa combout (400:400:400) (400:400:400))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (1933:1933:1933))
        (PORT clk (3402:3402:3402) (3513:3513:3513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (2963:2963:2963))
        (PORT d[1] (1889:1889:1889) (1942:1942:1942))
        (PORT d[2] (1627:1627:1627) (1727:1727:1727))
        (PORT d[3] (2887:2887:2887) (3077:3077:3077))
        (PORT d[4] (1857:1857:1857) (1902:1902:1902))
        (PORT d[5] (1890:1890:1890) (1946:1946:1946))
        (PORT d[6] (2261:2261:2261) (2353:2353:2353))
        (PORT d[7] (2204:2204:2204) (2248:2248:2248))
        (PORT d[8] (2815:2815:2815) (3025:3025:3025))
        (PORT d[9] (2510:2510:2510) (2573:2573:2573))
        (PORT d[10] (2682:2682:2682) (2737:2737:2737))
        (PORT d[11] (3316:3316:3316) (3464:3464:3464))
        (PORT d[12] (1941:1941:1941) (1991:1991:1991))
        (PORT clk (3398:3398:3398) (3509:3509:3509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2186:2186:2186))
        (PORT clk (3398:3398:3398) (3509:3509:3509))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3402:3402:3402) (3513:3513:3513))
        (PORT d[0] (2806:2806:2806) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3403:3403:3403) (3514:3514:3514))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3403:3403:3403) (3514:3514:3514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3403:3403:3403) (3514:3514:3514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3403:3403:3403) (3514:3514:3514))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1583:1583:1583) (1629:1629:1629))
        (PORT d[1] (1565:1565:1565) (1615:1615:1615))
        (PORT d[2] (1614:1614:1614) (1668:1668:1668))
        (PORT d[3] (1973:1973:1973) (2013:2013:2013))
        (PORT d[4] (1846:1846:1846) (1879:1879:1879))
        (PORT d[5] (1565:1565:1565) (1602:1602:1602))
        (PORT d[6] (1769:1769:1769) (1786:1786:1786))
        (PORT d[7] (2272:2272:2272) (2303:2303:2303))
        (PORT d[8] (1523:1523:1523) (1525:1525:1525))
        (PORT d[9] (1769:1769:1769) (1733:1733:1733))
        (PORT d[10] (1460:1460:1460) (1455:1455:1455))
        (PORT d[11] (1497:1497:1497) (1490:1490:1490))
        (PORT d[12] (1461:1461:1461) (1459:1459:1459))
        (PORT clk (2481:2481:2481) (2471:2471:2471))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (PORT d[0] (1063:1063:1063) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2472:2472:2472))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2468:2468:2468))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (3175:3175:3175))
        (PORT clk (3843:3843:3843) (4005:4005:4005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3047:3047:3047) (3208:3208:3208))
        (PORT d[1] (2624:2624:2624) (2753:2753:2753))
        (PORT d[2] (2327:2327:2327) (2469:2469:2469))
        (PORT d[3] (2966:2966:2966) (3203:3203:3203))
        (PORT d[4] (2654:2654:2654) (2773:2773:2773))
        (PORT d[5] (3348:3348:3348) (3545:3545:3545))
        (PORT d[6] (3057:3057:3057) (3190:3190:3190))
        (PORT d[7] (3822:3822:3822) (4026:4026:4026))
        (PORT d[8] (3296:3296:3296) (3545:3545:3545))
        (PORT d[9] (2565:2565:2565) (2680:2680:2680))
        (PORT d[10] (3134:3134:3134) (3335:3335:3335))
        (PORT d[11] (3468:3468:3468) (3698:3698:3698))
        (PORT d[12] (3220:3220:3220) (3331:3331:3331))
        (PORT clk (3839:3839:3839) (4001:4001:4001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3153:3153:3153))
        (PORT clk (3839:3839:3839) (4001:4001:4001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3843:3843:3843) (4005:4005:4005))
        (PORT d[0] (3813:3813:3813) (3784:3784:3784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3844:3844:3844) (4006:4006:4006))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3844:3844:3844) (4006:4006:4006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3844:3844:3844) (4006:4006:4006))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3844:3844:3844) (4006:4006:4006))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3703:3703:3703) (3734:3734:3734))
        (PORT d[1] (4491:4491:4491) (4684:4684:4684))
        (PORT d[2] (3417:3417:3417) (3467:3467:3467))
        (PORT d[3] (3665:3665:3665) (3694:3694:3694))
        (PORT d[4] (3629:3629:3629) (3840:3840:3840))
        (PORT d[5] (4169:4169:4169) (4370:4370:4370))
        (PORT d[6] (2911:2911:2911) (2958:2958:2958))
        (PORT d[7] (2258:2258:2258) (2322:2322:2322))
        (PORT d[8] (3172:3172:3172) (3366:3366:3366))
        (PORT d[9] (2988:2988:2988) (3062:3062:3062))
        (PORT d[10] (2574:2574:2574) (2611:2611:2611))
        (PORT d[11] (2181:2181:2181) (2257:2257:2257))
        (PORT d[12] (2763:2763:2763) (2803:2803:2803))
        (PORT clk (2437:2437:2437) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2421:2421:2421))
        (PORT d[0] (2266:2266:2266) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2438:2438:2438) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2431:2431:2431) (2418:2418:2418))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (276:276:276))
        (PORT datab (1805:1805:1805) (1782:1782:1782))
        (PORT datac (1248:1248:1248) (1215:1215:1215))
        (PORT datad (3155:3155:3155) (3322:3322:3322))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3681:3681:3681) (3861:3861:3861))
        (PORT datab (3872:3872:3872) (4166:4166:4166))
        (PORT datac (202:202:202) (233:233:233))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (2823:2823:2823))
        (PORT clk (3892:3892:3892) (4029:4029:4029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (4896:4896:4896))
        (PORT d[1] (2409:2409:2409) (2563:2563:2563))
        (PORT d[2] (2909:2909:2909) (3127:3127:3127))
        (PORT d[3] (2593:2593:2593) (2686:2686:2686))
        (PORT d[4] (2880:2880:2880) (3098:3098:3098))
        (PORT d[5] (3746:3746:3746) (3863:3863:3863))
        (PORT d[6] (3593:3593:3593) (3845:3845:3845))
        (PORT d[7] (3343:3343:3343) (3486:3486:3486))
        (PORT d[8] (2506:2506:2506) (2706:2706:2706))
        (PORT d[9] (3562:3562:3562) (3786:3786:3786))
        (PORT d[10] (3077:3077:3077) (3236:3236:3236))
        (PORT d[11] (3046:3046:3046) (3270:3270:3270))
        (PORT d[12] (3835:3835:3835) (3940:3940:3940))
        (PORT clk (3888:3888:3888) (4025:4025:4025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3240:3240:3240))
        (PORT clk (3888:3888:3888) (4025:4025:4025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3892:3892:3892) (4029:4029:4029))
        (PORT d[0] (3559:3559:3559) (3592:3592:3592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3893:3893:3893) (4030:4030:4030))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3893:3893:3893) (4030:4030:4030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3893:3893:3893) (4030:4030:4030))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3893:3893:3893) (4030:4030:4030))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2117:2117:2117) (2192:2192:2192))
        (PORT d[1] (3564:3564:3564) (3647:3647:3647))
        (PORT d[2] (3511:3511:3511) (3700:3700:3700))
        (PORT d[3] (3859:3859:3859) (4148:4148:4148))
        (PORT d[4] (3726:3726:3726) (3977:3977:3977))
        (PORT d[5] (4211:4211:4211) (4410:4410:4410))
        (PORT d[6] (4065:4065:4065) (4163:4163:4163))
        (PORT d[7] (2441:2441:2441) (2496:2496:2496))
        (PORT d[8] (2341:2341:2341) (2408:2408:2408))
        (PORT d[9] (2308:2308:2308) (2419:2419:2419))
        (PORT d[10] (2649:2649:2649) (2785:2785:2785))
        (PORT d[11] (2579:2579:2579) (2680:2680:2680))
        (PORT d[12] (2164:2164:2164) (2204:2204:2204))
        (PORT clk (2451:2451:2451) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2440:2440:2440))
        (PORT d[0] (1747:1747:1747) (1754:1754:1754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2445:2445:2445) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (2085:2085:2085))
        (PORT clk (3769:3769:3769) (3896:3896:3896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2559:2559:2559))
        (PORT d[1] (3304:3304:3304) (3396:3396:3396))
        (PORT d[2] (2547:2547:2547) (2717:2717:2717))
        (PORT d[3] (2939:2939:2939) (3028:3028:3028))
        (PORT d[4] (2480:2480:2480) (2628:2628:2628))
        (PORT d[5] (2805:2805:2805) (2837:2837:2837))
        (PORT d[6] (3573:3573:3573) (3826:3826:3826))
        (PORT d[7] (2928:2928:2928) (3074:3074:3074))
        (PORT d[8] (2493:2493:2493) (2647:2647:2647))
        (PORT d[9] (2613:2613:2613) (2742:2742:2742))
        (PORT d[10] (2999:2999:2999) (3156:3156:3156))
        (PORT d[11] (3026:3026:3026) (3199:3199:3199))
        (PORT d[12] (2972:2972:2972) (3091:3091:3091))
        (PORT clk (3765:3765:3765) (3892:3892:3892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2490:2490:2490))
        (PORT clk (3765:3765:3765) (3892:3892:3892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3769:3769:3769) (3896:3896:3896))
        (PORT d[0] (3154:3154:3154) (3121:3121:3121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3897:3897:3897))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3897:3897:3897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3897:3897:3897))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3770:3770:3770) (3897:3897:3897))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2134:2134:2134) (2172:2172:2172))
        (PORT d[1] (2698:2698:2698) (2730:2730:2730))
        (PORT d[2] (2708:2708:2708) (2868:2868:2868))
        (PORT d[3] (3559:3559:3559) (3602:3602:3602))
        (PORT d[4] (3763:3763:3763) (4029:4029:4029))
        (PORT d[5] (4242:4242:4242) (4463:4463:4463))
        (PORT d[6] (3542:3542:3542) (3687:3687:3687))
        (PORT d[7] (1897:1897:1897) (1867:1867:1867))
        (PORT d[8] (2321:2321:2321) (2430:2430:2430))
        (PORT d[9] (2252:2252:2252) (2368:2368:2368))
        (PORT d[10] (2273:2273:2273) (2370:2370:2370))
        (PORT d[11] (2000:2000:2000) (1979:1979:1979))
        (PORT d[12] (2112:2112:2112) (2146:2146:2146))
        (PORT clk (2471:2471:2471) (2461:2461:2461))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2471:2471:2471) (2461:2461:2461))
        (PORT d[0] (1874:1874:1874) (1798:1798:1798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2462:2462:2462))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2458:2458:2458))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (909:909:909))
        (PORT datab (1322:1322:1322) (1316:1316:1316))
        (PORT datac (4729:4729:4729) (4833:4833:4833))
        (PORT datad (3093:3093:3093) (3230:3230:3230))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (359:359:359) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (2165:2165:2165))
        (PORT clk (3789:3789:3789) (3918:3918:3918))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (2933:2933:2933))
        (PORT d[1] (2379:2379:2379) (2534:2534:2534))
        (PORT d[2] (2919:2919:2919) (3086:3086:3086))
        (PORT d[3] (2534:2534:2534) (2727:2727:2727))
        (PORT d[4] (2128:2128:2128) (2278:2278:2278))
        (PORT d[5] (3111:3111:3111) (3134:3134:3134))
        (PORT d[6] (3586:3586:3586) (3837:3837:3837))
        (PORT d[7] (3303:3303:3303) (3447:3447:3447))
        (PORT d[8] (2794:2794:2794) (2939:2939:2939))
        (PORT d[9] (2688:2688:2688) (2863:2863:2863))
        (PORT d[10] (3105:3105:3105) (3271:3271:3271))
        (PORT d[11] (2618:2618:2618) (2790:2790:2790))
        (PORT d[12] (3334:3334:3334) (3449:3449:3449))
        (PORT clk (3785:3785:3785) (3914:3914:3914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2816:2816:2816) (2786:2786:2786))
        (PORT clk (3785:3785:3785) (3914:3914:3914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3789:3789:3789) (3918:3918:3918))
        (PORT d[0] (3438:3438:3438) (3417:3417:3417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3790:3790:3790) (3919:3919:3919))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3790:3790:3790) (3919:3919:3919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3790:3790:3790) (3919:3919:3919))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3790:3790:3790) (3919:3919:3919))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2874:2874:2874) (2912:2912:2912))
        (PORT d[1] (3067:3067:3067) (3103:3103:3103))
        (PORT d[2] (2702:2702:2702) (2861:2861:2861))
        (PORT d[3] (3201:3201:3201) (3245:3245:3245))
        (PORT d[4] (3404:3404:3404) (3673:3673:3673))
        (PORT d[5] (3926:3926:3926) (4150:4150:4150))
        (PORT d[6] (2798:2798:2798) (2867:2867:2867))
        (PORT d[7] (2224:2224:2224) (2189:2189:2189))
        (PORT d[8] (2006:2006:2006) (2126:2126:2126))
        (PORT d[9] (2540:2540:2540) (2639:2639:2639))
        (PORT d[10] (2253:2253:2253) (2354:2354:2354))
        (PORT d[11] (2671:2671:2671) (2666:2666:2666))
        (PORT d[12] (2273:2273:2273) (2262:2262:2262))
        (PORT clk (2482:2482:2482) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2469:2469:2469))
        (PORT d[0] (2067:2067:2067) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2483:2483:2483) (2470:2470:2470))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a96.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2466:2466:2466))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (2068:2068:2068))
        (PORT clk (3448:3448:3448) (3585:3585:3585))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2818:2818:2818))
        (PORT d[1] (3337:3337:3337) (3426:3426:3426))
        (PORT d[2] (2545:2545:2545) (2712:2712:2712))
        (PORT d[3] (2950:2950:2950) (3043:3043:3043))
        (PORT d[4] (2769:2769:2769) (2911:2911:2911))
        (PORT d[5] (2022:2022:2022) (2045:2045:2045))
        (PORT d[6] (3250:3250:3250) (3262:3262:3262))
        (PORT d[7] (3003:3003:3003) (3149:3149:3149))
        (PORT d[8] (2390:2390:2390) (2533:2533:2533))
        (PORT d[9] (2920:2920:2920) (3029:3029:3029))
        (PORT d[10] (3408:3408:3408) (3554:3554:3554))
        (PORT d[11] (2898:2898:2898) (3060:3060:3060))
        (PORT d[12] (2277:2277:2277) (2287:2287:2287))
        (PORT clk (3444:3444:3444) (3581:3581:3581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2145:2145:2145))
        (PORT clk (3444:3444:3444) (3581:3581:3581))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3448:3448:3448) (3585:3585:3585))
        (PORT d[0] (2801:2801:2801) (2776:2776:2776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3449:3449:3449) (3586:3586:3586))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3449:3449:3449) (3586:3586:3586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3449:3449:3449) (3586:3586:3586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3449:3449:3449) (3586:3586:3586))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2410:2410:2410))
        (PORT d[1] (2350:2350:2350) (2377:2377:2377))
        (PORT d[2] (2689:2689:2689) (2834:2834:2834))
        (PORT d[3] (3895:3895:3895) (3943:3943:3943))
        (PORT d[4] (2869:2869:2869) (3066:3066:3066))
        (PORT d[5] (3476:3476:3476) (3685:3685:3685))
        (PORT d[6] (3838:3838:3838) (3883:3883:3883))
        (PORT d[7] (2089:2089:2089) (2079:2079:2079))
        (PORT d[8] (2000:2000:2000) (2070:2070:2070))
        (PORT d[9] (1968:1968:1968) (1949:1949:1949))
        (PORT d[10] (1344:1344:1344) (1338:1338:1338))
        (PORT d[11] (2025:2025:2025) (1995:1995:1995))
        (PORT d[12] (1278:1278:1278) (1251:1251:1251))
        (PORT clk (2465:2465:2465) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2452:2452:2452))
        (PORT d[0] (1216:1216:1216) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a112.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (619:619:619))
        (PORT datab (1425:1425:1425) (1415:1415:1415))
        (PORT datac (4919:4919:4919) (4963:4963:4963))
        (PORT datad (1047:1047:1047) (1036:1036:1036))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (3756:3756:3756) (3808:3808:3808))
        (PORT datac (1639:1639:1639) (1670:1670:1670))
        (PORT datad (2312:2312:2312) (2280:2280:2280))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3670:3670:3670) (3725:3725:3725))
        (PORT datab (3590:3590:3590) (3498:3498:3498))
        (PORT datac (203:203:203) (234:234:234))
        (PORT datad (204:204:204) (228:228:228))
        (IOPATH dataa combout (377:377:377) (371:371:371))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VRAM_in\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (825:825:825))
        (PORT datab (1303:1303:1303) (1260:1260:1260))
        (PORT datac (1312:1312:1312) (1300:1300:1300))
        (PORT datad (4466:4466:4466) (4826:4826:4826))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|VRAM_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (4164:4164:4164) (4434:4434:4434))
        (PORT d (87:87:87) (104:104:104))
        (PORT ena (3039:3039:3039) (2904:2904:2904))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3323:3323:3323))
        (PORT clk (4246:4246:4246) (4414:4414:4414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3598:3598:3598) (3798:3798:3798))
        (PORT d[1] (3135:3135:3135) (3340:3340:3340))
        (PORT d[2] (2945:2945:2945) (3194:3194:3194))
        (PORT d[3] (3071:3071:3071) (3203:3203:3203))
        (PORT d[4] (2931:2931:2931) (3104:3104:3104))
        (PORT d[5] (3484:3484:3484) (3665:3665:3665))
        (PORT d[6] (3621:3621:3621) (3900:3900:3900))
        (PORT d[7] (3126:3126:3126) (3332:3332:3332))
        (PORT d[8] (2949:2949:2949) (3198:3198:3198))
        (PORT d[9] (3140:3140:3140) (3363:3363:3363))
        (PORT d[10] (3454:3454:3454) (3647:3647:3647))
        (PORT d[11] (4282:4282:4282) (4556:4556:4556))
        (PORT d[12] (3505:3505:3505) (3720:3720:3720))
        (PORT clk (4242:4242:4242) (4410:4410:4410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3160:3160:3160))
        (PORT clk (4242:4242:4242) (4410:4410:4410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4246:4246:4246) (4414:4414:4414))
        (PORT d[0] (3700:3700:3700) (3791:3791:3791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4247:4247:4247) (4415:4415:4415))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4247:4247:4247) (4415:4415:4415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4247:4247:4247) (4415:4415:4415))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4247:4247:4247) (4415:4415:4415))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3177:3177:3177))
        (PORT d[1] (4347:4347:4347) (4541:4541:4541))
        (PORT d[2] (3581:3581:3581) (3820:3820:3820))
        (PORT d[3] (4205:4205:4205) (4529:4529:4529))
        (PORT d[4] (3347:3347:3347) (3588:3588:3588))
        (PORT d[5] (3853:3853:3853) (4091:4091:4091))
        (PORT d[6] (4005:4005:4005) (4164:4164:4164))
        (PORT d[7] (3442:3442:3442) (3558:3558:3558))
        (PORT d[8] (2795:2795:2795) (2947:2947:2947))
        (PORT d[9] (2376:2376:2376) (2490:2490:2490))
        (PORT d[10] (2480:2480:2480) (2564:2564:2564))
        (PORT d[11] (2281:2281:2281) (2372:2372:2372))
        (PORT d[12] (2497:2497:2497) (2576:2576:2576))
        (PORT clk (2441:2441:2441) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2430:2430:2430))
        (PORT d[0] (2339:2339:2339) (2341:2341:2341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2427:2427:2427))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3267:3267:3267) (3514:3514:3514))
        (PORT clk (4630:4630:4630) (4835:4835:4835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3984:3984:3984) (4234:4234:4234))
        (PORT d[1] (3597:3597:3597) (3859:3859:3859))
        (PORT d[2] (3654:3654:3654) (3913:3913:3913))
        (PORT d[3] (4500:4500:4500) (4813:4813:4813))
        (PORT d[4] (3303:3303:3303) (3533:3533:3533))
        (PORT d[5] (4178:4178:4178) (4381:4381:4381))
        (PORT d[6] (4502:4502:4502) (4789:4789:4789))
        (PORT d[7] (4280:4280:4280) (4515:4515:4515))
        (PORT d[8] (3347:3347:3347) (3587:3587:3587))
        (PORT d[9] (4068:4068:4068) (4271:4271:4271))
        (PORT d[10] (3482:3482:3482) (3718:3718:3718))
        (PORT d[11] (4838:4838:4838) (5166:5166:5166))
        (PORT d[12] (4124:4124:4124) (4344:4344:4344))
        (PORT clk (4626:4626:4626) (4831:4831:4831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3253:3253:3253) (3324:3324:3324))
        (PORT clk (4626:4626:4626) (4831:4831:4831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4630:4630:4630) (4835:4835:4835))
        (PORT d[0] (4337:4337:4337) (4440:4440:4440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4631:4631:4631) (4836:4836:4836))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4631:4631:4631) (4836:4836:4836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4631:4631:4631) (4836:4836:4836))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4631:4631:4631) (4836:4836:4836))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3216:3216:3216))
        (PORT d[1] (4660:4660:4660) (4831:4831:4831))
        (PORT d[2] (3853:3853:3853) (4081:4081:4081))
        (PORT d[3] (4875:4875:4875) (5229:5229:5229))
        (PORT d[4] (4174:4174:4174) (4540:4540:4540))
        (PORT d[5] (4543:4543:4543) (4783:4783:4783))
        (PORT d[6] (4053:4053:4053) (4250:4250:4250))
        (PORT d[7] (3000:3000:3000) (3143:3143:3143))
        (PORT d[8] (2870:2870:2870) (3065:3065:3065))
        (PORT d[9] (3040:3040:3040) (3183:3183:3183))
        (PORT d[10] (2688:2688:2688) (2824:2824:2824))
        (PORT d[11] (2748:2748:2748) (2884:2884:2884))
        (PORT d[12] (2983:2983:2983) (3094:3094:3094))
        (PORT clk (2457:2457:2457) (2445:2445:2445))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2457:2457:2457) (2445:2445:2445))
        (PORT d[0] (2568:2568:2568) (2642:2642:2642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2446:2446:2446))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2442:2442:2442))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2767:2767:2767) (2882:2882:2882))
        (PORT datab (779:779:779) (769:769:769))
        (PORT datac (3933:3933:3933) (3991:3991:3991))
        (PORT datad (2234:2234:2234) (2101:2101:2101))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (3920:3920:3920))
        (PORT clk (4220:4220:4220) (4377:4377:4377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3923:3923:3923) (4141:4141:4141))
        (PORT d[1] (3378:3378:3378) (3480:3480:3480))
        (PORT d[2] (3704:3704:3704) (3948:3948:3948))
        (PORT d[3] (3363:3363:3363) (3480:3480:3480))
        (PORT d[4] (2541:2541:2541) (2725:2725:2725))
        (PORT d[5] (3459:3459:3459) (3634:3634:3634))
        (PORT d[6] (3634:3634:3634) (3895:3895:3895))
        (PORT d[7] (3922:3922:3922) (4027:4027:4027))
        (PORT d[8] (2970:2970:2970) (3219:3219:3219))
        (PORT d[9] (3178:3178:3178) (3398:3398:3398))
        (PORT d[10] (3128:3128:3128) (3288:3288:3288))
        (PORT d[11] (3540:3540:3540) (3799:3799:3799))
        (PORT d[12] (3470:3470:3470) (3681:3681:3681))
        (PORT clk (4216:4216:4216) (4373:4373:4373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3156:3156:3156))
        (PORT clk (4216:4216:4216) (4373:4373:4373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4220:4220:4220) (4377:4377:4377))
        (PORT d[0] (3427:3427:3427) (3436:3436:3436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4221:4221:4221) (4378:4378:4378))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4221:4221:4221) (4378:4378:4378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4221:4221:4221) (4378:4378:4378))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4221:4221:4221) (4378:4378:4378))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (3254:3254:3254))
        (PORT d[1] (4233:4233:4233) (4364:4364:4364))
        (PORT d[2] (3609:3609:3609) (3857:3857:3857))
        (PORT d[3] (4502:4502:4502) (4775:4775:4775))
        (PORT d[4] (4023:4023:4023) (4302:4302:4302))
        (PORT d[5] (4207:4207:4207) (4441:4441:4441))
        (PORT d[6] (3241:3241:3241) (3346:3346:3346))
        (PORT d[7] (3046:3046:3046) (3189:3189:3189))
        (PORT d[8] (2464:2464:2464) (2622:2622:2622))
        (PORT d[9] (2309:2309:2309) (2420:2420:2420))
        (PORT d[10] (2793:2793:2793) (2884:2884:2884))
        (PORT d[11] (2603:2603:2603) (2689:2689:2689))
        (PORT d[12] (2238:2238:2238) (2291:2291:2291))
        (PORT clk (2462:2462:2462) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2448:2448:2448))
        (PORT d[0] (2076:2076:2076) (2114:2114:2114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2449:2449:2449))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a113.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2445:2445:2445))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3303:3303:3303) (3549:3549:3549))
        (PORT clk (4631:4631:4631) (4838:4838:4838))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (3898:3898:3898))
        (PORT d[1] (3907:3907:3907) (4143:4143:4143))
        (PORT d[2] (3347:3347:3347) (3630:3630:3630))
        (PORT d[3] (4089:4089:4089) (4388:4388:4388))
        (PORT d[4] (3310:3310:3310) (3540:3540:3540))
        (PORT d[5] (3901:3901:3901) (4113:4113:4113))
        (PORT d[6] (4040:4040:4040) (4350:4350:4350))
        (PORT d[7] (4236:4236:4236) (4468:4468:4468))
        (PORT d[8] (3346:3346:3346) (3586:3586:3586))
        (PORT d[9] (3964:3964:3964) (4154:4154:4154))
        (PORT d[10] (3834:3834:3834) (4053:4053:4053))
        (PORT d[11] (4486:4486:4486) (4821:4821:4821))
        (PORT d[12] (4124:4124:4124) (4343:4343:4343))
        (PORT clk (4627:4627:4627) (4834:4834:4834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3571:3571:3571) (3617:3617:3617))
        (PORT clk (4627:4627:4627) (4834:4834:4834))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4631:4631:4631) (4838:4838:4838))
        (PORT d[0] (4193:4193:4193) (4248:4248:4248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4632:4632:4632) (4839:4839:4839))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4632:4632:4632) (4839:4839:4839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4632:4632:4632) (4839:4839:4839))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4632:4632:4632) (4839:4839:4839))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3518:3518:3518))
        (PORT d[1] (4338:4338:4338) (4529:4529:4529))
        (PORT d[2] (3505:3505:3505) (3749:3749:3749))
        (PORT d[3] (5217:5217:5217) (5562:5562:5562))
        (PORT d[4] (4189:4189:4189) (4556:4556:4556))
        (PORT d[5] (4298:4298:4298) (4567:4567:4567))
        (PORT d[6] (4052:4052:4052) (4249:4249:4249))
        (PORT d[7] (3057:3057:3057) (3207:3207:3207))
        (PORT d[8] (2869:2869:2869) (3064:3064:3064))
        (PORT d[9] (3081:3081:3081) (3220:3220:3220))
        (PORT d[10] (2704:2704:2704) (2839:2839:2839))
        (PORT d[11] (2722:2722:2722) (2857:2857:2857))
        (PORT d[12] (2873:2873:2873) (2978:2978:2978))
        (PORT clk (2452:2452:2452) (2438:2438:2438))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2438:2438:2438))
        (PORT d[0] (2535:2535:2535) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2439:2439:2439))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a97.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2446:2446:2446) (2435:2435:2435))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (279:279:279))
        (PORT datab (3982:3982:3982) (4044:4044:4044))
        (PORT datac (1620:1620:1620) (1576:1576:1576))
        (PORT datad (1853:1853:1853) (1821:1821:1821))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3311:3311:3311) (3554:3554:3554))
        (PORT clk (4633:4633:4633) (4845:4845:4845))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3895:3895:3895) (4104:4104:4104))
        (PORT d[1] (3522:3522:3522) (3780:3780:3780))
        (PORT d[2] (4150:4150:4150) (4408:4408:4408))
        (PORT d[3] (3424:3424:3424) (3597:3597:3597))
        (PORT d[4] (2954:2954:2954) (3180:3180:3180))
        (PORT d[5] (4186:4186:4186) (4389:4389:4389))
        (PORT d[6] (4019:4019:4019) (4328:4328:4328))
        (PORT d[7] (3921:3921:3921) (4162:4162:4162))
        (PORT d[8] (3299:3299:3299) (3534:3534:3534))
        (PORT d[9] (4110:4110:4110) (4321:4321:4321))
        (PORT d[10] (3856:3856:3856) (4072:4072:4072))
        (PORT d[11] (4421:4421:4421) (4756:4756:4756))
        (PORT d[12] (4089:4089:4089) (4310:4310:4310))
        (PORT clk (4629:4629:4629) (4841:4841:4841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (3910:3910:3910))
        (PORT clk (4629:4629:4629) (4841:4841:4841))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4633:4633:4633) (4845:4845:4845))
        (PORT d[0] (4096:4096:4096) (4230:4230:4230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4634:4634:4634) (4846:4846:4846))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4634:4634:4634) (4846:4846:4846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4634:4634:4634) (4846:4846:4846))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (4634:4634:4634) (4846:4846:4846))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2997:2997:2997) (3145:3145:3145))
        (PORT d[1] (4534:4534:4534) (4698:4698:4698))
        (PORT d[2] (3878:3878:3878) (4119:4119:4119))
        (PORT d[3] (4509:4509:4509) (4857:4857:4857))
        (PORT d[4] (4181:4181:4181) (4547:4547:4547))
        (PORT d[5] (4898:4898:4898) (5136:5136:5136))
        (PORT d[6] (4406:4406:4406) (4601:4601:4601))
        (PORT d[7] (3214:3214:3214) (3324:3324:3324))
        (PORT d[8] (2855:2855:2855) (3047:3047:3047))
        (PORT d[9] (3083:3083:3083) (3223:3223:3223))
        (PORT d[10] (2727:2727:2727) (2866:2866:2866))
        (PORT d[11] (2924:2924:2924) (3034:3034:3034))
        (PORT d[12] (2967:2967:2967) (3079:3079:3079))
        (PORT clk (2466:2466:2466) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2452:2452:2452))
        (PORT d[0] (2492:2492:2492) (2542:2542:2542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2467:2467:2467) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2460:2460:2460) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3089:3089:3089) (3268:3268:3268))
        (PORT clk (3494:3494:3494) (3621:3621:3621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2590:2590:2590))
        (PORT d[1] (2318:2318:2318) (2376:2376:2376))
        (PORT d[2] (1633:1633:1633) (1746:1746:1746))
        (PORT d[3] (2882:2882:2882) (3069:3069:3069))
        (PORT d[4] (2344:2344:2344) (2474:2474:2474))
        (PORT d[5] (2631:2631:2631) (2683:2683:2683))
        (PORT d[6] (2911:2911:2911) (3128:3128:3128))
        (PORT d[7] (2199:2199:2199) (2245:2245:2245))
        (PORT d[8] (2895:2895:2895) (3108:3108:3108))
        (PORT d[9] (2136:2136:2136) (2210:2210:2210))
        (PORT d[10] (3099:3099:3099) (3256:3256:3256))
        (PORT d[11] (3267:3267:3267) (3408:3408:3408))
        (PORT d[12] (2812:2812:2812) (2866:2866:2866))
        (PORT clk (3490:3490:3490) (3617:3617:3617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2508:2508:2508))
        (PORT clk (3490:3490:3490) (3617:3617:3617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3494:3494:3494) (3621:3621:3621))
        (PORT d[0] (3144:3144:3144) (3110:3110:3110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3495:3495:3495) (3622:3622:3622))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3495:3495:3495) (3622:3622:3622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3495:3495:3495) (3622:3622:3622))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3495:3495:3495) (3622:3622:3622))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (2013:2013:2013))
        (PORT d[1] (1936:1936:1936) (1987:1987:1987))
        (PORT d[2] (1994:1994:1994) (2041:2041:2041))
        (PORT d[3] (1986:1986:1986) (2036:2036:2036))
        (PORT d[4] (2223:2223:2223) (2261:2261:2261))
        (PORT d[5] (3108:3108:3108) (3280:3280:3280))
        (PORT d[6] (2630:2630:2630) (2621:2621:2621))
        (PORT d[7] (2193:2193:2193) (2182:2182:2182))
        (PORT d[8] (1852:1852:1852) (1846:1846:1846))
        (PORT d[9] (2209:2209:2209) (2249:2249:2249))
        (PORT d[10] (2249:2249:2249) (2236:2236:2236))
        (PORT d[11] (2092:2092:2092) (2117:2117:2117))
        (PORT d[12] (2237:2237:2237) (2238:2238:2238))
        (PORT clk (2488:2488:2488) (2474:2474:2474))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2488:2488:2488) (2474:2474:2474))
        (PORT d[0] (1407:1407:1407) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2489:2489:2489) (2475:2475:2475))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2584:2584:2584) (2650:2650:2650))
        (PORT datab (3107:3107:3107) (3014:3014:3014))
        (PORT datac (3284:3284:3284) (3282:3282:3282))
        (PORT datad (1528:1528:1528) (1502:1502:1502))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2598:2598:2598))
        (PORT clk (3915:3915:3915) (4083:4083:4083))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (3012:3012:3012))
        (PORT d[1] (2770:2770:2770) (2950:2950:2950))
        (PORT d[2] (2711:2711:2711) (2894:2894:2894))
        (PORT d[3] (2940:2940:2940) (3136:3136:3136))
        (PORT d[4] (2485:2485:2485) (2634:2634:2634))
        (PORT d[5] (3425:3425:3425) (3553:3553:3553))
        (PORT d[6] (3126:3126:3126) (3368:3368:3368))
        (PORT d[7] (3131:3131:3131) (3320:3320:3320))
        (PORT d[8] (3108:3108:3108) (3296:3296:3296))
        (PORT d[9] (3404:3404:3404) (3557:3557:3557))
        (PORT d[10] (3736:3736:3736) (3905:3905:3905))
        (PORT d[11] (3940:3940:3940) (4195:4195:4195))
        (PORT d[12] (3388:3388:3388) (3547:3547:3547))
        (PORT clk (3911:3911:3911) (4079:4079:4079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3029:3029:3029) (2999:2999:2999))
        (PORT clk (3911:3911:3911) (4079:4079:4079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3915:3915:3915) (4083:4083:4083))
        (PORT d[0] (3651:3651:3651) (3630:3630:3630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3916:3916:3916) (4084:4084:4084))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3916:3916:3916) (4084:4084:4084))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3916:3916:3916) (4084:4084:4084))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3916:3916:3916) (4084:4084:4084))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2581:2581:2581) (2702:2702:2702))
        (PORT d[1] (4136:4136:4136) (4158:4158:4158))
        (PORT d[2] (3905:3905:3905) (4184:4184:4184))
        (PORT d[3] (3468:3468:3468) (3488:3488:3488))
        (PORT d[4] (2982:2982:2982) (3239:3239:3239))
        (PORT d[5] (4045:4045:4045) (4274:4274:4274))
        (PORT d[6] (3501:3501:3501) (3601:3601:3601))
        (PORT d[7] (3426:3426:3426) (3539:3539:3539))
        (PORT d[8] (2764:2764:2764) (2914:2914:2914))
        (PORT d[9] (2972:2972:2972) (3105:3105:3105))
        (PORT d[10] (2311:2311:2311) (2335:2335:2335))
        (PORT d[11] (2607:2607:2607) (2680:2680:2680))
        (PORT d[12] (2509:2509:2509) (2577:2577:2577))
        (PORT clk (2458:2458:2458) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2446:2446:2446))
        (PORT d[0] (2031:2031:2031) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2459:2459:2459) (2447:2447:2447))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2452:2452:2452) (2443:2443:2443))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2584:2584:2584))
        (PORT clk (3875:3875:3875) (4025:4025:4025))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2929:2929:2929))
        (PORT d[1] (2659:2659:2659) (2801:2801:2801))
        (PORT d[2] (2854:2854:2854) (3058:3058:3058))
        (PORT d[3] (2575:2575:2575) (2773:2773:2773))
        (PORT d[4] (2083:2083:2083) (2232:2232:2232))
        (PORT d[5] (3824:3824:3824) (3953:3953:3953))
        (PORT d[6] (3888:3888:3888) (4129:4129:4129))
        (PORT d[7] (3394:3394:3394) (3573:3573:3573))
        (PORT d[8] (3351:3351:3351) (3533:3533:3533))
        (PORT d[9] (3008:3008:3008) (3167:3167:3167))
        (PORT d[10] (3450:3450:3450) (3610:3610:3610))
        (PORT d[11] (2919:2919:2919) (3078:3078:3078))
        (PORT d[12] (3751:3751:3751) (3907:3907:3907))
        (PORT clk (3871:3871:3871) (4021:4021:4021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (2803:2803:2803))
        (PORT clk (3871:3871:3871) (4021:4021:4021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3875:3875:3875) (4025:4025:4025))
        (PORT d[0] (3458:3458:3458) (3434:3434:3434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3876:3876:3876) (4026:4026:4026))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3876:3876:3876) (4026:4026:4026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3876:3876:3876) (4026:4026:4026))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3876:3876:3876) (4026:4026:4026))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (2936:2936:2936))
        (PORT d[1] (3429:3429:3429) (3459:3459:3459))
        (PORT d[2] (4091:4091:4091) (4395:4395:4395))
        (PORT d[3] (3104:3104:3104) (3136:3136:3136))
        (PORT d[4] (3081:3081:3081) (3352:3352:3352))
        (PORT d[5] (3254:3254:3254) (3485:3485:3485))
        (PORT d[6] (4165:4165:4165) (4253:4253:4253))
        (PORT d[7] (3312:3312:3312) (3304:3304:3304))
        (PORT d[8] (2209:2209:2209) (2291:2291:2291))
        (PORT d[9] (2574:2574:2574) (2678:2678:2678))
        (PORT d[10] (2466:2466:2466) (2533:2533:2533))
        (PORT d[11] (2307:2307:2307) (2310:2310:2310))
        (PORT d[12] (2505:2505:2505) (2575:2575:2575))
        (PORT clk (2476:2476:2476) (2462:2462:2462))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2476:2476:2476) (2462:2462:2462))
        (PORT d[0] (1867:1867:1867) (1910:1910:1910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2477:2477:2477) (2463:2463:2463))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2470:2470:2470) (2459:2459:2459))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|VideoMemory3\|altsyncram_component\|auto_generated\|mux3\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2581:2581:2581) (2647:2647:2647))
        (PORT datab (235:235:235) (269:269:269))
        (PORT datac (1259:1259:1259) (1224:1224:1224))
        (PORT datad (736:736:736) (729:729:729))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (875:875:875) (845:845:845))
        (PORT datac (3428:3428:3428) (3663:3663:3663))
        (PORT datad (1522:1522:1522) (1499:1499:1499))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2030:2030:2030))
        (PORT clk (3276:3276:3276) (3344:3344:3344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2525:2525:2525) (2595:2595:2595))
        (PORT d[1] (1551:1551:1551) (1613:1613:1613))
        (PORT d[2] (1610:1610:1610) (1679:1679:1679))
        (PORT d[3] (1823:1823:1823) (1861:1861:1861))
        (PORT d[4] (2321:2321:2321) (2366:2366:2366))
        (PORT d[5] (1562:1562:1562) (1606:1606:1606))
        (PORT d[6] (1528:1528:1528) (1582:1582:1582))
        (PORT d[7] (1217:1217:1217) (1281:1281:1281))
        (PORT d[8] (1552:1552:1552) (1603:1603:1603))
        (PORT d[9] (1181:1181:1181) (1223:1223:1223))
        (PORT d[10] (1763:1763:1763) (1804:1804:1804))
        (PORT d[11] (1430:1430:1430) (1468:1468:1468))
        (PORT d[12] (1946:1946:1946) (1992:1992:1992))
        (PORT clk (3272:3272:3272) (3340:3340:3340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1392:1392:1392))
        (PORT clk (3272:3272:3272) (3340:3340:3340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3276:3276:3276) (3344:3344:3344))
        (PORT d[0] (2084:2084:2084) (2020:2020:2020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3277:3277:3277) (3345:3345:3345))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3277:3277:3277) (3345:3345:3345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3277:3277:3277) (3345:3345:3345))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3277:3277:3277) (3345:3345:3345))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2457:2457:2457))
        (PORT d[1] (2488:2488:2488) (2502:2502:2502))
        (PORT d[2] (2660:2660:2660) (2800:2800:2800))
        (PORT d[3] (2022:2022:2022) (2118:2118:2118))
        (PORT d[4] (1898:1898:1898) (1944:1944:1944))
        (PORT d[5] (2538:2538:2538) (2595:2595:2595))
        (PORT d[6] (2766:2766:2766) (2818:2818:2818))
        (PORT d[7] (1865:1865:1865) (1869:1869:1869))
        (PORT d[8] (1942:1942:1942) (1938:1938:1938))
        (PORT d[9] (1753:1753:1753) (1740:1740:1740))
        (PORT d[10] (2239:2239:2239) (2234:2234:2234))
        (PORT d[11] (1823:1823:1823) (1818:1818:1818))
        (PORT d[12] (1969:1969:1969) (1967:1967:1967))
        (PORT clk (2436:2436:2436) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2423:2423:2423))
        (PORT d[0] (1719:1719:1719) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2430:2430:2430) (2420:2420:2420))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2518:2518:2518))
        (PORT clk (2673:2673:2673) (2742:2742:2742))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2564:2564:2564))
        (PORT d[1] (2243:2243:2243) (2296:2296:2296))
        (PORT d[2] (2014:2014:2014) (2086:2086:2086))
        (PORT d[3] (2430:2430:2430) (2601:2601:2601))
        (PORT d[4] (2182:2182:2182) (2246:2246:2246))
        (PORT d[5] (2259:2259:2259) (2347:2347:2347))
        (PORT d[6] (2113:2113:2113) (2145:2145:2145))
        (PORT d[7] (1870:1870:1870) (1923:1923:1923))
        (PORT d[8] (2981:2981:2981) (3126:3126:3126))
        (PORT d[9] (2334:2334:2334) (2392:2392:2392))
        (PORT d[10] (2483:2483:2483) (2522:2522:2522))
        (PORT d[11] (2457:2457:2457) (2483:2483:2483))
        (PORT d[12] (2600:2600:2600) (2637:2637:2637))
        (PORT clk (2669:2669:2669) (2738:2738:2738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2055:2055:2055))
        (PORT clk (2669:2669:2669) (2738:2738:2738))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2673:2673:2673) (2742:2742:2742))
        (PORT d[0] (2751:2751:2751) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2743:2743:2743))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2743:2743:2743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2743:2743:2743))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2674:2674:2674) (2743:2743:2743))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3168:3168:3168) (3179:3179:3179))
        (PORT d[1] (4696:4696:4696) (4858:4858:4858))
        (PORT d[2] (2642:2642:2642) (2774:2774:2774))
        (PORT d[3] (2065:2065:2065) (2169:2169:2169))
        (PORT d[4] (2645:2645:2645) (2784:2784:2784))
        (PORT d[5] (2522:2522:2522) (2582:2582:2582))
        (PORT d[6] (3438:3438:3438) (3509:3509:3509))
        (PORT d[7] (2519:2519:2519) (2511:2511:2511))
        (PORT d[8] (2442:2442:2442) (2508:2508:2508))
        (PORT d[9] (2604:2604:2604) (2586:2586:2586))
        (PORT d[10] (3124:3124:3124) (3172:3172:3172))
        (PORT d[11] (2489:2489:2489) (2471:2471:2471))
        (PORT d[12] (2742:2742:2742) (2737:2737:2737))
        (PORT clk (2442:2442:2442) (2429:2429:2429))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2429:2429:2429))
        (PORT d[0] (2052:2052:2052) (2028:2028:2028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a113.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2426:2426:2426))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1705:1705:1705) (1704:1704:1704))
        (PORT datab (1060:1060:1060) (1060:1060:1060))
        (PORT datac (3161:3161:3161) (3326:3326:3326))
        (PORT datad (2605:2605:2605) (2560:2560:2560))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (3027:3027:3027))
        (PORT clk (3651:3651:3651) (3812:3812:3812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3427:3427:3427))
        (PORT d[1] (3719:3719:3719) (3884:3884:3884))
        (PORT d[2] (3324:3324:3324) (3533:3533:3533))
        (PORT d[3] (3695:3695:3695) (3977:3977:3977))
        (PORT d[4] (3305:3305:3305) (3493:3493:3493))
        (PORT d[5] (2736:2736:2736) (2909:2909:2909))
        (PORT d[6] (3725:3725:3725) (4030:4030:4030))
        (PORT d[7] (4836:4836:4836) (5058:5058:5058))
        (PORT d[8] (2910:2910:2910) (3102:3102:3102))
        (PORT d[9] (3575:3575:3575) (3720:3720:3720))
        (PORT d[10] (3478:3478:3478) (3668:3668:3668))
        (PORT d[11] (3595:3595:3595) (3869:3869:3869))
        (PORT d[12] (4143:4143:4143) (4373:4373:4373))
        (PORT clk (3647:3647:3647) (3808:3808:3808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3225:3225:3225))
        (PORT clk (3647:3647:3647) (3808:3808:3808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3651:3651:3651) (3812:3812:3812))
        (PORT d[0] (3813:3813:3813) (3856:3856:3856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3652:3652:3652) (3813:3813:3813))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3652:3652:3652) (3813:3813:3813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3652:3652:3652) (3813:3813:3813))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3652:3652:3652) (3813:3813:3813))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3288:3288:3288) (3436:3436:3436))
        (PORT d[1] (3945:3945:3945) (4101:4101:4101))
        (PORT d[2] (3106:3106:3106) (3270:3270:3270))
        (PORT d[3] (3704:3704:3704) (3980:3980:3980))
        (PORT d[4] (3700:3700:3700) (4013:4013:4013))
        (PORT d[5] (3829:3829:3829) (4017:4017:4017))
        (PORT d[6] (4488:4488:4488) (4569:4569:4569))
        (PORT d[7] (3302:3302:3302) (3419:3419:3419))
        (PORT d[8] (2810:2810:2810) (2958:2958:2958))
        (PORT d[9] (2780:2780:2780) (2933:2933:2933))
        (PORT d[10] (3370:3370:3370) (3501:3501:3501))
        (PORT d[11] (3012:3012:3012) (3151:3151:3151))
        (PORT d[12] (2970:2970:2970) (3083:3083:3083))
        (PORT clk (2443:2443:2443) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2430:2430:2430))
        (PORT d[0] (2551:2551:2551) (2633:2633:2633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2431:2431:2431))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2437:2437:2437) (2427:2427:2427))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2490:2490:2490))
        (PORT clk (2735:2735:2735) (2801:2801:2801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2554:2554:2554))
        (PORT d[1] (2192:2192:2192) (2256:2256:2256))
        (PORT d[2] (2310:2310:2310) (2377:2377:2377))
        (PORT d[3] (2501:2501:2501) (2683:2683:2683))
        (PORT d[4] (2123:2123:2123) (2184:2184:2184))
        (PORT d[5] (2593:2593:2593) (2711:2711:2711))
        (PORT d[6] (2457:2457:2457) (2482:2482:2482))
        (PORT d[7] (2191:2191:2191) (2231:2231:2231))
        (PORT d[8] (3091:3091:3091) (3247:3247:3247))
        (PORT d[9] (2559:2559:2559) (2635:2635:2635))
        (PORT d[10] (2151:2151:2151) (2193:2193:2193))
        (PORT d[11] (2112:2112:2112) (2150:2150:2150))
        (PORT d[12] (2982:2982:2982) (3014:3014:3014))
        (PORT clk (2731:2731:2731) (2797:2797:2797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2107:2107:2107))
        (PORT clk (2731:2731:2731) (2797:2797:2797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2735:2735:2735) (2801:2801:2801))
        (PORT d[0] (2791:2791:2791) (2738:2738:2738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2736:2736:2736) (2802:2802:2802))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (3787:3787:3787))
        (PORT d[1] (4677:4677:4677) (4837:4837:4837))
        (PORT d[2] (2623:2623:2623) (2756:2756:2756))
        (PORT d[3] (2432:2432:2432) (2532:2532:2532))
        (PORT d[4] (3322:3322:3322) (3474:3474:3474))
        (PORT d[5] (2205:2205:2205) (2271:2271:2271))
        (PORT d[6] (3429:3429:3429) (3465:3465:3465))
        (PORT d[7] (3130:3130:3130) (3092:3092:3092))
        (PORT d[8] (3070:3070:3070) (3210:3210:3210))
        (PORT d[9] (2449:2449:2449) (2461:2461:2461))
        (PORT d[10] (3149:3149:3149) (3178:3178:3178))
        (PORT d[11] (2662:2662:2662) (2696:2696:2696))
        (PORT d[12] (2690:2690:2690) (2682:2682:2682))
        (PORT clk (2453:2453:2453) (2440:2440:2440))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2440:2440:2440))
        (PORT d[0] (1725:1725:1725) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2441:2441:2441))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a113.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2437:2437:2437))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (2268:2268:2268) (2268:2268:2268))
        (PORT datac (708:708:708) (708:708:708))
        (PORT datad (2605:2605:2605) (2560:2560:2560))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (1972:1972:1972))
        (PORT clk (2970:2970:2970) (3033:3033:3033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2267:2267:2267))
        (PORT d[1] (2269:2269:2269) (2327:2327:2327))
        (PORT d[2] (1623:1623:1623) (1694:1694:1694))
        (PORT d[3] (2450:2450:2450) (2625:2625:2625))
        (PORT d[4] (2286:2286:2286) (2330:2330:2330))
        (PORT d[5] (1569:1569:1569) (1613:1613:1613))
        (PORT d[6] (1754:1754:1754) (1788:1788:1788))
        (PORT d[7] (1801:1801:1801) (1844:1844:1844))
        (PORT d[8] (1591:1591:1591) (1646:1646:1646))
        (PORT d[9] (3234:3234:3234) (3300:3300:3300))
        (PORT d[10] (1457:1457:1457) (1503:1503:1503))
        (PORT d[11] (1500:1500:1500) (1545:1545:1545))
        (PORT d[12] (2290:2290:2290) (2332:2332:2332))
        (PORT clk (2966:2966:2966) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (1731:1731:1731))
        (PORT clk (2966:2966:2966) (3029:3029:3029))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2970:2970:2970) (3033:3033:3033))
        (PORT d[0] (2425:2425:2425) (2362:2362:2362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3034:3034:3034))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3034:3034:3034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3034:3034:3034))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2971:2971:2971) (3034:3034:3034))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (2827:2827:2827))
        (PORT d[1] (2842:2842:2842) (2851:2851:2851))
        (PORT d[2] (2638:2638:2638) (2776:2776:2776))
        (PORT d[3] (2333:2333:2333) (2404:2404:2404))
        (PORT d[4] (2646:2646:2646) (2780:2780:2780))
        (PORT d[5] (2187:2187:2187) (2254:2254:2254))
        (PORT d[6] (2803:2803:2803) (2855:2855:2855))
        (PORT d[7] (1874:1874:1874) (1879:1879:1879))
        (PORT d[8] (2517:2517:2517) (2587:2587:2587))
        (PORT d[9] (1877:1877:1877) (1868:1868:1868))
        (PORT d[10] (2730:2730:2730) (2731:2731:2731))
        (PORT d[11] (2030:2030:2030) (2004:2004:2004))
        (PORT d[12] (1950:1950:1950) (1944:1944:1944))
        (PORT clk (2422:2422:2422) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2422:2422:2422) (2409:2409:2409))
        (PORT d[0] (1408:1408:1408) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2423:2423:2423) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2416:2416:2416) (2406:2406:2406))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1552:1552:1552))
        (PORT clk (2982:2982:2982) (3044:3044:3044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1545:1545:1545))
        (PORT d[1] (2032:2032:2032) (2009:2009:2009))
        (PORT d[2] (2322:2322:2322) (2427:2427:2427))
        (PORT d[3] (1903:1903:1903) (1980:1980:1980))
        (PORT d[4] (2010:2010:2010) (2001:2001:2001))
        (PORT d[5] (2308:2308:2308) (2297:2297:2297))
        (PORT d[6] (2023:2023:2023) (2146:2146:2146))
        (PORT d[7] (3210:3210:3210) (3289:3289:3289))
        (PORT d[8] (2964:2964:2964) (3205:3205:3205))
        (PORT d[9] (2358:2358:2358) (2334:2334:2334))
        (PORT d[10] (2734:2734:2734) (2889:2889:2889))
        (PORT d[11] (1885:1885:1885) (1977:1977:1977))
        (PORT d[12] (2611:2611:2611) (2585:2585:2585))
        (PORT clk (2978:2978:2978) (3040:3040:3040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1694:1694:1694) (1589:1589:1589))
        (PORT clk (2978:2978:2978) (3040:3040:3040))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2982:2982:2982) (3044:3044:3044))
        (PORT d[0] (2316:2316:2316) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3045:3045:3045))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3045:3045:3045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3045:3045:3045))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2983:2983:2983) (3045:3045:3045))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3490:3490:3490))
        (PORT d[1] (2329:2329:2329) (2299:2299:2299))
        (PORT d[2] (2334:2334:2334) (2350:2350:2350))
        (PORT d[3] (2904:2904:2904) (3091:3091:3091))
        (PORT d[4] (3473:3473:3473) (3551:3551:3551))
        (PORT d[5] (1931:1931:1931) (2022:2022:2022))
        (PORT d[6] (2189:2189:2189) (2148:2148:2148))
        (PORT d[7] (2977:2977:2977) (3057:3057:3057))
        (PORT d[8] (2653:2653:2653) (2780:2780:2780))
        (PORT d[9] (3026:3026:3026) (3143:3143:3143))
        (PORT d[10] (2857:2857:2857) (2959:2959:2959))
        (PORT d[11] (2449:2449:2449) (2562:2562:2562))
        (PORT d[12] (2239:2239:2239) (2331:2331:2331))
        (PORT clk (2441:2441:2441) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2441:2441:2441) (2427:2427:2427))
        (PORT d[0] (1980:1980:1980) (1935:1935:1935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2435:2435:2435) (2424:2424:2424))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2386:2386:2386))
        (PORT clk (2830:2830:2830) (2847:2847:2847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2555:2555:2555))
        (PORT d[1] (2163:2163:2163) (2228:2228:2228))
        (PORT d[2] (2718:2718:2718) (2793:2793:2793))
        (PORT d[3] (2482:2482:2482) (2661:2661:2661))
        (PORT d[4] (2212:2212:2212) (2272:2272:2272))
        (PORT d[5] (2618:2618:2618) (2737:2737:2737))
        (PORT d[6] (2796:2796:2796) (2813:2813:2813))
        (PORT d[7] (2573:2573:2573) (2620:2620:2620))
        (PORT d[8] (3304:3304:3304) (3448:3448:3448))
        (PORT d[9] (2897:2897:2897) (2988:2988:2988))
        (PORT d[10] (2851:2851:2851) (2897:2897:2897))
        (PORT d[11] (2772:2772:2772) (2951:2951:2951))
        (PORT d[12] (3327:3327:3327) (3388:3388:3388))
        (PORT clk (2826:2826:2826) (2843:2843:2843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (1815:1815:1815))
        (PORT clk (2826:2826:2826) (2843:2843:2843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2830:2830:2830) (2847:2847:2847))
        (PORT d[0] (2457:2457:2457) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2848:2848:2848))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2848:2848:2848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2848:2848:2848))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2831:2831:2831) (2848:2848:2848))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3462:3462:3462) (3668:3668:3668))
        (PORT d[1] (4337:4337:4337) (4480:4480:4480))
        (PORT d[2] (3214:3214:3214) (3423:3423:3423))
        (PORT d[3] (2415:2415:2415) (2555:2555:2555))
        (PORT d[4] (3376:3376:3376) (3537:3537:3537))
        (PORT d[5] (2945:2945:2945) (3030:3030:3030))
        (PORT d[6] (3849:3849:3849) (3973:3973:3973))
        (PORT d[7] (3284:3284:3284) (3364:3364:3364))
        (PORT d[8] (2733:2733:2733) (2875:2875:2875))
        (PORT d[9] (2813:2813:2813) (2829:2829:2829))
        (PORT d[10] (3059:3059:3059) (3103:3103:3103))
        (PORT d[11] (2691:2691:2691) (2724:2724:2724))
        (PORT d[12] (2727:2727:2727) (2741:2741:2741))
        (PORT clk (2472:2472:2472) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2458:2458:2458))
        (PORT d[0] (1887:1887:1887) (1847:1847:1847))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2473:2473:2473) (2459:2459:2459))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a97.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2466:2466:2466) (2455:2455:2455))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2147:2147:2147) (2211:2211:2211))
        (PORT datab (3129:3129:3129) (3284:3284:3284))
        (PORT datac (3907:3907:3907) (4074:4074:4074))
        (PORT datad (1448:1448:1448) (1371:1371:1371))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1676:1676:1676))
        (PORT clk (2589:2589:2589) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (2764:2764:2764))
        (PORT d[1] (3136:3136:3136) (3276:3276:3276))
        (PORT d[2] (3104:3104:3104) (3254:3254:3254))
        (PORT d[3] (2392:2392:2392) (2507:2507:2507))
        (PORT d[4] (1987:1987:1987) (2101:2101:2101))
        (PORT d[5] (2885:2885:2885) (3025:3025:3025))
        (PORT d[6] (2426:2426:2426) (2589:2589:2589))
        (PORT d[7] (2956:2956:2956) (3083:3083:3083))
        (PORT d[8] (2845:2845:2845) (2929:2929:2929))
        (PORT d[9] (2601:2601:2601) (2718:2718:2718))
        (PORT d[10] (2724:2724:2724) (2877:2877:2877))
        (PORT d[11] (2611:2611:2611) (2776:2776:2776))
        (PORT d[12] (2766:2766:2766) (2846:2846:2846))
        (PORT clk (2585:2585:2585) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2421:2421:2421))
        (PORT clk (2585:2585:2585) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2589:2589:2589) (2622:2622:2622))
        (PORT d[0] (3153:3153:3153) (3052:3052:3052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2590:2590:2590) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3636:3636:3636))
        (PORT d[1] (4254:4254:4254) (4340:4340:4340))
        (PORT d[2] (3672:3672:3672) (3916:3916:3916))
        (PORT d[3] (3310:3310:3310) (3534:3534:3534))
        (PORT d[4] (3612:3612:3612) (3723:3723:3723))
        (PORT d[5] (2325:2325:2325) (2435:2435:2435))
        (PORT d[6] (3712:3712:3712) (3863:3863:3863))
        (PORT d[7] (3542:3542:3542) (3701:3701:3701))
        (PORT d[8] (3016:3016:3016) (3149:3149:3149))
        (PORT d[9] (2616:2616:2616) (2689:2689:2689))
        (PORT d[10] (3359:3359:3359) (3474:3474:3474))
        (PORT d[11] (2826:2826:2826) (2975:2975:2975))
        (PORT d[12] (2685:2685:2685) (2772:2772:2772))
        (PORT clk (2450:2450:2450) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2450:2450:2450) (2437:2437:2437))
        (PORT d[0] (2325:2325:2325) (2343:2343:2343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2451:2451:2451) (2438:2438:2438))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a97.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2444:2444:2444) (2434:2434:2434))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1540:1540:1540))
        (PORT datab (3939:3939:3939) (4107:4107:4107))
        (PORT datac (202:202:202) (234:234:234))
        (PORT datad (1263:1263:1263) (1243:1243:1243))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2599:2599:2599))
        (PORT clk (2800:2800:2800) (2766:2766:2766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2422:2422:2422))
        (PORT d[1] (2349:2349:2349) (2433:2433:2433))
        (PORT d[2] (3334:3334:3334) (3394:3394:3394))
        (PORT d[3] (2827:2827:2827) (3003:3003:3003))
        (PORT d[4] (2813:2813:2813) (2848:2848:2848))
        (PORT d[5] (2658:2658:2658) (2781:2781:2781))
        (PORT d[6] (3172:3172:3172) (3186:3186:3186))
        (PORT d[7] (2948:2948:2948) (3096:3096:3096))
        (PORT d[8] (3280:3280:3280) (3410:3410:3410))
        (PORT d[9] (2791:2791:2791) (2860:2860:2860))
        (PORT d[10] (3244:3244:3244) (3290:3290:3290))
        (PORT d[11] (3007:3007:3007) (3171:3171:3171))
        (PORT d[12] (3018:3018:3018) (3087:3087:3087))
        (PORT clk (2796:2796:2796) (2762:2762:2762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2437:2437:2437))
        (PORT clk (2796:2796:2796) (2762:2762:2762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2800:2800:2800) (2766:2766:2766))
        (PORT d[0] (3107:3107:3107) (3068:3068:3068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2767:2767:2767))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2767:2767:2767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2767:2767:2767))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2801:2801:2801) (2767:2767:2767))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3726:3726:3726) (3901:3901:3901))
        (PORT d[1] (4651:4651:4651) (4801:4801:4801))
        (PORT d[2] (2800:2800:2800) (2988:2988:2988))
        (PORT d[3] (2431:2431:2431) (2571:2571:2571))
        (PORT d[4] (2620:2620:2620) (2781:2781:2781))
        (PORT d[5] (2203:2203:2203) (2298:2298:2298))
        (PORT d[6] (3922:3922:3922) (4055:4055:4055))
        (PORT d[7] (3621:3621:3621) (3754:3754:3754))
        (PORT d[8] (2919:2919:2919) (3065:3065:3065))
        (PORT d[9] (3013:3013:3013) (3144:3144:3144))
        (PORT d[10] (3246:3246:3246) (3345:3345:3345))
        (PORT d[11] (2901:2901:2901) (2901:2901:2901))
        (PORT d[12] (3346:3346:3346) (3333:3333:3333))
        (PORT clk (2481:2481:2481) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2470:2470:2470))
        (PORT d[0] (1983:1983:1983) (1958:1958:1958))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2482:2482:2482) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2475:2475:2475) (2467:2467:2467))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2331:2331:2331))
        (PORT clk (2643:2643:2643) (2685:2685:2685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2930:2930:2930))
        (PORT d[1] (2714:2714:2714) (2776:2776:2776))
        (PORT d[2] (3146:3146:3146) (3334:3334:3334))
        (PORT d[3] (2428:2428:2428) (2586:2586:2586))
        (PORT d[4] (2771:2771:2771) (2906:2906:2906))
        (PORT d[5] (3588:3588:3588) (3761:3761:3761))
        (PORT d[6] (3051:3051:3051) (3230:3230:3230))
        (PORT d[7] (3304:3304:3304) (3456:3456:3456))
        (PORT d[8] (3585:3585:3585) (3670:3670:3670))
        (PORT d[9] (3213:3213:3213) (3325:3325:3325))
        (PORT d[10] (2960:2960:2960) (3113:3113:3113))
        (PORT d[11] (2701:2701:2701) (2865:2865:2865))
        (PORT d[12] (2875:2875:2875) (2993:2993:2993))
        (PORT clk (2639:2639:2639) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2643:2643:2643))
        (PORT clk (2639:2639:2639) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2643:2643:2643) (2685:2685:2685))
        (PORT d[0] (3020:3020:3020) (2995:2995:2995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2644:2644:2644) (2686:2686:2686))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2644:2644:2644) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2644:2644:2644) (2686:2686:2686))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2644:2644:2644) (2686:2686:2686))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3738:3738:3738))
        (PORT d[1] (3449:3449:3449) (3486:3486:3486))
        (PORT d[2] (4426:4426:4426) (4753:4753:4753))
        (PORT d[3] (3292:3292:3292) (3520:3520:3520))
        (PORT d[4] (2872:2872:2872) (3064:3064:3064))
        (PORT d[5] (2736:2736:2736) (2905:2905:2905))
        (PORT d[6] (4764:4764:4764) (4888:4888:4888))
        (PORT d[7] (3389:3389:3389) (3532:3532:3532))
        (PORT d[8] (3346:3346:3346) (3492:3492:3492))
        (PORT d[9] (3796:3796:3796) (3923:3923:3923))
        (PORT d[10] (3562:3562:3562) (3687:3687:3687))
        (PORT d[11] (3232:3232:3232) (3412:3412:3412))
        (PORT d[12] (2910:2910:2910) (3007:3007:3007))
        (PORT clk (2442:2442:2442) (2428:2428:2428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2442:2442:2442) (2428:2428:2428))
        (PORT d[0] (2460:2460:2460) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2443:2443:2443) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2436:2436:2436) (2425:2425:2425))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3909:3909:3909) (4087:4087:4087))
        (PORT datab (3131:3131:3131) (3287:3287:3287))
        (PORT datac (1861:1861:1861) (1802:1802:1802))
        (PORT datad (2083:2083:2083) (2068:2068:2068))
        (IOPATH dataa combout (400:400:400) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2453:2453:2453))
        (PORT clk (2628:2628:2628) (2622:2622:2622))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2204:2204:2204))
        (PORT d[1] (2609:2609:2609) (2703:2703:2703))
        (PORT d[2] (3329:3329:3329) (3389:3389:3389))
        (PORT d[3] (2822:2822:2822) (2997:2997:2997))
        (PORT d[4] (2550:2550:2550) (2611:2611:2611))
        (PORT d[5] (2657:2657:2657) (2780:2780:2780))
        (PORT d[6] (3171:3171:3171) (3185:3185:3185))
        (PORT d[7] (3093:3093:3093) (3258:3258:3258))
        (PORT d[8] (3379:3379:3379) (3532:3532:3532))
        (PORT d[9] (2751:2751:2751) (2823:2823:2823))
        (PORT d[10] (3212:3212:3212) (3254:3254:3254))
        (PORT d[11] (3067:3067:3067) (3273:3273:3273))
        (PORT d[12] (3007:3007:3007) (3074:3074:3074))
        (PORT clk (2624:2624:2624) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2364:2364:2364))
        (PORT clk (2624:2624:2624) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2628:2628:2628) (2622:2622:2622))
        (PORT d[0] (3029:3029:3029) (2995:2995:2995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2629:2629:2629) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2629:2629:2629) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2629:2629:2629) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2629:2629:2629) (2623:2623:2623))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3590:3590:3590))
        (PORT d[1] (4702:4702:4702) (4861:4861:4861))
        (PORT d[2] (2745:2745:2745) (2937:2937:2937))
        (PORT d[3] (2492:2492:2492) (2636:2636:2636))
        (PORT d[4] (2980:2980:2980) (3136:3136:3136))
        (PORT d[5] (2937:2937:2937) (3019:3019:3019))
        (PORT d[6] (4215:4215:4215) (4334:4334:4334))
        (PORT d[7] (3647:3647:3647) (3804:3804:3804))
        (PORT d[8] (2669:2669:2669) (2830:2830:2830))
        (PORT d[9] (3341:3341:3341) (3464:3464:3464))
        (PORT d[10] (3206:3206:3206) (3308:3308:3308))
        (PORT d[11] (2983:2983:2983) (3013:3013:3013))
        (PORT d[12] (2628:2628:2628) (2641:2641:2641))
        (PORT clk (2480:2480:2480) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2480:2480:2480) (2470:2470:2470))
        (PORT d[0] (2015:2015:2015) (1998:1998:1998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2481:2481:2481) (2471:2471:2471))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2474:2474:2474) (2467:2467:2467))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2116:2116:2116))
        (PORT clk (2508:2508:2508) (2524:2524:2524))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2972:2972:2972))
        (PORT d[1] (3175:3175:3175) (3346:3346:3346))
        (PORT d[2] (3046:3046:3046) (3200:3200:3200))
        (PORT d[3] (2762:2762:2762) (2915:2915:2915))
        (PORT d[4] (3530:3530:3530) (3754:3754:3754))
        (PORT d[5] (3366:3366:3366) (3552:3552:3552))
        (PORT d[6] (2839:2839:2839) (3034:3034:3034))
        (PORT d[7] (2971:2971:2971) (3135:3135:3135))
        (PORT d[8] (3291:3291:3291) (3418:3418:3418))
        (PORT d[9] (3476:3476:3476) (3562:3562:3562))
        (PORT d[10] (3369:3369:3369) (3534:3534:3534))
        (PORT d[11] (3036:3036:3036) (3222:3222:3222))
        (PORT d[12] (3173:3173:3173) (3310:3310:3310))
        (PORT clk (2504:2504:2504) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2835:2835:2835))
        (PORT clk (2504:2504:2504) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2508:2508:2508) (2524:2524:2524))
        (PORT d[0] (3419:3419:3419) (3467:3467:3467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2509:2509:2509) (2525:2525:2525))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3719:3719:3719))
        (PORT d[1] (3544:3544:3544) (3618:3618:3618))
        (PORT d[2] (3899:3899:3899) (4161:4161:4161))
        (PORT d[3] (3918:3918:3918) (4117:4117:4117))
        (PORT d[4] (3273:3273:3273) (3474:3474:3474))
        (PORT d[5] (3039:3039:3039) (3231:3231:3231))
        (PORT d[6] (4695:4695:4695) (4896:4896:4896))
        (PORT d[7] (3468:3468:3468) (3621:3621:3621))
        (PORT d[8] (3378:3378:3378) (3522:3522:3522))
        (PORT d[9] (3389:3389:3389) (3508:3508:3508))
        (PORT d[10] (3352:3352:3352) (3507:3507:3507))
        (PORT d[11] (3220:3220:3220) (3400:3400:3400))
        (PORT d[12] (3439:3439:3439) (3578:3578:3578))
        (PORT clk (2462:2462:2462) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (PORT d[0] (2583:2583:2583) (2659:2659:2659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2463:2463:2463) (2453:2453:2453))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2456:2456:2456) (2449:2449:2449))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (275:275:275))
        (PORT datab (1840:1840:1840) (1777:1777:1777))
        (PORT datac (2948:2948:2948) (2915:2915:2915))
        (PORT datad (3100:3100:3100) (3247:3247:3247))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (276:276:276))
        (PORT datab (6126:6126:6126) (6296:6296:6296))
        (PORT datac (4595:4595:4595) (4827:4827:4827))
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2738:2738:2738))
        (PORT clk (2596:2596:2596) (2638:2638:2638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2288:2288:2288))
        (PORT d[1] (2291:2291:2291) (2387:2387:2387))
        (PORT d[2] (3086:3086:3086) (3148:3148:3148))
        (PORT d[3] (2493:2493:2493) (2660:2660:2660))
        (PORT d[4] (3221:3221:3221) (3460:3460:3460))
        (PORT d[5] (2637:2637:2637) (2758:2758:2758))
        (PORT d[6] (3363:3363:3363) (3545:3545:3545))
        (PORT d[7] (3005:3005:3005) (3172:3172:3172))
        (PORT d[8] (3102:3102:3102) (3260:3260:3260))
        (PORT d[9] (2794:2794:2794) (2873:2873:2873))
        (PORT d[10] (3192:3192:3192) (3232:3232:3232))
        (PORT d[11] (2748:2748:2748) (2928:2928:2928))
        (PORT d[12] (3017:3017:3017) (3088:3088:3088))
        (PORT clk (2592:2592:2592) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2137:2137:2137))
        (PORT clk (2592:2592:2592) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2596:2596:2596) (2638:2638:2638))
        (PORT d[0] (2784:2784:2784) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2597:2597:2597) (2639:2639:2639))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2597:2597:2597) (2639:2639:2639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2597:2597:2597) (2639:2639:2639))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2597:2597:2597) (2639:2639:2639))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3440:3440:3440) (3644:3644:3644))
        (PORT d[1] (4641:4641:4641) (4786:4786:4786))
        (PORT d[2] (2913:2913:2913) (3131:3131:3131))
        (PORT d[3] (2421:2421:2421) (2556:2556:2556))
        (PORT d[4] (2999:2999:2999) (3164:3164:3164))
        (PORT d[5] (2886:2886:2886) (2963:2963:2963))
        (PORT d[6] (3480:3480:3480) (3543:3543:3543))
        (PORT d[7] (3810:3810:3810) (3962:3962:3962))
        (PORT d[8] (2995:2995:2995) (3158:3158:3158))
        (PORT d[9] (3046:3046:3046) (3174:3174:3174))
        (PORT d[10] (2746:2746:2746) (2798:2798:2798))
        (PORT d[11] (2953:2953:2953) (2971:2971:2971))
        (PORT d[12] (3043:3043:3043) (3052:3052:3052))
        (PORT clk (2478:2478:2478) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2478:2478:2478) (2467:2467:2467))
        (PORT d[0] (2256:2256:2256) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2479:2479:2479) (2468:2468:2468))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2472:2472:2472) (2464:2464:2464))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2453:2453:2453))
        (PORT clk (3048:3048:3048) (3124:3124:3124))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2227:2227:2227))
        (PORT d[1] (2909:2909:2909) (3025:3025:3025))
        (PORT d[2] (2867:2867:2867) (2996:2996:2996))
        (PORT d[3] (2742:2742:2742) (2919:2919:2919))
        (PORT d[4] (2776:2776:2776) (2914:2914:2914))
        (PORT d[5] (3067:3067:3067) (3213:3213:3213))
        (PORT d[6] (3240:3240:3240) (3456:3456:3456))
        (PORT d[7] (3010:3010:3010) (3147:3147:3147))
        (PORT d[8] (2475:2475:2475) (2619:2619:2619))
        (PORT d[9] (3014:3014:3014) (3141:3141:3141))
        (PORT d[10] (3089:3089:3089) (3225:3225:3225))
        (PORT d[11] (2839:2839:2839) (3043:3043:3043))
        (PORT d[12] (3605:3605:3605) (3744:3744:3744))
        (PORT clk (3044:3044:3044) (3120:3120:3120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2539:2539:2539))
        (PORT clk (3044:3044:3044) (3120:3120:3120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3048:3048:3048) (3124:3124:3124))
        (PORT d[0] (3167:3167:3167) (3170:3170:3170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3049:3049:3049) (3125:3125:3125))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3049:3049:3049) (3125:3125:3125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3049:3049:3049) (3125:3125:3125))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3049:3049:3049) (3125:3125:3125))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3582:3582:3582) (3709:3709:3709))
        (PORT d[1] (4002:4002:4002) (4167:4167:4167))
        (PORT d[2] (2979:2979:2979) (3103:3103:3103))
        (PORT d[3] (3704:3704:3704) (3893:3893:3893))
        (PORT d[4] (3238:3238:3238) (3471:3471:3471))
        (PORT d[5] (2946:2946:2946) (3090:3090:3090))
        (PORT d[6] (3561:3561:3561) (3653:3653:3653))
        (PORT d[7] (3389:3389:3389) (3562:3562:3562))
        (PORT d[8] (2324:2324:2324) (2424:2424:2424))
        (PORT d[9] (2648:2648:2648) (2743:2743:2743))
        (PORT d[10] (3390:3390:3390) (3440:3440:3440))
        (PORT d[11] (2604:2604:2604) (2613:2613:2613))
        (PORT d[12] (2529:2529:2529) (2604:2604:2604))
        (PORT clk (2453:2453:2453) (2442:2442:2442))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2453:2453:2453) (2442:2442:2442))
        (PORT d[0] (2183:2183:2183) (2127:2127:2127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2454:2454:2454) (2443:2443:2443))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2447:2447:2447) (2439:2439:2439))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2353:2353:2353))
        (PORT clk (2531:2531:2531) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3208:3208:3208))
        (PORT d[1] (3114:3114:3114) (3282:3282:3282))
        (PORT d[2] (3098:3098:3098) (3278:3278:3278))
        (PORT d[3] (3021:3021:3021) (3158:3158:3158))
        (PORT d[4] (3229:3229:3229) (3464:3464:3464))
        (PORT d[5] (3375:3375:3375) (3563:3563:3563))
        (PORT d[6] (2840:2840:2840) (3035:3035:3035))
        (PORT d[7] (3315:3315:3315) (3467:3467:3467))
        (PORT d[8] (3298:3298:3298) (3426:3426:3426))
        (PORT d[9] (3552:3552:3552) (3658:3658:3658))
        (PORT d[10] (3150:3150:3150) (3342:3342:3342))
        (PORT d[11] (3361:3361:3361) (3552:3552:3552))
        (PORT d[12] (3204:3204:3204) (3346:3346:3346))
        (PORT clk (2527:2527:2527) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2879:2879:2879))
        (PORT clk (2527:2527:2527) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2531:2531:2531) (2549:2549:2549))
        (PORT d[0] (3526:3526:3526) (3535:3535:3535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2532:2532:2532) (2550:2550:2550))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3665:3665:3665))
        (PORT d[1] (3876:3876:3876) (3938:3938:3938))
        (PORT d[2] (3828:3828:3828) (4092:4092:4092))
        (PORT d[3] (3681:3681:3681) (3909:3909:3909))
        (PORT d[4] (2846:2846:2846) (3055:3055:3055))
        (PORT d[5] (3071:3071:3071) (3256:3256:3256))
        (PORT d[6] (4686:4686:4686) (4886:4886:4886))
        (PORT d[7] (3406:3406:3406) (3548:3548:3548))
        (PORT d[8] (3336:3336:3336) (3482:3482:3482))
        (PORT d[9] (3432:3432:3432) (3554:3554:3554))
        (PORT d[10] (3320:3320:3320) (3472:3472:3472))
        (PORT d[11] (3253:3253:3253) (3435:3435:3435))
        (PORT d[12] (3437:3437:3437) (3583:3583:3583))
        (PORT clk (2464:2464:2464) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2464:2464:2464) (2454:2454:2454))
        (PORT d[0] (2512:2512:2512) (2622:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2465:2465:2465) (2455:2455:2455))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory2\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2458:2458:2458) (2451:2451:2451))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1648:1648:1648))
        (PORT clk (2540:2540:2540) (2563:2563:2563))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2636:2636:2636))
        (PORT d[1] (2756:2756:2756) (2893:2893:2893))
        (PORT d[2] (3079:3079:3079) (3234:3234:3234))
        (PORT d[3] (2616:2616:2616) (2727:2727:2727))
        (PORT d[4] (2649:2649:2649) (2748:2748:2748))
        (PORT d[5] (2916:2916:2916) (3057:3057:3057))
        (PORT d[6] (2410:2410:2410) (2571:2571:2571))
        (PORT d[7] (2882:2882:2882) (3035:3035:3035))
        (PORT d[8] (3030:3030:3030) (3182:3182:3182))
        (PORT d[9] (2958:2958:2958) (3076:3076:3076))
        (PORT d[10] (2933:2933:2933) (3051:3051:3051))
        (PORT d[11] (3085:3085:3085) (3253:3253:3253))
        (PORT d[12] (3270:3270:3270) (3423:3423:3423))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2591:2591:2591) (2584:2584:2584))
        (PORT clk (2536:2536:2536) (2559:2559:2559))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2540:2540:2540) (2563:2563:2563))
        (PORT d[0] (3213:3213:3213) (3215:3215:3215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2541:2541:2541) (2564:2564:2564))
        (IOPATH (posedge clk) pulse (0:0:0) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3589:3589:3589))
        (PORT d[1] (3901:3901:3901) (4016:4016:4016))
        (PORT d[2] (3250:3250:3250) (3501:3501:3501))
        (PORT d[3] (3230:3230:3230) (3401:3401:3401))
        (PORT d[4] (3293:3293:3293) (3391:3391:3391))
        (PORT d[5] (2604:2604:2604) (2736:2736:2736))
        (PORT d[6] (3627:3627:3627) (3760:3760:3760))
        (PORT d[7] (3514:3514:3514) (3670:3670:3670))
        (PORT d[8] (2752:2752:2752) (2904:2904:2904))
        (PORT d[9] (3046:3046:3046) (3172:3172:3172))
        (PORT d[10] (3280:3280:3280) (3389:3389:3389))
        (PORT d[11] (2864:2864:2864) (3018:3018:3018))
        (PORT d[12] (3074:3074:3074) (3146:3146:3146))
        (PORT clk (2461:2461:2461) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (222:222:222))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2451:2451:2451))
        (PORT d[0] (2359:2359:2359) (2406:2406:2406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2462:2462:2462) (2452:2452:2452))
        (IOPATH (posedge clk) pulse (0:0:0) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Inoutmodule\|VideoMemory\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2455:2455:2455) (2448:2448:2448))
        (IOPATH (posedge clk) q (348:348:348) (348:348:348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (58:58:58))
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2463:2463:2463) (2504:2504:2504))
        (PORT datab (3132:3132:3132) (3287:3287:3287))
        (PORT datac (3904:3904:3904) (4071:4071:4071))
        (PORT datad (1597:1597:1597) (1569:1569:1569))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (378:378:378))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1441:1441:1441))
        (PORT datab (1775:1775:1775) (1665:1665:1665))
        (PORT datac (3160:3160:3160) (3325:3325:3325))
        (PORT datad (1258:1258:1258) (1243:1243:1243))
        (IOPATH dataa combout (358:358:358) (353:353:353))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4012:4012:4012) (4285:4285:4285))
        (PORT datab (235:235:235) (270:270:270))
        (PORT datac (1299:1299:1299) (1288:1288:1288))
        (PORT datad (205:205:205) (228:228:228))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (388:388:388) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Blue\[4\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (323:323:323) (395:395:395))
        (PORT datac (4860:4860:4860) (4754:4754:4754))
        (PORT datad (266:266:266) (304:304:304))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|always8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (747:747:747))
        (PORT datab (740:740:740) (778:778:778))
        (PORT datac (1020:1020:1020) (1043:1043:1043))
        (PORT datad (719:719:719) (747:747:747))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|always8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (437:437:437))
        (PORT datac (280:280:280) (365:365:365))
        (PORT datad (923:923:923) (905:905:905))
        (IOPATH datab combout (402:402:402) (393:393:393))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (301:301:301))
        (PORT datab (259:259:259) (294:294:294))
        (PORT datac (226:226:226) (257:257:257))
        (PORT datad (229:229:229) (252:252:252))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (277:277:277))
        (PORT datab (261:261:261) (296:296:296))
        (PORT datac (228:228:228) (260:260:260))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH dataa combout (349:349:349) (353:353:353))
        (IOPATH datab combout (350:350:350) (361:361:361))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add8\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Equal9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (293:293:293))
        (PORT datab (234:234:234) (268:268:268))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (230:230:230) (253:253:253))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|vs)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2156:2156:2156))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (5686:5686:5686) (5325:5325:5325))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|always6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (295:295:295))
        (PORT datab (245:245:245) (285:285:285))
        (PORT datac (205:205:205) (237:237:237))
        (PORT datad (207:207:207) (230:230:230))
        (IOPATH dataa combout (406:406:406) (429:429:429))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|Add7\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|always6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (236:236:236) (271:271:271))
        (PORT datac (204:204:204) (236:236:236))
        (PORT datad (213:213:213) (242:242:242))
        (IOPATH dataa combout (358:358:358) (352:352:352))
        (IOPATH datab combout (361:361:361) (361:361:361))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|hs)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2148:2148:2148))
        (PORT d (87:87:87) (104:104:104))
        (PORT clrn (6247:6247:6247) (5915:5915:5915))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
        (IOPATH (negedge clrn) q (223:223:223) (223:223:223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1806:1806:1806) (1874:1874:1874))
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (4189:4189:4189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2904:2904:2904) (2974:2974:2974))
        (PORT ena (2823:2823:2823) (2727:2727:2727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (390:390:390))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (4189:4189:4189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2904:2904:2904) (2974:2974:2974))
        (PORT ena (2823:2823:2823) (2727:2727:2727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (390:390:390))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (4189:4189:4189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2904:2904:2904) (2974:2974:2974))
        (PORT ena (2823:2823:2823) (2727:2727:2727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (4189:4189:4189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2904:2904:2904) (2974:2974:2974))
        (PORT ena (2823:2823:2823) (2727:2727:2727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3435:3435:3435) (3395:3395:3395))
        (PORT datab (3078:3078:3078) (3212:3212:3212))
        (PORT datac (2503:2503:2503) (2544:2544:2544))
        (PORT datad (2279:2279:2279) (2333:2333:2333))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3435:3435:3435) (3396:3396:3396))
        (PORT datab (3077:3077:3077) (3212:3212:3212))
        (PORT datac (2502:2502:2502) (2543:2543:2543))
        (PORT datad (2279:2279:2279) (2333:2333:2333))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3437:3437:3437) (3398:3398:3398))
        (PORT datab (3075:3075:3075) (3209:3209:3209))
        (PORT datac (2500:2500:2500) (2541:2541:2541))
        (PORT datad (2278:2278:2278) (2332:2332:2332))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3437:3437:3437) (3398:3398:3398))
        (PORT datab (3076:3076:3076) (3210:3210:3210))
        (PORT datac (2501:2501:2501) (2542:2542:2542))
        (PORT datad (2279:2279:2279) (2333:2333:2333))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3441:3441:3441) (3403:3403:3403))
        (PORT datab (3069:3069:3069) (3202:3202:3202))
        (PORT datac (2495:2495:2495) (2535:2535:2535))
        (PORT datad (2276:2276:2276) (2330:2330:2330))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3434:3434:3434) (3395:3395:3395))
        (PORT datab (3079:3079:3079) (3213:3213:3213))
        (PORT datac (2503:2503:2503) (2545:2545:2545))
        (PORT datad (2279:2279:2279) (2333:2333:2333))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex0\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3440:3440:3440) (3402:3402:3402))
        (PORT datab (3071:3071:3071) (3204:3204:3204))
        (PORT datac (2496:2496:2496) (2536:2536:2536))
        (PORT datad (2277:2277:2277) (2330:2330:2330))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (4189:4189:4189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2904:2904:2904) (2974:2974:2974))
        (PORT ena (2823:2823:2823) (2727:2727:2727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (4189:4189:4189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2904:2904:2904) (2974:2974:2974))
        (PORT ena (2823:2823:2823) (2727:2727:2727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (4189:4189:4189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2904:2904:2904) (2974:2974:2974))
        (PORT ena (2823:2823:2823) (2727:2727:2727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (4189:4189:4189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2904:2904:2904) (2974:2974:2974))
        (PORT ena (2823:2823:2823) (2727:2727:2727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2037:2037:2037) (2018:2018:2018))
        (PORT datab (1886:1886:1886) (1875:1875:1875))
        (PORT datac (2030:2030:2030) (1982:1982:1982))
        (PORT datad (1411:1411:1411) (1463:1463:1463))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2037:2037:2037) (2018:2018:2018))
        (PORT datab (1887:1887:1887) (1875:1875:1875))
        (PORT datac (2029:2029:2029) (1981:1981:1981))
        (PORT datad (1410:1410:1410) (1462:1462:1462))
        (IOPATH dataa combout (400:400:400) (368:368:368))
        (IOPATH datab combout (402:402:402) (368:368:368))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2029:2029:2029) (2009:2009:2009))
        (PORT datab (1896:1896:1896) (1886:1886:1886))
        (PORT datac (2020:2020:2020) (1970:1970:1970))
        (PORT datad (1401:1401:1401) (1452:1452:1452))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2035:2035:2035) (2015:2015:2015))
        (PORT datab (1889:1889:1889) (1878:1878:1878))
        (PORT datac (2027:2027:2027) (1978:1978:1978))
        (PORT datad (1407:1407:1407) (1459:1459:1459))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2032:2032:2032) (2011:2011:2011))
        (PORT datab (1893:1893:1893) (1883:1883:1883))
        (PORT datac (2022:2022:2022) (1973:1973:1973))
        (PORT datad (1403:1403:1403) (1455:1455:1455))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2031:2031:2031) (2010:2010:2010))
        (PORT datab (1894:1894:1894) (1884:1884:1884))
        (PORT datac (2022:2022:2022) (1972:1972:1972))
        (PORT datad (1402:1402:1402) (1454:1454:1454))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2034:2034:2034) (2015:2015:2015))
        (PORT datab (1890:1890:1890) (1879:1879:1879))
        (PORT datac (2026:2026:2026) (1977:1977:1977))
        (PORT datad (1407:1407:1407) (1458:1458:1458))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (4189:4189:4189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2904:2904:2904) (2974:2974:2974))
        (PORT ena (2823:2823:2823) (2727:2727:2727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (4189:4189:4189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2904:2904:2904) (2974:2974:2974))
        (PORT ena (2823:2823:2823) (2727:2727:2727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (4189:4189:4189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2904:2904:2904) (2974:2974:2974))
        (PORT ena (2823:2823:2823) (2727:2727:2727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (4189:4189:4189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2904:2904:2904) (2974:2974:2974))
        (PORT ena (2823:2823:2823) (2727:2727:2727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2356:2356:2356) (2351:2351:2351))
        (PORT datab (1797:1797:1797) (1888:1888:1888))
        (PORT datac (2356:2356:2356) (2305:2305:2305))
        (PORT datad (2387:2387:2387) (2337:2337:2337))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2355:2355:2355) (2349:2349:2349))
        (PORT datab (1795:1795:1795) (1885:1885:1885))
        (PORT datac (2358:2358:2358) (2308:2308:2308))
        (PORT datad (2388:2388:2388) (2339:2339:2339))
        (IOPATH dataa combout (397:397:397) (424:424:424))
        (IOPATH datab combout (402:402:402) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2353:2353:2353) (2347:2347:2347))
        (PORT datab (1792:1792:1792) (1882:1882:1882))
        (PORT datac (2362:2362:2362) (2311:2311:2311))
        (PORT datad (2389:2389:2389) (2340:2340:2340))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2357:2357:2357) (2352:2352:2352))
        (PORT datab (1799:1799:1799) (1890:1890:1890))
        (PORT datac (2354:2354:2354) (2302:2302:2302))
        (PORT datad (2386:2386:2386) (2336:2336:2336))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2358:2358:2358) (2352:2352:2352))
        (PORT datab (1799:1799:1799) (1890:1890:1890))
        (PORT datac (2353:2353:2353) (2302:2302:2302))
        (PORT datad (2385:2385:2385) (2336:2336:2336))
        (IOPATH dataa combout (429:429:429) (437:437:437))
        (IOPATH datab combout (418:418:418) (404:404:404))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2354:2354:2354) (2348:2348:2348))
        (PORT datab (1794:1794:1794) (1884:1884:1884))
        (PORT datac (2360:2360:2360) (2309:2309:2309))
        (PORT datad (2388:2388:2388) (2339:2339:2339))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (285:285:285) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2353:2353:2353) (2346:2346:2346))
        (PORT datab (1791:1791:1791) (1881:1881:1881))
        (PORT datac (2363:2363:2363) (2313:2313:2313))
        (PORT datad (2390:2390:2390) (2341:2341:2341))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (418:418:418) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (392:392:392))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (4189:4189:4189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2904:2904:2904) (2974:2974:2974))
        (PORT ena (2823:2823:2823) (2727:2727:2727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (400:400:400))
        (IOPATH dataa combout (412:412:412) (428:428:428))
        (IOPATH dataa cout (498:498:498) (368:368:368))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (4189:4189:4189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2904:2904:2904) (2974:2974:2974))
        (PORT ena (2823:2823:2823) (2727:2727:2727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (308:308:308) (391:391:391))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datab cout (509:509:509) (372:372:372))
        (IOPATH datad combout (155:155:155) (139:139:139))
        (IOPATH cin combout (536:536:536) (512:512:512))
        (IOPATH cin cout (66:66:66) (66:66:66))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (4189:4189:4189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2904:2904:2904) (2974:2974:2974))
        (PORT ena (2823:2823:2823) (2727:2727:2727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Inoutmodule\|counter\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH cin combout (536:536:536) (512:512:512))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Inoutmodule\|counter\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (4189:4189:4189))
        (PORT d (87:87:87) (104:104:104))
        (PORT sclr (2904:2904:2904) (2974:2974:2974))
        (PORT ena (2823:2823:2823) (2727:2727:2727))
        (IOPATH (posedge clk) q (232:232:232) (232:232:232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (186:186:186))
      (HOLD sclr (posedge clk) (186:186:186))
      (HOLD ena (posedge clk) (186:186:186))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1637:1637:1637))
        (PORT datab (1331:1331:1331) (1345:1345:1345))
        (PORT datac (1588:1588:1588) (1584:1584:1584))
        (PORT datad (1602:1602:1602) (1589:1589:1589))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1640:1640:1640))
        (PORT datab (1333:1333:1333) (1348:1348:1348))
        (PORT datac (1586:1586:1586) (1582:1582:1582))
        (PORT datad (1603:1603:1603) (1590:1590:1590))
        (IOPATH dataa combout (383:383:383) (400:400:400))
        (IOPATH datab combout (389:389:389) (393:393:393))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1638:1638:1638))
        (PORT datab (1331:1331:1331) (1346:1346:1346))
        (PORT datac (1587:1587:1587) (1583:1583:1583))
        (PORT datad (1602:1602:1602) (1589:1589:1589))
        (IOPATH dataa combout (391:391:391) (396:396:396))
        (IOPATH datab combout (392:392:392) (409:409:409))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1622:1622:1622) (1644:1644:1644))
        (PORT datab (1336:1336:1336) (1351:1351:1351))
        (PORT datac (1583:1583:1583) (1578:1578:1578))
        (PORT datad (1604:1604:1604) (1592:1592:1592))
        (IOPATH dataa combout (417:417:417) (428:428:428))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1621:1621:1621) (1642:1642:1642))
        (PORT datab (1334:1334:1334) (1350:1350:1350))
        (PORT datac (1585:1585:1585) (1580:1580:1580))
        (PORT datad (1604:1604:1604) (1591:1591:1591))
        (IOPATH dataa combout (417:417:417) (424:424:424))
        (IOPATH datab combout (423:423:423) (434:434:434))
        (IOPATH datac combout (285:285:285) (280:280:280))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1621:1621:1621) (1642:1642:1642))
        (PORT datab (1334:1334:1334) (1350:1350:1350))
        (PORT datac (1584:1584:1584) (1580:1580:1580))
        (PORT datad (1604:1604:1604) (1591:1591:1591))
        (IOPATH dataa combout (417:417:417) (404:404:404))
        (IOPATH datab combout (441:441:441) (443:443:443))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex3\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1640:1640:1640))
        (PORT datab (1332:1332:1332) (1347:1347:1347))
        (PORT datac (1586:1586:1586) (1582:1582:1582))
        (PORT datad (1603:1603:1603) (1590:1590:1590))
        (IOPATH dataa combout (350:350:350) (354:354:354))
        (IOPATH datab combout (418:418:418) (425:425:425))
        (IOPATH datac combout (287:287:287) (281:281:281))
        (IOPATH datad combout (155:155:155) (139:139:139))
      )
    )
  )
)
