Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: lab1_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab1_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab1_top"
Output Format                      : NGC
Target Device                      : xc7z020-3-clg484

---- Source Options
Top Module Name                    : lab1_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\rotator.v" into library work
Parsing module <rotator>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\tcgrom.v" into library work
Parsing module <tcgrom>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\one_pulse.v" into library work
Parsing module <one_pulse>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\length_finder_internal.v" into library work
Parsing module <length_finder_internal>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\hash_round.v" into library work
Parsing module <hash_round>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\encoder.v" into library work
Parsing module <encoder>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\brute_force_synchronizer.v" into library work
Parsing module <brute_force_synchronizer>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\arbiter.v" into library work
Parsing module <arbiter>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\length_finder.v" into library work
Parsing module <length_finder>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\input_box.v" into library work
Parsing verilog file "dvi_defines.v" included at line 1.
Parsing module <input_box>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\hash_rom.v" into library work
Parsing module <hash_rom>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\hasher.v" into library work
Parsing module <hasher>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\cam.v" into library work
Parsing module <cam>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\button_press_unit.v" into library work
Parsing module <button_press_unit>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\verifier.v" into library work
Parsing module <verifier>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v" into library work
Parsing verilog file "dvi_defines.v" included at line 2.
Parsing module <lab1_interface>.
Analyzing Verilog file "\\afs\ir\class\ee108\groups\02\lab1\lab1_top.v" into library work
Parsing verilog file "ff_lib.v" included at line 1.
Parsing module <dff>.
Parsing module <dffr>.
Parsing module <dffre>.
Parsing module <lab1_top>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\02\lab1\i2c_sender.vhd" into library work
Parsing entity <i2c_sender>.
Parsing architecture <Behavioral> of entity <i2c_sender>.
Parsing VHDL file "\\afs\ir\class\ee108\groups\02\lab1\zedboard_hdmi.vhd" into library work
Parsing entity <zedboard_hdmi>.
Parsing architecture <Behavioral> of entity <zedboard_hdmi>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_top.v" Line 46: Port sw is not connected to this instance

Elaborating module <lab1_top>.

Elaborating module <verifier>.

Elaborating module <length_finder>.

Elaborating module <arbiter>.

Elaborating module <encoder>.

Elaborating module <hasher>.

Elaborating module <hash_round(ROUND=0)>.

Elaborating module <rotator(WIDTH=8)>.

Elaborating module <hash_round(ROUND=1)>.

Elaborating module <hash_round(ROUND=2)>.

Elaborating module <hash_round(ROUND=3)>.

Elaborating module <hash_round(ROUND=4)>.

Elaborating module <hash_round(ROUND=5)>.

Elaborating module <hash_round(ROUND=6)>.

Elaborating module <hash_round(ROUND=7)>.

Elaborating module <rotator(WIDTH=32)>.

Elaborating module <cam>.

Elaborating module <hash_rom>.

Elaborating module <lab1_interface>.

Elaborating module <dff(WIDTH=27)>.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v" Line 61: Result of 32-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v" Line 62: Result of 32-bit expression is truncated to fit in 21-bit target.

Elaborating module <dff(WIDTH=21)>.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v" Line 88: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v" Line 89: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v" Line 90: Result of 32-bit expression is truncated to fit in 8-bit target.
Going to vhdl side to elaborate module zedboard_hdmi

Elaborating entity <zedboard_hdmi> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "\\afs\ir\class\ee108\groups\02\lab1\zedboard_hdmi.vhd" Line 62: Using initial value '1' for hsyncactive since it is never assigned

Elaborating entity <i2c_sender> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <dff(WIDTH=11)>.
WARNING:HDLCompiler:189 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v" Line 136: Size mismatch in connection of port <q>. Formal port size is 11-bit while actual signal size is 10-bit.

Elaborating module <button_press_unit(WIDTH=20)>.

Elaborating module <brute_force_synchronizer>.

Elaborating module <dff>.

Elaborating module <debouncer(WIDTH=20)>.

Elaborating module <dffr(WIDTH=20)>.

Elaborating module <dffr(WIDTH=2)>.

Elaborating module <one_pulse>.

Elaborating module <dffr>.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v" Line 188: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v" Line 189: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <input_box>.

Elaborating module <length_finder_internal>.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\02\lab1\input_box.v" Line 67: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\02\lab1\input_box.v" Line 69: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\02\lab1\input_box.v" Line 72: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\02\lab1\input_box.v" Line 82: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\02\lab1\input_box.v" Line 84: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "\\afs\ir\class\ee108\groups\02\lab1\input_box.v" Line 85: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <tcgrom>.
WARNING:HDLCompiler:189 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v" Line 216: Size mismatch in connection of port <char_dn>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v" Line 221: Size mismatch in connection of port <x>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v" Line 222: Size mismatch in connection of port <y>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v" Line 234: Size mismatch in connection of port <char_up>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v" Line 240: Size mismatch in connection of port <x>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v" Line 241: Size mismatch in connection of port <y>. Formal port size is 10-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:634 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v" Line 151: Net <rst> does not have a driver.
WARNING:HDLCompiler:189 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_top.v" Line 74: Size mismatch in connection of port <leds>. Formal port size is 6-bit while actual signal size is 4-bit.
WARNING:HDLCompiler:552 - "\\afs\ir\class\ee108\groups\02\lab1\lab1_top.v" Line 46: Input port sw[8] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab1_top>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\lab1_top.v".
WARNING:Xst:2898 - Port 'sw', unconnected in block instance 'interface', is tied to GND.
    Summary:
	no macro.
Unit <lab1_top> synthesized.

Synthesizing Unit <verifier>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\verifier.v".
    Found 32-bit comparator equal for signal <hash[31]_rom_out[31]_equal_1_o> created at line 21
    Summary:
	inferred   1 Comparator(s).
Unit <verifier> synthesized.

Synthesizing Unit <length_finder>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\length_finder.v".
    Summary:
	no macro.
Unit <length_finder> synthesized.

Synthesizing Unit <arbiter>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\arbiter.v".
    Summary:
	no macro.
Unit <arbiter> synthesized.

Synthesizing Unit <encoder>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\encoder.v".
    Summary:
	no macro.
Unit <encoder> synthesized.

Synthesizing Unit <hasher>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\hasher.v".
    Summary:
Unit <hasher> synthesized.

Synthesizing Unit <hash_round_1>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\hash_round.v".
        ROUND = 0
    Found 8-bit adder for signal <mixed_a> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <hash_round_1> synthesized.

Synthesizing Unit <rotator_1>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\rotator.v".
        WIDTH = 8
    Found 16-bit shifter logical left for signal <double_rot_l> created at line 14
    Found 16-bit shifter logical right for signal <double_rot_r> created at line 15
    Summary:
	inferred   3 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <rotator_1> synthesized.

Synthesizing Unit <hash_round_2>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\hash_round.v".
        ROUND = 1
    Found 8-bit adder for signal <mixed_a> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <hash_round_2> synthesized.

Synthesizing Unit <hash_round_3>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\hash_round.v".
        ROUND = 2
    Found 8-bit adder for signal <n0024> created at line 24.
    Found 8-bit adder for signal <mixed_a> created at line 24.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <hash_round_3> synthesized.

Synthesizing Unit <hash_round_4>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\hash_round.v".
        ROUND = 3
    Found 8-bit adder for signal <n0026> created at line 24.
    Found 8-bit adder for signal <mixed_a> created at line 24.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <hash_round_4> synthesized.

Synthesizing Unit <hash_round_5>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\hash_round.v".
        ROUND = 4
    Found 8-bit adder for signal <n0026> created at line 24.
    Found 8-bit adder for signal <mixed_a> created at line 24.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <hash_round_5> synthesized.

Synthesizing Unit <hash_round_6>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\hash_round.v".
        ROUND = 5
    Found 8-bit adder for signal <n0020> created at line 24.
    Found 8-bit adder for signal <mixed_a> created at line 24.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <hash_round_6> synthesized.

Synthesizing Unit <hash_round_7>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\hash_round.v".
        ROUND = 6
    Found 8-bit adder for signal <n0020> created at line 24.
    Found 8-bit adder for signal <mixed_a> created at line 24.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <hash_round_7> synthesized.

Synthesizing Unit <hash_round_8>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\hash_round.v".
        ROUND = 7
    Found 8-bit adder for signal <n0020> created at line 24.
    Found 8-bit adder for signal <mixed_a> created at line 24.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <hash_round_8> synthesized.

Synthesizing Unit <rotator_2>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\rotator.v".
        WIDTH = 32
    Found 64-bit shifter logical left for signal <double_rot_l> created at line 14
    Found 64-bit shifter logical right for signal <double_rot_r> created at line 15
    Summary:
	inferred   3 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <rotator_2> synthesized.

Synthesizing Unit <cam>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\cam.v".
    Summary:
	no macro.
Unit <cam> synthesized.

Synthesizing Unit <hash_rom>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\hash_rom.v".
    Found 8x32-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
Unit <hash_rom> synthesized.

Synthesizing Unit <lab1_interface>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\lab1_interface.v".
        BPU_WIDTH = 20
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <cb>.
    Found 8-bit register for signal <cr>.
    Found 24-bit register for signal <converted>.
    Found 1-bit register for signal <focus>.
    Found 64-bit register for signal <username>.
    Found 64-bit register for signal <password>.
    Found 1-bit register for signal <valid_flopped>.
    Found 8-bit register for signal <ye>.
    Found 18-bit subtractor for signal <GND_23_o_GND_23_o_sub_11_OUT> created at line 61.
    Found 32-bit subtractor for signal <n0258> created at line 61.
    Found 27-bit adder for signal <led_counter[26]_GND_23_o_add_0_OUT> created at line 47.
    Found 19-bit adder for signal <n0252[18:0]> created at line 60.
    Found 20-bit adder for signal <n0255[19:0]> created at line 60.
    Found 21-bit adder for signal <n0228> created at line 60.
    Found 32-bit adder for signal <n0136> created at line 61.
    Found 9-bit adder for signal <rom_addr> created at line 281.
    Found 11-bit subtractor for signal <GND_23_o_GND_23_o_sub_42_OUT<10:0>> created at line 221.
    Found 10-bit subtractor for signal <GND_23_o_GND_23_o_sub_43_OUT<9:0>> created at line 222.
    Found 10-bit subtractor for signal <GND_23_o_GND_23_o_sub_46_OUT<9:0>> created at line 241.
    Found 32-bit subtractor for signal <_n0338> created at line 62.
    Found 32-bit adder for signal <_n0339> created at line 62.
    Found 32-bit adder for signal <n0137> created at line 62.
    Found 6x8-bit multiplier for signal <PWR_19_o_b[7]_MuLt_2_OUT> created at line 60.
    Found 10x8-bit multiplier for signal <PWR_19_o_g[7]_MuLt_3_OUT> created at line 60.
    Found 8x8-bit multiplier for signal <PWR_19_o_r[7]_MuLt_5_OUT> created at line 60.
    Found 9x8-bit multiplier for signal <PWR_19_o_b[7]_MuLt_8_OUT> created at line 61.
    Found 9x8-bit multiplier for signal <PWR_19_o_g[7]_MuLt_9_OUT> created at line 61.
    Found 7x8-bit multiplier for signal <PWR_19_o_r[7]_MuLt_11_OUT> created at line 61.
    Found 32x8-bit multiplier for signal <n0181> created at line 62.
    Found 9x8-bit multiplier for signal <PWR_19_o_g[7]_MuLt_15_OUT> created at line 62.
    Found 9x8-bit multiplier for signal <PWR_19_o_r[7]_MuLt_17_OUT> created at line 62.
    Found 8-bit shifter logical right for signal <rom_bit_select> created at line 371
    Found 21-bit comparator greater for signal <n0020> created at line 88
    Found 21-bit comparator greater for signal <n0024> created at line 89
    Found 10-bit comparator lessequal for signal <n0055> created at line 289
    Found 10-bit comparator greater for signal <y[9]_GND_23_o_LessThan_58_o> created at line 289
    Found 10-bit comparator lessequal for signal <n0060> created at line 303
    Found 10-bit comparator greater for signal <y[9]_GND_23_o_LessThan_71_o> created at line 303
    Found 10-bit comparator lessequal for signal <n0067> created at line 317
    Found 10-bit comparator greater for signal <y[9]_GND_23_o_LessThan_84_o> created at line 317
    Summary:
	inferred   9 Multiplier(s).
	inferred  14 Adder/Subtractor(s).
	inferred 178 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lab1_interface> synthesized.

Synthesizing Unit <dff_1>.
    Related source file is "Z:\groups\02\lab1/ff_lib.v".
        WIDTH = 27
    Found 27-bit register for signal <q>.
    Summary:
	inferred  27 D-type flip-flop(s).
Unit <dff_1> synthesized.

Synthesizing Unit <dff_2>.
    Related source file is "Z:\groups\02\lab1/ff_lib.v".
        WIDTH = 21
    Found 21-bit register for signal <q>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <dff_2> synthesized.

Synthesizing Unit <zedboard_hdmi>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\zedboard_hdmi.vhd".
WARNING:Xst:647 - Input <hdmi_int> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <hdmi_clk_bits>.
    Found 16-bit register for signal <hdmi_d>.
    Found 1-bit register for signal <hdmi_de>.
    Found 1-bit register for signal <hdmi_hsync>.
    Found 1-bit register for signal <hdmi_vsync>.
    Found 1-bit register for signal <blanking>.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <hsync>.
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 11-bit register for signal <ypos>.
    Found 11-bit register for signal <xpos>.
    Found 1-bit register for signal <edge>.
    Found 11-bit adder for signal <vcounter[10]_GND_36_o_add_25_OUT> created at line 1241.
    Found 11-bit adder for signal <hcounter[10]_GND_36_o_add_28_OUT> created at line 1241.
    Found 11-bit comparator lessequal for signal <n0021> created at line 165
    Found 11-bit comparator lessequal for signal <n0023> created at line 167
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <zedboard_hdmi> synthesized.

Synthesizing Unit <i2c_sender>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\i2c_sender.vhd".
    Found 8-bit register for signal <address>.
    Found 29-bit register for signal <clk_first_quarter>.
    Found 29-bit register for signal <clk_last_quarter>.
    Found 29-bit register for signal <busy_sr>.
    Found 8-bit register for signal <divider>.
    Found 23-bit register for signal <initial_pause>.
    Found 1-bit register for signal <finished>.
    Found 29-bit register for signal <tristate_sr>.
    Found 29-bit register for signal <data_sr>.
    Found 16-bit register for signal <reg_value>.
    Found 23-bit adder for signal <initial_pause[22]_GND_39_o_add_29_OUT> created at line 1241.
    Found 8-bit adder for signal <address[7]_GND_39_o_add_32_OUT> created at line 1241.
    Found 8-bit adder for signal <divider[7]_GND_39_o_add_63_OUT> created at line 1241.
    Found 32x16-bit Read Only RAM for signal <_n0206>
    Found 1-bit 4-to-1 multiplexer for signal <sioc> created at line 65.
    Found 1-bit tristate buffer for signal <siod> created at line 56
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 201 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <i2c_sender> synthesized.

Synthesizing Unit <dff_3>.
    Related source file is "Z:\groups\02\lab1/ff_lib.v".
        WIDTH = 11
    Found 11-bit register for signal <q>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <dff_3> synthesized.

Synthesizing Unit <button_press_unit>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\button_press_unit.v".
        WIDTH = 20
    Summary:
	no macro.
Unit <button_press_unit> synthesized.

Synthesizing Unit <brute_force_synchronizer>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\brute_force_synchronizer.v".
    Summary:
	no macro.
Unit <brute_force_synchronizer> synthesized.

Synthesizing Unit <dff>.
    Related source file is "Z:\groups\02\lab1/ff_lib.v".
        WIDTH = 1
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dff> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\debouncer.v".
        WIDTH = 20
    Found 20-bit adder for signal <counter_out[19]_GND_48_o_add_0_OUT> created at line 24.
    Found 1-bit 4-to-1 multiplexer for signal <counter_reset> created at line 48.
    Found 2-bit 4-to-1 multiplexer for signal <next_state_d> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <debouncer> synthesized.

Synthesizing Unit <dffr_1>.
    Related source file is "Z:\groups\02\lab1/ff_lib.v".
        WIDTH = 20
    Found 20-bit register for signal <q>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <dffr_1> synthesized.

Synthesizing Unit <dffr_2>.
    Related source file is "Z:\groups\02\lab1/ff_lib.v".
        WIDTH = 2
    Found 2-bit register for signal <q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dffr_2> synthesized.

Synthesizing Unit <one_pulse>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\one_pulse.v".
    Summary:
	no macro.
Unit <one_pulse> synthesized.

Synthesizing Unit <dffr>.
    Related source file is "Z:\groups\02\lab1/ff_lib.v".
        WIDTH = 1
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dffr> synthesized.

Synthesizing Unit <input_box>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\input_box.v".
    Found 64-bit register for signal <value>.
    Found 4-bit register for signal <pos>.
    Found 4-bit subtractor for signal <pos[3]_GND_53_o_sub_7_OUT> created at line 43.
    Found 5-bit subtractor for signal <GND_53_o_GND_53_o_sub_36_OUT> created at line 73.
    Found 4-bit adder for signal <pos[3]_GND_53_o_add_5_OUT> created at line 41.
    Found 8-bit adder for signal <n1236> created at line 51.
    Found 8-bit adder for signal <n1237> created at line 51.
    Found 8-bit adder for signal <n1238> created at line 51.
    Found 8-bit adder for signal <n1239> created at line 51.
    Found 8-bit adder for signal <n1240> created at line 51.
    Found 8-bit adder for signal <n1241> created at line 51.
    Found 8-bit adder for signal <n1242> created at line 51.
    Found 8-bit adder for signal <current_char[7]_GND_53_o_add_43_OUT> created at line 84.
    Found 9-bit adder for signal <rom_addr> created at line 109.
    Found 6-bit adder for signal <x[5]_GND_53_o_add_88_OUT> created at line 119.
    Found 6-bit adder for signal <x[5]_GND_53_o_add_90_OUT> created at line 119.
    Found 6-bit adder for signal <x[5]_GND_53_o_add_92_OUT> created at line 119.
    Found 6-bit adder for signal <x[5]_GND_53_o_add_94_OUT> created at line 119.
    Found 6-bit adder for signal <x[5]_GND_53_o_add_96_OUT> created at line 119.
    Found 6-bit adder for signal <x[5]_GND_53_o_add_98_OUT> created at line 119.
    Found 6-bit adder for signal <x[5]_GND_53_o_add_100_OUT> created at line 119.
    Found 8-bit adder for signal <n1294[7:0]> created at line 151.
    Found 8-bit subtractor for signal <GND_53_o_GND_53_o_sub_45_OUT<7:0>> created at line 85.
    Found 8-bit shifter logical right for signal <rom_bit_select> created at line 139
    Found 1-bit 64-to-1 multiplexer for signal <current_char<0>> created at line 51.
    Found 1-bit 64-to-1 multiplexer for signal <current_char<1>> created at line 51.
    Found 1-bit 64-to-1 multiplexer for signal <current_char<2>> created at line 51.
    Found 1-bit 64-to-1 multiplexer for signal <current_char<3>> created at line 51.
    Found 1-bit 64-to-1 multiplexer for signal <current_char<4>> created at line 51.
    Found 1-bit 64-to-1 multiplexer for signal <current_char<5>> created at line 51.
    Found 1-bit 64-to-1 multiplexer for signal <current_char<6>> created at line 51.
    Found 1-bit 64-to-1 multiplexer for signal <current_char<7>> created at line 51.
    Found 1-bit 64-to-1 multiplexer for signal <x[5]_value[63]_Mux_87_o> created at line 119.
    Found 1-bit 64-to-1 multiplexer for signal <x[5]_value[63]_Mux_89_o> created at line 119.
    Found 1-bit 64-to-1 multiplexer for signal <x[5]_value[63]_Mux_91_o> created at line 119.
    Found 1-bit 64-to-1 multiplexer for signal <x[5]_value[63]_Mux_93_o> created at line 119.
    Found 1-bit 64-to-1 multiplexer for signal <x[5]_value[63]_Mux_95_o> created at line 119.
    Found 1-bit 64-to-1 multiplexer for signal <x[5]_value[63]_Mux_97_o> created at line 119.
    Found 1-bit 64-to-1 multiplexer for signal <x[5]_value[63]_Mux_99_o> created at line 119.
    Found 1-bit 64-to-1 multiplexer for signal <x[5]_value[63]_Mux_101_o> created at line 119.
    Found 4-bit comparator greater for signal <pos[3]_GND_53_o_LessThan_2_o> created at line 33
    Found 4-bit comparator greater for signal <can_retreat> created at line 34
    Found 32-bit comparator equal for signal <GND_53_o_GND_53_o_equal_37_o> created at line 73
    Found 7-bit comparator lessequal for signal <n0055> created at line 100
    Found 8-bit comparator lessequal for signal <n0186> created at line 100
    Found 8-bit comparator lessequal for signal <n0317> created at line 100
    Found 8-bit comparator lessequal for signal <n0448> created at line 100
    Found 8-bit comparator lessequal for signal <n0579> created at line 100
    Found 8-bit comparator lessequal for signal <n0710> created at line 100
    Found 8-bit comparator lessequal for signal <n0841> created at line 100
    Found 8-bit comparator lessequal for signal <n0972> created at line 100
    Found 8-bit comparator lessequal for signal <n1123> created at line 128
    Found 8-bit comparator lessequal for signal <n1125> created at line 128
    Found 8-bit comparator lessequal for signal <n1129> created at line 130
    Found 8-bit comparator lessequal for signal <n1131> created at line 130
    Found 11-bit comparator greater for signal <x[10]_GND_53_o_LessThan_112_o> created at line 141
    Found 10-bit comparator greater for signal <y[9]_GND_53_o_LessThan_113_o> created at line 141
    Found 10-bit comparator greater for signal <y[9]_GND_53_o_LessThan_117_o> created at line 150
    Found 11-bit comparator lessequal for signal <n1148> created at line 151
    Found 11-bit comparator greater for signal <x[10]_GND_53_o_LessThan_120_o> created at line 151
    Summary:
	inferred  20 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred  20 Comparator(s).
	inferred 572 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <input_box> synthesized.

Synthesizing Unit <length_finder_internal>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\length_finder_internal.v".
    Summary:
	no macro.
Unit <length_finder_internal> synthesized.

Synthesizing Unit <tcgrom>.
    Related source file is "\\afs\ir\class\ee108\groups\02\lab1\tcgrom.v".
    Found 512x8-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
Unit <tcgrom> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x16-bit single-port Read Only RAM                   : 1
 512x8-bit single-port Read Only RAM                   : 3
 8x32-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 9
 10x8-bit multiplier                                   : 1
 32x8-bit multiplier                                   : 1
 8x6-bit multiplier                                    : 1
 8x7-bit multiplier                                    : 1
 8x8-bit multiplier                                    : 1
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 78
 10-bit subtractor                                     : 2
 11-bit adder                                          : 2
 11-bit subtractor                                     : 1
 18-bit subtractor                                     : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 6
 21-bit adder                                          : 1
 23-bit adder                                          : 1
 27-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 2
 4-bit addsub                                          : 2
 5-bit subtractor                                      : 2
 6-bit adder                                           : 14
 8-bit adder                                           : 34
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
# Registers                                            : 73
 1-bit register                                        : 32
 11-bit register                                       : 6
 16-bit register                                       : 2
 2-bit register                                        : 6
 20-bit register                                       : 5
 21-bit register                                       : 3
 23-bit register                                       : 1
 24-bit register                                       : 1
 27-bit register                                       : 1
 29-bit register                                       : 5
 4-bit register                                        : 2
 64-bit register                                       : 4
 8-bit register                                        : 5
# Comparators                                          : 51
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 3
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 4
 21-bit comparator greater                             : 2
 32-bit comparator equal                               : 3
 4-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 22
# Multiplexers                                         : 1201
 1-bit 2-to-1 multiplexer                              : 1092
 1-bit 4-to-1 multiplexer                              : 6
 1-bit 64-to-1 multiplexer                             : 32
 16-bit 2-to-1 multiplexer                             : 18
 2-bit 2-to-1 multiplexer                              : 4
 2-bit 4-to-1 multiplexer                              : 5
 29-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 3
 64-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 25
 9-bit 2-to-1 multiplexer                              : 9
# Logic shifters                                       : 21
 16-bit shifter logical left                           : 8
 16-bit shifter logical right                          : 8
 64-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
 8-bit shifter logical right                           : 3
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# Xors                                                 : 8
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1
 8-bit xor2                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <hdmi_clk_bits_0> in Unit <hdmi> is equivalent to the following FF/Latch, which will be removed : <hdmi_clk_bits_1> 
WARNING:Xst:2677 - Node <q_0> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_1> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_2> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_3> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_4> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_5> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_6> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_7> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_8> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_9> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_18> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <q_19> of sequential type is unconnected in block <cr_dff>.
WARNING:Xst:2677 - Node <ypos_0> of sequential type is unconnected in block <hdmi>.
WARNING:Xst:2677 - Node <ypos_10> of sequential type is unconnected in block <hdmi>.
WARNING:Xst:2677 - Node <xpos_0> of sequential type is unconnected in block <hdmi>.
WARNING:Xst:2677 - Node <q_0> of sequential type is unconnected in block <x_dff>.
WARNING:Xst:2677 - Node <q_0> of sequential type is unconnected in block <y_dff>.
WARNING:Xst:2677 - Node <q_10> of sequential type is unconnected in block <y_dff>.

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <counter/q>: 1 register on signal <counter/q>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <hash_rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <hash_rom> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_sender>.
The following registers are absorbed into counter <address>: 1 register on signal <address>.
The following registers are absorbed into counter <initial_pause>: 1 register on signal <initial_pause>.
The following registers are absorbed into counter <divider>: 1 register on signal <divider>.
INFO:Xst:3231 - The small RAM <Mram__n0206> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address<4:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <i2c_sender> synthesized (advanced).

Synthesizing (advanced) Unit <input_box>.
The following registers are absorbed into counter <pos>: 1 register on signal <pos>.
Unit <input_box> synthesized (advanced).

Synthesizing (advanced) Unit <lab1_interface>.
The following registers are absorbed into counter <led_div/q>: 1 register on signal <led_div/q>.
	Multiplier <Mmult_PWR_19_o_r[7]_MuLt_5_OUT> in block <lab1_interface> and adder/subtractor <Madd_n0255[19:0]> in block <lab1_interface> are combined into a MAC<Maddsub_PWR_19_o_r[7]_MuLt_5_OUT>.
	Multiplier <Mmult_PWR_19_o_r[7]_MuLt_17_OUT> in block <lab1_interface> and adder/subtractor <Madd__n0339_Madd> in block <lab1_interface> are combined into a MAC<Maddsub_PWR_19_o_r[7]_MuLt_17_OUT>.
	Multiplier <Mmult_PWR_19_o_r[7]_MuLt_11_OUT> in block <lab1_interface> and adder/subtractor <Msub_n0258_Madd> in block <lab1_interface> are combined into a MAC<Maddsub_PWR_19_o_r[7]_MuLt_11_OUT>.
	Multiplier <Mmult_PWR_19_o_b[7]_MuLt_8_OUT> in block <lab1_interface> and adder/subtractor <Msub_GND_23_o_GND_23_o_sub_11_OUT> in block <lab1_interface> are combined into a MAC<Maddsub_PWR_19_o_b[7]_MuLt_8_OUT>.
	Multiplier <Mmult_PWR_19_o_b[7]_MuLt_2_OUT> in block <lab1_interface> and adder/subtractor <Madd_n0252[18:0]> in block <lab1_interface> are combined into a MAC<Maddsub_PWR_19_o_b[7]_MuLt_2_OUT>.
	Multiplier <Mmult_PWR_19_o_g[7]_MuLt_15_OUT> in block <lab1_interface> and adder/subtractor <Msub__n0338_Madd> in block <lab1_interface> are combined into a MAC<Maddsub_PWR_19_o_g[7]_MuLt_15_OUT>.
Unit <lab1_interface> synthesized (advanced).

Synthesizing (advanced) Unit <tcgrom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <tcgrom> synthesized (advanced).

Synthesizing (advanced) Unit <zedboard_hdmi>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <zedboard_hdmi> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 32x16-bit single-port distributed Read Only RAM       : 1
 512x8-bit single-port distributed Read Only RAM       : 3
 8x32-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 6
 8x6-to-19-bit MAC                                     : 1
 8x7-to-21-bit MAC                                     : 1
 8x8-to-20-bit MAC                                     : 1
 9x8-to-18-bit MAC                                     : 1
 9x8-to-21-bit MAC                                     : 2
# Multipliers                                          : 3
 10x8-bit multiplier                                   : 1
 32x8-bit multiplier                                   : 1
 9x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 59
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 21-bit adder                                          : 3
 5-bit subtractor                                      : 2
 6-bit adder                                           : 14
 8-bit adder                                           : 32
 8-bit subtractor                                      : 2
 9-bit adder                                           : 3
# Counters                                             : 13
 11-bit up counter                                     : 2
 20-bit up counter                                     : 5
 23-bit up counter                                     : 1
 27-bit up counter                                     : 1
 4-bit updown counter                                  : 2
 8-bit up counter                                      : 2
# Registers                                            : 632
 Flip-Flops                                            : 632
# Comparators                                          : 51
 10-bit comparator greater                             : 7
 10-bit comparator lessequal                           : 3
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 4
 21-bit comparator greater                             : 2
 32-bit comparator equal                               : 3
 4-bit comparator greater                              : 4
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 22
# Multiplexers                                         : 1200
 1-bit 2-to-1 multiplexer                              : 1092
 1-bit 4-to-1 multiplexer                              : 6
 1-bit 64-to-1 multiplexer                             : 32
 16-bit 2-to-1 multiplexer                             : 18
 2-bit 2-to-1 multiplexer                              : 4
 2-bit 4-to-1 multiplexer                              : 5
 29-bit 2-to-1 multiplexer                             : 5
 32-bit 2-to-1 multiplexer                             : 3
 64-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 24
 9-bit 2-to-1 multiplexer                              : 9
# Logic shifters                                       : 21
 16-bit shifter logical left                           : 8
 16-bit shifter logical right                          : 8
 64-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
 8-bit shifter logical right                           : 3
# Xors                                                 : 8
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1
 8-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <hdmi_clk_bits_0> in Unit <zedboard_hdmi> is equivalent to the following FF/Latch, which will be removed : <hdmi_clk_bits_1> 
WARNING:Xst:1710 - FF/Latch <hdmi_d_0> (without init value) has a constant value of 0 in block <zedboard_hdmi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_d_1> (without init value) has a constant value of 0 in block <zedboard_hdmi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_d_2> (without init value) has a constant value of 0 in block <zedboard_hdmi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_d_3> (without init value) has a constant value of 0 in block <zedboard_hdmi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_d_4> (without init value) has a constant value of 0 in block <zedboard_hdmi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_d_5> (without init value) has a constant value of 0 in block <zedboard_hdmi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_d_6> (without init value) has a constant value of 0 in block <zedboard_hdmi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <hdmi_d_7> (without init value) has a constant value of 0 in block <zedboard_hdmi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <clk_last_quarter_0> has a constant value of 1 in block <i2c_sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tristate_sr_0> has a constant value of 0 in block <i2c_sender>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance PLLE2_BASE_inst in unit zedboard_hdmi of type PLLE2_BASE has been replaced by PLLE2_ADV

Optimizing unit <dff_2> ...

Optimizing unit <dff_3> ...

Optimizing unit <lab1_top> ...

Optimizing unit <debouncer> ...

Optimizing unit <hasher> ...

Optimizing unit <hash_round_5> ...
WARNING:Xst:2677 - Node <interface/hdmi/xpos_0> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/hdmi/ypos_10> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/hdmi/ypos_0> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/cr_dff/q_19> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/cr_dff/q_18> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/cr_dff/q_9> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/cr_dff/q_8> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/cr_dff/q_7> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/cr_dff/q_6> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/cr_dff/q_5> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/cr_dff/q_4> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/cr_dff/q_3> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/cr_dff/q_2> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/cr_dff/q_1> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/cr_dff/q_0> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/x_dff/q_0> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/y_dff/q_10> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:2677 - Node <interface/y_dff/q_0> of sequential type is unconnected in block <lab1_top>.
WARNING:Xst:1710 - FF/Latch <interface/ye_dff/q_18> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/ye_dff/q_19> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/ye_dff/q_20> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/pass_box/value_7> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/pass_box/value_15> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/pass_box/value_23> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/pass_box/value_31> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/pass_box/value_39> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/pass_box/value_47> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/pass_box/value_55> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/pass_box/value_63> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/pass_box/pos_3> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/usr_box/pos_3> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/password_7> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/password_15> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/password_23> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/password_31> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/password_39> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/password_47> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/password_55> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <interface/password_63> (without init value) has a constant value of 0 in block <lab1_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <interface/ye_dff/q_0> is unconnected in block <lab1_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <interface/ye_dff/q_1> is unconnected in block <lab1_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <interface/ye_dff/q_2> is unconnected in block <lab1_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <interface/ye_dff/q_3> is unconnected in block <lab1_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <interface/ye_dff/q_4> is unconnected in block <lab1_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <interface/ye_dff/q_5> is unconnected in block <lab1_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <interface/ye_dff/q_6> is unconnected in block <lab1_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <interface/ye_dff/q_7> is unconnected in block <lab1_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <interface/ye_dff/q_8> is unconnected in block <lab1_top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <interface/ye_dff/q_9> is unconnected in block <lab1_top>.
INFO:Xst:2261 - The FF/Latch <interface/char_up_pulser/last_value_storage/q_0> in Unit <lab1_top> is equivalent to the following FF/Latch, which will be removed : <interface/bpu3/sync/ff1/q_0> 
INFO:Xst:2261 - The FF/Latch <interface/char_dn_pulser/last_value_storage/q_0> in Unit <lab1_top> is equivalent to the following FF/Latch, which will be removed : <interface/bpu4/sync/ff1/q_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab1_top, actual ratio is 3.
FlipFlop interface/x_dff/q_5 has been replicated 1 time(s)
FlipFlop interface/x_dff/q_6 has been replicated 2 time(s)
FlipFlop interface/x_dff/q_7 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <lab1_top> :
	Found 3-bit shift register for signal <interface/bpu1/sync/ff3/q_0>.
	Found 3-bit shift register for signal <interface/bpu2/sync/ff3/q_0>.
	Found 2-bit shift register for signal <interface/bpu3/sync/ff3/q_0>.
	Found 2-bit shift register for signal <interface/bpu4/sync/ff3/q_0>.
	Found 3-bit shift register for signal <interface/bpu5/sync/ff3/q_0>.
	Found 2-bit shift register for signal <interface/converted_23>.
	Found 2-bit shift register for signal <interface/converted_22>.
	Found 2-bit shift register for signal <interface/converted_21>.
	Found 3-bit shift register for signal <interface/converted_20>.
	Found 3-bit shift register for signal <interface/converted_19>.
	Found 3-bit shift register for signal <interface/converted_18>.
	Found 3-bit shift register for signal <interface/converted_17>.
	Found 3-bit shift register for signal <interface/converted_16>.
Unit <lab1_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 706
 Flip-Flops                                            : 706
# Shift Registers                                      : 13
 2-bit shift register                                  : 5
 3-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab1_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2551
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 184
#      LUT2                        : 134
#      LUT3                        : 294
#      LUT4                        : 133
#      LUT5                        : 222
#      LUT6                        : 706
#      MUXCY                       : 363
#      MUXF7                       : 117
#      MUXF8                       : 36
#      VCC                         : 1
#      XORCY                       : 345
# FlipFlops/Latches                : 720
#      FD                          : 73
#      FDE                         : 220
#      FDR                         : 146
#      FDRE                        : 229
#      FDS                         : 16
#      FDSE                        : 35
#      ODDR                        : 1
# Shift Registers                  : 13
#      SRLC16E                     : 13
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 32
#      IBUF                        : 6
#      OBUF                        : 25
#      OBUFT                       : 1
# DSPs                             : 8
#      DSP48E1                     : 8
# Others                           : 1
#      PLLE2_ADV                   : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:             720  out of  106400     0%  
 Number of Slice LUTs:                 1701  out of  53200     3%  
    Number used as Logic:              1688  out of  53200     3%  
    Number used as Memory:               13  out of  17400     0%  
       Number used as SRL:               13

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1980
   Number with an unused Flip Flop:    1260  out of   1980    63%  
   Number with an unused LUT:           279  out of   1980    14%  
   Number of fully used LUT-FF pairs:   441  out of   1980    22%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  32  out of    200    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      8  out of    220     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100                            | PLLE2_ADV:CLKOUT0      | 677   |
clk_100                            | PLLE2_ADV:CLKOUT1      | 58    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.490ns (Maximum Frequency: 87.036MHz)
   Minimum input arrival time before clock: 2.300ns
   Maximum output required time after clock: 1.030ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100'
  Clock period: 11.490ns (frequency: 87.036MHz)
  Total number of paths / destination ports: 1554066150405 / 1598
-------------------------------------------------------------------------
Delay:               11.490ns (Levels of Logic = 14)
  Source:            interface/x_dff/q_6_1 (FF)
  Destination:       interface/Madd_n0137_Madd1 (DSP)
  Source Clock:      clk_100 rising
  Destination Clock: clk_100 rising

  Data Path: interface/x_dff/q_6_1 to interface/Madd_n0137_Madd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.232   0.343  interface/x_dff/q_6_1 (interface/x_dff/q_6_1)
     LUT2:I0->O           15   0.043   0.344  interface/Msub_GND_23_o_GND_23_o_sub_42_OUT<10:0>_xor<5>11 (interface/GND_23_o_GND_23_o_sub_42_OUT<5>)
     MUXF7:S->O            7   0.230   0.578  interface/pass_box/Mmux_x[5]_value[63]_Mux_97_o_2_f7 (interface/pass_box/x[5]_value[63]_Mux_97_o)
     LUT6:I0->O            1   0.043   0.289  interface/pass_box/Mmux_rom_base_addr41 (interface/pass_box/Mmux_rom_base_addr4)
     LUT3:I2->O           30   0.043   0.386  interface/pass_box/Mmux_rom_base_addr42 (interface/pass_box/rom_base_addr<6>)
     MUXF7:S->O            1   0.230   0.000  interface_pass_box/char_rom/Mram_data22_f7_0 (interface_pass_box/char_rom/Mram_data22_f71)
     MUXF8:I0->O           1   0.123   0.343  interface_pass_box/char_rom/Mram_data22_f8 (interface_pass_box/char_rom/Mram_data22_f8)
     LUT3:I1->O            1   0.043   0.343  interface_pass_box/char_rom/Mram_data241 (interface/pass_box/rom_data<6>)
     LUT3:I1->O            1   0.043   0.289  interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut<12>125 (interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut<12>125)
     LUT6:I5->O            1   0.043   0.456  interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut<12>126 (interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut<12>126)
     LUT6:I2->O            7   0.043   0.317  interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut<12>129 (interface/Maddsub_PWR_19_o_r[7]_MuLt_5_OUT_Madd1_lut<12>12)
     LUT6:I5->O           15   0.043   0.408  interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut<7>3_SW0 (N121)
     LUT6:I4->O           75   0.043   0.393  interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_lut<7>3 (interface/Maddsub_PWR_19_o_b[7]_MuLt_2_OUT_Madd1_cy<2>)
     DSP48E1:A6->PCOUT47    1   2.970   0.000  interface/Mmult_n0181 (interface/Mmult_n0181_PCOUT_to_Mmult_n01811_PCIN_47)
     DSP48E1:PCIN47->P3    1   1.107   0.279  interface/Mmult_n01811 (interface/n0181<20>)
     DSP48E1:A2                1.441          interface/Madd_n0137_Madd1
    ----------------------------------------
    Total                     11.490ns (6.720ns logic, 4.770ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100'
  Total number of paths / destination ports: 365 / 189
-------------------------------------------------------------------------
Offset:              2.300ns (Levels of Logic = 6)
  Source:            up_button (PAD)
  Destination:       interface/usr_box/value_63 (FF)
  Destination Clock: clk_100 rising

  Data Path: up_button to interface/usr_box/value_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.000   0.349  up_button_IBUF (up_button_IBUF)
     LUT2:I1->O           10   0.043   0.584  interface/char_up_pulser/out1 (interface/char_up)
     LUT6:I1->O            1   0.043   0.542  interface/char_up71 (interface/char_up7)
     LUT6:I1->O            1   0.043   0.289  interface/char_up75_SW0 (N251)
     LUT6:I5->O            8   0.043   0.321  interface/char_up75 (interface/char_up_mmx_out7)
     LUT5:I4->O            1   0.043   0.000  interface/usr_box/Mmux_value[15]_new_char[7]_MUX_1840_o31 (interface/usr_box/value[15]_new_char[7]_MUX_1840_o)
     FDRE:D                   -0.001          interface/usr_box/value_15
    ----------------------------------------
    Total                      2.300ns (0.215ns logic, 2.086ns route)
                                       (9.3% logic, 90.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100'
  Total number of paths / destination ports: 22 / 18
-------------------------------------------------------------------------
Offset:              1.030ns (Levels of Logic = 2)
  Source:            interface/hdmi/Inst_i2c_sender/divider_7 (FF)
  Destination:       hdmi_scl (PAD)
  Source Clock:      clk_100 rising

  Data Path: interface/hdmi/Inst_i2c_sender/divider_7 to hdmi_scl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.232   0.475  interface/hdmi/Inst_i2c_sender/divider_7 (interface/hdmi/Inst_i2c_sender/divider_7)
     LUT4:I0->O            1   0.043   0.279  interface/hdmi/Inst_i2c_sender/Mmux_sioc11 (hdmi_scl_OBUF)
     OBUF:I->O                 0.000          hdmi_scl_OBUF (hdmi_scl)
    ----------------------------------------
    Total                      1.030ns (0.275ns logic, 0.754ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   11.490|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 43.00 secs
Total CPU time to Xst completion: 42.41 secs
 
--> 

Total memory usage is 318828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  105 (   0 filtered)
Number of infos    :    8 (   0 filtered)

