{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643363080881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643363080881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 28 11:44:40 2022 " "Processing started: Fri Jan 28 11:44:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643363080881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363080881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off APE_Test_System_FPGA_Firmware -c APE_Test_System_FPGA_Firmware " "Command: quartus_map --read_settings_files=on --write_settings_files=off APE_Test_System_FPGA_Firmware -c APE_Test_System_FPGA_Firmware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363080881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643363081317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643363081317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/work/ape_test_system_fpga_firmware/testbench files/txt_util.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/user/documents/github/work/ape_test_system_fpga_firmware/testbench files/txt_util.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txt_util " "Found design unit 1: txt_util" {  } { { "../Testbench Files/txt_util.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/Testbench Files/txt_util.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363088985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 txt_util-body " "Found design unit 2: txt_util-body" {  } { { "../Testbench Files/txt_util.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/Testbench Files/txt_util.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363088985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363088985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "version_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file version_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Version_Reg-rtl " "Found design unit 1: Version_Reg-rtl" {  } { { "Version_Reg.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/Quartus/Version_Reg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363088987 ""} { "Info" "ISGN_ENTITY_NAME" "1 Version_Reg " "Found entity 1: Version_Reg" {  } { { "Version_Reg.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/Quartus/Version_Reg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363088987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363088987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/work/ape_test_system_fpga_firmware/scr/version_logger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/work/ape_test_system_fpga_firmware/scr/version_logger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Version_Logger-log_to_file " "Found design unit 1: Version_Logger-log_to_file" {  } { { "../scr/Version_Logger.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/Version_Logger.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363088989 ""} { "Info" "ISGN_ENTITY_NAME" "1 Version_Logger " "Found entity 1: Version_Logger" {  } { { "../scr/Version_Logger.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/Version_Logger.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363088989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363088989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/work/ape_test_system_fpga_firmware/scr/version_ascii.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/user/documents/github/work/ape_test_system_fpga_firmware/scr/version_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Version_Ascii " "Found design unit 1: Version_Ascii" {  } { { "../scr/Version_Ascii.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/Version_Ascii.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363088991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363088991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/work/ape_test_system_fpga_firmware/scr/spi_output_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/work/ape_test_system_fpga_firmware/scr/spi_output_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Output_Handler-Arch_DUT " "Found design unit 1: SPI_Output_Handler-Arch_DUT" {  } { { "../scr/SPI_Output_Handler.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/SPI_Output_Handler.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363088993 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Output_Handler " "Found entity 1: SPI_Output_Handler" {  } { { "../scr/SPI_Output_Handler.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/SPI_Output_Handler.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363088993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363088993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/work/ape_test_system_fpga_firmware/scr/spi_io_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/work/ape_test_system_fpga_firmware/scr/spi_io_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_IO_Driver-Arch_DUT " "Found design unit 1: SPI_IO_Driver-Arch_DUT" {  } { { "../scr/SPI_IO_Driver.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363088995 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_IO_Driver " "Found entity 1: SPI_IO_Driver" {  } { { "../scr/SPI_IO_Driver.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/SPI_IO_Driver.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363088995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363088995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/work/ape_test_system_fpga_firmware/scr/spi_input_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/work/ape_test_system_fpga_firmware/scr/spi_input_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Input_Handler-Arch_DUT " "Found design unit 1: SPI_Input_Handler-Arch_DUT" {  } { { "../scr/SPI_Input_Handler.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/SPI_Input_Handler.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363088998 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Input_Handler " "Found entity 1: SPI_Input_Handler" {  } { { "../scr/SPI_Input_Handler.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/SPI_Input_Handler.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363088998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363088998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/work/ape_test_system_fpga_firmware/scr/spi_analog_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/work/ape_test_system_fpga_firmware/scr/spi_analog_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Analog_Handler-Arch_DUT " "Found design unit 1: SPI_Analog_Handler-Arch_DUT" {  } { { "../scr/SPI_Analog_Handler.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/SPI_Analog_Handler.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089000 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Analog_Handler " "Found entity 1: SPI_Analog_Handler" {  } { { "../scr/SPI_Analog_Handler.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/SPI_Analog_Handler.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363089000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/work/ape_test_system_fpga_firmware/scr/spi_analog_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/work/ape_test_system_fpga_firmware/scr/spi_analog_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_Analog_Driver-Arch_DUT " "Found design unit 1: SPI_Analog_Driver-Arch_DUT" {  } { { "../scr/SPI_Analog_Driver.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/SPI_Analog_Driver.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089001 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_Analog_Driver " "Found entity 1: SPI_Analog_Driver" {  } { { "../scr/SPI_Analog_Driver.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/SPI_Analog_Driver.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363089001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/work/ape_test_system_fpga_firmware/scr/real_time_clock_i2c_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/work/ape_test_system_fpga_firmware/scr/real_time_clock_i2c_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Real_Time_Clock_I2C_Handler-Arch_DUT " "Found design unit 1: Real_Time_Clock_I2C_Handler-Arch_DUT" {  } { { "../scr/Real_Time_Clock_I2C_Handler.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/Real_Time_Clock_I2C_Handler.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089004 ""} { "Info" "ISGN_ENTITY_NAME" "1 Real_Time_Clock_I2C_Handler " "Found entity 1: Real_Time_Clock_I2C_Handler" {  } { { "../scr/Real_Time_Clock_I2C_Handler.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/Real_Time_Clock_I2C_Handler.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363089004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/work/ape_test_system_fpga_firmware/scr/myfifo8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/work/ape_test_system_fpga_firmware/scr/myfifo8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myfifo8-SYN " "Found design unit 1: myfifo8-SYN" {  } { { "../scr/myfifo8.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/myfifo8.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089005 ""} { "Info" "ISGN_ENTITY_NAME" "1 myfifo8 " "Found entity 1: myfifo8" {  } { { "../scr/myfifo8.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/myfifo8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363089005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/work/ape_test_system_fpga_firmware/scr/main_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/work/ape_test_system_fpga_firmware/scr/main_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main_Mux-Arch_DUT " "Found design unit 1: Main_Mux-Arch_DUT" {  } { { "../scr/Main_Mux.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/Main_Mux.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089008 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main_Mux " "Found entity 1: Main_Mux" {  } { { "../scr/Main_Mux.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/Main_Mux.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363089008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/work/ape_test_system_fpga_firmware/scr/main_demux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/work/ape_test_system_fpga_firmware/scr/main_demux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main_Demux-Arch_DUT " "Found design unit 1: Main_Demux-Arch_DUT" {  } { { "../scr/Main_Demux.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/Main_Demux.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089010 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main_Demux " "Found entity 1: Main_Demux" {  } { { "../scr/Main_Demux.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/Main_Demux.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363089010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/work/ape_test_system_fpga_firmware/scr/i2c_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/work/ape_test_system_fpga_firmware/scr/i2c_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_Driver-logic " "Found design unit 1: I2C_Driver-logic" {  } { { "../scr/I2C_Driver.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/I2C_Driver.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089012 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_Driver " "Found entity 1: I2C_Driver" {  } { { "../scr/I2C_Driver.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/I2C_Driver.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363089012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/work/ape_test_system_fpga_firmware/scr/endatsniffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/work/ape_test_system_fpga_firmware/scr/endatsniffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EndatSniffer-Arch_DUT " "Found design unit 1: EndatSniffer-Arch_DUT" {  } { { "../scr/EndatSniffer.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/EndatSniffer.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089014 ""} { "Info" "ISGN_ENTITY_NAME" "1 EndatSniffer " "Found entity 1: EndatSniffer" {  } { { "../scr/EndatSniffer.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/EndatSniffer.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363089014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/work/ape_test_system_fpga_firmware/scr/baud_rate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/work/ape_test_system_fpga_firmware/scr/baud_rate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Baud_Rate_Generator-Arch_DUT " "Found design unit 1: Baud_Rate_Generator-Arch_DUT" {  } { { "../scr/Baud_Rate_Generator.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/Baud_Rate_Generator.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089016 ""} { "Info" "ISGN_ENTITY_NAME" "1 Baud_Rate_Generator " "Found entity 1: Baud_Rate_Generator" {  } { { "../scr/Baud_Rate_Generator.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/Baud_Rate_Generator.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363089016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/work/ape_test_system_fpga_firmware/scr/ape_test_system_fpga_firmware.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/work/ape_test_system_fpga_firmware/scr/ape_test_system_fpga_firmware.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 APE_Test_System_FPGA_Firmware-Arch_DUT " "Found design unit 1: APE_Test_System_FPGA_Firmware-Arch_DUT" {  } { { "../scr/APE_Test_System_FPGA_Firmware.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/APE_Test_System_FPGA_Firmware.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089020 ""} { "Info" "ISGN_ENTITY_NAME" "1 APE_Test_System_FPGA_Firmware " "Found entity 1: APE_Test_System_FPGA_Firmware" {  } { { "../scr/APE_Test_System_FPGA_Firmware.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/APE_Test_System_FPGA_Firmware.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643363089020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363089020 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "Busy_In_i APE_Test_System_FPGA_Firmware.vhd(1352) " "VHDL error at APE_Test_System_FPGA_Firmware.vhd(1352): object \"Busy_In_i\" is used but not declared" {  } { { "../scr/APE_Test_System_FPGA_Firmware.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/APE_Test_System_FPGA_Firmware.vhd" 1352 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1643363089041 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out Busy APE_Test_System_FPGA_Firmware.vhd(1352) " "VHDL error at APE_Test_System_FPGA_Firmware.vhd(1352): cannot associate formal port \"Busy\" of mode \"out\" with an expression" {  } { { "../scr/APE_Test_System_FPGA_Firmware.vhd" "" { Text "C:/Users/User/Documents/GitHub/Work/APE_Test_System_FPGA_Firmware/scr/APE_Test_System_FPGA_Firmware.vhd" 1352 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1643363089041 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643363089177 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 28 11:44:49 2022 " "Processing ended: Fri Jan 28 11:44:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643363089177 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643363089177 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643363089177 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363089177 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643363089805 ""}
