INFO: [VRFC 10-163] Analyzing VHDL file "/home/dekr0/Code/XilinxProject/lab_2_sequence_detector/Lab_2_seq_detecor.srcs/sim_1/new/seq_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'seq_fsm_tb'
