#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001b5a840bbb0 .scope module, "moore_fsm_tb" "moore_fsm_tb" 2 58;
 .timescale 0 0;
v000001b5a8317820_0 .var "clk", 0 0;
v000001b5a83178c0_0 .var "input_signal", 0 0;
v000001b5a8317960_0 .net "output_signal", 0 0, v000001b5a840b690_0;  1 drivers
v000001b5a8317a00_0 .var "reset", 0 0;
S_000001b5a83175f0 .scope module, "dut" "moore_fsm" 2 63, 2 1 0, S_000001b5a840bbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "input_signal";
    .port_info 3 /OUTPUT 1 "output_signal";
P_000001b5a840b3a0 .param/l "STATE_A" 0 2 6, C4<00>;
P_000001b5a840b3d8 .param/l "STATE_B" 0 2 7, C4<01>;
P_000001b5a840b410 .param/l "STATE_C" 0 2 8, C4<10>;
P_000001b5a840b448 .param/l "STATE_D" 0 2 9, C4<11>;
v000001b5a82e3140_0 .net "clk", 0 0, v000001b5a8317820_0;  1 drivers
v000001b5a82e3380_0 .var "current_state", 1 0;
v000001b5a840bd40_0 .net "input_signal", 0 0, v000001b5a83178c0_0;  1 drivers
v000001b5a82e2e80_0 .var "next_state", 1 0;
v000001b5a840b690_0 .var "output_signal", 0 0;
v000001b5a8317780_0 .net "reset", 0 0, v000001b5a8317a00_0;  1 drivers
E_000001b5a8304aa0 .event edge, v000001b5a82e3380_0, v000001b5a840bd40_0;
E_000001b5a83055a0/0 .event negedge, v000001b5a8317780_0;
E_000001b5a83055a0/1 .event posedge, v000001b5a82e3140_0;
E_000001b5a83055a0 .event/or E_000001b5a83055a0/0, E_000001b5a83055a0/1;
    .scope S_000001b5a83175f0;
T_0 ;
    %wait E_000001b5a83055a0;
    %load/vec4 v000001b5a8317780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b5a82e3380_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b5a82e2e80_0;
    %assign/vec4 v000001b5a82e3380_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b5a83175f0;
T_1 ;
    %wait E_000001b5a8304aa0;
    %load/vec4 v000001b5a82e3380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5a840b690_0, 0, 1;
    %load/vec4 v000001b5a840bd40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.5, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b5a82e2e80_0, 0, 2;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b5a82e2e80_0, 0, 2;
T_1.6 ;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b5a840b690_0, 0, 1;
    %load/vec4 v000001b5a840bd40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b5a82e2e80_0, 0, 2;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001b5a82e2e80_0, 0, 2;
T_1.8 ;
    %jmp T_1.4;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b5a840b690_0, 0, 1;
    %load/vec4 v000001b5a840bd40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b5a82e2e80_0, 0, 2;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001b5a82e2e80_0, 0, 2;
T_1.10 ;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5a840b690_0, 0, 1;
    %load/vec4 v000001b5a840bd40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b5a82e2e80_0, 0, 2;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b5a82e2e80_0, 0, 2;
T_1.12 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b5a840bbb0;
T_2 ;
    %vpi_call 2 71 "$dumpfile", "hw3.vcd" {0 0 0};
    %vpi_call 2 72 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b5a840bbb0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5a8317820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5a8317a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5a83178c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b5a8317a00_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5a83178c0_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b5a83178c0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5a83178c0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b5a83178c0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5a83178c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5a8317a00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b5a8317a00_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b5a83178c0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b5a83178c0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 94 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001b5a840bbb0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v000001b5a8317820_0;
    %inv;
    %store/vec4 v000001b5a8317820_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "hw3.v";
