#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed May 25 08:21:06 2022
# Process ID: 14236
# Current directory: D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1116 D:\ComputerScience\cs_COD_Spring_2022\Lab5\lab5\lab5.xpr
# Log file: D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/vivado.log
# Journal file: D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.xpr
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name InstrMem_quick -dir d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.Component_Name {InstrMem_quick} CONFIG.memory_type {rom} CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/quick_sort_text.coe}] [get_ips InstrMem_quick]
generate_target {instantiation_template} [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/InstrMem_quick/InstrMem_quick.xci]
generate_target all [get_files  d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/InstrMem_quick/InstrMem_quick.xci]
catch { config_ip_cache -export [get_ips -all InstrMem_quick] }
export_ip_user_files -of_objects [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/InstrMem_quick/InstrMem_quick.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/InstrMem_quick/InstrMem_quick.xci]
launch_runs -jobs 16 InstrMem_quick_synth_1
export_simulation -of_objects [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/InstrMem_quick/InstrMem_quick.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/InstrMem_quick/InstrMem_quick.xci] -no_script -reset -force -quiet
remove_files  -fileset InstrMem_quick d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/InstrMem_quick/InstrMem_quick.xci
file delete -force d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/InstrMem_quick
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name Instr_Mem_quick -dir d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.Component_Name {Instr_Mem_quick} CONFIG.memory_type {rom} CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/quick_sort_text.coe}] [get_ips Instr_Mem_quick]
generate_target {instantiation_template} [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/Instr_Mem_quick.xci]
generate_target all [get_files  d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/Instr_Mem_quick.xci]
catch { config_ip_cache -export [get_ips -all Instr_Mem_quick] }
export_ip_user_files -of_objects [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/Instr_Mem_quick.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/Instr_Mem_quick.xci]
launch_runs -jobs 16 Instr_Mem_quick_synth_1
export_simulation -of_objects [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/Instr_Mem_quick.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg
source test_for_sort.tcl
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg}
relaunch_sim
relaunch_sim
save_wave_config {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/testbench_behav.wcfg}
set_property -dict [list CONFIG.coefficient_file {D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/quick_sort_text.coe}] [get_ips Instr_Mem_quick]
generate_target all [get_files  d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/Instr_Mem_quick.xci]
catch { config_ip_cache -export [get_ips -all Instr_Mem_quick] }
export_ip_user_files -of_objects [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/Instr_Mem_quick.xci] -no_script -sync -force -quiet
reset_run Instr_Mem_quick_synth_1
launch_runs -jobs 16 Instr_Mem_quick_synth_1
export_simulation -of_objects [get_files d:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.srcs/sources_1/ip/Instr_Mem_quick/Instr_Mem_quick.xci] -directory D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/sim_scripts -ip_user_files_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files -ipstatic_source_dir D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/modelsim} {questa=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/questa} {riviera=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/riviera} {activehdl=D:/ComputerScience/cs_COD_Spring_2022/Lab5/lab5/lab5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
