// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "10/30/2019 12:01:37"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Demo0 (
	VGA_CLK,
	CLOCK_50,
	KEY,
	VGA_BLANK,
	VGA_HS,
	VGA_VS,
	VGA_SYNC,
	VGA_B,
	VGA_G,
	VGA_R);
output 	VGA_CLK;
input 	CLOCK_50;
input 	[0:0] KEY;
output 	VGA_BLANK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_SYNC;
output 	[9:0] VGA_B;
output 	[9:0] VGA_G;
output 	[9:0] VGA_R;

// Design Ports Information
// VGA_CLK	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLANK	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_HS	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VS	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_SYNC	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_B[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_G[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_R[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("VGA_v_fast.sdo");
// synopsys translate_on

wire \inst|Add4~0_combout ;
wire \inst|Add4~10_combout ;
wire \inst|Add4~19 ;
wire \inst|Add4~20_combout ;
wire \inst|Add5~2_combout ;
wire \inst|Add5~6_combout ;
wire \inst|Add5~8_combout ;
wire \inst|Add5~10_combout ;
wire \inst|Add5~12_combout ;
wire \inst|Add5~18_combout ;
wire \inst|Add2~2_combout ;
wire \inst|Add2~4_combout ;
wire \inst|Add2~8_combout ;
wire \inst|Add2~12_combout ;
wire \inst|Add2~18_combout ;
wire \inst|Add3~6_combout ;
wire \inst|Add3~10_combout ;
wire \inst|Add3~14_combout ;
wire \inst|Add3~16_combout ;
wire \inst|Mult1|auto_generated|mac_out2~dataout ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT1 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT4 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT5 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT7 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT8 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT9 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT10 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT11 ;
wire \inst|Mult1|auto_generated|mac_out2~0 ;
wire \inst|Mult1|auto_generated|mac_out2~1 ;
wire \inst|Mult1|auto_generated|mac_out2~2 ;
wire \inst|Mult1|auto_generated|mac_out2~3 ;
wire \inst|Mult1|auto_generated|mac_out2~4 ;
wire \inst|Mult1|auto_generated|mac_out2~5 ;
wire \inst|Mult1|auto_generated|mac_out2~6 ;
wire \inst|Mult1|auto_generated|mac_out2~7 ;
wire \inst|Mult1|auto_generated|mac_out2~8 ;
wire \inst|Mult1|auto_generated|mac_out2~9 ;
wire \inst|Mult1|auto_generated|mac_out2~10 ;
wire \inst|Mult1|auto_generated|mac_out2~11 ;
wire \inst|Mult1|auto_generated|mac_out2~12 ;
wire \inst|Mult1|auto_generated|mac_out2~13 ;
wire \inst|Mult0|auto_generated|mac_out2~dataout ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT1 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT2 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT3 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT6 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT12 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT13 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT14 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT15 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT16 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT17 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \inst|Mult0|auto_generated|mac_out2~0 ;
wire \inst|Mult0|auto_generated|mac_out2~1 ;
wire \inst|Mult0|auto_generated|mac_out2~2 ;
wire \inst|Mult0|auto_generated|mac_out2~3 ;
wire \inst|Mult0|auto_generated|mac_out2~4 ;
wire \inst|Mult0|auto_generated|mac_out2~5 ;
wire \inst|Mult0|auto_generated|mac_out2~6 ;
wire \inst|Mult0|auto_generated|mac_out2~7 ;
wire \inst|Mult0|auto_generated|mac_out2~8 ;
wire \inst|Mult0|auto_generated|mac_out2~9 ;
wire \inst|Mult0|auto_generated|mac_out2~10 ;
wire \inst|Mult0|auto_generated|mac_out2~11 ;
wire \inst|Mult0|auto_generated|mac_out2~12 ;
wire \inst|Mult0|auto_generated|mac_out2~13 ;
wire \inst|Mult0|auto_generated|mac_out2~14 ;
wire \inst|Mult0|auto_generated|mac_out2~15 ;
wire \inst|Add1~4_combout ;
wire \inst|Add1~16_combout ;
wire \inst|Add1~26_combout ;
wire \inst|Add1~28_combout ;
wire \inst|Add1~30_combout ;
wire \inst|Add1~32_combout ;
wire \inst|Add1~34_combout ;
wire \inst|Add1~39 ;
wire \inst|Add1~40_combout ;
wire \inst_gen|xcolumn[6]~_Duplicate_2_regout ;
wire \inst_gen|xcolumn[4]~_Duplicate_2_regout ;
wire \inst_gen|xcolumn[2]~_Duplicate_2_regout ;
wire \inst|LessThan6~0_combout ;
wire \inst|LessThan4~1_combout ;
wire \inst_gen|LessThan5~0_combout ;
wire \inst_gen|LessThan7~1_combout ;
wire \CLOCK_50~combout ;
wire \inst_gen|gen:xcounter[0]~1_combout ;
wire \inst_gen|gen:xcounter[0]~2 ;
wire \inst_gen|gen:xcounter[1]~2 ;
wire \inst_gen|gen:xcounter[2]~1_combout ;
wire \inst_gen|gen:xcounter[2]~regout ;
wire \inst_gen|gen:xcounter[2]~2 ;
wire \inst_gen|gen:xcounter[3]~2 ;
wire \inst_gen|gen:xcounter[4]~2 ;
wire \inst_gen|gen:xcounter[5]~1_combout ;
wire \inst_gen|gen:xcounter[5]~regout ;
wire \inst_gen|gen:xcounter[1]~1_combout ;
wire \inst_gen|gen:xcounter[1]~regout ;
wire \inst_gen|LessThan6~1_combout ;
wire \inst_gen|gen:xcounter[4]~1_combout ;
wire \inst_gen|gen:xcounter[4]~regout ;
wire \inst_gen|LessThan6~2_combout ;
wire \inst_gen|gen:xcounter[5]~2 ;
wire \inst_gen|gen:xcounter[6]~2 ;
wire \inst_gen|gen:xcounter[7]~1_combout ;
wire \inst_gen|gen:xcounter[7]~regout ;
wire \inst_gen|gen:xcounter[7]~2 ;
wire \inst_gen|gen:xcounter[8]~2 ;
wire \inst_gen|gen:xcounter[9]~2 ;
wire \inst_gen|gen:xcounter[10]~1_combout ;
wire \inst_gen|gen:xcounter[10]~regout ;
wire \inst_gen|gen:xcounter[6]~1_combout ;
wire \inst_gen|gen:xcounter[6]~regout ;
wire \inst_gen|LessThan6~0_combout ;
wire \inst_gen|LessThan6~3_combout ;
wire \inst_gen|gen:xcounter[0]~regout ;
wire \inst_gen|VGA_CLK~feeder_combout ;
wire \inst_gen|VGA_CLK~regout ;
wire \inst2|VGA_CLK~0_combout ;
wire \inst2|VGA_CLK~regout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \inst_gen|gen:yr[0]~1_combout ;
wire \inst_gen|gen:yr[2]~1_combout ;
wire \inst_gen|gen:yr[2]~regout ;
wire \inst_gen|LessThan7~0_combout ;
wire \inst_gen|LessThan7~2_combout ;
wire \inst_gen|gen:yr[0]~regout ;
wire \inst_gen|gen:yr[0]~2 ;
wire \inst_gen|gen:yr[1]~2 ;
wire \inst_gen|gen:yr[2]~2 ;
wire \inst_gen|gen:yr[3]~1_combout ;
wire \inst_gen|gen:yr[3]~regout ;
wire \inst_gen|gen:yr[3]~2 ;
wire \inst_gen|gen:yr[4]~2 ;
wire \inst_gen|gen:yr[5]~1_combout ;
wire \inst_gen|gen:yr[5]~regout ;
wire \inst_gen|gen:yr[5]~2 ;
wire \inst_gen|gen:yr[6]~2 ;
wire \inst_gen|gen:yr[7]~1_combout ;
wire \inst_gen|gen:yr[7]~regout ;
wire \inst_gen|gen:yr[7]~2 ;
wire \inst_gen|gen:yr[8]~2 ;
wire \inst_gen|gen:yr[9]~1_combout ;
wire \inst_gen|gen:yr[9]~regout ;
wire \inst_gen|gen:xcounter[9]~1_combout ;
wire \inst_gen|gen:xcounter[9]~regout ;
wire \inst_gen|gen~0_combout ;
wire \inst_gen|gen~1_combout ;
wire \inst_gen|VGA_BLANK~regout ;
wire \inst2|VGA_BLANK~feeder_combout ;
wire \inst2|VGA_BLANK~regout ;
wire \inst_gen|gen~2_combout ;
wire \inst_gen|gen~3_combout ;
wire \inst_gen|VGA_HS~regout ;
wire \inst2|VGA_HS~feeder_combout ;
wire \inst2|VGA_HS~regout ;
wire \inst_gen|gen:yr[1]~1_combout ;
wire \inst_gen|gen:yr[1]~regout ;
wire \inst_gen|gen~4_combout ;
wire \inst_gen|gen~5_combout ;
wire \inst_gen|VGA_VS~regout ;
wire \inst2|VGA_VS~feeder_combout ;
wire \inst2|VGA_VS~regout ;
wire \inst_gen|VGA_SYNC~0_combout ;
wire \inst_gen|VGA_SYNC~regout ;
wire \inst2|VGA_SYNC~regout ;
wire \~GND~combout ;
wire \inst_gen|gen:xcounter[3]~1_combout ;
wire \inst_gen|gen:xcounter[3]~regout ;
wire \inst_gen|gen:xcounter[8]~1_combout ;
wire \inst_gen|gen:xcounter[8]~regout ;
wire \inst|Mult0|auto_generated|mac_mult1~dataout ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst|Mult0|auto_generated|mac_mult1~0 ;
wire \inst|Mult0|auto_generated|mac_mult1~1 ;
wire \inst|Mult0|auto_generated|mac_mult1~2 ;
wire \inst|Mult0|auto_generated|mac_mult1~3 ;
wire \inst|Mult0|auto_generated|mac_mult1~4 ;
wire \inst|Mult0|auto_generated|mac_mult1~5 ;
wire \inst|Mult0|auto_generated|mac_mult1~6 ;
wire \inst|Mult0|auto_generated|mac_mult1~7 ;
wire \inst|Mult0|auto_generated|mac_mult1~8 ;
wire \inst|Mult0|auto_generated|mac_mult1~9 ;
wire \inst|Mult0|auto_generated|mac_mult1~10 ;
wire \inst|Mult0|auto_generated|mac_mult1~11 ;
wire \inst|Mult0|auto_generated|mac_mult1~12 ;
wire \inst|Mult0|auto_generated|mac_mult1~13 ;
wire \inst|Mult0|auto_generated|mac_mult1~14 ;
wire \inst|Mult0|auto_generated|mac_mult1~15 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT9 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT8 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT7 ;
wire \inst_gen|yrow[1]~feeder_combout ;
wire \inst_gen|gen:yr[4]~1_combout ;
wire \inst_gen|gen:yr[4]~regout ;
wire \inst|Add0~0_combout ;
wire \inst_gen|gen:yr[6]~1_combout ;
wire \inst_gen|gen:yr[6]~regout ;
wire \inst_gen|yrow[6]~feeder_combout ;
wire \inst|Add0~1_combout ;
wire \inst|Add0~2_combout ;
wire \inst|LessThan3~0_combout ;
wire \inst_gen|gen:yr[8]~1_combout ;
wire \inst_gen|gen:yr[8]~regout ;
wire \inst|Add0~3_combout ;
wire \inst|Add0~4_combout ;
wire \inst|LSPflag~2_combout ;
wire \inst|Mult1|auto_generated|mac_mult1~dataout ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT20 ;
wire \inst|Mult1|auto_generated|mac_mult1~DATAOUT21 ;
wire \inst|Mult1|auto_generated|mac_mult1~0 ;
wire \inst|Mult1|auto_generated|mac_mult1~1 ;
wire \inst|Mult1|auto_generated|mac_mult1~2 ;
wire \inst|Mult1|auto_generated|mac_mult1~3 ;
wire \inst|Mult1|auto_generated|mac_mult1~4 ;
wire \inst|Mult1|auto_generated|mac_mult1~5 ;
wire \inst|Mult1|auto_generated|mac_mult1~6 ;
wire \inst|Mult1|auto_generated|mac_mult1~7 ;
wire \inst|Mult1|auto_generated|mac_mult1~8 ;
wire \inst|Mult1|auto_generated|mac_mult1~9 ;
wire \inst|Mult1|auto_generated|mac_mult1~10 ;
wire \inst|Mult1|auto_generated|mac_mult1~11 ;
wire \inst|Mult1|auto_generated|mac_mult1~12 ;
wire \inst|Mult1|auto_generated|mac_mult1~13 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT6 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT5 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT4 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT3 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT2 ;
wire \inst|Add1~1_cout ;
wire \inst|Add1~3_cout ;
wire \inst|Add1~5 ;
wire \inst|Add1~7 ;
wire \inst|Add1~9 ;
wire \inst|Add1~11 ;
wire \inst|Add1~13 ;
wire \inst|Add1~14_combout ;
wire \inst|Add1~6_combout ;
wire \inst|Add1~8_combout ;
wire \inst|Add1~10_combout ;
wire \inst|LessThan4~3_combout ;
wire \inst|Add1~12_combout ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT11 ;
wire \inst|Mult0|auto_generated|mac_out2~DATAOUT10 ;
wire \inst|Add1~15 ;
wire \inst|Add1~17 ;
wire \inst|Add1~18_combout ;
wire \inst|LessThan4~4_combout ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT21 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT20 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT19 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT18 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT17 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT16 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT15 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT14 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT13 ;
wire \inst|Mult1|auto_generated|mac_out2~DATAOUT12 ;
wire \inst|Add1~19 ;
wire \inst|Add1~21 ;
wire \inst|Add1~23 ;
wire \inst|Add1~25 ;
wire \inst|Add1~27 ;
wire \inst|Add1~29 ;
wire \inst|Add1~31 ;
wire \inst|Add1~33 ;
wire \inst|Add1~35 ;
wire \inst|Add1~37 ;
wire \inst|Add1~38_combout ;
wire \inst|Add1~36_combout ;
wire \inst|Add1~22_combout ;
wire \inst|Add1~24_combout ;
wire \inst|Add1~20_combout ;
wire \inst|LessThan4~0_combout ;
wire \inst|LessThan4~2_combout ;
wire \inst|LessThan4~5_combout ;
wire \inst_gen|xcolumn[8]~_Duplicate_2_regout ;
wire \inst_gen|xcolumn[7]~_Duplicate_2_regout ;
wire \inst_gen|xcolumn[5]~_Duplicate_2_regout ;
wire \inst_gen|xcolumn[3]~_Duplicate_2feeder_combout ;
wire \inst_gen|xcolumn[3]~_Duplicate_2_regout ;
wire \inst_gen|xcolumn[1]~_Duplicate_2_regout ;
wire \inst|Add4~1 ;
wire \inst|Add4~3 ;
wire \inst|Add4~5 ;
wire \inst|Add4~7 ;
wire \inst|Add4~9 ;
wire \inst|Add4~11 ;
wire \inst|Add4~13 ;
wire \inst|Add4~15 ;
wire \inst|Add4~16_combout ;
wire \inst|Add4~14_combout ;
wire \inst|Add4~8_combout ;
wire \inst|Add4~6_combout ;
wire \inst|Add4~2_combout ;
wire \inst_gen|xcolumn[0]~_Duplicate_2feeder_combout ;
wire \inst_gen|xcolumn[0]~_Duplicate_2_regout ;
wire \inst|Add3~1_cout ;
wire \inst|Add3~3 ;
wire \inst|Add3~5 ;
wire \inst|Add3~7 ;
wire \inst|Add3~9 ;
wire \inst|Add3~11 ;
wire \inst|Add3~13 ;
wire \inst|Add3~15 ;
wire \inst|Add3~17 ;
wire \inst|Add3~19 ;
wire \inst|Add3~20_combout ;
wire \inst_gen|yrow[7]~feeder_combout ;
wire \inst|Add2~1 ;
wire \inst|Add2~3 ;
wire \inst|Add2~5 ;
wire \inst|Add2~7 ;
wire \inst|Add2~9 ;
wire \inst|Add2~11 ;
wire \inst|Add2~13 ;
wire \inst|Add2~15 ;
wire \inst|Add2~17 ;
wire \inst|Add2~19 ;
wire \inst|Add2~20_combout ;
wire \inst|Add3~18_combout ;
wire \inst|Add2~16_combout ;
wire \inst|Add2~14_combout ;
wire \inst|Add3~12_combout ;
wire \inst|Add2~10_combout ;
wire \inst|Add3~8_combout ;
wire \inst|Add2~6_combout ;
wire \inst|Add3~4_combout ;
wire \inst|Add3~2_combout ;
wire \inst|Add2~0_combout ;
wire \inst|LessThan5~1_cout ;
wire \inst|LessThan5~3_cout ;
wire \inst|LessThan5~5_cout ;
wire \inst|LessThan5~7_cout ;
wire \inst|LessThan5~9_cout ;
wire \inst|LessThan5~11_cout ;
wire \inst|LessThan5~13_cout ;
wire \inst|LessThan5~15_cout ;
wire \inst|LessThan5~17_cout ;
wire \inst|LessThan5~19_cout ;
wire \inst|LessThan5~21_cout ;
wire \inst|LessThan5~22_combout ;
wire \inst|Add3~21 ;
wire \inst|Add3~22_combout ;
wire \inst|LessThan5~24_combout ;
wire \inst|Add4~17 ;
wire \inst|Add4~18_combout ;
wire \inst|Add4~12_combout ;
wire \inst|Add4~4_combout ;
wire \inst|Add5~1_cout ;
wire \inst|Add5~3 ;
wire \inst|Add5~5 ;
wire \inst|Add5~7 ;
wire \inst|Add5~9 ;
wire \inst|Add5~11 ;
wire \inst|Add5~13 ;
wire \inst|Add5~15 ;
wire \inst|Add5~17 ;
wire \inst|Add5~19 ;
wire \inst|Add5~21 ;
wire \inst|Add5~22_combout ;
wire \inst|Add5~20_combout ;
wire \inst|Add5~16_combout ;
wire \inst|Add5~14_combout ;
wire \inst|Add5~4_combout ;
wire \inst|LessThan6~2_cout ;
wire \inst|LessThan6~4_cout ;
wire \inst|LessThan6~6_cout ;
wire \inst|LessThan6~8_cout ;
wire \inst|LessThan6~10_cout ;
wire \inst|LessThan6~12_cout ;
wire \inst|LessThan6~14_cout ;
wire \inst|LessThan6~16_cout ;
wire \inst|LessThan6~18_cout ;
wire \inst|LessThan6~20_cout ;
wire \inst|LessThan6~21_combout ;
wire \inst|LessThan6~23_combout ;
wire \inst|VGA_B[7]~0_combout ;
wire \inst2|VGA_B[9]~feeder_combout ;
wire \inst2|VGA_B[4]~feeder_combout ;
wire \inst|VGA_G[7]~2_combout ;
wire \inst2|VGA_G[9]~feeder_combout ;
wire \inst_gen|xcolumn[9]~_Duplicate_2_regout ;
wire \inst|LSPflag~0_combout ;
wire \inst|LSPflag~1_combout ;
wire \inst|VGA_G[6]~4_combout ;
wire \inst|VGA_G[5]~3_combout ;
wire \inst2|VGA_G[6]~feeder_combout ;
wire \inst2|VGA_G[5]~feeder_combout ;
wire \inst2|VGA_G[4]~feeder_combout ;
wire \inst2|VGA_G[2]~feeder_combout ;
wire \inst2|VGA_G[1]~feeder_combout ;
wire \inst2|VGA_R[9]~feeder_combout ;
wire [9:0] \inst2|VGA_R ;
wire [9:0] \inst2|VGA_G ;
wire [9:0] \inst2|VGA_B ;
wire [9:0] \inst_gen|yrow ;
wire [0:0] \KEY~combout ;

wire [35:0] \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;

assign \inst|Mult1|auto_generated|mac_out2~0  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst|Mult1|auto_generated|mac_out2~1  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst|Mult1|auto_generated|mac_out2~2  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst|Mult1|auto_generated|mac_out2~3  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst|Mult1|auto_generated|mac_out2~4  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst|Mult1|auto_generated|mac_out2~5  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst|Mult1|auto_generated|mac_out2~6  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst|Mult1|auto_generated|mac_out2~7  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst|Mult1|auto_generated|mac_out2~8  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst|Mult1|auto_generated|mac_out2~9  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst|Mult1|auto_generated|mac_out2~10  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst|Mult1|auto_generated|mac_out2~11  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst|Mult1|auto_generated|mac_out2~12  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst|Mult1|auto_generated|mac_out2~13  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst|Mult1|auto_generated|mac_out2~dataout  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT1  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT2  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT3  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT4  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT5  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT6  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT7  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT8  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT9  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT10  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT11  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT12  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT13  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT14  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT15  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT16  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT17  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT18  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT19  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT20  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst|Mult1|auto_generated|mac_out2~DATAOUT21  = \inst|Mult1|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst|Mult0|auto_generated|mac_out2~0  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst|Mult0|auto_generated|mac_out2~1  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst|Mult0|auto_generated|mac_out2~2  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst|Mult0|auto_generated|mac_out2~3  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst|Mult0|auto_generated|mac_out2~4  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst|Mult0|auto_generated|mac_out2~5  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst|Mult0|auto_generated|mac_out2~6  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst|Mult0|auto_generated|mac_out2~7  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst|Mult0|auto_generated|mac_out2~8  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst|Mult0|auto_generated|mac_out2~9  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst|Mult0|auto_generated|mac_out2~10  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst|Mult0|auto_generated|mac_out2~11  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst|Mult0|auto_generated|mac_out2~12  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst|Mult0|auto_generated|mac_out2~13  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst|Mult0|auto_generated|mac_out2~14  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst|Mult0|auto_generated|mac_out2~15  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst|Mult0|auto_generated|mac_out2~dataout  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT1  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT2  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT3  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT4  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT5  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT6  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT7  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT8  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT9  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT10  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT11  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT12  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT13  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT14  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT15  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT16  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT17  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT18  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst|Mult0|auto_generated|mac_out2~DATAOUT19  = \inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst|Mult1|auto_generated|mac_mult1~0  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst|Mult1|auto_generated|mac_mult1~1  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst|Mult1|auto_generated|mac_mult1~2  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst|Mult1|auto_generated|mac_mult1~3  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst|Mult1|auto_generated|mac_mult1~4  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst|Mult1|auto_generated|mac_mult1~5  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst|Mult1|auto_generated|mac_mult1~6  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst|Mult1|auto_generated|mac_mult1~7  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst|Mult1|auto_generated|mac_mult1~8  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst|Mult1|auto_generated|mac_mult1~9  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst|Mult1|auto_generated|mac_mult1~10  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst|Mult1|auto_generated|mac_mult1~11  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst|Mult1|auto_generated|mac_mult1~12  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst|Mult1|auto_generated|mac_mult1~13  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst|Mult1|auto_generated|mac_mult1~dataout  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT1  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT2  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT3  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT4  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT5  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT6  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT7  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT8  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT9  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT10  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT11  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT12  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT13  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT14  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT15  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT16  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT17  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT18  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT19  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT20  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst|Mult1|auto_generated|mac_mult1~DATAOUT21  = \inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \inst|Mult0|auto_generated|mac_mult1~0  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst|Mult0|auto_generated|mac_mult1~1  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst|Mult0|auto_generated|mac_mult1~2  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst|Mult0|auto_generated|mac_mult1~3  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst|Mult0|auto_generated|mac_mult1~4  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst|Mult0|auto_generated|mac_mult1~5  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst|Mult0|auto_generated|mac_mult1~6  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst|Mult0|auto_generated|mac_mult1~7  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst|Mult0|auto_generated|mac_mult1~8  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst|Mult0|auto_generated|mac_mult1~9  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst|Mult0|auto_generated|mac_mult1~10  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst|Mult0|auto_generated|mac_mult1~11  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst|Mult0|auto_generated|mac_mult1~12  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst|Mult0|auto_generated|mac_mult1~13  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst|Mult0|auto_generated|mac_mult1~14  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst|Mult0|auto_generated|mac_mult1~15  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst|Mult0|auto_generated|mac_mult1~dataout  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT1  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT2  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT3  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT4  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT5  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT6  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT7  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT8  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT9  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT10  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT11  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT12  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT13  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT14  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT15  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT16  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT17  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT18  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst|Mult0|auto_generated|mac_mult1~DATAOUT19  = \inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: LCCOMB_X38_Y26_N0
cycloneii_lcell_comb \inst|Add4~0 (
// Equation(s):
// \inst|Add4~0_combout  = (\inst_gen|xcolumn[0]~_Duplicate_2_regout  & (\inst_gen|xcolumn[1]~_Duplicate_2_regout  $ (VCC))) # (!\inst_gen|xcolumn[0]~_Duplicate_2_regout  & (\inst_gen|xcolumn[1]~_Duplicate_2_regout  & VCC))
// \inst|Add4~1  = CARRY((\inst_gen|xcolumn[0]~_Duplicate_2_regout  & \inst_gen|xcolumn[1]~_Duplicate_2_regout ))

	.dataa(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add4~0_combout ),
	.cout(\inst|Add4~1 ));
// synopsys translate_off
defparam \inst|Add4~0 .lut_mask = 16'h6688;
defparam \inst|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cycloneii_lcell_comb \inst|Add4~10 (
// Equation(s):
// \inst|Add4~10_combout  = (\inst_gen|xcolumn[6]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[5]~_Duplicate_2_regout  & (\inst|Add4~9  & VCC)) # (!\inst_gen|xcolumn[5]~_Duplicate_2_regout  & (!\inst|Add4~9 )))) # (!\inst_gen|xcolumn[6]~_Duplicate_2_regout  & 
// ((\inst_gen|xcolumn[5]~_Duplicate_2_regout  & (!\inst|Add4~9 )) # (!\inst_gen|xcolumn[5]~_Duplicate_2_regout  & ((\inst|Add4~9 ) # (GND)))))
// \inst|Add4~11  = CARRY((\inst_gen|xcolumn[6]~_Duplicate_2_regout  & (!\inst_gen|xcolumn[5]~_Duplicate_2_regout  & !\inst|Add4~9 )) # (!\inst_gen|xcolumn[6]~_Duplicate_2_regout  & ((!\inst|Add4~9 ) # (!\inst_gen|xcolumn[5]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add4~9 ),
	.combout(\inst|Add4~10_combout ),
	.cout(\inst|Add4~11 ));
// synopsys translate_off
defparam \inst|Add4~10 .lut_mask = 16'h9617;
defparam \inst|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneii_lcell_comb \inst|Add4~18 (
// Equation(s):
// \inst|Add4~18_combout  = (\inst_gen|xcolumn[9]~_Duplicate_2_regout  & (!\inst|Add4~17 )) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout  & ((\inst|Add4~17 ) # (GND)))
// \inst|Add4~19  = CARRY((!\inst|Add4~17 ) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout ))

	.dataa(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add4~17 ),
	.combout(\inst|Add4~18_combout ),
	.cout(\inst|Add4~19 ));
// synopsys translate_off
defparam \inst|Add4~18 .lut_mask = 16'h5A5F;
defparam \inst|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cycloneii_lcell_comb \inst|Add4~20 (
// Equation(s):
// \inst|Add4~20_combout  = !\inst|Add4~19 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add4~19 ),
	.combout(\inst|Add4~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add4~20 .lut_mask = 16'h0F0F;
defparam \inst|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N4
cycloneii_lcell_comb \inst|Add5~2 (
// Equation(s):
// \inst|Add5~2_combout  = (\inst|Add4~2_combout  & ((\inst|Add5~1_cout ) # (GND))) # (!\inst|Add4~2_combout  & (!\inst|Add5~1_cout ))
// \inst|Add5~3  = CARRY((\inst|Add4~2_combout ) # (!\inst|Add5~1_cout ))

	.dataa(\inst|Add4~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add5~1_cout ),
	.combout(\inst|Add5~2_combout ),
	.cout(\inst|Add5~3 ));
// synopsys translate_off
defparam \inst|Add5~2 .lut_mask = 16'hA5AF;
defparam \inst|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N8
cycloneii_lcell_comb \inst|Add5~6 (
// Equation(s):
// \inst|Add5~6_combout  = (\inst|Add4~6_combout  & ((\inst|Add5~5 ) # (GND))) # (!\inst|Add4~6_combout  & (!\inst|Add5~5 ))
// \inst|Add5~7  = CARRY((\inst|Add4~6_combout ) # (!\inst|Add5~5 ))

	.dataa(vcc),
	.datab(\inst|Add4~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add5~5 ),
	.combout(\inst|Add5~6_combout ),
	.cout(\inst|Add5~7 ));
// synopsys translate_off
defparam \inst|Add5~6 .lut_mask = 16'hC3CF;
defparam \inst|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N10
cycloneii_lcell_comb \inst|Add5~8 (
// Equation(s):
// \inst|Add5~8_combout  = (\inst|Add4~8_combout  & (!\inst|Add5~7  & VCC)) # (!\inst|Add4~8_combout  & (\inst|Add5~7  $ (GND)))
// \inst|Add5~9  = CARRY((!\inst|Add4~8_combout  & !\inst|Add5~7 ))

	.dataa(\inst|Add4~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add5~7 ),
	.combout(\inst|Add5~8_combout ),
	.cout(\inst|Add5~9 ));
// synopsys translate_off
defparam \inst|Add5~8 .lut_mask = 16'h5A05;
defparam \inst|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N12
cycloneii_lcell_comb \inst|Add5~10 (
// Equation(s):
// \inst|Add5~10_combout  = (\inst|Add4~10_combout  & ((\inst|Add5~9 ) # (GND))) # (!\inst|Add4~10_combout  & (!\inst|Add5~9 ))
// \inst|Add5~11  = CARRY((\inst|Add4~10_combout ) # (!\inst|Add5~9 ))

	.dataa(\inst|Add4~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add5~9 ),
	.combout(\inst|Add5~10_combout ),
	.cout(\inst|Add5~11 ));
// synopsys translate_off
defparam \inst|Add5~10 .lut_mask = 16'hA5AF;
defparam \inst|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N14
cycloneii_lcell_comb \inst|Add5~12 (
// Equation(s):
// \inst|Add5~12_combout  = (\inst|Add4~12_combout  & (\inst|Add5~11  $ (GND))) # (!\inst|Add4~12_combout  & ((GND) # (!\inst|Add5~11 )))
// \inst|Add5~13  = CARRY((!\inst|Add5~11 ) # (!\inst|Add4~12_combout ))

	.dataa(vcc),
	.datab(\inst|Add4~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add5~11 ),
	.combout(\inst|Add5~12_combout ),
	.cout(\inst|Add5~13 ));
// synopsys translate_off
defparam \inst|Add5~12 .lut_mask = 16'hC33F;
defparam \inst|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N20
cycloneii_lcell_comb \inst|Add5~18 (
// Equation(s):
// \inst|Add5~18_combout  = (\inst|Add4~18_combout  & (!\inst|Add5~17 )) # (!\inst|Add4~18_combout  & (\inst|Add5~17  & VCC))
// \inst|Add5~19  = CARRY((\inst|Add4~18_combout  & !\inst|Add5~17 ))

	.dataa(vcc),
	.datab(\inst|Add4~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add5~17 ),
	.combout(\inst|Add5~18_combout ),
	.cout(\inst|Add5~19 ));
// synopsys translate_off
defparam \inst|Add5~18 .lut_mask = 16'h3C0C;
defparam \inst|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N4
cycloneii_lcell_comb \inst|Add2~2 (
// Equation(s):
// \inst|Add2~2_combout  = (\inst_gen|yrow [1] & ((\inst_gen|yrow [3] & (\inst|Add2~1  & VCC)) # (!\inst_gen|yrow [3] & (!\inst|Add2~1 )))) # (!\inst_gen|yrow [1] & ((\inst_gen|yrow [3] & (!\inst|Add2~1 )) # (!\inst_gen|yrow [3] & ((\inst|Add2~1 ) # 
// (GND)))))
// \inst|Add2~3  = CARRY((\inst_gen|yrow [1] & (!\inst_gen|yrow [3] & !\inst|Add2~1 )) # (!\inst_gen|yrow [1] & ((!\inst|Add2~1 ) # (!\inst_gen|yrow [3]))))

	.dataa(\inst_gen|yrow [1]),
	.datab(\inst_gen|yrow [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add2~1 ),
	.combout(\inst|Add2~2_combout ),
	.cout(\inst|Add2~3 ));
// synopsys translate_off
defparam \inst|Add2~2 .lut_mask = 16'h9617;
defparam \inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N6
cycloneii_lcell_comb \inst|Add2~4 (
// Equation(s):
// \inst|Add2~4_combout  = ((\inst_gen|yrow [2] $ (\inst_gen|yrow [4] $ (!\inst|Add2~3 )))) # (GND)
// \inst|Add2~5  = CARRY((\inst_gen|yrow [2] & ((\inst_gen|yrow [4]) # (!\inst|Add2~3 ))) # (!\inst_gen|yrow [2] & (\inst_gen|yrow [4] & !\inst|Add2~3 )))

	.dataa(\inst_gen|yrow [2]),
	.datab(\inst_gen|yrow [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add2~3 ),
	.combout(\inst|Add2~4_combout ),
	.cout(\inst|Add2~5 ));
// synopsys translate_off
defparam \inst|Add2~4 .lut_mask = 16'h698E;
defparam \inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cycloneii_lcell_comb \inst|Add2~8 (
// Equation(s):
// \inst|Add2~8_combout  = ((\inst_gen|yrow [4] $ (\inst_gen|yrow [6] $ (!\inst|Add2~7 )))) # (GND)
// \inst|Add2~9  = CARRY((\inst_gen|yrow [4] & ((\inst_gen|yrow [6]) # (!\inst|Add2~7 ))) # (!\inst_gen|yrow [4] & (\inst_gen|yrow [6] & !\inst|Add2~7 )))

	.dataa(\inst_gen|yrow [4]),
	.datab(\inst_gen|yrow [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add2~7 ),
	.combout(\inst|Add2~8_combout ),
	.cout(\inst|Add2~9 ));
// synopsys translate_off
defparam \inst|Add2~8 .lut_mask = 16'h698E;
defparam \inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N14
cycloneii_lcell_comb \inst|Add2~12 (
// Equation(s):
// \inst|Add2~12_combout  = ((\inst_gen|yrow [8] $ (\inst_gen|yrow [6] $ (!\inst|Add2~11 )))) # (GND)
// \inst|Add2~13  = CARRY((\inst_gen|yrow [8] & ((\inst_gen|yrow [6]) # (!\inst|Add2~11 ))) # (!\inst_gen|yrow [8] & (\inst_gen|yrow [6] & !\inst|Add2~11 )))

	.dataa(\inst_gen|yrow [8]),
	.datab(\inst_gen|yrow [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add2~11 ),
	.combout(\inst|Add2~12_combout ),
	.cout(\inst|Add2~13 ));
// synopsys translate_off
defparam \inst|Add2~12 .lut_mask = 16'h698E;
defparam \inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N20
cycloneii_lcell_comb \inst|Add2~18 (
// Equation(s):
// \inst|Add2~18_combout  = (\inst_gen|yrow [9] & (!\inst|Add2~17 )) # (!\inst_gen|yrow [9] & ((\inst|Add2~17 ) # (GND)))
// \inst|Add2~19  = CARRY((!\inst|Add2~17 ) # (!\inst_gen|yrow [9]))

	.dataa(\inst_gen|yrow [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add2~17 ),
	.combout(\inst|Add2~18_combout ),
	.cout(\inst|Add2~19 ));
// synopsys translate_off
defparam \inst|Add2~18 .lut_mask = 16'h5A5F;
defparam \inst|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneii_lcell_comb \inst|Add3~6 (
// Equation(s):
// \inst|Add3~6_combout  = (\inst|Add4~6_combout  & (!\inst|Add3~5 )) # (!\inst|Add4~6_combout  & (\inst|Add3~5  & VCC))
// \inst|Add3~7  = CARRY((\inst|Add4~6_combout  & !\inst|Add3~5 ))

	.dataa(vcc),
	.datab(\inst|Add4~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add3~5 ),
	.combout(\inst|Add3~6_combout ),
	.cout(\inst|Add3~7 ));
// synopsys translate_off
defparam \inst|Add3~6 .lut_mask = 16'h3C0C;
defparam \inst|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneii_lcell_comb \inst|Add3~10 (
// Equation(s):
// \inst|Add3~10_combout  = (\inst|Add4~10_combout  & (!\inst|Add3~9 )) # (!\inst|Add4~10_combout  & (\inst|Add3~9  & VCC))
// \inst|Add3~11  = CARRY((\inst|Add4~10_combout  & !\inst|Add3~9 ))

	.dataa(\inst|Add4~10_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add3~9 ),
	.combout(\inst|Add3~10_combout ),
	.cout(\inst|Add3~11 ));
// synopsys translate_off
defparam \inst|Add3~10 .lut_mask = 16'h5A0A;
defparam \inst|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cycloneii_lcell_comb \inst|Add3~14 (
// Equation(s):
// \inst|Add3~14_combout  = (\inst|Add4~14_combout  & ((\inst|Add3~13 ) # (GND))) # (!\inst|Add4~14_combout  & (!\inst|Add3~13 ))
// \inst|Add3~15  = CARRY((\inst|Add4~14_combout ) # (!\inst|Add3~13 ))

	.dataa(vcc),
	.datab(\inst|Add4~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add3~13 ),
	.combout(\inst|Add3~14_combout ),
	.cout(\inst|Add3~15 ));
// synopsys translate_off
defparam \inst|Add3~14 .lut_mask = 16'hC3CF;
defparam \inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneii_lcell_comb \inst|Add3~16 (
// Equation(s):
// \inst|Add3~16_combout  = (\inst|Add4~16_combout  & (\inst|Add3~15  $ (GND))) # (!\inst|Add4~16_combout  & ((GND) # (!\inst|Add3~15 )))
// \inst|Add3~17  = CARRY((!\inst|Add3~15 ) # (!\inst|Add4~16_combout ))

	.dataa(vcc),
	.datab(\inst|Add4~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add3~15 ),
	.combout(\inst|Add3~16_combout ),
	.cout(\inst|Add3~17 ));
// synopsys translate_off
defparam \inst|Add3~16 .lut_mask = 16'hC33F;
defparam \inst|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X39_Y24_N2
cycloneii_mac_out \inst|Mult1|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|Mult1|auto_generated|mac_mult1~DATAOUT21 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT20 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT19 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT18 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT17 ,
\inst|Mult1|auto_generated|mac_mult1~DATAOUT16 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT15 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT14 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT13 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT12 ,
\inst|Mult1|auto_generated|mac_mult1~DATAOUT11 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT10 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT9 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT8 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT7 ,
\inst|Mult1|auto_generated|mac_mult1~DATAOUT6 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT5 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT4 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT3 ,\inst|Mult1|auto_generated|mac_mult1~DATAOUT2 ,
\inst|Mult1|auto_generated|mac_mult1~DATAOUT1 ,\inst|Mult1|auto_generated|mac_mult1~dataout ,\inst|Mult1|auto_generated|mac_mult1~13 ,\inst|Mult1|auto_generated|mac_mult1~12 ,\inst|Mult1|auto_generated|mac_mult1~11 ,\inst|Mult1|auto_generated|mac_mult1~10 ,
\inst|Mult1|auto_generated|mac_mult1~9 ,\inst|Mult1|auto_generated|mac_mult1~8 ,\inst|Mult1|auto_generated|mac_mult1~7 ,\inst|Mult1|auto_generated|mac_mult1~6 ,\inst|Mult1|auto_generated|mac_mult1~5 ,\inst|Mult1|auto_generated|mac_mult1~4 ,
\inst|Mult1|auto_generated|mac_mult1~3 ,\inst|Mult1|auto_generated|mac_mult1~2 ,\inst|Mult1|auto_generated|mac_mult1~1 ,\inst|Mult1|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|Mult1|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|Mult1|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst|Mult1|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X39_Y25_N2
cycloneii_mac_out \inst|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ,
\inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ,
\inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ,
\inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\inst|Mult0|auto_generated|mac_mult1~dataout ,
\inst|Mult0|auto_generated|mac_mult1~15 ,\inst|Mult0|auto_generated|mac_mult1~14 ,\inst|Mult0|auto_generated|mac_mult1~13 ,\inst|Mult0|auto_generated|mac_mult1~12 ,\inst|Mult0|auto_generated|mac_mult1~11 ,\inst|Mult0|auto_generated|mac_mult1~10 ,
\inst|Mult0|auto_generated|mac_mult1~9 ,\inst|Mult0|auto_generated|mac_mult1~8 ,\inst|Mult0|auto_generated|mac_mult1~7 ,\inst|Mult0|auto_generated|mac_mult1~6 ,\inst|Mult0|auto_generated|mac_mult1~5 ,\inst|Mult0|auto_generated|mac_mult1~4 ,
\inst|Mult0|auto_generated|mac_mult1~3 ,\inst|Mult0|auto_generated|mac_mult1~2 ,\inst|Mult0|auto_generated|mac_mult1~1 ,\inst|Mult0|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneii_lcell_comb \inst|Add1~4 (
// Equation(s):
// \inst|Add1~4_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT4  $ (\inst|Mult0|auto_generated|mac_out2~DATAOUT4  $ (!\inst|Add1~3_cout )))) # (GND)
// \inst|Add1~5  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT4  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT4 ) # (!\inst|Add1~3_cout ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT4  & (\inst|Mult0|auto_generated|mac_out2~DATAOUT4  & 
// !\inst|Add1~3_cout )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT4 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~3_cout ),
	.combout(\inst|Add1~4_combout ),
	.cout(\inst|Add1~5 ));
// synopsys translate_off
defparam \inst|Add1~4 .lut_mask = 16'h698E;
defparam \inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
cycloneii_lcell_comb \inst|Add1~16 (
// Equation(s):
// \inst|Add1~16_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT10  $ (\inst|Mult0|auto_generated|mac_out2~DATAOUT10  $ (!\inst|Add1~15 )))) # (GND)
// \inst|Add1~17  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT10  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT10 ) # (!\inst|Add1~15 ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT10  & (\inst|Mult0|auto_generated|mac_out2~DATAOUT10  & 
// !\inst|Add1~15 )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT10 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~15 ),
	.combout(\inst|Add1~16_combout ),
	.cout(\inst|Add1~17 ));
// synopsys translate_off
defparam \inst|Add1~16 .lut_mask = 16'h698E;
defparam \inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cycloneii_lcell_comb \inst|Add1~26 (
// Equation(s):
// \inst|Add1~26_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & (\inst|Add1~25  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & (!\inst|Add1~25 )))) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & (!\inst|Add1~25 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & ((\inst|Add1~25 ) # (GND)))))
// \inst|Add1~27  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT15  & !\inst|Add1~25 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT15  & ((!\inst|Add1~25 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT15 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT15 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT15 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~25 ),
	.combout(\inst|Add1~26_combout ),
	.cout(\inst|Add1~27 ));
// synopsys translate_off
defparam \inst|Add1~26 .lut_mask = 16'h9617;
defparam \inst|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cycloneii_lcell_comb \inst|Add1~28 (
// Equation(s):
// \inst|Add1~28_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT16  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT16  $ (!\inst|Add1~27 )))) # (GND)
// \inst|Add1~29  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT16  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT16 ) # (!\inst|Add1~27 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT16  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT16  & 
// !\inst|Add1~27 )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT16 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT16 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~27 ),
	.combout(\inst|Add1~28_combout ),
	.cout(\inst|Add1~29 ));
// synopsys translate_off
defparam \inst|Add1~28 .lut_mask = 16'h698E;
defparam \inst|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cycloneii_lcell_comb \inst|Add1~30 (
// Equation(s):
// \inst|Add1~30_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & (\inst|Add1~29  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & (!\inst|Add1~29 )))) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & (!\inst|Add1~29 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & ((\inst|Add1~29 ) # (GND)))))
// \inst|Add1~31  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT17  & !\inst|Add1~29 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT17  & ((!\inst|Add1~29 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT17 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT17 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT17 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~29 ),
	.combout(\inst|Add1~30_combout ),
	.cout(\inst|Add1~31 ));
// synopsys translate_off
defparam \inst|Add1~30 .lut_mask = 16'h9617;
defparam \inst|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneii_lcell_comb \inst|Add1~32 (
// Equation(s):
// \inst|Add1~32_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT18  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT18  $ (!\inst|Add1~31 )))) # (GND)
// \inst|Add1~33  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT18  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT18 ) # (!\inst|Add1~31 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT18  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT18  & 
// !\inst|Add1~31 )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~31 ),
	.combout(\inst|Add1~32_combout ),
	.cout(\inst|Add1~33 ));
// synopsys translate_off
defparam \inst|Add1~32 .lut_mask = 16'h698E;
defparam \inst|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N14
cycloneii_lcell_comb \inst|Add1~34 (
// Equation(s):
// \inst|Add1~34_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & (\inst|Add1~33  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\inst|Add1~33 )))) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & (!\inst|Add1~33 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & ((\inst|Add1~33 ) # (GND)))))
// \inst|Add1~35  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT19  & !\inst|Add1~33 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\inst|Add1~33 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT19 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~33 ),
	.combout(\inst|Add1~34_combout ),
	.cout(\inst|Add1~35 ));
// synopsys translate_off
defparam \inst|Add1~34 .lut_mask = 16'h9617;
defparam \inst|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cycloneii_lcell_comb \inst|Add1~38 (
// Equation(s):
// \inst|Add1~38_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & (!\inst|Add1~37 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT21  & ((\inst|Add1~37 ) # (GND)))
// \inst|Add1~39  = CARRY((!\inst|Add1~37 ) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ))

	.dataa(vcc),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~37 ),
	.combout(\inst|Add1~38_combout ),
	.cout(\inst|Add1~39 ));
// synopsys translate_off
defparam \inst|Add1~38 .lut_mask = 16'h3C3F;
defparam \inst|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
cycloneii_lcell_comb \inst|Add1~40 (
// Equation(s):
// \inst|Add1~40_combout  = \inst|Mult1|auto_generated|mac_out2~DATAOUT21  $ (!\inst|Add1~39 )

	.dataa(vcc),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT21 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~39 ),
	.combout(\inst|Add1~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~40 .lut_mask = 16'hC3C3;
defparam \inst|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y26_N11
cycloneii_lcell_ff \inst_gen|xcolumn[6]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[7]~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[6]~_Duplicate_2_regout ));

// Location: LCFF_X38_Y26_N7
cycloneii_lcell_ff \inst_gen|xcolumn[4]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[5]~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[4]~_Duplicate_2_regout ));

// Location: LCFF_X38_Y26_N25
cycloneii_lcell_ff \inst_gen|xcolumn[2]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[3]~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[2]~_Duplicate_2_regout ));

// Location: LCCOMB_X40_Y26_N0
cycloneii_lcell_comb \inst|LessThan6~0 (
// Equation(s):
// \inst|LessThan6~0_combout  = (\inst_gen|xcolumn[1]~_Duplicate_2_regout ) # ((\inst|Add5~2_combout ) # (\inst_gen|xcolumn[0]~_Duplicate_2_regout ))

	.dataa(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datab(vcc),
	.datac(\inst|Add5~2_combout ),
	.datad(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan6~0 .lut_mask = 16'hFFFA;
defparam \inst|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cycloneii_lcell_comb \inst|LessThan4~1 (
// Equation(s):
// \inst|LessThan4~1_combout  = (!\inst|Add1~30_combout  & (!\inst|Add1~34_combout  & (!\inst|Add1~28_combout  & !\inst|Add1~32_combout )))

	.dataa(\inst|Add1~30_combout ),
	.datab(\inst|Add1~34_combout ),
	.datac(\inst|Add1~28_combout ),
	.datad(\inst|Add1~32_combout ),
	.cin(gnd),
	.combout(\inst|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan4~1 .lut_mask = 16'h0001;
defparam \inst|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N0
cycloneii_lcell_comb \inst_gen|LessThan5~0 (
// Equation(s):
// \inst_gen|LessThan5~0_combout  = (\inst_gen|gen:yr[6]~regout  & (\inst_gen|gen:yr[5]~regout  & (\inst_gen|gen:yr[8]~regout  & \inst_gen|gen:yr[7]~regout )))

	.dataa(\inst_gen|gen:yr[6]~regout ),
	.datab(\inst_gen|gen:yr[5]~regout ),
	.datac(\inst_gen|gen:yr[8]~regout ),
	.datad(\inst_gen|gen:yr[7]~regout ),
	.cin(gnd),
	.combout(\inst_gen|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan5~0 .lut_mask = 16'h8000;
defparam \inst_gen|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N6
cycloneii_lcell_comb \inst_gen|LessThan7~1 (
// Equation(s):
// \inst_gen|LessThan7~1_combout  = (!\inst_gen|gen:yr[4]~regout  & (!\inst_gen|gen:yr[8]~regout  & !\inst_gen|gen:yr[7]~regout ))

	.dataa(\inst_gen|gen:yr[4]~regout ),
	.datab(vcc),
	.datac(\inst_gen|gen:yr[8]~regout ),
	.datad(\inst_gen|gen:yr[7]~regout ),
	.cin(gnd),
	.combout(\inst_gen|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan7~1 .lut_mask = 16'h0005;
defparam \inst_gen|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N4
cycloneii_lcell_comb \inst_gen|gen:xcounter[0]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[0]~1_combout  = \inst_gen|gen:xcounter[0]~regout  $ (VCC)
// \inst_gen|gen:xcounter[0]~2  = CARRY(\inst_gen|gen:xcounter[0]~regout )

	.dataa(vcc),
	.datab(\inst_gen|gen:xcounter[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_gen|gen:xcounter[0]~1_combout ),
	.cout(\inst_gen|gen:xcounter[0]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[0]~1 .lut_mask = 16'h33CC;
defparam \inst_gen|gen:xcounter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N6
cycloneii_lcell_comb \inst_gen|gen:xcounter[1]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[1]~1_combout  = (\inst_gen|gen:xcounter[1]~regout  & (!\inst_gen|gen:xcounter[0]~2 )) # (!\inst_gen|gen:xcounter[1]~regout  & ((\inst_gen|gen:xcounter[0]~2 ) # (GND)))
// \inst_gen|gen:xcounter[1]~2  = CARRY((!\inst_gen|gen:xcounter[0]~2 ) # (!\inst_gen|gen:xcounter[1]~regout ))

	.dataa(\inst_gen|gen:xcounter[1]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[0]~2 ),
	.combout(\inst_gen|gen:xcounter[1]~1_combout ),
	.cout(\inst_gen|gen:xcounter[1]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[1]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:xcounter[1]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N8
cycloneii_lcell_comb \inst_gen|gen:xcounter[2]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[2]~1_combout  = (\inst_gen|gen:xcounter[2]~regout  & (\inst_gen|gen:xcounter[1]~2  $ (GND))) # (!\inst_gen|gen:xcounter[2]~regout  & (!\inst_gen|gen:xcounter[1]~2  & VCC))
// \inst_gen|gen:xcounter[2]~2  = CARRY((\inst_gen|gen:xcounter[2]~regout  & !\inst_gen|gen:xcounter[1]~2 ))

	.dataa(vcc),
	.datab(\inst_gen|gen:xcounter[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[1]~2 ),
	.combout(\inst_gen|gen:xcounter[2]~1_combout ),
	.cout(\inst_gen|gen:xcounter[2]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[2]~1 .lut_mask = 16'hC30C;
defparam \inst_gen|gen:xcounter[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X40_Y27_N9
cycloneii_lcell_ff \inst_gen|gen:xcounter[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[2]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[2]~regout ));

// Location: LCCOMB_X40_Y27_N10
cycloneii_lcell_comb \inst_gen|gen:xcounter[3]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[3]~1_combout  = (\inst_gen|gen:xcounter[3]~regout  & (!\inst_gen|gen:xcounter[2]~2 )) # (!\inst_gen|gen:xcounter[3]~regout  & ((\inst_gen|gen:xcounter[2]~2 ) # (GND)))
// \inst_gen|gen:xcounter[3]~2  = CARRY((!\inst_gen|gen:xcounter[2]~2 ) # (!\inst_gen|gen:xcounter[3]~regout ))

	.dataa(\inst_gen|gen:xcounter[3]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[2]~2 ),
	.combout(\inst_gen|gen:xcounter[3]~1_combout ),
	.cout(\inst_gen|gen:xcounter[3]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[3]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:xcounter[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N12
cycloneii_lcell_comb \inst_gen|gen:xcounter[4]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[4]~1_combout  = (\inst_gen|gen:xcounter[4]~regout  & (\inst_gen|gen:xcounter[3]~2  $ (GND))) # (!\inst_gen|gen:xcounter[4]~regout  & (!\inst_gen|gen:xcounter[3]~2  & VCC))
// \inst_gen|gen:xcounter[4]~2  = CARRY((\inst_gen|gen:xcounter[4]~regout  & !\inst_gen|gen:xcounter[3]~2 ))

	.dataa(\inst_gen|gen:xcounter[4]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[3]~2 ),
	.combout(\inst_gen|gen:xcounter[4]~1_combout ),
	.cout(\inst_gen|gen:xcounter[4]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[4]~1 .lut_mask = 16'hA50A;
defparam \inst_gen|gen:xcounter[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N14
cycloneii_lcell_comb \inst_gen|gen:xcounter[5]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[5]~1_combout  = (\inst_gen|gen:xcounter[5]~regout  & (!\inst_gen|gen:xcounter[4]~2 )) # (!\inst_gen|gen:xcounter[5]~regout  & ((\inst_gen|gen:xcounter[4]~2 ) # (GND)))
// \inst_gen|gen:xcounter[5]~2  = CARRY((!\inst_gen|gen:xcounter[4]~2 ) # (!\inst_gen|gen:xcounter[5]~regout ))

	.dataa(vcc),
	.datab(\inst_gen|gen:xcounter[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[4]~2 ),
	.combout(\inst_gen|gen:xcounter[5]~1_combout ),
	.cout(\inst_gen|gen:xcounter[5]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[5]~1 .lut_mask = 16'h3C3F;
defparam \inst_gen|gen:xcounter[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y27_N15
cycloneii_lcell_ff \inst_gen|gen:xcounter[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[5]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[5]~regout ));

// Location: LCFF_X40_Y27_N7
cycloneii_lcell_ff \inst_gen|gen:xcounter[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[1]~regout ));

// Location: LCCOMB_X40_Y27_N2
cycloneii_lcell_comb \inst_gen|LessThan6~1 (
// Equation(s):
// \inst_gen|LessThan6~1_combout  = (((!\inst_gen|gen:xcounter[1]~regout ) # (!\inst_gen|gen:xcounter[5]~regout )) # (!\inst_gen|gen:xcounter[0]~regout )) # (!\inst_gen|gen:xcounter[2]~regout )

	.dataa(\inst_gen|gen:xcounter[2]~regout ),
	.datab(\inst_gen|gen:xcounter[0]~regout ),
	.datac(\inst_gen|gen:xcounter[5]~regout ),
	.datad(\inst_gen|gen:xcounter[1]~regout ),
	.cin(gnd),
	.combout(\inst_gen|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan6~1 .lut_mask = 16'h7FFF;
defparam \inst_gen|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N13
cycloneii_lcell_ff \inst_gen|gen:xcounter[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[4]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[4]~regout ));

// Location: LCCOMB_X40_Y27_N28
cycloneii_lcell_comb \inst_gen|LessThan6~2 (
// Equation(s):
// \inst_gen|LessThan6~2_combout  = (\inst_gen|gen:xcounter[3]~regout  & (!\inst_gen|LessThan6~1_combout  & \inst_gen|gen:xcounter[4]~regout ))

	.dataa(\inst_gen|gen:xcounter[3]~regout ),
	.datab(\inst_gen|LessThan6~1_combout ),
	.datac(vcc),
	.datad(\inst_gen|gen:xcounter[4]~regout ),
	.cin(gnd),
	.combout(\inst_gen|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan6~2 .lut_mask = 16'h2200;
defparam \inst_gen|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N16
cycloneii_lcell_comb \inst_gen|gen:xcounter[6]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[6]~1_combout  = (\inst_gen|gen:xcounter[6]~regout  & (\inst_gen|gen:xcounter[5]~2  $ (GND))) # (!\inst_gen|gen:xcounter[6]~regout  & (!\inst_gen|gen:xcounter[5]~2  & VCC))
// \inst_gen|gen:xcounter[6]~2  = CARRY((\inst_gen|gen:xcounter[6]~regout  & !\inst_gen|gen:xcounter[5]~2 ))

	.dataa(\inst_gen|gen:xcounter[6]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[5]~2 ),
	.combout(\inst_gen|gen:xcounter[6]~1_combout ),
	.cout(\inst_gen|gen:xcounter[6]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[6]~1 .lut_mask = 16'hA50A;
defparam \inst_gen|gen:xcounter[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N18
cycloneii_lcell_comb \inst_gen|gen:xcounter[7]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[7]~1_combout  = (\inst_gen|gen:xcounter[7]~regout  & (!\inst_gen|gen:xcounter[6]~2 )) # (!\inst_gen|gen:xcounter[7]~regout  & ((\inst_gen|gen:xcounter[6]~2 ) # (GND)))
// \inst_gen|gen:xcounter[7]~2  = CARRY((!\inst_gen|gen:xcounter[6]~2 ) # (!\inst_gen|gen:xcounter[7]~regout ))

	.dataa(vcc),
	.datab(\inst_gen|gen:xcounter[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[6]~2 ),
	.combout(\inst_gen|gen:xcounter[7]~1_combout ),
	.cout(\inst_gen|gen:xcounter[7]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[7]~1 .lut_mask = 16'h3C3F;
defparam \inst_gen|gen:xcounter[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y27_N19
cycloneii_lcell_ff \inst_gen|gen:xcounter[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[7]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[7]~regout ));

// Location: LCCOMB_X40_Y27_N20
cycloneii_lcell_comb \inst_gen|gen:xcounter[8]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[8]~1_combout  = (\inst_gen|gen:xcounter[8]~regout  & (\inst_gen|gen:xcounter[7]~2  $ (GND))) # (!\inst_gen|gen:xcounter[8]~regout  & (!\inst_gen|gen:xcounter[7]~2  & VCC))
// \inst_gen|gen:xcounter[8]~2  = CARRY((\inst_gen|gen:xcounter[8]~regout  & !\inst_gen|gen:xcounter[7]~2 ))

	.dataa(\inst_gen|gen:xcounter[8]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[7]~2 ),
	.combout(\inst_gen|gen:xcounter[8]~1_combout ),
	.cout(\inst_gen|gen:xcounter[8]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[8]~1 .lut_mask = 16'hA50A;
defparam \inst_gen|gen:xcounter[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N22
cycloneii_lcell_comb \inst_gen|gen:xcounter[9]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[9]~1_combout  = (\inst_gen|gen:xcounter[9]~regout  & (!\inst_gen|gen:xcounter[8]~2 )) # (!\inst_gen|gen:xcounter[9]~regout  & ((\inst_gen|gen:xcounter[8]~2 ) # (GND)))
// \inst_gen|gen:xcounter[9]~2  = CARRY((!\inst_gen|gen:xcounter[8]~2 ) # (!\inst_gen|gen:xcounter[9]~regout ))

	.dataa(\inst_gen|gen:xcounter[9]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[8]~2 ),
	.combout(\inst_gen|gen:xcounter[9]~1_combout ),
	.cout(\inst_gen|gen:xcounter[9]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:xcounter[9]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:xcounter[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N24
cycloneii_lcell_comb \inst_gen|gen:xcounter[10]~1 (
// Equation(s):
// \inst_gen|gen:xcounter[10]~1_combout  = \inst_gen|gen:xcounter[10]~regout  $ (!\inst_gen|gen:xcounter[9]~2 )

	.dataa(\inst_gen|gen:xcounter[10]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:xcounter[9]~2 ),
	.combout(\inst_gen|gen:xcounter[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen:xcounter[10]~1 .lut_mask = 16'hA5A5;
defparam \inst_gen|gen:xcounter[10]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X40_Y27_N25
cycloneii_lcell_ff \inst_gen|gen:xcounter[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[10]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[10]~regout ));

// Location: LCFF_X40_Y27_N17
cycloneii_lcell_ff \inst_gen|gen:xcounter[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[6]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[6]~regout ));

// Location: LCCOMB_X40_Y27_N26
cycloneii_lcell_comb \inst_gen|LessThan6~0 (
// Equation(s):
// \inst_gen|LessThan6~0_combout  = (\inst_gen|gen:xcounter[8]~regout ) # ((\inst_gen|gen:xcounter[6]~regout ) # (\inst_gen|gen:xcounter[7]~regout ))

	.dataa(\inst_gen|gen:xcounter[8]~regout ),
	.datab(vcc),
	.datac(\inst_gen|gen:xcounter[6]~regout ),
	.datad(\inst_gen|gen:xcounter[7]~regout ),
	.cin(gnd),
	.combout(\inst_gen|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan6~0 .lut_mask = 16'hFFFA;
defparam \inst_gen|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N30
cycloneii_lcell_comb \inst_gen|LessThan6~3 (
// Equation(s):
// \inst_gen|LessThan6~3_combout  = (\inst_gen|gen:xcounter[9]~regout  & (\inst_gen|gen:xcounter[10]~regout  & ((\inst_gen|LessThan6~2_combout ) # (\inst_gen|LessThan6~0_combout ))))

	.dataa(\inst_gen|gen:xcounter[9]~regout ),
	.datab(\inst_gen|LessThan6~2_combout ),
	.datac(\inst_gen|gen:xcounter[10]~regout ),
	.datad(\inst_gen|LessThan6~0_combout ),
	.cin(gnd),
	.combout(\inst_gen|LessThan6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan6~3 .lut_mask = 16'hA080;
defparam \inst_gen|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N5
cycloneii_lcell_ff \inst_gen|gen:xcounter[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[0]~regout ));

// Location: LCCOMB_X40_Y27_N0
cycloneii_lcell_comb \inst_gen|VGA_CLK~feeder (
// Equation(s):
// \inst_gen|VGA_CLK~feeder_combout  = \inst_gen|gen:xcounter[0]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst_gen|gen:xcounter[0]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_gen|VGA_CLK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|VGA_CLK~feeder .lut_mask = 16'hF0F0;
defparam \inst_gen|VGA_CLK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N1
cycloneii_lcell_ff \inst_gen|VGA_CLK (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|VGA_CLK~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|VGA_CLK~regout ));

// Location: LCCOMB_X18_Y35_N12
cycloneii_lcell_comb \inst2|VGA_CLK~0 (
// Equation(s):
// \inst2|VGA_CLK~0_combout  = !\inst_gen|VGA_CLK~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|VGA_CLK~regout ),
	.cin(gnd),
	.combout(\inst2|VGA_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_CLK~0 .lut_mask = 16'h00FF;
defparam \inst2|VGA_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y35_N13
cycloneii_lcell_ff \inst2|VGA_CLK (
	.clk(\CLOCK_50~combout ),
	.datain(\inst2|VGA_CLK~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_CLK~regout ));

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
cycloneii_lcell_comb \inst_gen|gen:yr[0]~1 (
// Equation(s):
// \inst_gen|gen:yr[0]~1_combout  = \inst_gen|gen:yr[0]~regout  $ (VCC)
// \inst_gen|gen:yr[0]~2  = CARRY(\inst_gen|gen:yr[0]~regout )

	.dataa(vcc),
	.datab(\inst_gen|gen:yr[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst_gen|gen:yr[0]~1_combout ),
	.cout(\inst_gen|gen:yr[0]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[0]~1 .lut_mask = 16'h33CC;
defparam \inst_gen|gen:yr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
cycloneii_lcell_comb \inst_gen|gen:yr[2]~1 (
// Equation(s):
// \inst_gen|gen:yr[2]~1_combout  = (\inst_gen|gen:yr[2]~regout  & (\inst_gen|gen:yr[1]~2  $ (GND))) # (!\inst_gen|gen:yr[2]~regout  & (!\inst_gen|gen:yr[1]~2  & VCC))
// \inst_gen|gen:yr[2]~2  = CARRY((\inst_gen|gen:yr[2]~regout  & !\inst_gen|gen:yr[1]~2 ))

	.dataa(\inst_gen|gen:yr[2]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[1]~2 ),
	.combout(\inst_gen|gen:yr[2]~1_combout ),
	.cout(\inst_gen|gen:yr[2]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[2]~1 .lut_mask = 16'hA50A;
defparam \inst_gen|gen:yr[2]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y27_N13
cycloneii_lcell_ff \inst_gen|gen:yr[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[2]~regout ));

// Location: LCCOMB_X37_Y27_N28
cycloneii_lcell_comb \inst_gen|LessThan7~0 (
// Equation(s):
// \inst_gen|LessThan7~0_combout  = (!\inst_gen|gen:yr[6]~regout  & (!\inst_gen|gen:yr[5]~regout  & ((!\inst_gen|gen:yr[2]~regout ) # (!\inst_gen|gen:yr[3]~regout ))))

	.dataa(\inst_gen|gen:yr[6]~regout ),
	.datab(\inst_gen|gen:yr[5]~regout ),
	.datac(\inst_gen|gen:yr[3]~regout ),
	.datad(\inst_gen|gen:yr[2]~regout ),
	.cin(gnd),
	.combout(\inst_gen|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan7~0 .lut_mask = 16'h0111;
defparam \inst_gen|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
cycloneii_lcell_comb \inst_gen|LessThan7~2 (
// Equation(s):
// \inst_gen|LessThan7~2_combout  = (\inst_gen|gen:yr[9]~regout  & ((!\inst_gen|LessThan7~0_combout ) # (!\inst_gen|LessThan7~1_combout )))

	.dataa(\inst_gen|LessThan7~1_combout ),
	.datab(\inst_gen|LessThan7~0_combout ),
	.datac(vcc),
	.datad(\inst_gen|gen:yr[9]~regout ),
	.cin(gnd),
	.combout(\inst_gen|LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|LessThan7~2 .lut_mask = 16'h7700;
defparam \inst_gen|LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y27_N9
cycloneii_lcell_ff \inst_gen|gen:yr[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[0]~regout ));

// Location: LCCOMB_X37_Y27_N10
cycloneii_lcell_comb \inst_gen|gen:yr[1]~1 (
// Equation(s):
// \inst_gen|gen:yr[1]~1_combout  = (\inst_gen|gen:yr[1]~regout  & (!\inst_gen|gen:yr[0]~2 )) # (!\inst_gen|gen:yr[1]~regout  & ((\inst_gen|gen:yr[0]~2 ) # (GND)))
// \inst_gen|gen:yr[1]~2  = CARRY((!\inst_gen|gen:yr[0]~2 ) # (!\inst_gen|gen:yr[1]~regout ))

	.dataa(\inst_gen|gen:yr[1]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[0]~2 ),
	.combout(\inst_gen|gen:yr[1]~1_combout ),
	.cout(\inst_gen|gen:yr[1]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[1]~1 .lut_mask = 16'h5A5F;
defparam \inst_gen|gen:yr[1]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N14
cycloneii_lcell_comb \inst_gen|gen:yr[3]~1 (
// Equation(s):
// \inst_gen|gen:yr[3]~1_combout  = (\inst_gen|gen:yr[3]~regout  & (!\inst_gen|gen:yr[2]~2 )) # (!\inst_gen|gen:yr[3]~regout  & ((\inst_gen|gen:yr[2]~2 ) # (GND)))
// \inst_gen|gen:yr[3]~2  = CARRY((!\inst_gen|gen:yr[2]~2 ) # (!\inst_gen|gen:yr[3]~regout ))

	.dataa(vcc),
	.datab(\inst_gen|gen:yr[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[2]~2 ),
	.combout(\inst_gen|gen:yr[3]~1_combout ),
	.cout(\inst_gen|gen:yr[3]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[3]~1 .lut_mask = 16'h3C3F;
defparam \inst_gen|gen:yr[3]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y27_N15
cycloneii_lcell_ff \inst_gen|gen:yr[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[3]~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[3]~regout ));

// Location: LCCOMB_X37_Y27_N16
cycloneii_lcell_comb \inst_gen|gen:yr[4]~1 (
// Equation(s):
// \inst_gen|gen:yr[4]~1_combout  = (\inst_gen|gen:yr[4]~regout  & (\inst_gen|gen:yr[3]~2  $ (GND))) # (!\inst_gen|gen:yr[4]~regout  & (!\inst_gen|gen:yr[3]~2  & VCC))
// \inst_gen|gen:yr[4]~2  = CARRY((\inst_gen|gen:yr[4]~regout  & !\inst_gen|gen:yr[3]~2 ))

	.dataa(\inst_gen|gen:yr[4]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[3]~2 ),
	.combout(\inst_gen|gen:yr[4]~1_combout ),
	.cout(\inst_gen|gen:yr[4]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[4]~1 .lut_mask = 16'hA50A;
defparam \inst_gen|gen:yr[4]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
cycloneii_lcell_comb \inst_gen|gen:yr[5]~1 (
// Equation(s):
// \inst_gen|gen:yr[5]~1_combout  = (\inst_gen|gen:yr[5]~regout  & (!\inst_gen|gen:yr[4]~2 )) # (!\inst_gen|gen:yr[5]~regout  & ((\inst_gen|gen:yr[4]~2 ) # (GND)))
// \inst_gen|gen:yr[5]~2  = CARRY((!\inst_gen|gen:yr[4]~2 ) # (!\inst_gen|gen:yr[5]~regout ))

	.dataa(vcc),
	.datab(\inst_gen|gen:yr[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[4]~2 ),
	.combout(\inst_gen|gen:yr[5]~1_combout ),
	.cout(\inst_gen|gen:yr[5]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[5]~1 .lut_mask = 16'h3C3F;
defparam \inst_gen|gen:yr[5]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y27_N19
cycloneii_lcell_ff \inst_gen|gen:yr[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[5]~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[5]~regout ));

// Location: LCCOMB_X37_Y27_N20
cycloneii_lcell_comb \inst_gen|gen:yr[6]~1 (
// Equation(s):
// \inst_gen|gen:yr[6]~1_combout  = (\inst_gen|gen:yr[6]~regout  & (\inst_gen|gen:yr[5]~2  $ (GND))) # (!\inst_gen|gen:yr[6]~regout  & (!\inst_gen|gen:yr[5]~2  & VCC))
// \inst_gen|gen:yr[6]~2  = CARRY((\inst_gen|gen:yr[6]~regout  & !\inst_gen|gen:yr[5]~2 ))

	.dataa(\inst_gen|gen:yr[6]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[5]~2 ),
	.combout(\inst_gen|gen:yr[6]~1_combout ),
	.cout(\inst_gen|gen:yr[6]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[6]~1 .lut_mask = 16'hA50A;
defparam \inst_gen|gen:yr[6]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N22
cycloneii_lcell_comb \inst_gen|gen:yr[7]~1 (
// Equation(s):
// \inst_gen|gen:yr[7]~1_combout  = (\inst_gen|gen:yr[7]~regout  & (!\inst_gen|gen:yr[6]~2 )) # (!\inst_gen|gen:yr[7]~regout  & ((\inst_gen|gen:yr[6]~2 ) # (GND)))
// \inst_gen|gen:yr[7]~2  = CARRY((!\inst_gen|gen:yr[6]~2 ) # (!\inst_gen|gen:yr[7]~regout ))

	.dataa(vcc),
	.datab(\inst_gen|gen:yr[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[6]~2 ),
	.combout(\inst_gen|gen:yr[7]~1_combout ),
	.cout(\inst_gen|gen:yr[7]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[7]~1 .lut_mask = 16'h3C3F;
defparam \inst_gen|gen:yr[7]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y27_N23
cycloneii_lcell_ff \inst_gen|gen:yr[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[7]~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[7]~regout ));

// Location: LCCOMB_X37_Y27_N24
cycloneii_lcell_comb \inst_gen|gen:yr[8]~1 (
// Equation(s):
// \inst_gen|gen:yr[8]~1_combout  = (\inst_gen|gen:yr[8]~regout  & (\inst_gen|gen:yr[7]~2  $ (GND))) # (!\inst_gen|gen:yr[8]~regout  & (!\inst_gen|gen:yr[7]~2  & VCC))
// \inst_gen|gen:yr[8]~2  = CARRY((\inst_gen|gen:yr[8]~regout  & !\inst_gen|gen:yr[7]~2 ))

	.dataa(\inst_gen|gen:yr[8]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst_gen|gen:yr[7]~2 ),
	.combout(\inst_gen|gen:yr[8]~1_combout ),
	.cout(\inst_gen|gen:yr[8]~2 ));
// synopsys translate_off
defparam \inst_gen|gen:yr[8]~1 .lut_mask = 16'hA50A;
defparam \inst_gen|gen:yr[8]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N26
cycloneii_lcell_comb \inst_gen|gen:yr[9]~1 (
// Equation(s):
// \inst_gen|gen:yr[9]~1_combout  = \inst_gen|gen:yr[8]~2  $ (\inst_gen|gen:yr[9]~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|gen:yr[9]~regout ),
	.cin(\inst_gen|gen:yr[8]~2 ),
	.combout(\inst_gen|gen:yr[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen:yr[9]~1 .lut_mask = 16'h0FF0;
defparam \inst_gen|gen:yr[9]~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y27_N27
cycloneii_lcell_ff \inst_gen|gen:yr[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[9]~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[9]~regout ));

// Location: LCFF_X40_Y27_N23
cycloneii_lcell_ff \inst_gen|gen:xcounter[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[9]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[9]~regout ));

// Location: LCCOMB_X38_Y27_N8
cycloneii_lcell_comb \inst_gen|gen~0 (
// Equation(s):
// \inst_gen|gen~0_combout  = (!\inst_gen|gen:yr[9]~regout  & (((!\inst_gen|gen:xcounter[8]~regout  & !\inst_gen|gen:xcounter[9]~regout )) # (!\inst_gen|gen:xcounter[10]~regout )))

	.dataa(\inst_gen|gen:xcounter[8]~regout ),
	.datab(\inst_gen|gen:xcounter[10]~regout ),
	.datac(\inst_gen|gen:yr[9]~regout ),
	.datad(\inst_gen|gen:xcounter[9]~regout ),
	.cin(gnd),
	.combout(\inst_gen|gen~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~0 .lut_mask = 16'h0307;
defparam \inst_gen|gen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cycloneii_lcell_comb \inst_gen|gen~1 (
// Equation(s):
// \inst_gen|gen~1_combout  = (\inst_gen|LessThan5~0_combout ) # (!\inst_gen|gen~0_combout )

	.dataa(\inst_gen|LessThan5~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|gen~0_combout ),
	.cin(gnd),
	.combout(\inst_gen|gen~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~1 .lut_mask = 16'hAAFF;
defparam \inst_gen|gen~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N25
cycloneii_lcell_ff \inst_gen|VGA_BLANK (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|VGA_BLANK~regout ));

// Location: LCCOMB_X18_Y35_N26
cycloneii_lcell_comb \inst2|VGA_BLANK~feeder (
// Equation(s):
// \inst2|VGA_BLANK~feeder_combout  = \inst_gen|VGA_BLANK~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|VGA_BLANK~regout ),
	.cin(gnd),
	.combout(\inst2|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y35_N27
cycloneii_lcell_ff \inst2|VGA_BLANK (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_BLANK~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_BLANK~regout ));

// Location: LCCOMB_X38_Y27_N10
cycloneii_lcell_comb \inst_gen|gen~2 (
// Equation(s):
// \inst_gen|gen~2_combout  = (\inst_gen|gen:xcounter[8]~regout  & (\inst_gen|gen:xcounter[10]~regout  & !\inst_gen|gen:xcounter[9]~regout ))

	.dataa(\inst_gen|gen:xcounter[8]~regout ),
	.datab(\inst_gen|gen:xcounter[10]~regout ),
	.datac(vcc),
	.datad(\inst_gen|gen:xcounter[9]~regout ),
	.cin(gnd),
	.combout(\inst_gen|gen~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~2 .lut_mask = 16'h0088;
defparam \inst_gen|gen~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N2
cycloneii_lcell_comb \inst_gen|gen~3 (
// Equation(s):
// \inst_gen|gen~3_combout  = (\inst_gen|gen~2_combout  & ((\inst_gen|gen:xcounter[6]~regout  & ((!\inst_gen|gen:xcounter[5]~regout ) # (!\inst_gen|gen:xcounter[7]~regout ))) # (!\inst_gen|gen:xcounter[6]~regout  & ((\inst_gen|gen:xcounter[7]~regout ) # 
// (\inst_gen|gen:xcounter[5]~regout )))))

	.dataa(\inst_gen|gen:xcounter[6]~regout ),
	.datab(\inst_gen|gen~2_combout ),
	.datac(\inst_gen|gen:xcounter[7]~regout ),
	.datad(\inst_gen|gen:xcounter[5]~regout ),
	.cin(gnd),
	.combout(\inst_gen|gen~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~3 .lut_mask = 16'h4CC8;
defparam \inst_gen|gen~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N3
cycloneii_lcell_ff \inst_gen|VGA_HS (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|VGA_HS~regout ));

// Location: LCCOMB_X18_Y35_N8
cycloneii_lcell_comb \inst2|VGA_HS~feeder (
// Equation(s):
// \inst2|VGA_HS~feeder_combout  = \inst_gen|VGA_HS~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|VGA_HS~regout ),
	.cin(gnd),
	.combout(\inst2|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_HS~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y35_N9
cycloneii_lcell_ff \inst2|VGA_HS (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_HS~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_HS~regout ));

// Location: LCFF_X37_Y27_N11
cycloneii_lcell_ff \inst_gen|gen:yr[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[1]~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[1]~regout ));

// Location: LCCOMB_X37_Y27_N2
cycloneii_lcell_comb \inst_gen|gen~4 (
// Equation(s):
// \inst_gen|gen~4_combout  = (\inst_gen|gen:yr[4]~regout ) # ((\inst_gen|gen:yr[9]~regout ) # ((\inst_gen|gen:yr[2]~regout ) # (!\inst_gen|gen:yr[3]~regout )))

	.dataa(\inst_gen|gen:yr[4]~regout ),
	.datab(\inst_gen|gen:yr[9]~regout ),
	.datac(\inst_gen|gen:yr[3]~regout ),
	.datad(\inst_gen|gen:yr[2]~regout ),
	.cin(gnd),
	.combout(\inst_gen|gen~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~4 .lut_mask = 16'hFFEF;
defparam \inst_gen|gen~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneii_lcell_comb \inst_gen|gen~5 (
// Equation(s):
// \inst_gen|gen~5_combout  = (\inst_gen|LessThan5~0_combout  & (\inst_gen|gen:yr[1]~regout  & !\inst_gen|gen~4_combout ))

	.dataa(\inst_gen|LessThan5~0_combout ),
	.datab(\inst_gen|gen:yr[1]~regout ),
	.datac(vcc),
	.datad(\inst_gen|gen~4_combout ),
	.cin(gnd),
	.combout(\inst_gen|gen~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|gen~5 .lut_mask = 16'h0088;
defparam \inst_gen|gen~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N5
cycloneii_lcell_ff \inst_gen|VGA_VS (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen~5_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|VGA_VS~regout ));

// Location: LCCOMB_X18_Y35_N24
cycloneii_lcell_comb \inst2|VGA_VS~feeder (
// Equation(s):
// \inst2|VGA_VS~feeder_combout  = \inst_gen|VGA_VS~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|VGA_VS~regout ),
	.cin(gnd),
	.combout(\inst2|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y35_N25
cycloneii_lcell_ff \inst2|VGA_VS (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_VS~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_VS~regout ));

// Location: LCCOMB_X38_Y27_N22
cycloneii_lcell_comb \inst_gen|VGA_SYNC~0 (
// Equation(s):
// \inst_gen|VGA_SYNC~0_combout  = (\inst_gen|gen~3_combout ) # ((\inst_gen|LessThan5~0_combout  & (!\inst_gen|gen~4_combout  & \inst_gen|gen:yr[1]~regout )))

	.dataa(\inst_gen|LessThan5~0_combout ),
	.datab(\inst_gen|gen~4_combout ),
	.datac(\inst_gen|gen:yr[1]~regout ),
	.datad(\inst_gen|gen~3_combout ),
	.cin(gnd),
	.combout(\inst_gen|VGA_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|VGA_SYNC~0 .lut_mask = 16'hFF20;
defparam \inst_gen|VGA_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N23
cycloneii_lcell_ff \inst_gen|VGA_SYNC (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|VGA_SYNC~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|VGA_SYNC~regout ));

// Location: LCFF_X18_Y35_N17
cycloneii_lcell_ff \inst2|VGA_SYNC (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|VGA_SYNC~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_SYNC~regout ));

// Location: LCCOMB_X40_Y25_N8
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N11
cycloneii_lcell_ff \inst_gen|gen:xcounter[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[3]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[3]~regout ));

// Location: LCFF_X40_Y27_N21
cycloneii_lcell_ff \inst_gen|gen:xcounter[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:xcounter[8]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst_gen|LessThan6~3_combout ),
	.sload(gnd),
	.ena(\KEY~combout [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:xcounter[8]~regout ));

// Location: DSPMULT_X39_Y25_N0
cycloneii_mac_mult \inst|Mult0|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(\CLOCK_50~clkctrl_outclk ),
	.aclr(!\KEY~combout [0]),
	.ena(vcc),
	.dataa({\inst_gen|gen:xcounter[10]~regout ,\inst_gen|gen:xcounter[9]~regout ,\inst_gen|gen:xcounter[8]~regout ,\inst_gen|gen:xcounter[7]~regout ,\inst_gen|gen:xcounter[6]~regout ,\inst_gen|gen:xcounter[5]~regout ,\inst_gen|gen:xcounter[4]~regout ,
\inst_gen|gen:xcounter[3]~regout ,\inst_gen|gen:xcounter[2]~regout ,\inst_gen|gen:xcounter[1]~regout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\inst_gen|gen:xcounter[10]~regout ,\inst_gen|gen:xcounter[9]~regout ,\inst_gen|gen:xcounter[8]~regout ,\inst_gen|gen:xcounter[7]~regout ,\inst_gen|gen:xcounter[6]~regout ,\inst_gen|gen:xcounter[5]~regout ,\inst_gen|gen:xcounter[4]~regout ,
\inst_gen|gen:xcounter[3]~regout ,\inst_gen|gen:xcounter[2]~regout ,\inst_gen|gen:xcounter[1]~regout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \inst|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \inst|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCFF_X37_Y26_N29
cycloneii_lcell_ff \inst_gen|yrow[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:yr[0]~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [0]));

// Location: LCCOMB_X37_Y26_N26
cycloneii_lcell_comb \inst_gen|yrow[1]~feeder (
// Equation(s):
// \inst_gen|yrow[1]~feeder_combout  = \inst_gen|gen:yr[1]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|gen:yr[1]~regout ),
	.cin(gnd),
	.combout(\inst_gen|yrow[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|yrow[1]~feeder .lut_mask = 16'hFF00;
defparam \inst_gen|yrow[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y26_N27
cycloneii_lcell_ff \inst_gen|yrow[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|yrow[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [1]));

// Location: LCFF_X37_Y26_N25
cycloneii_lcell_ff \inst_gen|yrow[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:yr[2]~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [2]));

// Location: LCFF_X37_Y26_N1
cycloneii_lcell_ff \inst_gen|yrow[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:yr[3]~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [3]));

// Location: LCFF_X37_Y27_N17
cycloneii_lcell_ff \inst_gen|gen:yr[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[4]~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[4]~regout ));

// Location: LCFF_X38_Y27_N11
cycloneii_lcell_ff \inst_gen|yrow[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:yr[4]~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [4]));

// Location: LCFF_X38_Y27_N1
cycloneii_lcell_ff \inst_gen|yrow[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:yr[5]~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [5]));

// Location: LCCOMB_X38_Y27_N4
cycloneii_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = \inst_gen|yrow [5] $ (\inst_gen|yrow [4])

	.dataa(vcc),
	.datab(\inst_gen|yrow [5]),
	.datac(vcc),
	.datad(\inst_gen|yrow [4]),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'h33CC;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y27_N21
cycloneii_lcell_ff \inst_gen|gen:yr[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[6]~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[6]~regout ));

// Location: LCCOMB_X38_Y27_N14
cycloneii_lcell_comb \inst_gen|yrow[6]~feeder (
// Equation(s):
// \inst_gen|yrow[6]~feeder_combout  = \inst_gen|gen:yr[6]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|gen:yr[6]~regout ),
	.cin(gnd),
	.combout(\inst_gen|yrow[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|yrow[6]~feeder .lut_mask = 16'hFF00;
defparam \inst_gen|yrow[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N15
cycloneii_lcell_ff \inst_gen|yrow[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|yrow[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [6]));

// Location: LCCOMB_X38_Y27_N30
cycloneii_lcell_comb \inst|Add0~1 (
// Equation(s):
// \inst|Add0~1_combout  = \inst_gen|yrow [6] $ (((\inst_gen|yrow [5] & \inst_gen|yrow [4])))

	.dataa(vcc),
	.datab(\inst_gen|yrow [5]),
	.datac(\inst_gen|yrow [6]),
	.datad(\inst_gen|yrow [4]),
	.cin(gnd),
	.combout(\inst|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~1 .lut_mask = 16'h3CF0;
defparam \inst|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneii_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = \inst_gen|yrow [7] $ (((\inst_gen|yrow [5] & (\inst_gen|yrow [6] & \inst_gen|yrow [4]))))

	.dataa(\inst_gen|yrow [7]),
	.datab(\inst_gen|yrow [5]),
	.datac(\inst_gen|yrow [6]),
	.datad(\inst_gen|yrow [4]),
	.cin(gnd),
	.combout(\inst|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h6AAA;
defparam \inst|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cycloneii_lcell_comb \inst|LessThan3~0 (
// Equation(s):
// \inst|LessThan3~0_combout  = (\inst_gen|yrow [7] & (\inst_gen|yrow [5] & (\inst_gen|yrow [6] & \inst_gen|yrow [4])))

	.dataa(\inst_gen|yrow [7]),
	.datab(\inst_gen|yrow [5]),
	.datac(\inst_gen|yrow [6]),
	.datad(\inst_gen|yrow [4]),
	.cin(gnd),
	.combout(\inst|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan3~0 .lut_mask = 16'h8000;
defparam \inst|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y27_N25
cycloneii_lcell_ff \inst_gen|gen:yr[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|gen:yr[8]~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\inst_gen|LessThan7~2_combout ),
	.sload(gnd),
	.ena(\inst_gen|LessThan6~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|gen:yr[8]~regout ));

// Location: LCFF_X38_Y27_N19
cycloneii_lcell_ff \inst_gen|yrow[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:yr[8]~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [8]));

// Location: LCCOMB_X38_Y27_N26
cycloneii_lcell_comb \inst|Add0~3 (
// Equation(s):
// \inst|Add0~3_combout  = \inst|LessThan3~0_combout  $ (!\inst_gen|yrow [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|LessThan3~0_combout ),
	.datad(\inst_gen|yrow [8]),
	.cin(gnd),
	.combout(\inst|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~3 .lut_mask = 16'hF00F;
defparam \inst|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N9
cycloneii_lcell_ff \inst_gen|yrow[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:yr[9]~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [9]));

// Location: LCCOMB_X38_Y27_N28
cycloneii_lcell_comb \inst|Add0~4 (
// Equation(s):
// \inst|Add0~4_combout  = \inst_gen|yrow [9] $ (((!\inst|LessThan3~0_combout  & !\inst_gen|yrow [8])))

	.dataa(vcc),
	.datab(\inst_gen|yrow [9]),
	.datac(\inst|LessThan3~0_combout ),
	.datad(\inst_gen|yrow [8]),
	.cin(gnd),
	.combout(\inst|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~4 .lut_mask = 16'hCCC3;
defparam \inst|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cycloneii_lcell_comb \inst|LSPflag~2 (
// Equation(s):
// \inst|LSPflag~2_combout  = (!\inst_gen|yrow [9] & (!\inst|LessThan3~0_combout  & !\inst_gen|yrow [8]))

	.dataa(vcc),
	.datab(\inst_gen|yrow [9]),
	.datac(\inst|LessThan3~0_combout ),
	.datad(\inst_gen|yrow [8]),
	.cin(gnd),
	.combout(\inst|LSPflag~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~2 .lut_mask = 16'h0003;
defparam \inst|LSPflag~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X39_Y24_N0
cycloneii_mac_mult \inst|Mult1|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst|LSPflag~2_combout ,\inst|Add0~4_combout ,\inst|Add0~3_combout ,\inst|Add0~2_combout ,\inst|Add0~1_combout ,\inst|Add0~0_combout ,!\inst_gen|yrow [4],\inst_gen|yrow [3],\inst_gen|yrow [2],\inst_gen|yrow [1],\inst_gen|yrow [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\inst|LSPflag~2_combout ,\inst|Add0~4_combout ,\inst|Add0~3_combout ,\inst|Add0~2_combout ,\inst|Add0~1_combout ,\inst|Add0~0_combout ,!\inst_gen|yrow [4],\inst_gen|yrow [3],\inst_gen|yrow [2],\inst_gen|yrow [1],\inst_gen|yrow [0],gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst|Mult1|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst|Mult1|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \inst|Mult1|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst|Mult1|auto_generated|mac_mult1 .datab_clock = "none";
defparam \inst|Mult1|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst|Mult1|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst|Mult1|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cycloneii_lcell_comb \inst|Add1~1 (
// Equation(s):
// \inst|Add1~1_cout  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT2  & \inst|Mult1|auto_generated|mac_out2~DATAOUT2 ))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT2 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT2 ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add1~1_cout ));
// synopsys translate_off
defparam \inst|Add1~1 .lut_mask = 16'h0088;
defparam \inst|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cycloneii_lcell_comb \inst|Add1~3 (
// Equation(s):
// \inst|Add1~3_cout  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT3  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT3  & !\inst|Add1~1_cout )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT3  & ((!\inst|Add1~1_cout ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT3 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT3 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT3 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~1_cout ),
	.combout(),
	.cout(\inst|Add1~3_cout ));
// synopsys translate_off
defparam \inst|Add1~3 .lut_mask = 16'h0017;
defparam \inst|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cycloneii_lcell_comb \inst|Add1~6 (
// Equation(s):
// \inst|Add1~6_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT5  & (\inst|Add1~5  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\inst|Add1~5 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT5  & (!\inst|Add1~5 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT5  & ((\inst|Add1~5 ) # (GND)))))
// \inst|Add1~7  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT5  & !\inst|Add1~5 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT5  & ((!\inst|Add1~5 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT5 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT5 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~5 ),
	.combout(\inst|Add1~6_combout ),
	.cout(\inst|Add1~7 ));
// synopsys translate_off
defparam \inst|Add1~6 .lut_mask = 16'h9617;
defparam \inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cycloneii_lcell_comb \inst|Add1~8 (
// Equation(s):
// \inst|Add1~8_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT6  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT6  $ (!\inst|Add1~7 )))) # (GND)
// \inst|Add1~9  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT6  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT6 ) # (!\inst|Add1~7 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT6  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT6  & !\inst|Add1~7 
// )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT6 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT6 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~7 ),
	.combout(\inst|Add1~8_combout ),
	.cout(\inst|Add1~9 ));
// synopsys translate_off
defparam \inst|Add1~8 .lut_mask = 16'h698E;
defparam \inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cycloneii_lcell_comb \inst|Add1~10 (
// Equation(s):
// \inst|Add1~10_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & (\inst|Add1~9  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\inst|Add1~9 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & (!\inst|Add1~9 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & ((\inst|Add1~9 ) # (GND)))))
// \inst|Add1~11  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT7  & !\inst|Add1~9 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT7  & ((!\inst|Add1~9 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT7 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT7 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~9 ),
	.combout(\inst|Add1~10_combout ),
	.cout(\inst|Add1~11 ));
// synopsys translate_off
defparam \inst|Add1~10 .lut_mask = 16'h9617;
defparam \inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
cycloneii_lcell_comb \inst|Add1~12 (
// Equation(s):
// \inst|Add1~12_combout  = ((\inst|Mult1|auto_generated|mac_out2~DATAOUT8  $ (\inst|Mult0|auto_generated|mac_out2~DATAOUT8  $ (!\inst|Add1~11 )))) # (GND)
// \inst|Add1~13  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT8  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT8 ) # (!\inst|Add1~11 ))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT8  & (\inst|Mult0|auto_generated|mac_out2~DATAOUT8  & 
// !\inst|Add1~11 )))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT8 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT8 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~11 ),
	.combout(\inst|Add1~12_combout ),
	.cout(\inst|Add1~13 ));
// synopsys translate_off
defparam \inst|Add1~12 .lut_mask = 16'h698E;
defparam \inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cycloneii_lcell_comb \inst|Add1~14 (
// Equation(s):
// \inst|Add1~14_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & (\inst|Add1~13  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\inst|Add1~13 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & (!\inst|Add1~13 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & ((\inst|Add1~13 ) # (GND)))))
// \inst|Add1~15  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT9  & !\inst|Add1~13 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT9  & ((!\inst|Add1~13 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT9 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT9 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~13 ),
	.combout(\inst|Add1~14_combout ),
	.cout(\inst|Add1~15 ));
// synopsys translate_off
defparam \inst|Add1~14 .lut_mask = 16'h9617;
defparam \inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cycloneii_lcell_comb \inst|LessThan4~3 (
// Equation(s):
// \inst|LessThan4~3_combout  = (!\inst|Add1~4_combout  & (!\inst|Add1~6_combout  & (!\inst|Add1~8_combout  & !\inst|Add1~10_combout )))

	.dataa(\inst|Add1~4_combout ),
	.datab(\inst|Add1~6_combout ),
	.datac(\inst|Add1~8_combout ),
	.datad(\inst|Add1~10_combout ),
	.cin(gnd),
	.combout(\inst|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan4~3 .lut_mask = 16'h0001;
defparam \inst|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
cycloneii_lcell_comb \inst|Add1~18 (
// Equation(s):
// \inst|Add1~18_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (\inst|Add1~17  & VCC)) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\inst|Add1~17 )))) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & ((\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & (!\inst|Add1~17 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & ((\inst|Add1~17 ) # (GND)))))
// \inst|Add1~19  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & (!\inst|Mult0|auto_generated|mac_out2~DATAOUT11  & !\inst|Add1~17 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT11  & ((!\inst|Add1~17 ) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT11 ))))

	.dataa(\inst|Mult1|auto_generated|mac_out2~DATAOUT11 ),
	.datab(\inst|Mult0|auto_generated|mac_out2~DATAOUT11 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~17 ),
	.combout(\inst|Add1~18_combout ),
	.cout(\inst|Add1~19 ));
// synopsys translate_off
defparam \inst|Add1~18 .lut_mask = 16'h9617;
defparam \inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cycloneii_lcell_comb \inst|LessThan4~4 (
// Equation(s):
// \inst|LessThan4~4_combout  = (\inst|Add1~16_combout  & (\inst|Add1~18_combout  & ((\inst|Add1~12_combout ) # (!\inst|LessThan4~3_combout ))))

	.dataa(\inst|Add1~16_combout ),
	.datab(\inst|LessThan4~3_combout ),
	.datac(\inst|Add1~12_combout ),
	.datad(\inst|Add1~18_combout ),
	.cin(gnd),
	.combout(\inst|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan4~4 .lut_mask = 16'hA200;
defparam \inst|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cycloneii_lcell_comb \inst|Add1~20 (
// Equation(s):
// \inst|Add1~20_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT12  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT12  $ (!\inst|Add1~19 )))) # (GND)
// \inst|Add1~21  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT12  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT12 ) # (!\inst|Add1~19 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT12  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT12  & 
// !\inst|Add1~19 )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT12 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT12 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~19 ),
	.combout(\inst|Add1~20_combout ),
	.cout(\inst|Add1~21 ));
// synopsys translate_off
defparam \inst|Add1~20 .lut_mask = 16'h698E;
defparam \inst|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cycloneii_lcell_comb \inst|Add1~22 (
// Equation(s):
// \inst|Add1~22_combout  = (\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & (\inst|Add1~21  & VCC)) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & (!\inst|Add1~21 )))) # 
// (!\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & (!\inst|Add1~21 )) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & ((\inst|Add1~21 ) # (GND)))))
// \inst|Add1~23  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13  & !\inst|Add1~21 )) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT13  & ((!\inst|Add1~21 ) # 
// (!\inst|Mult1|auto_generated|mac_out2~DATAOUT13 ))))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT13 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT13 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~21 ),
	.combout(\inst|Add1~22_combout ),
	.cout(\inst|Add1~23 ));
// synopsys translate_off
defparam \inst|Add1~22 .lut_mask = 16'h9617;
defparam \inst|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cycloneii_lcell_comb \inst|Add1~24 (
// Equation(s):
// \inst|Add1~24_combout  = ((\inst|Mult0|auto_generated|mac_out2~DATAOUT14  $ (\inst|Mult1|auto_generated|mac_out2~DATAOUT14  $ (!\inst|Add1~23 )))) # (GND)
// \inst|Add1~25  = CARRY((\inst|Mult0|auto_generated|mac_out2~DATAOUT14  & ((\inst|Mult1|auto_generated|mac_out2~DATAOUT14 ) # (!\inst|Add1~23 ))) # (!\inst|Mult0|auto_generated|mac_out2~DATAOUT14  & (\inst|Mult1|auto_generated|mac_out2~DATAOUT14  & 
// !\inst|Add1~23 )))

	.dataa(\inst|Mult0|auto_generated|mac_out2~DATAOUT14 ),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT14 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~23 ),
	.combout(\inst|Add1~24_combout ),
	.cout(\inst|Add1~25 ));
// synopsys translate_off
defparam \inst|Add1~24 .lut_mask = 16'h698E;
defparam \inst|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cycloneii_lcell_comb \inst|Add1~36 (
// Equation(s):
// \inst|Add1~36_combout  = (\inst|Mult1|auto_generated|mac_out2~DATAOUT20  & (\inst|Add1~35  $ (GND))) # (!\inst|Mult1|auto_generated|mac_out2~DATAOUT20  & (!\inst|Add1~35  & VCC))
// \inst|Add1~37  = CARRY((\inst|Mult1|auto_generated|mac_out2~DATAOUT20  & !\inst|Add1~35 ))

	.dataa(vcc),
	.datab(\inst|Mult1|auto_generated|mac_out2~DATAOUT20 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~35 ),
	.combout(\inst|Add1~36_combout ),
	.cout(\inst|Add1~37 ));
// synopsys translate_off
defparam \inst|Add1~36 .lut_mask = 16'hC30C;
defparam \inst|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
cycloneii_lcell_comb \inst|LessThan4~0 (
// Equation(s):
// \inst|LessThan4~0_combout  = (!\inst|Add1~26_combout  & (!\inst|Add1~22_combout  & (!\inst|Add1~24_combout  & !\inst|Add1~20_combout )))

	.dataa(\inst|Add1~26_combout ),
	.datab(\inst|Add1~22_combout ),
	.datac(\inst|Add1~24_combout ),
	.datad(\inst|Add1~20_combout ),
	.cin(gnd),
	.combout(\inst|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan4~0 .lut_mask = 16'h0001;
defparam \inst|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cycloneii_lcell_comb \inst|LessThan4~2 (
// Equation(s):
// \inst|LessThan4~2_combout  = (\inst|LessThan4~1_combout  & (!\inst|Add1~38_combout  & (!\inst|Add1~36_combout  & \inst|LessThan4~0_combout )))

	.dataa(\inst|LessThan4~1_combout ),
	.datab(\inst|Add1~38_combout ),
	.datac(\inst|Add1~36_combout ),
	.datad(\inst|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\inst|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan4~2 .lut_mask = 16'h0200;
defparam \inst|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N30
cycloneii_lcell_comb \inst|LessThan4~5 (
// Equation(s):
// \inst|LessThan4~5_combout  = (\inst|Add1~40_combout ) # ((\inst|LessThan4~2_combout  & ((!\inst|LessThan4~4_combout ) # (!\inst|Add1~14_combout ))))

	.dataa(\inst|Add1~40_combout ),
	.datab(\inst|Add1~14_combout ),
	.datac(\inst|LessThan4~4_combout ),
	.datad(\inst|LessThan4~2_combout ),
	.cin(gnd),
	.combout(\inst|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan4~5 .lut_mask = 16'hBFAA;
defparam \inst|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N15
cycloneii_lcell_ff \inst_gen|xcolumn[8]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[9]~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[8]~_Duplicate_2_regout ));

// Location: LCFF_X38_Y26_N13
cycloneii_lcell_ff \inst_gen|xcolumn[7]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[8]~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[7]~_Duplicate_2_regout ));

// Location: LCFF_X38_Y26_N9
cycloneii_lcell_ff \inst_gen|xcolumn[5]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[6]~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[5]~_Duplicate_2_regout ));

// Location: LCCOMB_X38_Y26_N30
cycloneii_lcell_comb \inst_gen|xcolumn[3]~_Duplicate_2feeder (
// Equation(s):
// \inst_gen|xcolumn[3]~_Duplicate_2feeder_combout  = \inst_gen|gen:xcounter[4]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|gen:xcounter[4]~regout ),
	.cin(gnd),
	.combout(\inst_gen|xcolumn[3]~_Duplicate_2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|xcolumn[3]~_Duplicate_2feeder .lut_mask = 16'hFF00;
defparam \inst_gen|xcolumn[3]~_Duplicate_2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N31
cycloneii_lcell_ff \inst_gen|xcolumn[3]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|xcolumn[3]~_Duplicate_2feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[3]~_Duplicate_2_regout ));

// Location: LCFF_X38_Y26_N27
cycloneii_lcell_ff \inst_gen|xcolumn[1]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[2]~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[1]~_Duplicate_2_regout ));

// Location: LCCOMB_X38_Y26_N2
cycloneii_lcell_comb \inst|Add4~2 (
// Equation(s):
// \inst|Add4~2_combout  = (\inst_gen|xcolumn[2]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[1]~_Duplicate_2_regout  & (\inst|Add4~1  & VCC)) # (!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & (!\inst|Add4~1 )))) # (!\inst_gen|xcolumn[2]~_Duplicate_2_regout  & 
// ((\inst_gen|xcolumn[1]~_Duplicate_2_regout  & (!\inst|Add4~1 )) # (!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & ((\inst|Add4~1 ) # (GND)))))
// \inst|Add4~3  = CARRY((\inst_gen|xcolumn[2]~_Duplicate_2_regout  & (!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & !\inst|Add4~1 )) # (!\inst_gen|xcolumn[2]~_Duplicate_2_regout  & ((!\inst|Add4~1 ) # (!\inst_gen|xcolumn[1]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|xcolumn[2]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add4~1 ),
	.combout(\inst|Add4~2_combout ),
	.cout(\inst|Add4~3 ));
// synopsys translate_off
defparam \inst|Add4~2 .lut_mask = 16'h9617;
defparam \inst|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneii_lcell_comb \inst|Add4~4 (
// Equation(s):
// \inst|Add4~4_combout  = ((\inst_gen|xcolumn[2]~_Duplicate_2_regout  $ (\inst_gen|xcolumn[3]~_Duplicate_2_regout  $ (!\inst|Add4~3 )))) # (GND)
// \inst|Add4~5  = CARRY((\inst_gen|xcolumn[2]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[3]~_Duplicate_2_regout ) # (!\inst|Add4~3 ))) # (!\inst_gen|xcolumn[2]~_Duplicate_2_regout  & (\inst_gen|xcolumn[3]~_Duplicate_2_regout  & !\inst|Add4~3 )))

	.dataa(\inst_gen|xcolumn[2]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[3]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add4~3 ),
	.combout(\inst|Add4~4_combout ),
	.cout(\inst|Add4~5 ));
// synopsys translate_off
defparam \inst|Add4~4 .lut_mask = 16'h698E;
defparam \inst|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cycloneii_lcell_comb \inst|Add4~6 (
// Equation(s):
// \inst|Add4~6_combout  = (\inst_gen|xcolumn[4]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[3]~_Duplicate_2_regout  & (\inst|Add4~5  & VCC)) # (!\inst_gen|xcolumn[3]~_Duplicate_2_regout  & (!\inst|Add4~5 )))) # (!\inst_gen|xcolumn[4]~_Duplicate_2_regout  & 
// ((\inst_gen|xcolumn[3]~_Duplicate_2_regout  & (!\inst|Add4~5 )) # (!\inst_gen|xcolumn[3]~_Duplicate_2_regout  & ((\inst|Add4~5 ) # (GND)))))
// \inst|Add4~7  = CARRY((\inst_gen|xcolumn[4]~_Duplicate_2_regout  & (!\inst_gen|xcolumn[3]~_Duplicate_2_regout  & !\inst|Add4~5 )) # (!\inst_gen|xcolumn[4]~_Duplicate_2_regout  & ((!\inst|Add4~5 ) # (!\inst_gen|xcolumn[3]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|xcolumn[4]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[3]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add4~5 ),
	.combout(\inst|Add4~6_combout ),
	.cout(\inst|Add4~7 ));
// synopsys translate_off
defparam \inst|Add4~6 .lut_mask = 16'h9617;
defparam \inst|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cycloneii_lcell_comb \inst|Add4~8 (
// Equation(s):
// \inst|Add4~8_combout  = ((\inst_gen|xcolumn[4]~_Duplicate_2_regout  $ (\inst_gen|xcolumn[5]~_Duplicate_2_regout  $ (!\inst|Add4~7 )))) # (GND)
// \inst|Add4~9  = CARRY((\inst_gen|xcolumn[4]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[5]~_Duplicate_2_regout ) # (!\inst|Add4~7 ))) # (!\inst_gen|xcolumn[4]~_Duplicate_2_regout  & (\inst_gen|xcolumn[5]~_Duplicate_2_regout  & !\inst|Add4~7 )))

	.dataa(\inst_gen|xcolumn[4]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[5]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add4~7 ),
	.combout(\inst|Add4~8_combout ),
	.cout(\inst|Add4~9 ));
// synopsys translate_off
defparam \inst|Add4~8 .lut_mask = 16'h698E;
defparam \inst|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneii_lcell_comb \inst|Add4~12 (
// Equation(s):
// \inst|Add4~12_combout  = ((\inst_gen|xcolumn[6]~_Duplicate_2_regout  $ (\inst_gen|xcolumn[7]~_Duplicate_2_regout  $ (!\inst|Add4~11 )))) # (GND)
// \inst|Add4~13  = CARRY((\inst_gen|xcolumn[6]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[7]~_Duplicate_2_regout ) # (!\inst|Add4~11 ))) # (!\inst_gen|xcolumn[6]~_Duplicate_2_regout  & (\inst_gen|xcolumn[7]~_Duplicate_2_regout  & !\inst|Add4~11 )))

	.dataa(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add4~11 ),
	.combout(\inst|Add4~12_combout ),
	.cout(\inst|Add4~13 ));
// synopsys translate_off
defparam \inst|Add4~12 .lut_mask = 16'h698E;
defparam \inst|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cycloneii_lcell_comb \inst|Add4~14 (
// Equation(s):
// \inst|Add4~14_combout  = (\inst_gen|xcolumn[7]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[8]~_Duplicate_2_regout  & (\inst|Add4~13  & VCC)) # (!\inst_gen|xcolumn[8]~_Duplicate_2_regout  & (!\inst|Add4~13 )))) # (!\inst_gen|xcolumn[7]~_Duplicate_2_regout  
// & ((\inst_gen|xcolumn[8]~_Duplicate_2_regout  & (!\inst|Add4~13 )) # (!\inst_gen|xcolumn[8]~_Duplicate_2_regout  & ((\inst|Add4~13 ) # (GND)))))
// \inst|Add4~15  = CARRY((\inst_gen|xcolumn[7]~_Duplicate_2_regout  & (!\inst_gen|xcolumn[8]~_Duplicate_2_regout  & !\inst|Add4~13 )) # (!\inst_gen|xcolumn[7]~_Duplicate_2_regout  & ((!\inst|Add4~13 ) # (!\inst_gen|xcolumn[8]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add4~13 ),
	.combout(\inst|Add4~14_combout ),
	.cout(\inst|Add4~15 ));
// synopsys translate_off
defparam \inst|Add4~14 .lut_mask = 16'h9617;
defparam \inst|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cycloneii_lcell_comb \inst|Add4~16 (
// Equation(s):
// \inst|Add4~16_combout  = ((\inst_gen|xcolumn[9]~_Duplicate_2_regout  $ (\inst_gen|xcolumn[8]~_Duplicate_2_regout  $ (!\inst|Add4~15 )))) # (GND)
// \inst|Add4~17  = CARRY((\inst_gen|xcolumn[9]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[8]~_Duplicate_2_regout ) # (!\inst|Add4~15 ))) # (!\inst_gen|xcolumn[9]~_Duplicate_2_regout  & (\inst_gen|xcolumn[8]~_Duplicate_2_regout  & !\inst|Add4~15 )))

	.dataa(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add4~15 ),
	.combout(\inst|Add4~16_combout ),
	.cout(\inst|Add4~17 ));
// synopsys translate_off
defparam \inst|Add4~16 .lut_mask = 16'h698E;
defparam \inst|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneii_lcell_comb \inst_gen|xcolumn[0]~_Duplicate_2feeder (
// Equation(s):
// \inst_gen|xcolumn[0]~_Duplicate_2feeder_combout  = \inst_gen|gen:xcounter[1]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|gen:xcounter[1]~regout ),
	.cin(gnd),
	.combout(\inst_gen|xcolumn[0]~_Duplicate_2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|xcolumn[0]~_Duplicate_2feeder .lut_mask = 16'hFF00;
defparam \inst_gen|xcolumn[0]~_Duplicate_2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N29
cycloneii_lcell_ff \inst_gen|xcolumn[0]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|xcolumn[0]~_Duplicate_2feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[0]~_Duplicate_2_regout ));

// Location: LCCOMB_X36_Y26_N6
cycloneii_lcell_comb \inst|Add3~1 (
// Equation(s):
// \inst|Add3~1_cout  = CARRY((!\inst|Add4~0_combout  & !\inst_gen|xcolumn[0]~_Duplicate_2_regout ))

	.dataa(\inst|Add4~0_combout ),
	.datab(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add3~1_cout ));
// synopsys translate_off
defparam \inst|Add3~1 .lut_mask = 16'h0011;
defparam \inst|Add3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneii_lcell_comb \inst|Add3~2 (
// Equation(s):
// \inst|Add3~2_combout  = (\inst|Add4~2_combout  & ((\inst|Add3~1_cout ) # (GND))) # (!\inst|Add4~2_combout  & (!\inst|Add3~1_cout ))
// \inst|Add3~3  = CARRY((\inst|Add4~2_combout ) # (!\inst|Add3~1_cout ))

	.dataa(vcc),
	.datab(\inst|Add4~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add3~1_cout ),
	.combout(\inst|Add3~2_combout ),
	.cout(\inst|Add3~3 ));
// synopsys translate_off
defparam \inst|Add3~2 .lut_mask = 16'hC3CF;
defparam \inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneii_lcell_comb \inst|Add3~4 (
// Equation(s):
// \inst|Add3~4_combout  = (\inst|Add4~4_combout  & (\inst|Add3~3  $ (GND))) # (!\inst|Add4~4_combout  & ((GND) # (!\inst|Add3~3 )))
// \inst|Add3~5  = CARRY((!\inst|Add3~3 ) # (!\inst|Add4~4_combout ))

	.dataa(\inst|Add4~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add3~3 ),
	.combout(\inst|Add3~4_combout ),
	.cout(\inst|Add3~5 ));
// synopsys translate_off
defparam \inst|Add3~4 .lut_mask = 16'hA55F;
defparam \inst|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneii_lcell_comb \inst|Add3~8 (
// Equation(s):
// \inst|Add3~8_combout  = (\inst|Add4~8_combout  & (!\inst|Add3~7  & VCC)) # (!\inst|Add4~8_combout  & (\inst|Add3~7  $ (GND)))
// \inst|Add3~9  = CARRY((!\inst|Add4~8_combout  & !\inst|Add3~7 ))

	.dataa(vcc),
	.datab(\inst|Add4~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add3~7 ),
	.combout(\inst|Add3~8_combout ),
	.cout(\inst|Add3~9 ));
// synopsys translate_off
defparam \inst|Add3~8 .lut_mask = 16'h3C03;
defparam \inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneii_lcell_comb \inst|Add3~12 (
// Equation(s):
// \inst|Add3~12_combout  = (\inst|Add4~12_combout  & (!\inst|Add3~11  & VCC)) # (!\inst|Add4~12_combout  & (\inst|Add3~11  $ (GND)))
// \inst|Add3~13  = CARRY((!\inst|Add4~12_combout  & !\inst|Add3~11 ))

	.dataa(\inst|Add4~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add3~11 ),
	.combout(\inst|Add3~12_combout ),
	.cout(\inst|Add3~13 ));
// synopsys translate_off
defparam \inst|Add3~12 .lut_mask = 16'h5A05;
defparam \inst|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneii_lcell_comb \inst|Add3~18 (
// Equation(s):
// \inst|Add3~18_combout  = (\inst|Add4~18_combout  & ((\inst|Add3~17 ) # (GND))) # (!\inst|Add4~18_combout  & (!\inst|Add3~17 ))
// \inst|Add3~19  = CARRY((\inst|Add4~18_combout ) # (!\inst|Add3~17 ))

	.dataa(\inst|Add4~18_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add3~17 ),
	.combout(\inst|Add3~18_combout ),
	.cout(\inst|Add3~19 ));
// synopsys translate_off
defparam \inst|Add3~18 .lut_mask = 16'hA5AF;
defparam \inst|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cycloneii_lcell_comb \inst|Add3~20 (
// Equation(s):
// \inst|Add3~20_combout  = (\inst|Add4~20_combout  & (!\inst|Add3~19  & VCC)) # (!\inst|Add4~20_combout  & (\inst|Add3~19  $ (GND)))
// \inst|Add3~21  = CARRY((!\inst|Add4~20_combout  & !\inst|Add3~19 ))

	.dataa(\inst|Add4~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add3~19 ),
	.combout(\inst|Add3~20_combout ),
	.cout(\inst|Add3~21 ));
// synopsys translate_off
defparam \inst|Add3~20 .lut_mask = 16'h5A05;
defparam \inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneii_lcell_comb \inst_gen|yrow[7]~feeder (
// Equation(s):
// \inst_gen|yrow[7]~feeder_combout  = \inst_gen|gen:yr[7]~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst_gen|gen:yr[7]~regout ),
	.cin(gnd),
	.combout(\inst_gen|yrow[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst_gen|yrow[7]~feeder .lut_mask = 16'hFF00;
defparam \inst_gen|yrow[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N13
cycloneii_lcell_ff \inst_gen|yrow[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst_gen|yrow[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|yrow [7]));

// Location: LCCOMB_X37_Y26_N2
cycloneii_lcell_comb \inst|Add2~0 (
// Equation(s):
// \inst|Add2~0_combout  = (\inst_gen|yrow [2] & (\inst_gen|yrow [0] $ (VCC))) # (!\inst_gen|yrow [2] & (\inst_gen|yrow [0] & VCC))
// \inst|Add2~1  = CARRY((\inst_gen|yrow [2] & \inst_gen|yrow [0]))

	.dataa(\inst_gen|yrow [2]),
	.datab(\inst_gen|yrow [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add2~0_combout ),
	.cout(\inst|Add2~1 ));
// synopsys translate_off
defparam \inst|Add2~0 .lut_mask = 16'h6688;
defparam \inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cycloneii_lcell_comb \inst|Add2~6 (
// Equation(s):
// \inst|Add2~6_combout  = (\inst_gen|yrow [5] & ((\inst_gen|yrow [3] & (\inst|Add2~5  & VCC)) # (!\inst_gen|yrow [3] & (!\inst|Add2~5 )))) # (!\inst_gen|yrow [5] & ((\inst_gen|yrow [3] & (!\inst|Add2~5 )) # (!\inst_gen|yrow [3] & ((\inst|Add2~5 ) # 
// (GND)))))
// \inst|Add2~7  = CARRY((\inst_gen|yrow [5] & (!\inst_gen|yrow [3] & !\inst|Add2~5 )) # (!\inst_gen|yrow [5] & ((!\inst|Add2~5 ) # (!\inst_gen|yrow [3]))))

	.dataa(\inst_gen|yrow [5]),
	.datab(\inst_gen|yrow [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add2~5 ),
	.combout(\inst|Add2~6_combout ),
	.cout(\inst|Add2~7 ));
// synopsys translate_off
defparam \inst|Add2~6 .lut_mask = 16'h9617;
defparam \inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cycloneii_lcell_comb \inst|Add2~10 (
// Equation(s):
// \inst|Add2~10_combout  = (\inst_gen|yrow [5] & ((\inst_gen|yrow [7] & (\inst|Add2~9  & VCC)) # (!\inst_gen|yrow [7] & (!\inst|Add2~9 )))) # (!\inst_gen|yrow [5] & ((\inst_gen|yrow [7] & (!\inst|Add2~9 )) # (!\inst_gen|yrow [7] & ((\inst|Add2~9 ) # 
// (GND)))))
// \inst|Add2~11  = CARRY((\inst_gen|yrow [5] & (!\inst_gen|yrow [7] & !\inst|Add2~9 )) # (!\inst_gen|yrow [5] & ((!\inst|Add2~9 ) # (!\inst_gen|yrow [7]))))

	.dataa(\inst_gen|yrow [5]),
	.datab(\inst_gen|yrow [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add2~9 ),
	.combout(\inst|Add2~10_combout ),
	.cout(\inst|Add2~11 ));
// synopsys translate_off
defparam \inst|Add2~10 .lut_mask = 16'h9617;
defparam \inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N16
cycloneii_lcell_comb \inst|Add2~14 (
// Equation(s):
// \inst|Add2~14_combout  = (\inst_gen|yrow [9] & ((\inst_gen|yrow [7] & (\inst|Add2~13  & VCC)) # (!\inst_gen|yrow [7] & (!\inst|Add2~13 )))) # (!\inst_gen|yrow [9] & ((\inst_gen|yrow [7] & (!\inst|Add2~13 )) # (!\inst_gen|yrow [7] & ((\inst|Add2~13 ) # 
// (GND)))))
// \inst|Add2~15  = CARRY((\inst_gen|yrow [9] & (!\inst_gen|yrow [7] & !\inst|Add2~13 )) # (!\inst_gen|yrow [9] & ((!\inst|Add2~13 ) # (!\inst_gen|yrow [7]))))

	.dataa(\inst_gen|yrow [9]),
	.datab(\inst_gen|yrow [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add2~13 ),
	.combout(\inst|Add2~14_combout ),
	.cout(\inst|Add2~15 ));
// synopsys translate_off
defparam \inst|Add2~14 .lut_mask = 16'h9617;
defparam \inst|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cycloneii_lcell_comb \inst|Add2~16 (
// Equation(s):
// \inst|Add2~16_combout  = (\inst_gen|yrow [8] & (\inst|Add2~15  $ (GND))) # (!\inst_gen|yrow [8] & (!\inst|Add2~15  & VCC))
// \inst|Add2~17  = CARRY((\inst_gen|yrow [8] & !\inst|Add2~15 ))

	.dataa(\inst_gen|yrow [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add2~15 ),
	.combout(\inst|Add2~16_combout ),
	.cout(\inst|Add2~17 ));
// synopsys translate_off
defparam \inst|Add2~16 .lut_mask = 16'hA50A;
defparam \inst|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N22
cycloneii_lcell_comb \inst|Add2~20 (
// Equation(s):
// \inst|Add2~20_combout  = !\inst|Add2~19 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add2~19 ),
	.combout(\inst|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add2~20 .lut_mask = 16'h0F0F;
defparam \inst|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneii_lcell_comb \inst|LessThan5~1 (
// Equation(s):
// \inst|LessThan5~1_cout  = CARRY((\inst_gen|xcolumn[0]~_Duplicate_2_regout  & !\inst_gen|yrow [1]))

	.dataa(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datab(\inst_gen|yrow [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|LessThan5~1_cout ));
// synopsys translate_off
defparam \inst|LessThan5~1 .lut_mask = 16'h0022;
defparam \inst|LessThan5~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneii_lcell_comb \inst|LessThan5~3 (
// Equation(s):
// \inst|LessThan5~3_cout  = CARRY((\inst_gen|xcolumn[1]~_Duplicate_2_regout  & (\inst|Add2~0_combout  & !\inst|LessThan5~1_cout )) # (!\inst_gen|xcolumn[1]~_Duplicate_2_regout  & ((\inst|Add2~0_combout ) # (!\inst|LessThan5~1_cout ))))

	.dataa(\inst_gen|xcolumn[1]~_Duplicate_2_regout ),
	.datab(\inst|Add2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan5~1_cout ),
	.combout(),
	.cout(\inst|LessThan5~3_cout ));
// synopsys translate_off
defparam \inst|LessThan5~3 .lut_mask = 16'h004D;
defparam \inst|LessThan5~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cycloneii_lcell_comb \inst|LessThan5~5 (
// Equation(s):
// \inst|LessThan5~5_cout  = CARRY((\inst|Add2~2_combout  & (\inst|Add3~2_combout  & !\inst|LessThan5~3_cout )) # (!\inst|Add2~2_combout  & ((\inst|Add3~2_combout ) # (!\inst|LessThan5~3_cout ))))

	.dataa(\inst|Add2~2_combout ),
	.datab(\inst|Add3~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan5~3_cout ),
	.combout(),
	.cout(\inst|LessThan5~5_cout ));
// synopsys translate_off
defparam \inst|LessThan5~5 .lut_mask = 16'h004D;
defparam \inst|LessThan5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneii_lcell_comb \inst|LessThan5~7 (
// Equation(s):
// \inst|LessThan5~7_cout  = CARRY((\inst|Add2~4_combout  & ((!\inst|LessThan5~5_cout ) # (!\inst|Add3~4_combout ))) # (!\inst|Add2~4_combout  & (!\inst|Add3~4_combout  & !\inst|LessThan5~5_cout )))

	.dataa(\inst|Add2~4_combout ),
	.datab(\inst|Add3~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan5~5_cout ),
	.combout(),
	.cout(\inst|LessThan5~7_cout ));
// synopsys translate_off
defparam \inst|LessThan5~7 .lut_mask = 16'h002B;
defparam \inst|LessThan5~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneii_lcell_comb \inst|LessThan5~9 (
// Equation(s):
// \inst|LessThan5~9_cout  = CARRY((\inst|Add3~6_combout  & ((!\inst|LessThan5~7_cout ) # (!\inst|Add2~6_combout ))) # (!\inst|Add3~6_combout  & (!\inst|Add2~6_combout  & !\inst|LessThan5~7_cout )))

	.dataa(\inst|Add3~6_combout ),
	.datab(\inst|Add2~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan5~7_cout ),
	.combout(),
	.cout(\inst|LessThan5~9_cout ));
// synopsys translate_off
defparam \inst|LessThan5~9 .lut_mask = 16'h002B;
defparam \inst|LessThan5~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneii_lcell_comb \inst|LessThan5~11 (
// Equation(s):
// \inst|LessThan5~11_cout  = CARRY((\inst|Add2~8_combout  & ((!\inst|LessThan5~9_cout ) # (!\inst|Add3~8_combout ))) # (!\inst|Add2~8_combout  & (!\inst|Add3~8_combout  & !\inst|LessThan5~9_cout )))

	.dataa(\inst|Add2~8_combout ),
	.datab(\inst|Add3~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan5~9_cout ),
	.combout(),
	.cout(\inst|LessThan5~11_cout ));
// synopsys translate_off
defparam \inst|LessThan5~11 .lut_mask = 16'h002B;
defparam \inst|LessThan5~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneii_lcell_comb \inst|LessThan5~13 (
// Equation(s):
// \inst|LessThan5~13_cout  = CARRY((\inst|Add3~10_combout  & ((!\inst|LessThan5~11_cout ) # (!\inst|Add2~10_combout ))) # (!\inst|Add3~10_combout  & (!\inst|Add2~10_combout  & !\inst|LessThan5~11_cout )))

	.dataa(\inst|Add3~10_combout ),
	.datab(\inst|Add2~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan5~11_cout ),
	.combout(),
	.cout(\inst|LessThan5~13_cout ));
// synopsys translate_off
defparam \inst|LessThan5~13 .lut_mask = 16'h002B;
defparam \inst|LessThan5~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneii_lcell_comb \inst|LessThan5~15 (
// Equation(s):
// \inst|LessThan5~15_cout  = CARRY((\inst|Add2~12_combout  & ((!\inst|LessThan5~13_cout ) # (!\inst|Add3~12_combout ))) # (!\inst|Add2~12_combout  & (!\inst|Add3~12_combout  & !\inst|LessThan5~13_cout )))

	.dataa(\inst|Add2~12_combout ),
	.datab(\inst|Add3~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan5~13_cout ),
	.combout(),
	.cout(\inst|LessThan5~15_cout ));
// synopsys translate_off
defparam \inst|LessThan5~15 .lut_mask = 16'h002B;
defparam \inst|LessThan5~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneii_lcell_comb \inst|LessThan5~17 (
// Equation(s):
// \inst|LessThan5~17_cout  = CARRY((\inst|Add3~14_combout  & ((!\inst|LessThan5~15_cout ) # (!\inst|Add2~14_combout ))) # (!\inst|Add3~14_combout  & (!\inst|Add2~14_combout  & !\inst|LessThan5~15_cout )))

	.dataa(\inst|Add3~14_combout ),
	.datab(\inst|Add2~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan5~15_cout ),
	.combout(),
	.cout(\inst|LessThan5~17_cout ));
// synopsys translate_off
defparam \inst|LessThan5~17 .lut_mask = 16'h002B;
defparam \inst|LessThan5~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cycloneii_lcell_comb \inst|LessThan5~19 (
// Equation(s):
// \inst|LessThan5~19_cout  = CARRY((\inst|Add3~16_combout  & (\inst|Add2~16_combout  & !\inst|LessThan5~17_cout )) # (!\inst|Add3~16_combout  & ((\inst|Add2~16_combout ) # (!\inst|LessThan5~17_cout ))))

	.dataa(\inst|Add3~16_combout ),
	.datab(\inst|Add2~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan5~17_cout ),
	.combout(),
	.cout(\inst|LessThan5~19_cout ));
// synopsys translate_off
defparam \inst|LessThan5~19 .lut_mask = 16'h004D;
defparam \inst|LessThan5~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cycloneii_lcell_comb \inst|LessThan5~21 (
// Equation(s):
// \inst|LessThan5~21_cout  = CARRY((\inst|Add2~18_combout  & (\inst|Add3~18_combout  & !\inst|LessThan5~19_cout )) # (!\inst|Add2~18_combout  & ((\inst|Add3~18_combout ) # (!\inst|LessThan5~19_cout ))))

	.dataa(\inst|Add2~18_combout ),
	.datab(\inst|Add3~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan5~19_cout ),
	.combout(),
	.cout(\inst|LessThan5~21_cout ));
// synopsys translate_off
defparam \inst|LessThan5~21 .lut_mask = 16'h004D;
defparam \inst|LessThan5~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneii_lcell_comb \inst|LessThan5~22 (
// Equation(s):
// \inst|LessThan5~22_combout  = (\inst|Add3~20_combout  & ((\inst|LessThan5~21_cout ) # (!\inst|Add2~20_combout ))) # (!\inst|Add3~20_combout  & (\inst|LessThan5~21_cout  & !\inst|Add2~20_combout ))

	.dataa(vcc),
	.datab(\inst|Add3~20_combout ),
	.datac(vcc),
	.datad(\inst|Add2~20_combout ),
	.cin(\inst|LessThan5~21_cout ),
	.combout(\inst|LessThan5~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan5~22 .lut_mask = 16'hC0FC;
defparam \inst|LessThan5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneii_lcell_comb \inst|Add3~22 (
// Equation(s):
// \inst|Add3~22_combout  = \inst|Add3~21 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add3~21 ),
	.combout(\inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add3~22 .lut_mask = 16'hF0F0;
defparam \inst|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneii_lcell_comb \inst|LessThan5~24 (
// Equation(s):
// \inst|LessThan5~24_combout  = (\inst|LessThan5~22_combout  & \inst|Add3~22_combout )

	.dataa(vcc),
	.datab(\inst|LessThan5~22_combout ),
	.datac(vcc),
	.datad(\inst|Add3~22_combout ),
	.cin(gnd),
	.combout(\inst|LessThan5~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan5~24 .lut_mask = 16'hCC00;
defparam \inst|LessThan5~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N2
cycloneii_lcell_comb \inst|Add5~1 (
// Equation(s):
// \inst|Add5~1_cout  = CARRY((!\inst|Add4~0_combout  & !\inst_gen|xcolumn[0]~_Duplicate_2_regout ))

	.dataa(\inst|Add4~0_combout ),
	.datab(\inst_gen|xcolumn[0]~_Duplicate_2_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|Add5~1_cout ));
// synopsys translate_off
defparam \inst|Add5~1 .lut_mask = 16'h0011;
defparam \inst|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N6
cycloneii_lcell_comb \inst|Add5~4 (
// Equation(s):
// \inst|Add5~4_combout  = (\inst|Add4~4_combout  & (!\inst|Add5~3  & VCC)) # (!\inst|Add4~4_combout  & (\inst|Add5~3  $ (GND)))
// \inst|Add5~5  = CARRY((!\inst|Add4~4_combout  & !\inst|Add5~3 ))

	.dataa(vcc),
	.datab(\inst|Add4~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add5~3 ),
	.combout(\inst|Add5~4_combout ),
	.cout(\inst|Add5~5 ));
// synopsys translate_off
defparam \inst|Add5~4 .lut_mask = 16'h3C03;
defparam \inst|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N16
cycloneii_lcell_comb \inst|Add5~14 (
// Equation(s):
// \inst|Add5~14_combout  = (\inst|Add4~14_combout  & (!\inst|Add5~13 )) # (!\inst|Add4~14_combout  & (\inst|Add5~13  & VCC))
// \inst|Add5~15  = CARRY((\inst|Add4~14_combout  & !\inst|Add5~13 ))

	.dataa(vcc),
	.datab(\inst|Add4~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add5~13 ),
	.combout(\inst|Add5~14_combout ),
	.cout(\inst|Add5~15 ));
// synopsys translate_off
defparam \inst|Add5~14 .lut_mask = 16'h3C0C;
defparam \inst|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N18
cycloneii_lcell_comb \inst|Add5~16 (
// Equation(s):
// \inst|Add5~16_combout  = (\inst|Add4~16_combout  & (\inst|Add5~15  $ (GND))) # (!\inst|Add4~16_combout  & ((GND) # (!\inst|Add5~15 )))
// \inst|Add5~17  = CARRY((!\inst|Add5~15 ) # (!\inst|Add4~16_combout ))

	.dataa(\inst|Add4~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add5~15 ),
	.combout(\inst|Add5~16_combout ),
	.cout(\inst|Add5~17 ));
// synopsys translate_off
defparam \inst|Add5~16 .lut_mask = 16'hA55F;
defparam \inst|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N22
cycloneii_lcell_comb \inst|Add5~20 (
// Equation(s):
// \inst|Add5~20_combout  = (\inst|Add4~20_combout  & (!\inst|Add5~19  & VCC)) # (!\inst|Add4~20_combout  & (\inst|Add5~19  $ (GND)))
// \inst|Add5~21  = CARRY((!\inst|Add4~20_combout  & !\inst|Add5~19 ))

	.dataa(\inst|Add4~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add5~19 ),
	.combout(\inst|Add5~20_combout ),
	.cout(\inst|Add5~21 ));
// synopsys translate_off
defparam \inst|Add5~20 .lut_mask = 16'h5A05;
defparam \inst|Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N24
cycloneii_lcell_comb \inst|Add5~22 (
// Equation(s):
// \inst|Add5~22_combout  = \inst|Add5~21 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add5~21 ),
	.combout(\inst|Add5~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add5~22 .lut_mask = 16'hF0F0;
defparam \inst|Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cycloneii_lcell_comb \inst|LessThan6~2 (
// Equation(s):
// \inst|LessThan6~2_cout  = CARRY(\inst|LessThan6~0_combout )

	.dataa(\inst|LessThan6~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\inst|LessThan6~2_cout ));
// synopsys translate_off
defparam \inst|LessThan6~2 .lut_mask = 16'h00AA;
defparam \inst|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cycloneii_lcell_comb \inst|LessThan6~4 (
// Equation(s):
// \inst|LessThan6~4_cout  = CARRY((\inst_gen|yrow [0] & ((!\inst|LessThan6~2_cout ) # (!\inst|Add5~4_combout ))) # (!\inst_gen|yrow [0] & (!\inst|Add5~4_combout  & !\inst|LessThan6~2_cout )))

	.dataa(\inst_gen|yrow [0]),
	.datab(\inst|Add5~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan6~2_cout ),
	.combout(),
	.cout(\inst|LessThan6~4_cout ));
// synopsys translate_off
defparam \inst|LessThan6~4 .lut_mask = 16'h002B;
defparam \inst|LessThan6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneii_lcell_comb \inst|LessThan6~6 (
// Equation(s):
// \inst|LessThan6~6_cout  = CARRY((\inst|Add5~6_combout  & ((!\inst|LessThan6~4_cout ) # (!\inst_gen|yrow [1]))) # (!\inst|Add5~6_combout  & (!\inst_gen|yrow [1] & !\inst|LessThan6~4_cout )))

	.dataa(\inst|Add5~6_combout ),
	.datab(\inst_gen|yrow [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan6~4_cout ),
	.combout(),
	.cout(\inst|LessThan6~6_cout ));
// synopsys translate_off
defparam \inst|LessThan6~6 .lut_mask = 16'h002B;
defparam \inst|LessThan6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneii_lcell_comb \inst|LessThan6~8 (
// Equation(s):
// \inst|LessThan6~8_cout  = CARRY((\inst|Add5~8_combout  & (\inst_gen|yrow [2] & !\inst|LessThan6~6_cout )) # (!\inst|Add5~8_combout  & ((\inst_gen|yrow [2]) # (!\inst|LessThan6~6_cout ))))

	.dataa(\inst|Add5~8_combout ),
	.datab(\inst_gen|yrow [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan6~6_cout ),
	.combout(),
	.cout(\inst|LessThan6~8_cout ));
// synopsys translate_off
defparam \inst|LessThan6~8 .lut_mask = 16'h004D;
defparam \inst|LessThan6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneii_lcell_comb \inst|LessThan6~10 (
// Equation(s):
// \inst|LessThan6~10_cout  = CARRY((\inst|Add5~10_combout  & ((!\inst|LessThan6~8_cout ) # (!\inst_gen|yrow [3]))) # (!\inst|Add5~10_combout  & (!\inst_gen|yrow [3] & !\inst|LessThan6~8_cout )))

	.dataa(\inst|Add5~10_combout ),
	.datab(\inst_gen|yrow [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan6~8_cout ),
	.combout(),
	.cout(\inst|LessThan6~10_cout ));
// synopsys translate_off
defparam \inst|LessThan6~10 .lut_mask = 16'h002B;
defparam \inst|LessThan6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cycloneii_lcell_comb \inst|LessThan6~12 (
// Equation(s):
// \inst|LessThan6~12_cout  = CARRY((\inst|Add5~12_combout  & (\inst_gen|yrow [4] & !\inst|LessThan6~10_cout )) # (!\inst|Add5~12_combout  & ((\inst_gen|yrow [4]) # (!\inst|LessThan6~10_cout ))))

	.dataa(\inst|Add5~12_combout ),
	.datab(\inst_gen|yrow [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan6~10_cout ),
	.combout(),
	.cout(\inst|LessThan6~12_cout ));
// synopsys translate_off
defparam \inst|LessThan6~12 .lut_mask = 16'h004D;
defparam \inst|LessThan6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneii_lcell_comb \inst|LessThan6~14 (
// Equation(s):
// \inst|LessThan6~14_cout  = CARRY((\inst_gen|yrow [5] & (\inst|Add5~14_combout  & !\inst|LessThan6~12_cout )) # (!\inst_gen|yrow [5] & ((\inst|Add5~14_combout ) # (!\inst|LessThan6~12_cout ))))

	.dataa(\inst_gen|yrow [5]),
	.datab(\inst|Add5~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan6~12_cout ),
	.combout(),
	.cout(\inst|LessThan6~14_cout ));
// synopsys translate_off
defparam \inst|LessThan6~14 .lut_mask = 16'h004D;
defparam \inst|LessThan6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneii_lcell_comb \inst|LessThan6~16 (
// Equation(s):
// \inst|LessThan6~16_cout  = CARRY((\inst_gen|yrow [6] & ((!\inst|LessThan6~14_cout ) # (!\inst|Add5~16_combout ))) # (!\inst_gen|yrow [6] & (!\inst|Add5~16_combout  & !\inst|LessThan6~14_cout )))

	.dataa(\inst_gen|yrow [6]),
	.datab(\inst|Add5~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan6~14_cout ),
	.combout(),
	.cout(\inst|LessThan6~16_cout ));
// synopsys translate_off
defparam \inst|LessThan6~16 .lut_mask = 16'h002B;
defparam \inst|LessThan6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cycloneii_lcell_comb \inst|LessThan6~18 (
// Equation(s):
// \inst|LessThan6~18_cout  = CARRY((\inst|Add5~18_combout  & ((!\inst|LessThan6~16_cout ) # (!\inst_gen|yrow [7]))) # (!\inst|Add5~18_combout  & (!\inst_gen|yrow [7] & !\inst|LessThan6~16_cout )))

	.dataa(\inst|Add5~18_combout ),
	.datab(\inst_gen|yrow [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan6~16_cout ),
	.combout(),
	.cout(\inst|LessThan6~18_cout ));
// synopsys translate_off
defparam \inst|LessThan6~18 .lut_mask = 16'h002B;
defparam \inst|LessThan6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneii_lcell_comb \inst|LessThan6~20 (
// Equation(s):
// \inst|LessThan6~20_cout  = CARRY((\inst_gen|yrow [8] & ((!\inst|LessThan6~18_cout ) # (!\inst|Add5~20_combout ))) # (!\inst_gen|yrow [8] & (!\inst|Add5~20_combout  & !\inst|LessThan6~18_cout )))

	.dataa(\inst_gen|yrow [8]),
	.datab(\inst|Add5~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan6~18_cout ),
	.combout(),
	.cout(\inst|LessThan6~20_cout ));
// synopsys translate_off
defparam \inst|LessThan6~20 .lut_mask = 16'h002B;
defparam \inst|LessThan6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cycloneii_lcell_comb \inst|LessThan6~21 (
// Equation(s):
// \inst|LessThan6~21_combout  = (\inst|Add5~22_combout  & (!\inst_gen|yrow [9] & !\inst|LessThan6~20_cout )) # (!\inst|Add5~22_combout  & ((!\inst|LessThan6~20_cout ) # (!\inst_gen|yrow [9])))

	.dataa(\inst|Add5~22_combout ),
	.datab(\inst_gen|yrow [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|LessThan6~20_cout ),
	.combout(\inst|LessThan6~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan6~21 .lut_mask = 16'h1717;
defparam \inst|LessThan6~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cycloneii_lcell_comb \inst|LessThan6~23 (
// Equation(s):
// \inst|LessThan6~23_combout  = (\inst|Add5~22_combout  & \inst|LessThan6~21_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|Add5~22_combout ),
	.datad(\inst|LessThan6~21_combout ),
	.cin(gnd),
	.combout(\inst|LessThan6~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LessThan6~23 .lut_mask = 16'hF000;
defparam \inst|LessThan6~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N26
cycloneii_lcell_comb \inst|VGA_B[7]~0 (
// Equation(s):
// \inst|VGA_B[7]~0_combout  = (!\inst|LSPflag~1_combout  & (!\inst|LessThan4~5_combout  & (!\inst|LessThan5~24_combout  & !\inst|LessThan6~23_combout )))

	.dataa(\inst|LSPflag~1_combout ),
	.datab(\inst|LessThan4~5_combout ),
	.datac(\inst|LessThan5~24_combout ),
	.datad(\inst|LessThan6~23_combout ),
	.cin(gnd),
	.combout(\inst|VGA_B[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_B[7]~0 .lut_mask = 16'h0001;
defparam \inst|VGA_B[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N16
cycloneii_lcell_comb \inst2|VGA_B[9]~feeder (
// Equation(s):
// \inst2|VGA_B[9]~feeder_combout  = \inst|VGA_B[7]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_B[7]~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[9]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_B[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N17
cycloneii_lcell_ff \inst2|VGA_B[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_B[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_B [9]));

// Location: LCFF_X27_Y35_N27
cycloneii_lcell_ff \inst2|VGA_B[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|VGA_B[7]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_B [8]));

// Location: LCCOMB_X27_Y35_N12
cycloneii_lcell_comb \inst2|VGA_B[4]~feeder (
// Equation(s):
// \inst2|VGA_B[4]~feeder_combout  = \inst|VGA_B[7]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_B[7]~0_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_B[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_B[4]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_B[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N13
cycloneii_lcell_ff \inst2|VGA_B[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_B[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_B [4]));

// Location: LCCOMB_X27_Y35_N4
cycloneii_lcell_comb \inst|VGA_G[7]~2 (
// Equation(s):
// \inst|VGA_G[7]~2_combout  = (!\inst|LSPflag~1_combout  & ((\inst|LessThan4~5_combout ) # ((!\inst|LessThan5~24_combout  & \inst|LessThan6~23_combout ))))

	.dataa(\inst|LSPflag~1_combout ),
	.datab(\inst|LessThan4~5_combout ),
	.datac(\inst|LessThan5~24_combout ),
	.datad(\inst|LessThan6~23_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G[7]~2 .lut_mask = 16'h4544;
defparam \inst|VGA_G[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y35_N22
cycloneii_lcell_comb \inst2|VGA_G[9]~feeder (
// Equation(s):
// \inst2|VGA_G[9]~feeder_combout  = \inst|VGA_G[7]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_G[7]~2_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[9]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_G[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y35_N23
cycloneii_lcell_ff \inst2|VGA_G[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_G[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [9]));

// Location: LCFF_X38_Y26_N17
cycloneii_lcell_ff \inst_gen|xcolumn[9]~_Duplicate_2 (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst_gen|gen:xcounter[10]~regout ),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst_gen|xcolumn[9]~_Duplicate_2_regout ));

// Location: LCCOMB_X38_Y26_N22
cycloneii_lcell_comb \inst|LSPflag~0 (
// Equation(s):
// \inst|LSPflag~0_combout  = (\inst_gen|xcolumn[9]~_Duplicate_2_regout ) # ((\inst_gen|xcolumn[8]~_Duplicate_2_regout  & ((\inst_gen|xcolumn[6]~_Duplicate_2_regout ) # (\inst_gen|xcolumn[7]~_Duplicate_2_regout ))))

	.dataa(\inst_gen|xcolumn[6]~_Duplicate_2_regout ),
	.datab(\inst_gen|xcolumn[8]~_Duplicate_2_regout ),
	.datac(\inst_gen|xcolumn[9]~_Duplicate_2_regout ),
	.datad(\inst_gen|xcolumn[7]~_Duplicate_2_regout ),
	.cin(gnd),
	.combout(\inst|LSPflag~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~0 .lut_mask = 16'hFCF8;
defparam \inst|LSPflag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneii_lcell_comb \inst|LSPflag~1 (
// Equation(s):
// \inst|LSPflag~1_combout  = (\inst|LessThan3~0_combout ) # ((\inst_gen|yrow [9]) # ((\inst_gen|yrow [8]) # (\inst|LSPflag~0_combout )))

	.dataa(\inst|LessThan3~0_combout ),
	.datab(\inst_gen|yrow [9]),
	.datac(\inst_gen|yrow [8]),
	.datad(\inst|LSPflag~0_combout ),
	.cin(gnd),
	.combout(\inst|LSPflag~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|LSPflag~1 .lut_mask = 16'hFFFE;
defparam \inst|LSPflag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N22
cycloneii_lcell_comb \inst|VGA_G[6]~4 (
// Equation(s):
// \inst|VGA_G[6]~4_combout  = (\inst|Add3~22_combout  & (!\inst|LessThan4~5_combout  & (!\inst|LSPflag~1_combout  & \inst|LessThan5~22_combout )))

	.dataa(\inst|Add3~22_combout ),
	.datab(\inst|LessThan4~5_combout ),
	.datac(\inst|LSPflag~1_combout ),
	.datad(\inst|LessThan5~22_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G[6]~4 .lut_mask = 16'h0200;
defparam \inst|VGA_G[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N23
cycloneii_lcell_ff \inst2|VGA_G[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|VGA_G[6]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [8]));

// Location: LCCOMB_X27_Y35_N24
cycloneii_lcell_comb \inst|VGA_G[5]~3 (
// Equation(s):
// \inst|VGA_G[5]~3_combout  = (!\inst|LSPflag~1_combout  & ((\inst|LessThan4~5_combout ) # ((\inst|LessThan5~24_combout ) # (\inst|LessThan6~23_combout ))))

	.dataa(\inst|LSPflag~1_combout ),
	.datab(\inst|LessThan4~5_combout ),
	.datac(\inst|LessThan5~24_combout ),
	.datad(\inst|LessThan6~23_combout ),
	.cin(gnd),
	.combout(\inst|VGA_G[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|VGA_G[5]~3 .lut_mask = 16'h5554;
defparam \inst|VGA_G[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N25
cycloneii_lcell_ff \inst2|VGA_G[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|VGA_G[5]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [7]));

// Location: LCCOMB_X18_Y35_N28
cycloneii_lcell_comb \inst2|VGA_G[6]~feeder (
// Equation(s):
// \inst2|VGA_G[6]~feeder_combout  = \inst|VGA_G[7]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_G[7]~2_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[6]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_G[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y35_N29
cycloneii_lcell_ff \inst2|VGA_G[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_G[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [6]));

// Location: LCCOMB_X18_Y35_N10
cycloneii_lcell_comb \inst2|VGA_G[5]~feeder (
// Equation(s):
// \inst2|VGA_G[5]~feeder_combout  = \inst|VGA_G[7]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_G[7]~2_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[5]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_G[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y35_N11
cycloneii_lcell_ff \inst2|VGA_G[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_G[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [5]));

// Location: LCCOMB_X18_Y35_N18
cycloneii_lcell_comb \inst2|VGA_G[4]~feeder (
// Equation(s):
// \inst2|VGA_G[4]~feeder_combout  = \inst|VGA_G[7]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_G[7]~2_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[4]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_G[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y35_N19
cycloneii_lcell_ff \inst2|VGA_G[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_G[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [4]));

// Location: LCFF_X27_Y35_N11
cycloneii_lcell_ff \inst2|VGA_G[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|VGA_G[7]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [3]));

// Location: LCCOMB_X18_Y35_N2
cycloneii_lcell_comb \inst2|VGA_G[2]~feeder (
// Equation(s):
// \inst2|VGA_G[2]~feeder_combout  = \inst|VGA_G[7]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_G[7]~2_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[2]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_G[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y35_N3
cycloneii_lcell_ff \inst2|VGA_G[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_G[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [2]));

// Location: LCCOMB_X18_Y35_N20
cycloneii_lcell_comb \inst2|VGA_G[1]~feeder (
// Equation(s):
// \inst2|VGA_G[1]~feeder_combout  = \inst|VGA_G[7]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_G[7]~2_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_G[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_G[1]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_G[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y35_N21
cycloneii_lcell_ff \inst2|VGA_G[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_G[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [1]));

// Location: LCFF_X27_Y35_N29
cycloneii_lcell_ff \inst2|VGA_G[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|VGA_G[7]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_G [0]));

// Location: LCCOMB_X18_Y35_N0
cycloneii_lcell_comb \inst2|VGA_R[9]~feeder (
// Equation(s):
// \inst2|VGA_R[9]~feeder_combout  = \inst|VGA_G[7]~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|VGA_G[7]~2_combout ),
	.cin(gnd),
	.combout(\inst2|VGA_R[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|VGA_R[9]~feeder .lut_mask = 16'hFF00;
defparam \inst2|VGA_R[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y35_N1
cycloneii_lcell_ff \inst2|VGA_R[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst2|VGA_R[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [9]));

// Location: LCFF_X27_Y35_N7
cycloneii_lcell_ff \inst2|VGA_R[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|VGA_G[7]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [7]));

// Location: LCFF_X27_Y35_N9
cycloneii_lcell_ff \inst2|VGA_R[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|VGA_G[7]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [6]));

// Location: LCFF_X27_Y35_N19
cycloneii_lcell_ff \inst2|VGA_R[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|VGA_G[7]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [5]));

// Location: LCFF_X27_Y35_N21
cycloneii_lcell_ff \inst2|VGA_R[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|VGA_G[7]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [4]));

// Location: LCFF_X27_Y35_N15
cycloneii_lcell_ff \inst2|VGA_R[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|VGA_G[7]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [3]));

// Location: LCFF_X27_Y35_N1
cycloneii_lcell_ff \inst2|VGA_R[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|VGA_G[7]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [2]));

// Location: LCFF_X27_Y35_N3
cycloneii_lcell_ff \inst2|VGA_R[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|VGA_G[7]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [1]));

// Location: LCFF_X27_Y35_N5
cycloneii_lcell_ff \inst2|VGA_R[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\inst|VGA_G[7]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst_gen|VGA_CLK~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|VGA_R [0]));

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_CLK~I (
	.datain(!\inst2|VGA_CLK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLK));
// synopsys translate_off
defparam \VGA_CLK~I .input_async_reset = "none";
defparam \VGA_CLK~I .input_power_up = "low";
defparam \VGA_CLK~I .input_register_mode = "none";
defparam \VGA_CLK~I .input_sync_reset = "none";
defparam \VGA_CLK~I .oe_async_reset = "none";
defparam \VGA_CLK~I .oe_power_up = "low";
defparam \VGA_CLK~I .oe_register_mode = "none";
defparam \VGA_CLK~I .oe_sync_reset = "none";
defparam \VGA_CLK~I .operation_mode = "output";
defparam \VGA_CLK~I .output_async_reset = "none";
defparam \VGA_CLK~I .output_power_up = "low";
defparam \VGA_CLK~I .output_register_mode = "none";
defparam \VGA_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLANK~I (
	.datain(!\inst2|VGA_BLANK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK));
// synopsys translate_off
defparam \VGA_BLANK~I .input_async_reset = "none";
defparam \VGA_BLANK~I .input_power_up = "low";
defparam \VGA_BLANK~I .input_register_mode = "none";
defparam \VGA_BLANK~I .input_sync_reset = "none";
defparam \VGA_BLANK~I .oe_async_reset = "none";
defparam \VGA_BLANK~I .oe_power_up = "low";
defparam \VGA_BLANK~I .oe_register_mode = "none";
defparam \VGA_BLANK~I .oe_sync_reset = "none";
defparam \VGA_BLANK~I .operation_mode = "output";
defparam \VGA_BLANK~I .output_async_reset = "none";
defparam \VGA_BLANK~I .output_power_up = "low";
defparam \VGA_BLANK~I .output_register_mode = "none";
defparam \VGA_BLANK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HS~I (
	.datain(!\inst2|VGA_HS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VS~I (
	.datain(!\inst2|VGA_VS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_SYNC~I (
	.datain(!\inst2|VGA_SYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC));
// synopsys translate_off
defparam \VGA_SYNC~I .input_async_reset = "none";
defparam \VGA_SYNC~I .input_power_up = "low";
defparam \VGA_SYNC~I .input_register_mode = "none";
defparam \VGA_SYNC~I .input_sync_reset = "none";
defparam \VGA_SYNC~I .oe_async_reset = "none";
defparam \VGA_SYNC~I .oe_power_up = "low";
defparam \VGA_SYNC~I .oe_register_mode = "none";
defparam \VGA_SYNC~I .oe_sync_reset = "none";
defparam \VGA_SYNC~I .operation_mode = "output";
defparam \VGA_SYNC~I .output_async_reset = "none";
defparam \VGA_SYNC~I .output_power_up = "low";
defparam \VGA_SYNC~I .output_register_mode = "none";
defparam \VGA_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[9]~I (
	.datain(\inst2|VGA_B [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[9]));
// synopsys translate_off
defparam \VGA_B[9]~I .input_async_reset = "none";
defparam \VGA_B[9]~I .input_power_up = "low";
defparam \VGA_B[9]~I .input_register_mode = "none";
defparam \VGA_B[9]~I .input_sync_reset = "none";
defparam \VGA_B[9]~I .oe_async_reset = "none";
defparam \VGA_B[9]~I .oe_power_up = "low";
defparam \VGA_B[9]~I .oe_register_mode = "none";
defparam \VGA_B[9]~I .oe_sync_reset = "none";
defparam \VGA_B[9]~I .operation_mode = "output";
defparam \VGA_B[9]~I .output_async_reset = "none";
defparam \VGA_B[9]~I .output_power_up = "low";
defparam \VGA_B[9]~I .output_register_mode = "none";
defparam \VGA_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[8]~I (
	.datain(\inst2|VGA_B [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[8]));
// synopsys translate_off
defparam \VGA_B[8]~I .input_async_reset = "none";
defparam \VGA_B[8]~I .input_power_up = "low";
defparam \VGA_B[8]~I .input_register_mode = "none";
defparam \VGA_B[8]~I .input_sync_reset = "none";
defparam \VGA_B[8]~I .oe_async_reset = "none";
defparam \VGA_B[8]~I .oe_power_up = "low";
defparam \VGA_B[8]~I .oe_register_mode = "none";
defparam \VGA_B[8]~I .oe_sync_reset = "none";
defparam \VGA_B[8]~I .operation_mode = "output";
defparam \VGA_B[8]~I .output_async_reset = "none";
defparam \VGA_B[8]~I .output_power_up = "low";
defparam \VGA_B[8]~I .output_register_mode = "none";
defparam \VGA_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[7]));
// synopsys translate_off
defparam \VGA_B[7]~I .input_async_reset = "none";
defparam \VGA_B[7]~I .input_power_up = "low";
defparam \VGA_B[7]~I .input_register_mode = "none";
defparam \VGA_B[7]~I .input_sync_reset = "none";
defparam \VGA_B[7]~I .oe_async_reset = "none";
defparam \VGA_B[7]~I .oe_power_up = "low";
defparam \VGA_B[7]~I .oe_register_mode = "none";
defparam \VGA_B[7]~I .oe_sync_reset = "none";
defparam \VGA_B[7]~I .operation_mode = "output";
defparam \VGA_B[7]~I .output_async_reset = "none";
defparam \VGA_B[7]~I .output_power_up = "low";
defparam \VGA_B[7]~I .output_register_mode = "none";
defparam \VGA_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[6]));
// synopsys translate_off
defparam \VGA_B[6]~I .input_async_reset = "none";
defparam \VGA_B[6]~I .input_power_up = "low";
defparam \VGA_B[6]~I .input_register_mode = "none";
defparam \VGA_B[6]~I .input_sync_reset = "none";
defparam \VGA_B[6]~I .oe_async_reset = "none";
defparam \VGA_B[6]~I .oe_power_up = "low";
defparam \VGA_B[6]~I .oe_register_mode = "none";
defparam \VGA_B[6]~I .oe_sync_reset = "none";
defparam \VGA_B[6]~I .operation_mode = "output";
defparam \VGA_B[6]~I .output_async_reset = "none";
defparam \VGA_B[6]~I .output_power_up = "low";
defparam \VGA_B[6]~I .output_register_mode = "none";
defparam \VGA_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[5]));
// synopsys translate_off
defparam \VGA_B[5]~I .input_async_reset = "none";
defparam \VGA_B[5]~I .input_power_up = "low";
defparam \VGA_B[5]~I .input_register_mode = "none";
defparam \VGA_B[5]~I .input_sync_reset = "none";
defparam \VGA_B[5]~I .oe_async_reset = "none";
defparam \VGA_B[5]~I .oe_power_up = "low";
defparam \VGA_B[5]~I .oe_register_mode = "none";
defparam \VGA_B[5]~I .oe_sync_reset = "none";
defparam \VGA_B[5]~I .operation_mode = "output";
defparam \VGA_B[5]~I .output_async_reset = "none";
defparam \VGA_B[5]~I .output_power_up = "low";
defparam \VGA_B[5]~I .output_register_mode = "none";
defparam \VGA_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[4]~I (
	.datain(\inst2|VGA_B [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[4]));
// synopsys translate_off
defparam \VGA_B[4]~I .input_async_reset = "none";
defparam \VGA_B[4]~I .input_power_up = "low";
defparam \VGA_B[4]~I .input_register_mode = "none";
defparam \VGA_B[4]~I .input_sync_reset = "none";
defparam \VGA_B[4]~I .oe_async_reset = "none";
defparam \VGA_B[4]~I .oe_power_up = "low";
defparam \VGA_B[4]~I .oe_register_mode = "none";
defparam \VGA_B[4]~I .oe_sync_reset = "none";
defparam \VGA_B[4]~I .operation_mode = "output";
defparam \VGA_B[4]~I .output_async_reset = "none";
defparam \VGA_B[4]~I .output_power_up = "low";
defparam \VGA_B[4]~I .output_register_mode = "none";
defparam \VGA_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_B[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[9]~I (
	.datain(\inst2|VGA_G [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[9]));
// synopsys translate_off
defparam \VGA_G[9]~I .input_async_reset = "none";
defparam \VGA_G[9]~I .input_power_up = "low";
defparam \VGA_G[9]~I .input_register_mode = "none";
defparam \VGA_G[9]~I .input_sync_reset = "none";
defparam \VGA_G[9]~I .oe_async_reset = "none";
defparam \VGA_G[9]~I .oe_power_up = "low";
defparam \VGA_G[9]~I .oe_register_mode = "none";
defparam \VGA_G[9]~I .oe_sync_reset = "none";
defparam \VGA_G[9]~I .operation_mode = "output";
defparam \VGA_G[9]~I .output_async_reset = "none";
defparam \VGA_G[9]~I .output_power_up = "low";
defparam \VGA_G[9]~I .output_register_mode = "none";
defparam \VGA_G[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[8]~I (
	.datain(\inst2|VGA_G [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[8]));
// synopsys translate_off
defparam \VGA_G[8]~I .input_async_reset = "none";
defparam \VGA_G[8]~I .input_power_up = "low";
defparam \VGA_G[8]~I .input_register_mode = "none";
defparam \VGA_G[8]~I .input_sync_reset = "none";
defparam \VGA_G[8]~I .oe_async_reset = "none";
defparam \VGA_G[8]~I .oe_power_up = "low";
defparam \VGA_G[8]~I .oe_register_mode = "none";
defparam \VGA_G[8]~I .oe_sync_reset = "none";
defparam \VGA_G[8]~I .operation_mode = "output";
defparam \VGA_G[8]~I .output_async_reset = "none";
defparam \VGA_G[8]~I .output_power_up = "low";
defparam \VGA_G[8]~I .output_register_mode = "none";
defparam \VGA_G[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[7]~I (
	.datain(\inst2|VGA_G [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[7]));
// synopsys translate_off
defparam \VGA_G[7]~I .input_async_reset = "none";
defparam \VGA_G[7]~I .input_power_up = "low";
defparam \VGA_G[7]~I .input_register_mode = "none";
defparam \VGA_G[7]~I .input_sync_reset = "none";
defparam \VGA_G[7]~I .oe_async_reset = "none";
defparam \VGA_G[7]~I .oe_power_up = "low";
defparam \VGA_G[7]~I .oe_register_mode = "none";
defparam \VGA_G[7]~I .oe_sync_reset = "none";
defparam \VGA_G[7]~I .operation_mode = "output";
defparam \VGA_G[7]~I .output_async_reset = "none";
defparam \VGA_G[7]~I .output_power_up = "low";
defparam \VGA_G[7]~I .output_register_mode = "none";
defparam \VGA_G[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[6]~I (
	.datain(\inst2|VGA_G [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[6]));
// synopsys translate_off
defparam \VGA_G[6]~I .input_async_reset = "none";
defparam \VGA_G[6]~I .input_power_up = "low";
defparam \VGA_G[6]~I .input_register_mode = "none";
defparam \VGA_G[6]~I .input_sync_reset = "none";
defparam \VGA_G[6]~I .oe_async_reset = "none";
defparam \VGA_G[6]~I .oe_power_up = "low";
defparam \VGA_G[6]~I .oe_register_mode = "none";
defparam \VGA_G[6]~I .oe_sync_reset = "none";
defparam \VGA_G[6]~I .operation_mode = "output";
defparam \VGA_G[6]~I .output_async_reset = "none";
defparam \VGA_G[6]~I .output_power_up = "low";
defparam \VGA_G[6]~I .output_register_mode = "none";
defparam \VGA_G[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[5]~I (
	.datain(\inst2|VGA_G [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[5]));
// synopsys translate_off
defparam \VGA_G[5]~I .input_async_reset = "none";
defparam \VGA_G[5]~I .input_power_up = "low";
defparam \VGA_G[5]~I .input_register_mode = "none";
defparam \VGA_G[5]~I .input_sync_reset = "none";
defparam \VGA_G[5]~I .oe_async_reset = "none";
defparam \VGA_G[5]~I .oe_power_up = "low";
defparam \VGA_G[5]~I .oe_register_mode = "none";
defparam \VGA_G[5]~I .oe_sync_reset = "none";
defparam \VGA_G[5]~I .operation_mode = "output";
defparam \VGA_G[5]~I .output_async_reset = "none";
defparam \VGA_G[5]~I .output_power_up = "low";
defparam \VGA_G[5]~I .output_register_mode = "none";
defparam \VGA_G[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[4]~I (
	.datain(\inst2|VGA_G [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[4]));
// synopsys translate_off
defparam \VGA_G[4]~I .input_async_reset = "none";
defparam \VGA_G[4]~I .input_power_up = "low";
defparam \VGA_G[4]~I .input_register_mode = "none";
defparam \VGA_G[4]~I .input_sync_reset = "none";
defparam \VGA_G[4]~I .oe_async_reset = "none";
defparam \VGA_G[4]~I .oe_power_up = "low";
defparam \VGA_G[4]~I .oe_register_mode = "none";
defparam \VGA_G[4]~I .oe_sync_reset = "none";
defparam \VGA_G[4]~I .operation_mode = "output";
defparam \VGA_G[4]~I .output_async_reset = "none";
defparam \VGA_G[4]~I .output_power_up = "low";
defparam \VGA_G[4]~I .output_register_mode = "none";
defparam \VGA_G[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[3]~I (
	.datain(\inst2|VGA_G [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[2]~I (
	.datain(\inst2|VGA_G [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[1]~I (
	.datain(\inst2|VGA_G [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_G[0]~I (
	.datain(\inst2|VGA_G [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[9]~I (
	.datain(\inst2|VGA_R [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[9]));
// synopsys translate_off
defparam \VGA_R[9]~I .input_async_reset = "none";
defparam \VGA_R[9]~I .input_power_up = "low";
defparam \VGA_R[9]~I .input_register_mode = "none";
defparam \VGA_R[9]~I .input_sync_reset = "none";
defparam \VGA_R[9]~I .oe_async_reset = "none";
defparam \VGA_R[9]~I .oe_power_up = "low";
defparam \VGA_R[9]~I .oe_register_mode = "none";
defparam \VGA_R[9]~I .oe_sync_reset = "none";
defparam \VGA_R[9]~I .operation_mode = "output";
defparam \VGA_R[9]~I .output_async_reset = "none";
defparam \VGA_R[9]~I .output_power_up = "low";
defparam \VGA_R[9]~I .output_register_mode = "none";
defparam \VGA_R[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[8]));
// synopsys translate_off
defparam \VGA_R[8]~I .input_async_reset = "none";
defparam \VGA_R[8]~I .input_power_up = "low";
defparam \VGA_R[8]~I .input_register_mode = "none";
defparam \VGA_R[8]~I .input_sync_reset = "none";
defparam \VGA_R[8]~I .oe_async_reset = "none";
defparam \VGA_R[8]~I .oe_power_up = "low";
defparam \VGA_R[8]~I .oe_register_mode = "none";
defparam \VGA_R[8]~I .oe_sync_reset = "none";
defparam \VGA_R[8]~I .operation_mode = "output";
defparam \VGA_R[8]~I .output_async_reset = "none";
defparam \VGA_R[8]~I .output_power_up = "low";
defparam \VGA_R[8]~I .output_register_mode = "none";
defparam \VGA_R[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[7]~I (
	.datain(\inst2|VGA_R [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[7]));
// synopsys translate_off
defparam \VGA_R[7]~I .input_async_reset = "none";
defparam \VGA_R[7]~I .input_power_up = "low";
defparam \VGA_R[7]~I .input_register_mode = "none";
defparam \VGA_R[7]~I .input_sync_reset = "none";
defparam \VGA_R[7]~I .oe_async_reset = "none";
defparam \VGA_R[7]~I .oe_power_up = "low";
defparam \VGA_R[7]~I .oe_register_mode = "none";
defparam \VGA_R[7]~I .oe_sync_reset = "none";
defparam \VGA_R[7]~I .operation_mode = "output";
defparam \VGA_R[7]~I .output_async_reset = "none";
defparam \VGA_R[7]~I .output_power_up = "low";
defparam \VGA_R[7]~I .output_register_mode = "none";
defparam \VGA_R[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[6]~I (
	.datain(\inst2|VGA_R [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[6]));
// synopsys translate_off
defparam \VGA_R[6]~I .input_async_reset = "none";
defparam \VGA_R[6]~I .input_power_up = "low";
defparam \VGA_R[6]~I .input_register_mode = "none";
defparam \VGA_R[6]~I .input_sync_reset = "none";
defparam \VGA_R[6]~I .oe_async_reset = "none";
defparam \VGA_R[6]~I .oe_power_up = "low";
defparam \VGA_R[6]~I .oe_register_mode = "none";
defparam \VGA_R[6]~I .oe_sync_reset = "none";
defparam \VGA_R[6]~I .operation_mode = "output";
defparam \VGA_R[6]~I .output_async_reset = "none";
defparam \VGA_R[6]~I .output_power_up = "low";
defparam \VGA_R[6]~I .output_register_mode = "none";
defparam \VGA_R[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[5]~I (
	.datain(\inst2|VGA_R [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[5]));
// synopsys translate_off
defparam \VGA_R[5]~I .input_async_reset = "none";
defparam \VGA_R[5]~I .input_power_up = "low";
defparam \VGA_R[5]~I .input_register_mode = "none";
defparam \VGA_R[5]~I .input_sync_reset = "none";
defparam \VGA_R[5]~I .oe_async_reset = "none";
defparam \VGA_R[5]~I .oe_power_up = "low";
defparam \VGA_R[5]~I .oe_register_mode = "none";
defparam \VGA_R[5]~I .oe_sync_reset = "none";
defparam \VGA_R[5]~I .operation_mode = "output";
defparam \VGA_R[5]~I .output_async_reset = "none";
defparam \VGA_R[5]~I .output_power_up = "low";
defparam \VGA_R[5]~I .output_register_mode = "none";
defparam \VGA_R[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[4]~I (
	.datain(\inst2|VGA_R [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[4]));
// synopsys translate_off
defparam \VGA_R[4]~I .input_async_reset = "none";
defparam \VGA_R[4]~I .input_power_up = "low";
defparam \VGA_R[4]~I .input_register_mode = "none";
defparam \VGA_R[4]~I .input_sync_reset = "none";
defparam \VGA_R[4]~I .oe_async_reset = "none";
defparam \VGA_R[4]~I .oe_power_up = "low";
defparam \VGA_R[4]~I .oe_register_mode = "none";
defparam \VGA_R[4]~I .oe_sync_reset = "none";
defparam \VGA_R[4]~I .operation_mode = "output";
defparam \VGA_R[4]~I .output_async_reset = "none";
defparam \VGA_R[4]~I .output_power_up = "low";
defparam \VGA_R[4]~I .output_register_mode = "none";
defparam \VGA_R[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[3]~I (
	.datain(\inst2|VGA_R [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[2]~I (
	.datain(\inst2|VGA_R [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[1]~I (
	.datain(\inst2|VGA_R [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_R[0]~I (
	.datain(\inst2|VGA_R [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
