library ieee;
use ieee.std_logic_1164.all;

entity BCD is
	port (
		binary_input	: in std_logic_vector(3 downto 0);
		decoder_output	: out std_logic_vector(6 downto 0));
end BCD;

architecture dataflow of BCD is
begin
	decoder_output <= 
		"1111110" when "0000",
		"0110000" when "0001",
		"1101101" when "0010",
		"1111001" when "0011",
		"0110011" when "0100",
		"1011011" when "0101",
		"1011111" when "0111",
		"1111111" when "1000",
		"1111011" when "1001",
		"0000000" when others;
	a_shl <= a(6 downto 0) & "0";
	a_shr <= "00" & a(7 downto 2);
	a_ror <= a(2 downto 0) & a(7 downto 3);	
end dataflow;
