Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\psf\home\coding\fpga\RamTest01\samuirai.vhd" into library work
Parsing package <samuirai>.
Parsing package body <samuirai>.
Parsing VHDL file "\\psf\home\coding\fpga\RamTest01\main.vhd" into library work
Parsing entity <main>.
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "//psf/home/coding/fpga/ramtest01/main.vhd".
WARNING:Xst:647 - Input <sw<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <RamCE>.
    Found 1-bit register for signal <RamOE>.
    Found 1-bit register for signal <MemWR>.
    Found 23-bit register for signal <MemAdr>.
    Found 16-bit register for signal <STATE[3]_dff_55_OUT>.
    Found 1-bit register for signal <RamUB>.
    Found 1-bit register for signal <RamLB>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_46_q>.
    Found 8-bit register for signal <led>.
    Found 32-bit register for signal <idle>.
    Found 4-bit register for signal <STATE>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_91>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_92>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_93>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_94>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_95>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_96>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_97>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_98>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_99>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_100>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_101>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_102>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_103>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_104>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_105>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_106>.
    Found 1-bit register for signal <STATE[3]_clk_DFF_107>.
    Found 1-bit register for signal <MemAdv>.
INFO:Xst:1799 - State write1 is never reached in FSM <STATE>.
INFO:Xst:1799 - State read2 is never reached in FSM <STATE>.
INFO:Xst:1799 - State read3 is never reached in FSM <STATE>.
INFO:Xst:1799 - State read4 is never reached in FSM <STATE>.
INFO:Xst:1799 - State read5 is never reached in FSM <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 19                                             |
    | Inputs             | 1                                              |
    | Outputs            | 15                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | init                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <idle[31]_GND_4_o_sub_40_OUT<31:0>> created at line 262.
    Found 1-bit tristate buffer for signal <Data<15>> created at line 62
    Found 1-bit tristate buffer for signal <Data<14>> created at line 62
    Found 1-bit tristate buffer for signal <Data<13>> created at line 62
    Found 1-bit tristate buffer for signal <Data<12>> created at line 62
    Found 1-bit tristate buffer for signal <Data<11>> created at line 62
    Found 1-bit tristate buffer for signal <Data<10>> created at line 62
    Found 1-bit tristate buffer for signal <Data<9>> created at line 62
    Found 1-bit tristate buffer for signal <Data<8>> created at line 62
    Found 1-bit tristate buffer for signal <Data<7>> created at line 62
    Found 1-bit tristate buffer for signal <Data<6>> created at line 62
    Found 1-bit tristate buffer for signal <Data<5>> created at line 62
    Found 1-bit tristate buffer for signal <Data<4>> created at line 62
    Found 1-bit tristate buffer for signal <Data<3>> created at line 62
    Found 1-bit tristate buffer for signal <Data<2>> created at line 62
    Found 1-bit tristate buffer for signal <Data<1>> created at line 62
    Found 1-bit tristate buffer for signal <Data<0>> created at line 62
    Found 1-bit tristate buffer for signal <MemWait> created at line 62
    Found 32-bit comparator greater for signal <idle[31]_GND_4_o_LessThan_39_o> created at line 261
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred  17 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <main> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit subtractor                                     : 1
# Registers                                            : 27
 1-bit register                                        : 24
 16-bit register                                       : 1
 32-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 14
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 13
# Tristates                                            : 17
 1-bit tristate buffer                                 : 17
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <RamOE> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemAdv> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_4> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_5> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_6> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_7> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit subtractor                                     : 1
# Registers                                            : 80
 Flip-Flops                                            : 80
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 14
 16-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 13
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <RamOE> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <MemAdv> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_4> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_5> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_6> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <led_7> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <STATE[3]_clk_DFF_91> in Unit <main> is equivalent to the following 15 FFs/Latches, which will be removed : <STATE[3]_clk_DFF_92> <STATE[3]_clk_DFF_93> <STATE[3]_clk_DFF_94> <STATE[3]_clk_DFF_95> <STATE[3]_clk_DFF_96> <STATE[3]_clk_DFF_97> <STATE[3]_clk_DFF_98> <STATE[3]_clk_DFF_99> <STATE[3]_clk_DFF_100> <STATE[3]_clk_DFF_101> <STATE[3]_clk_DFF_102> <STATE[3]_clk_DFF_103> <STATE[3]_clk_DFF_104> <STATE[3]_clk_DFF_105> <STATE[3]_clk_DFF_106> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <STATE[1:4]> with user encoding.
--------------------
 State  | Encoding
--------------------
 init   | 0000
 write1 | unreached
 write2 | 0010
 write3 | 0011
 write4 | 0100
 write5 | 0101
 write6 | 0110
 write7 | 0111
 write8 | 1000
 write9 | 1001
 read1  | 1010
 read2  | unreached
 read3  | unreached
 read4  | unreached
 read5  | unreached
--------------------
INFO:Xst:2261 - The FF/Latch <RamUB> in Unit <main> is equivalent to the following FF/Latch, which will be removed : <RamLB> 

Optimizing unit <main> ...
WARNING:Xst:1293 - FF/Latch <idle_31> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_30> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_29> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_28> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_27> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_26> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_25> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_24> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_23> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_22> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_21> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_20> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_19> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_18> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_17> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_16> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_15> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_14> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_13> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_12> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_11> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_10> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_9> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_8> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <idle_7> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.
FlipFlop STATE_FSM_FFd1 has been replicated 1 time(s)
FlipFlop STATE_FSM_FFd2 has been replicated 1 time(s)
FlipFlop STATE_FSM_FFd3 has been replicated 1 time(s)
FlipFlop STATE_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 72
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 1
#      LUT2                        : 3
#      LUT3                        : 2
#      LUT4                        : 6
#      LUT5                        : 20
#      LUT6                        : 6
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 7
# FlipFlops/Latches                : 41
#      FD                          : 25
#      FDE                         : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 56
#      IOBUF                       : 17
#      OBUF                        : 39

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              41  out of  18224     0%  
 Number of Slice LUTs:                   48  out of   9112     0%  
    Number used as Logic:                48  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     53
   Number with an unused Flip Flop:      12  out of     53    22%  
   Number with an unused LUT:             5  out of     53     9%  
   Number of fully used LUT-FF pairs:    36  out of     53    67%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          65
 Number of bonded IOBs:                  57  out of    232    24%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 41    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.088ns (Maximum Frequency: 323.881MHz)
   Minimum input arrival time before clock: 2.211ns
   Maximum output required time after clock: 4.807ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.088ns (frequency: 323.881MHz)
  Total number of paths / destination ports: 330 / 57
-------------------------------------------------------------------------
Delay:               3.088ns (Levels of Logic = 9)
  Source:            idle_0 (FF)
  Destination:       idle_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: idle_0 to idle_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.961  idle_0 (idle_0)
     LUT5:I0->O            1   0.203   0.000  Mcompar_idle[31]_GND_4_o_LessThan_39_o_lut<0> (Mcompar_idle[31]_GND_4_o_LessThan_39_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<0> (Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<1> (Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<2> (Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<3> (Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<4> (Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<5> (Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<5>)
     MUXCY:CI->O          11   0.019   0.883  Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<6> (Mcompar_idle[31]_GND_4_o_LessThan_39_o_cy<6>)
     LUT5:I4->O            1   0.205   0.000  Mmux_STATE[3]_idle[31]_wide_mux_52_OUT231 (STATE[3]_idle[31]_wide_mux_52_OUT<2>)
     FDE:D                     0.102          idle_2
    ----------------------------------------
    Total                      3.088ns (1.243ns logic, 1.845ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              2.211ns (Levels of Logic = 2)
  Source:            MemWait (PAD)
  Destination:       MemWait (FF)
  Destination Clock: clk rising

  Data Path: MemWait to MemWait
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.222   0.684  MemWait_IOBUF (N19)
     LUT2:I0->O            1   0.203   0.000  MemWait_rstpot (MemWait_rstpot)
     FD:D                      0.102          MemWait
    ----------------------------------------
    Total                      2.211ns (1.527ns logic, 0.684ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 42 / 25
-------------------------------------------------------------------------
Offset:              4.807ns (Levels of Logic = 2)
  Source:            STATE[3]_clk_DFF_91 (FF)
  Destination:       Data<15> (PAD)
  Source Clock:      clk rising

  Data Path: STATE[3]_clk_DFF_91 to Data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  STATE[3]_clk_DFF_91 (STATE[3]_clk_DFF_91)
     INV:I->O             16   0.206   1.004  STATE[3]_clk_DFF_100_inv1_INV_0 (STATE[3]_clk_DFF_100_inv)
     IOBUF:T->IO               2.571          Data_15_IOBUF (Data<15>)
    ----------------------------------------
    Total                      4.807ns (3.224ns logic, 1.583ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.088|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.36 secs
 
--> 

Total memory usage is 244208 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :    7 (   0 filtered)

