Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Sun Jun  1 17:15:47 2014
| Host         : ganymede running 64-bit Ubuntu 12.04.3 LTS
| Command      : report_control_sets -verbose -file zynq_system_wrapper_control_sets_placed.rpt
| Design       : zynq_system_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   268 |
| Minimum Number of register sites lost to control set restrictions |   571 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             963 |          433 |
| No           | No                    | Yes                    |              39 |           24 |
| No           | Yes                   | No                     |             305 |          131 |
| Yes          | No                    | No                     |            9264 |         2478 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            1526 |          449 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                                                  Enable Signal                                                                                                 |                                                                                                                      Set/Reset Signal                                                                                                                      | Slice Load Count | Bel Load Count |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                           |                                                                                                                                                                                                                                                            |                1 |              1 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                            |                                                                                                                                                                                                                                                            |                1 |              1 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/n_4_m_payload_i[3]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                            |                1 |              1 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                        |                                                                                                                                                                                                                                                            |                1 |              1 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                           |                                                                                                                                                                                                                                                            |                1 |              1 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                            |                                                                                                                                                                                                                                                            |                1 |              1 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/push                                                                        |                                                                                                                                                                                                                                                            |                1 |              1 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/p_1_in                                                                                                 |                                                                                                                                                                                                                                                            |                1 |              2 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                                                                                                           |                1 |              2 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/RST_FULL_FF                                                                                                                                                                                            |                1 |              2 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0                                                                                                                                                        |                1 |              2 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]         |                1 |              2 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1                                                                                                                                                        |                1 |              2 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] |                1 |              2 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                                                                                                           |                2 |              2 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                                         |                                                                                                                                                                                                                                                            |                1 |              2 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0                                                                                                                                                        |                1 |              2 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1                                                                                                                                                        |                1 |              2 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                                         |                                                                                                                                                                                                                                                            |                1 |              2 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out |                                                                                                                                                                                                                                                            |                1 |              2 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_349_buffer_1_value_we0                                                                                                    |                                                                                                                                                                                                                                                            |                3 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_4_axlen_cnt[3]_i_1__0                                                                                                                     |                                                                                                                                                                                                                                                            |                1 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/p_96_in                                                                                                                                                       | zynq_system_i/combiner_top_0/inst/combiner_top_U/ap_reg_ppiten_pp1_it00                                                                                                                                                                                    |                1 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_4_axlen_cnt[3]_i_1                                                                                                                        |                                                                                                                                                                                                                                                            |                1 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/p_90_in                                                                                                                                                       | zynq_system_i/combiner_top_0/inst/combiner_top_U/ap_reg_ppiten_pp2_it0                                                                                                                                                                                     |                2 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/p_41_in                                                                                                                                                       |                                                                                                                                                                                                                                                            |                2 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/exitcond_reg_11150                                                                                                                                            |                                                                                                                                                                                                                                                            |                2 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                       | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_pushed_commands[3]_i_1__0                                                                                                                                                                          |                2 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/n_4_gen_arbiter.last_rr_hot[1]_i_1__0                                                                                                                                      | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                      |                3 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_pushed_commands[3]_i_1                                                                                                                                                                             |                1 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/n_4_gen_arbiter.last_rr_hot[1]_i_1                                                                                                                                         | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                      |                1 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/tmp_s_reg_575_reg0                                                                                                                                  |                                                                                                                                                                                                                                                            |                1 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/exitcond4_reg_1162                                                                                                                                            |                                                                                                                                                                                                                                                            |                3 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_4_axlen_cnt[3]_i_1                                                                                                                        |                                                                                                                                                                                                                                                            |                2 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_4_axlen_cnt[3]_i_1__0                                                                                                                     |                                                                                                                                                                                                                                                            |                1 |              4 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_i_1_reg_570[4]_i_1                                                                                                                                                       |                                                                                                                                                                                                                                                            |                1 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/n_4_FSM_onehot_state[4]_i_1__1                                                                                                                                             | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                               |                2 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_337/p_15_in                                                                                                              | zynq_system_i/lloyds_kernel_top_0/inst/sig_lloyds_kernel_top_ap_rst                                                                                                                                                                                        |                2 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_store_output_buffer_fu_362/i_reg_1570                                                                                                           | zynq_system_i/lloyds_kernel_top_0/n_4_i_reg_157[4]_i_1                                                                                                                                                                                                     |                1 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_pout[4]_i_1__0                                                                                                                                                                | zynq_system_i/combiner_top_0/inst/sig_combiner_top_ap_rst                                                                                                                                                                                                  |                2 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/p_55_in                                                                                                                                                       | zynq_system_i/combiner_top_0/inst/sig_combiner_top_ap_rst                                                                                                                                                                                                  |                1 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_CONFIG_BUS_if_U/ar_hs                                                                                                                                 | zynq_system_i/lloyds_kernel_top_0/n_4_rdata[7]_i_1                                                                                                                                                                                                         |                2 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_pout[4]_i_1__1                                                                                                                                                           | zynq_system_i/lloyds_kernel_top_0/inst/sig_lloyds_kernel_top_ap_rst                                                                                                                                                                                        |                3 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_pout[4]_i_1__2                                                                                                                                                           | zynq_system_i/lloyds_kernel_top_0/inst/sig_lloyds_kernel_top_ap_rst                                                                                                                                                                                        |                2 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_pout[4]_i_1                                                                                                                                                                   | zynq_system_i/combiner_top_0/inst/sig_combiner_top_ap_rst                                                                                                                                                                                                  |                1 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_pout[4]_i_1__2                                                                                                                                                                | zynq_system_i/combiner_top_0/inst/sig_combiner_top_ap_rst                                                                                                                                                                                                  |                2 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_pout[4]_i_1__1                                                                                                                                                                | zynq_system_i/combiner_top_0/inst/sig_combiner_top_ap_rst                                                                                                                                                                                                  |                1 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_i_reg_256[4]_i_2                                                                                                                                                         | zynq_system_i/lloyds_kernel_top_0/n_4_i_reg_256[4]_i_1                                                                                                                                                                                                     |                1 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_ap_reg_ppiten_pp0_it6_i_1__0                                                                                                                                             | zynq_system_i/lloyds_kernel_top_0/inst/sig_lloyds_kernel_top_ap_rst                                                                                                                                                                                        |                1 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/xbar/n_4_gen_arbiter.last_rr_hot[2]_i_1                                                                                                                          | zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                     |                1 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] |                3 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]         |                2 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/RD_RST                                                                                                                                                                                                 |                3 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_goreg_dm.dout_i[4]_i_1                                                                                                                                 |                                                                                                                                                                                                                                                            |                1 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                             | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |                2 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_349/ap_reg_ppiten_pp1_it00                                                                                                                                            |                3 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/p_58_in                                                                                                                                                       | zynq_system_i/combiner_top_0/inst/sig_combiner_top_ap_rst                                                                                                                                                                                                  |                1 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_gpr1.dout_i[4]_i_1                                                                                                                                     |                                                                                                                                                                                                                                                            |                1 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/n_4_FSM_onehot_state[4]_i_1                                                                                                                                                | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                   |                2 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/n_4_FSM_onehot_state[4]_i_1__2                                                                                                                                             | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                   |                3 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/tmp_27_reg_11810                                                                                                                                              |                                                                                                                                                                                                                                                            |                2 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_pout[4]_i_1                                                                                                                                                              | zynq_system_i/lloyds_kernel_top_0/inst/sig_lloyds_kernel_top_ap_rst                                                                                                                                                                                        |                2 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_pout[4]_i_1__0                                                                                                                                                           | zynq_system_i/lloyds_kernel_top_0/inst/sig_lloyds_kernel_top_ap_rst                                                                                                                                                                                        |                1 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_349/exitcond1_reg_3680                                                                                                    |                                                                                                                                                                                                                                                            |                2 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_CONFIG_BUS_if_U/ar_hs                                                                                                                                           |                                                                                                                                                                                                                                                            |                4 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/n_4_FSM_onehot_state[4]_i_1__0                                                                                                                                             | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                               |                3 |              5 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_cmd_depth[5]_i_1__0                                                                                                                                    | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |                2 |              6 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_cmd_depth[5]_i_1                                                                                                                                       | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |                2 |              6 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_CONFIG_BUS_if_U/aw_hs                                                                                                                                 |                                                                                                                                                                                                                                                            |                2 |              6 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_goreg_dm.dout_i[5]_i_1                                                                                                                                 |                                                                                                                                                                                                                                                            |                1 |              6 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_USE_B_CHANNEL.cmd_b_depth[5]_i_1                                                                                                                       | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |                3 |              6 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_gpr1.dout_i[5]_i_1                                                                                                                                     |                                                                                                                                                                                                                                                            |                1 |              6 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_CONFIG_BUS_if_U/aw_hs                                                                                                                                           |                                                                                                                                                                                                                                                            |                2 |              6 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_349/p_35_in                                                                                                               | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_349/ap_reg_ppiten_pp0_it00                                                                                                                                            |                2 |              6 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_store_output_buffer_fu_362/indvar_reg_1680                                                                                                      | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_store_output_buffer_fu_362/ap_reg_ppiten_pp1_it0                                                                                                                                            |                2 |              6 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                   | zynq_system_i/rst_processing_system7_0_50M/U0/clear                                                                                                                                                                                                        |                1 |              6 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_349/p_10_in                                                                                                               |                                                                                                                                                                                                                                                            |                2 |              6 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/ap_reg_ppiten_pp0_it1                                                                                                                               | zynq_system_i/lloyds_kernel_top_0/inst/sig_lloyds_kernel_top_ap_rst                                                                                                                                                                                        |                2 |              6 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_349/tmp_5_reg_3770                                                                                                        |                                                                                                                                                                                                                                                            |                2 |              6 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/processing_system7_0_axi_periph/xbar/n_4_s_arvalid_reg[2]_i_1                                                                                                                                                                                |                3 |              6 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/p_3_in                                                                                         | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |                4 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_4_axaddr_incr[0]_i_1__0                                                                                                                   |                                                                                                                                                                                                                                                            |                2 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_4_wrap_boundary_axaddr_r[11]_i_1                                                                                                          |                                                                                                                                                                                                                                                            |                4 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                       | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                                   |                2 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_4_wrap_boundary_axaddr_r[11]_i_1__0                                                                                                       |                                                                                                                                                                                                                                                            |                4 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_4_axaddr_wrap[11]_i_1                                                                                                                     |                                                                                                                                                                                                                                                            |                3 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_4_axaddr_wrap[11]_i_1__0                                                                                                                  |                                                                                                                                                                                                                                                            |                2 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_4_axlen_cnt[7]_i_1                                                                                                                        |                                                                                                                                                                                                                                                            |                3 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_4_axlen_cnt[7]_i_1__0                                                                                                                     |                                                                                                                                                                                                                                                            |                3 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/we0125_out                                                                                                                                                    |                                                                                                                                                                                                                                                            |                4 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                     |                4 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_4_areset_d1_i_1                                                                                                                                                                       |                3 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/n_4_axaddr_incr[0]_i_1                                                                                                                      |                                                                                                                                                                                                                                                            |                2 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                                                                                            |                                                                                                                                                                                                                                                            |                1 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/lloyds_kernel_top_0/n_4_t_V_reg_205[7]_i_1                                                                                                                                                                                                   |                4 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/reset                                                                                                                                                     |                4 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_4_axlen_cnt[7]_i_1                                                                                                                        |                                                                                                                                                                                                                                                            |                4 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_4_areset_d1_i_1                                                                                                                                                                       |                4 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/xbar/n_4_gen_axi.read_cnt[7]_i_1                                                                                                                                 | zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                     |                3 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out         |                                                                                                                                                                                                                                                            |                1 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out              |                                                                                                                                                                                                                                                            |                1 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_337_ap_start_ap_start_reg                                                                                                |                                                                                                                                                                                                                                                            |                2 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_4_axlen_cnt[7]_i_1__0                                                                                                                     |                                                                                                                                                                                                                                                            |                4 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_4_axaddr_wrap[11]_i_1                                                                                                                     |                                                                                                                                                                                                                                                            |                3 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_4_axaddr_wrap[11]_i_1__0                                                                                                                  |                                                                                                                                                                                                                                                            |                3 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                       | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                                   |                2 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_4_wrap_boundary_axaddr_r[11]_i_1__0                                                                                                       |                                                                                                                                                                                                                                                            |                4 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_4_wrap_boundary_axaddr_r[11]_i_1                                                                                                          |                                                                                                                                                                                                                                                            |                4 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_4_axaddr_incr[0]_i_1__0                                                                                                                   |                                                                                                                                                                                                                                                            |                2 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                                                                                            |                                                                                                                                                                                                                                                            |                1 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/n_4_axaddr_incr[0]_i_1                                                                                                                      |                                                                                                                                                                                                                                                            |                2 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/final_centre_index_V_phi_fu_271_p41                                                                                                                 | zynq_system_i/lloyds_kernel_top_0/n_4_final_centre_index_V_reg_267[7]_i_1                                                                                                                                                                                  |                2 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_337/i_V_reg_4280                                                                                                         |                                                                                                                                                                                                                                                            |                4 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_store_output_buffer_fu_362/i_reg_1570                                                                                                           |                                                                                                                                                                                                                                                            |                1 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/ii_V_reg_6150                                                                                                                                       |                                                                                                                                                                                                                                                            |                5 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/n_4_gen_axi.read_cnt[7]_i_1                                                                                                                                                | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                      |                3 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_337_buffer_1_value_we0                                                                                                   |                                                                                                                                                                                                                                                            |                4 |              8 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_loop_beats[8]_i_1                                                                                                                                                        |                                                                                                                                                                                                                                                            |                4 |              9 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_loop_beats[8]_i_1__0                                                                                                                                                     |                                                                                                                                                                                                                                                            |                4 |              9 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_loop_beats[8]_i_1__1                                                                                                                                                          |                                                                                                                                                                                                                                                            |                4 |              9 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_loop_beats[8]_i_1__0                                                                                                                                                          |                                                                                                                                                                                                                                                            |                3 |              9 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_loop_beats[8]_i_1__2                                                                                                                                                     |                                                                                                                                                                                                                                                            |                3 |              9 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_p_s_reg_279[7]_i_2                                                                                                                                                       | zynq_system_i/lloyds_kernel_top_0/n_4_p_s_reg_279[7]_i_1                                                                                                                                                                                                   |                2 |              9 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_loop_beats[8]_i_1__2                                                                                                                                                          |                                                                                                                                                                                                                                                            |                2 |              9 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/exitcond6_fu_601_p2                                                                                                                                           | zynq_system_i/combiner_top_0/n_4_i_reg_491[8]_i_1                                                                                                                                                                                                          |                2 |              9 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_loop_beats[8]_i_1                                                                                                                                                             |                                                                                                                                                                                                                                                            |                5 |              9 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_loop_beats[8]_i_1__1                                                                                                                                                     |                                                                                                                                                                                                                                                            |                3 |              9 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/p_55_in                                                                                                                                                       |                                                                                                                                                                                                                                                            |                5 |              9 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_gc0.count_d1[4]_i_1                                                                                                                                    | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/RD_RST                                                                                                                                                                                                 |                2 |             10 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_gc0.count_d1[4]_i_1__1                                                                                                                                 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] |                2 |             10 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out              | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/RST                                                                                                                                                                                                    |                3 |             10 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out         | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]         |                2 |             10 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] |                3 |             10 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/combiner_top_0/inst/combiner_top_U/ap_reg_ppiten_pp4_it00                                                                                                                                                                                    |                2 |             10 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_gc0.count_d1[4]_i_1__0                                                                                                                                 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]         |                2 |             10 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |                8 |             10 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/p_58_in                                                                                                                                                       |                                                                                                                                                                                                                                                            |                5 |             11 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_337/tmp_10_reg_4480                                                                                                      |                                                                                                                                                                                                                                                            |                4 |             11 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_ap_reg_ppiten_pp0_it6_i_1__0                                                                                                                                             |                                                                                                                                                                                                                                                            |                5 |             15 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/ap_reg_ppiten_pp4_it10                                                                                                                                        | zynq_system_i/combiner_top_0/inst/sig_combiner_top_ap_rst                                                                                                                                                                                                  |                6 |             16 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/tmp_19_reg_12630                                                                                                                                              |                                                                                                                                                                                                                                                            |                6 |             18 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/s_axi_arready                                                                                                                               |                                                                                                                                                                                                                                                            |                7 |             20 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/s_axi_awready                                                                                                                               |                                                                                                                                                                                                                                                            |                6 |             20 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in                                                                             |                                                                                                                                                                                                                                                            |                5 |             20 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                             |                                                                                                                                                                                                                                                            |                7 |             20 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                             |                                                                                                                                                                                                                                                            |                6 |             20 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/s_axi_awready                                                                                                                               |                                                                                                                                                                                                                                                            |                8 |             20 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/s_axi_arready                                                                                                                               |                                                                                                                                                                                                                                                            |                4 |             20 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in                                                                             |                                                                                                                                                                                                                                                            |                5 |             20 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/ap_reg_ppiten_pp0_it1                                                                                                                               |                                                                                                                                                                                                                                                            |                5 |             21 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/i5_phi_fu_578_p41                                                                                                                                             | zynq_system_i/combiner_top_0/inst/combiner_top_U/ap_reg_ppiten_pp4_it00                                                                                                                                                                                    |                6 |             22 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_337/p_15_in                                                                                                              |                                                                                                                                                                                                                                                            |                7 |             23 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_CONFIG_BUS_if_U/ar_hs                                                                                                                                           | zynq_system_i/combiner_top_0/n_4_rdata[31]_i_1                                                                                                                                                                                                             |               15 |             27 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_CONFIG_BUS_if_U/ar_hs                                                                                                                                 | zynq_system_i/lloyds_kernel_top_0/n_4_rdata[31]_i_1                                                                                                                                                                                                        |               11 |             27 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                      |               18 |             29 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/ap_reg_ppiten_pp1_it00                                                                                                                                        |                                                                                                                                                                                                                                                            |                8 |             30 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_store_output_buffer_fu_362/ap_reg_ppiten_pp1_it0                                                                                                |                                                                                                                                                                                                                                                            |                8 |             30 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_349/ap_reg_ppiten_pp0_it00                                                                                                |                                                                                                                                                                                                                                                            |                8 |             30 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_337/p_34_in                                                                                                              | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_337/ap_reg_ppiten_pp0_it00                                                                                                                                           |                9 |             30 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_337/p_8_in                                                                                                               |                                                                                                                                                                                                                                                            |                8 |             30 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/indvar1_reg_5850                                                                                                                                              | zynq_system_i/combiner_top_0/inst/combiner_top_U/ap_reg_ppiten_pp5_it0                                                                                                                                                                                     |                8 |             30 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_lim_reg_1096[31]_i_1                                                                                                                                                          |                                                                                                                                                                                                                                                            |               12 |             31 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_min_dist_reg_303[30]_i_2                                                                                                                                                 | zynq_system_i/lloyds_kernel_top_0/n_4_min_dist_reg_303[30]_i_1                                                                                                                                                                                             |                8 |             31 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_p_s_reg_279[7]_i_2                                                                                                                                                       | zynq_system_i/lloyds_kernel_top_0/n_4_sum_sq_out_reg_291[30]_i_1                                                                                                                                                                                           |                5 |             31 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_master_portB_if_U/bus_write/data_buf1                                                                                                                           |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_master_portB_if_U/bus_read/data_align/data_fifo/push                                                                                                            |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_master_portA_if_U/bus_write/data_buf1                                                                                                                           |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_master_portA_if_U/bus_read/data_align/rs1/load_p1                                                                                                     |                                                                                                                                                                                                                                                            |               11 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_total_beats[31]_i_1                                                                                                                                                           |                                                                                                                                                                                                                                                            |                9 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_total_beats[31]_i_1__0                                                                                                                                                        |                                                                                                                                                                                                                                                            |               10 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_wide_to_narrow.data_buf[31]_i_2__0                                                                                                                                            | zynq_system_i/combiner_top_0/n_4_wide_to_narrow.data_buf[31]_i_1__0                                                                                                                                                                                        |               12 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4__data_points_in_addr[31]_i_1                                                                                                                                                  |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/centre_buffer_count_address01                                                                                                                                 |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4__centres_out_addr[31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_master_portB_if_U/bus_read/data_align/rs1/load_p1                                                                                                               |                                                                                                                                                                                                                                                            |               10 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_wide_to_narrow.data_buf[31]_i_2                                                                                                                                               | zynq_system_i/combiner_top_0/n_4_wide_to_narrow.data_buf[31]_i_1                                                                                                                                                                                           |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4__kernel_info_in_addr[31]_i_1                                                                                                                                                  |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_master_portA_if_U/bus_read/data_align/rs1/load_p1                                                                                                               |                                                                                                                                                                                                                                                            |               10 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4__n[31]_i_1                                                                                                                                                                    |                                                                                                                                                                                                                                                            |                9 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/sig_lloyds_kernel_top_master_portB_rsp_read                                                                                                                             |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_CONFIG_BUS_if_U/p_0_in0                                                                                                                                         |                                                                                                                                                                                                                                                            |                9 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_total_beats[31]_i_1__1                                                                                                                                                   |                                                                                                                                                                                                                                                            |                7 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_master_portA_if_U/bus_read/data_align/rs1/load_p2                                                                                                               |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_wide_to_narrow.data_buf[31]_i_2                                                                                                                                          | zynq_system_i/lloyds_kernel_top_0/n_4_wide_to_narrow.data_buf[31]_i_1                                                                                                                                                                                      |               10 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_master_portA_if_U/bus_read/data_align/rs0/load_p2                                                                                                     |                                                                                                                                                                                                                                                            |               12 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_master_portA_if_U/bus_read/data_align/data_fifo/push                                                                                                  |                                                                                                                                                                                                                                                            |                9 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_total_beats[31]_i_1__1                                                                                                                                                        |                                                                                                                                                                                                                                                            |                7 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_master_portA_if_U/bus_read/data_align/rs0/load_p1                                                                                                     |                                                                                                                                                                                                                                                            |               12 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_master_portA_if_U/bus_read/data_align/rs1/load_p2                                                                                                     |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_narrow_to_wide.data_buf[31]_i_1                                                                                                                                          |                                                                                                                                                                                                                                                            |                7 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_total_beats[31]_i_1                                                                                                                                                      |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_narrow_to_wide.total_beats[0]_i_1                                                                                                                                        | zynq_system_i/lloyds_kernel_top_0/inst/sig_lloyds_kernel_top_ap_rst                                                                                                                                                                                        |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_master_portA_if_U/bus_read/data_align/rs0/load_p2                                                                                                               |                                                                                                                                                                                                                                                            |                7 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_master_portB_if_U/bus_read/data_align/data_buf0                                                                                                                 |                                                                                                                                                                                                                                                            |                5 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_master_portB_if_U/bus_read/data_align/data_fifo/push                                                                                                  |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_total_beats[31]_i_1__2                                                                                                                                                   |                                                                                                                                                                                                                                                            |                7 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_wide_to_narrow.data_buf[31]_i_2__0                                                                                                                                       | zynq_system_i/lloyds_kernel_top_0/n_4_wide_to_narrow.data_buf[31]_i_1__0                                                                                                                                                                                   |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_master_portA_if_U/bus_read/data_align/data_buf0                                                                                                                 |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_master_portA_if_U/bus_read/data_align/data_fifo/push                                                                                                            |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_master_portA_if_U/bus_write/data_buf1                                                                                                                 |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_master_portB_if_U/bus_read/data_align/rs1/load_p1                                                                                                     |                                                                                                                                                                                                                                                            |               10 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_master_portA_if_U/bus_read/data_align/rs0/load_p1                                                                                                               |                                                                                                                                                                                                                                                            |               11 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_CONFIG_BUS_if_U/p_0_in0                                                                                                                               |                                                                                                                                                                                                                                                            |                9 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4__n[31]_i_1                                                                                                                                                               |                                                                                                                                                                                                                                                            |               11 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_master_portB_if_U/bus_write/data_buf1                                                                                                                 |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4__block_address[31]_i_1                                                                                                                                                   |                                                                                                                                                                                                                                                            |                9 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4__output_addr[31]_i_1                                                                                                                                                     |                                                                                                                                                                                                                                                            |               10 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4__centres_in_addr[31]_i_1                                                                                                                                                 |                                                                                                                                                                                                                                                            |               14 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4__data_points_addr[31]_i_1                                                                                                                                                |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_narrow_to_wide.total_beats[0]_i_1__0                                                                                                                                     | zynq_system_i/lloyds_kernel_top_0/inst/sig_lloyds_kernel_top_ap_rst                                                                                                                                                                                        |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_master_portB_if_U/bus_read/data_align/rs1/load_p2                                                                                                     |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_master_portB_if_U/bus_read/data_align/rs0/load_p1                                                                                                     |                                                                                                                                                                                                                                                            |               11 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_master_portB_if_U/bus_read/data_align/rs0/load_p2                                                                                                     |                                                                                                                                                                                                                                                            |                9 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_total_beats[31]_i_1__0                                                                                                                                                   |                                                                                                                                                                                                                                                            |               10 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_narrow_to_wide.data_buf[31]_i_1__0                                                                                                                                       |                                                                                                                                                                                                                                                            |                7 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_total_distortion_reg_561[31]_i_1                                                                                                                                              | zynq_system_i/combiner_top_0/inst/combiner_top_U/ap_reg_ppiten_pp4_it00                                                                                                                                                                                    |                9 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_master_portB_if_U/bus_read/data_align/rs1/load_p2                                                                                                               |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_total_beats[31]_i_1__2                                                                                                                                                        |                                                                                                                                                                                                                                                            |                6 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_narrow_to_wide.total_beats[0]_i_1                                                                                                                                             | zynq_system_i/combiner_top_0/inst/sig_combiner_top_ap_rst                                                                                                                                                                                                  |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_master_portB_if_U/bus_read/data_align/rs0/load_p2                                                                                                               |                                                                                                                                                                                                                                                            |               10 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_master_portB_if_U/bus_read/data_align/rs0/load_p1                                                                                                               |                                                                                                                                                                                                                                                            |                9 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/ap_reg_ppiten_pp4_it00                                                                                                                                        |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/centre_buffer_count_load_reg_12750                                                                                                                            |                                                                                                                                                                                                                                                            |               11 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_narrow_to_wide.total_beats[0]_i_1__0                                                                                                                                          | zynq_system_i/combiner_top_0/inst/sig_combiner_top_ap_rst                                                                                                                                                                                                  |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/distortion_out1data_reg0                                                                                                                                      | zynq_system_i/combiner_top_0/inst/sig_combiner_top_ap_rst                                                                                                                                                                                                  |                9 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/sig_combiner_top_master_portB_rsp_read                                                                                                                                       |                                                                                                                                                                                                                                                            |                8 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/sig_combiner_top_master_portA_rsp_read                                                                                                                                       |                                                                                                                                                                                                                                                            |                7 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_points_buffer_fu_349_bus_r_rsp_read                                                                                                        |                                                                                                                                                                                                                                                            |               10 |             32 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |                9 |             33 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                       | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |                9 |             33 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                             |                                                                                                                                                                                                                                                            |                9 |             34 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/p_1_in                                                                                                 |                                                                                                                                                                                                                                                            |               11 |             34 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/m_axi_rready[0]                                                                                                                                                            |                                                                                                                                                                                                                                                            |               11 |             34 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/ap_reg_ppstg_exitcond7_reg_1241_pp4_it1                                                                                                                       |                                                                                                                                                                                                                                                            |                9 |             34 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                             |                                                                                                                                                                                                                                                            |               10 |             34 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rready                                                                                                                     |                                                                                                                                                                                                                                                            |               13 |             35 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                            |                                                                                                                                                                                                                                                            |               15 |             35 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                                      |                                                                                                                                                                                                                                                            |                9 |             35 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                              |                                                                                                                                                                                                                                                            |                8 |             35 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                              |                                                                                                                                                                                                                                                            |                9 |             35 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                                      |                                                                                                                                                                                                                                                            |               10 |             35 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/n_4_p_032_2_reg_314[7]_i_1                                                                                                                                                   |                                                                                                                                                                                                                                                            |               14 |             40 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_0_in                                                                                                                         | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                      |               14 |             45 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_0_in                                                                                                                         | zynq_system_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                                      |               16 |             45 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/processing_system7_0_axi_periph/xbar/n_4_gen_arbiter.m_amesg_i[0]_i_2                                                                                                                            | zynq_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                     |               16 |             48 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/combiner_top_0/inst/sig_combiner_top_ap_rst                                                                                                                                                                                                  |               22 |             49 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |               16 |             54 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/lloyds_kernel_top_0/inst/sig_lloyds_kernel_top_ap_rst                                                                                                                                                                                        |               29 |             54 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                | zynq_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |               17 |             54 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/n_4_b2_reg_514[31]_i_1                                                                                                                                                            | zynq_system_i/combiner_top_0/n_4_lim_reg_1096[31]_i_1                                                                                                                                                                                                      |               15 |             60 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/ap_reg_ppiten_pp5_it0                                                                                                                                         |                                                                                                                                                                                                                                                            |               15 |             60 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/ap_reg_ppiten_pp2_it0                                                                                                                                         |                                                                                                                                                                                                                                                            |               16 |             61 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/result_2_reg_6720                                                                                                                                   |                                                                                                                                                                                                                                                            |               16 |             64 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/i5_phi_fu_578_p41                                                                                                                                             |                                                                                                                                                                                                                                                            |               32 |             64 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/s_axi_arready                                                                                                                                              | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |               33 |             88 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/s_axi_awready                                                                                                                                              | zynq_system_i/axi_mem_intercon/m00_couplers/auto_pc/n_4_S_AXI_AID_Q[1]_i_1                                                                                                                                                                                 |               30 |             88 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/grp_load_centres_buffer_fu_337/ap_reg_ppiten_pp0_it00                                                                                               |                                                                                                                                                                                                                                                            |               32 |             90 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_master_portA_if_U/request_preprocessor/req_fifo/push                                                                                                            |                                                                                                                                                                                                                                                            |               25 |             95 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_master_portB_if_U/request_preprocessor/req_fifo/push                                                                                                  |                                                                                                                                                                                                                                                            |               24 |             95 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_master_portA_if_U/request_preprocessor/req_fifo/push                                                                                                  |                                                                                                                                                                                                                                                            |               25 |             95 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_master_portB_if_U/request_preprocessor/req_fifo/push                                                                                                            |                                                                                                                                                                                                                                                            |               25 |             95 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/p_9_in                                                                                                                                              |                                                                                                                                                                                                                                                            |               27 |             96 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/centres_out_addr0data_reg0                                                                                                                                    | zynq_system_i/combiner_top_0/inst/sig_combiner_top_ap_rst                                                                                                                                                                                                  |               38 |            157 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/lloyds_kernel_top_0/inst/lloyds_kernel_top_U/block_address0data_reg0                                                                                                                             | zynq_system_i/lloyds_kernel_top_0/inst/sig_lloyds_kernel_top_ap_rst                                                                                                                                                                                        |               33 |            158 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 |                                                                                                                                                                                                                |                                                                                                                                                                                                                                                            |              446 |           1021 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/combiner_top_udiv_32ns_32ns_32_35_U2/combiner_top_udiv_32ns_32ns_32_35_div_U/do_start                                                                         |                                                                                                                                                                                                                                                            |              501 |           2111 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/combiner_top_udiv_32ns_32ns_32_35_U1/combiner_top_udiv_32ns_32ns_32_35_div_U/do_start                                                                         |                                                                                                                                                                                                                                                            |              550 |           2111 |
|  zynq_system_i/processing_system7_0/U0/FCLK_CLK0 | zynq_system_i/combiner_top_0/inst/combiner_top_U/combiner_top_udiv_32ns_32ns_32_35_U3/combiner_top_udiv_32ns_32ns_32_35_div_U/do_start                                                                         |                                                                                                                                                                                                                                                            |              554 |           2111 |
+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


