/* -*- Mode: c -*- */

/* These ".stat" files contain the various statistics that can be taken via STAT_EVENTs.
   It's not a good idea to reorder these, since many calls are made like
   STAT_EVENT(ICACHE_MISS + hit) which could update either.  All stats are printed both
   as 'Interval' and 'Cumulative'.  'Interval' is measured during the current stat
   interval, 'Cumulative' is over the entire run so far.

   DEF_STAT( Name, Type, Ratio )

   The 'Type' column is used to group statistics together and format the printouts
   somewhat.  See the 'RATIO' type for a description of the 'Ratio Stat' column.
   Possible 'Type' values are:

	COUNT -- The count is what's important.  Just print the number of times it
	occurred.  
	
	PER_CYCLE -- We care about how many times this occured per cycle, so divide by
	the number of cycles.  (Ex. IPC)  The count is also printed.

	PER_INST -- Same thing, but per instruction.

	DIST -- This is a little bit complicated.  The first DIST type encountered
	signals the beginning of a distribution.  The next DIST encountered marks the
	end of the distribution (inclusive).  All of the stats in-between should be of
	type COUNT.  All of the stats in a distribution are printed as a percentage of
	the total.

	RATIO -- This stat should be printed as a ratio.  The 'Ratio' argument
	determines which other stat should be used.  The current stat is divided by that
	specified in the 'Ratio Stat' column.  This column is ignored for all types but
	RATIO.

*/


DEF_STAT( AVG_MEMORY_LATENCY_BASE, COUNT, NO_RATIO)
DEF_STAT( AVG_MEMORY_LATENCY, RATIO, AVG_MEMORY_LATENCY_BASE)

DEF_STAT( MSHR_FULL, COUNT, NO_RATIO)

DEF_STAT( TOTAL_MEMORY, COUNT, NO_RATIO)
DEF_STAT( TOTAL_MEMORY_MERGE, RATIO, TOTAL_MEMORY)
DEF_STAT( TOTAL_WB, RATIO, TOTAL_MEMORY )
DEF_STAT( TOTAL_DRAM, COUNT, NO_RATIO)
DEF_STAT( TOTAL_DRAM_MERGE, RATIO, TOTAL_DRAM)

DEF_STAT( L1_HIT_CPU, COUNT, NO_RATIO)
DEF_STAT( L1_HIT_GPU, COUNT, NO_RATIO)
DEF_STAT( L1_MISS_CPU,    COUNT, NO_RATIO)
DEF_STAT( L1_MISS_GPU,    COUNT, NO_RATIO)
DEF_STAT( L2_HIT_CPU,     COUNT, NO_RATIO)
DEF_STAT( L2_HIT_GPU,     COUNT, NO_RATIO)
DEF_STAT( L2_MISS_CPU,   COUNT, NO_RATIO)
DEF_STAT( L2_MISS_GPU,   COUNT, NO_RATIO)
DEF_STAT( L3_HIT_CPU,  COUNT, NO_RATIO)
DEF_STAT( L3_HIT_GPU,  COUNT, NO_RATIO)
DEF_STAT( L3_MISS_CPU, COUNT, NO_RATIO)
DEF_STAT( L3_MISS_GPU, COUNT, NO_RATIO)

DEF_STAT( L3_HIT_PROMOTION_CPU, COUNT, NO_RATIO)
DEF_STAT( L3_HIT_PROMOTION_GPU, COUNT, NO_RATIO)



DEF_STAT(  ICACHE_HIT		   , DIST  , NO_RATIO , PER_CORE )
DEF_STAT(  ICACHE_MISS		   , DIST  , NO_RATIO , PER_CORE )

DEF_STAT( FETCH_THREAD_SKIP_LD_WAIT        , COUNT , NO_RATIO   )
DEF_STAT( FETCH_THREAD_SKIP_BR_WAIT        , COUNT,  NO_RATIO   )
DEF_STAT( FETCH_THREAD_SKIP_SCHED_WAIT     , COUNT , NO_RATIO   )

DEF_STAT(COAL_INST, DIST, NO_RATIO)
DEF_STAT(UNCOAL_INST, DIST, NO_RATIO)


DEF_STAT(COAL_INST_SINGLE_TRANS, DIST, NO_RATIO)
DEF_STAT(COAL_INST_MUL_TRANS, COUNT, NO_RATIO)
DEF_STAT(UNCOAL_INST_MUL_TRANS, DIST, NO_RATIO)

DEF_STAT(SM_COAL_INST, DIST, NO_RATIO)
DEF_STAT(CM_COAL_INST, COUNT, NO_RATIO)
DEF_STAT(TM_COAL_INST, COUNT, NO_RATIO)
DEF_STAT(DM_COAL_INST, DIST, NO_RATIO)


DEF_STAT(SM_UNCOAL_INST, DIST, NO_RATIO)
DEF_STAT(CM_UNCOAL_INST, COUNT, NO_RATIO)
DEF_STAT(TM_UNCOAL_INST, COUNT, NO_RATIO)
DEF_STAT(DM_UNCOAL_INST, DIST, NO_RATIO)


DEF_STAT(SM_COAL_INST_SINGLE_TRANS, DIST, NO_RATIO)
DEF_STAT(CM_COAL_INST_SINGLE_TRANS, COUNT, NO_RATIO)
DEF_STAT(TM_COAL_INST_SINGLE_TRANS, COUNT, NO_RATIO)
DEF_STAT(DM_COAL_INST_SINGLE_TRANS, DIST, NO_RATIO)

DEF_STAT(SM_COAL_INST_MUL_TRANS, DIST, NO_RATIO)
DEF_STAT(CM_COAL_INST_MUL_TRANS, COUNT, NO_RATIO)
DEF_STAT(TM_COAL_INST_MUL_TRANS, COUNT, NO_RATIO)
DEF_STAT(DM_COAL_INST_MUL_TRANS, DIST, NO_RATIO)

DEF_STAT(NUM_MUL_TRANS_CM_TM_DM_INST, COUNT, NO_RATIO)
DEF_STAT(NUM_MUL_TRANS_CM_TM_DM, RATIO, NUM_MUL_TRANS_CM_TM_DM_INST)

DEF_STAT(CONST_CACHE_HIT, COUNT, NO_RATIO)
DEF_STAT(CONST_CACHE_MISS, COUNT, NO_RATIO)
DEF_STAT(CONST_CACHE_MISS_NO_EXECUTE, COUNT, NO_RATIO)
DEF_STAT(CONST_CACHE_ACCESS, COUNT, NO_RATIO)

DEF_STAT(TEXTURE_CACHE_HIT, COUNT, NO_RATIO)
DEF_STAT(TEXTURE_CACHE_MISS, COUNT, NO_RATIO)
DEF_STAT(TEXTURE_CACHE_NO_EXECUTE, COUNT, NO_RATIO)
DEF_STAT(TEXTURE_CACHE_ACCESS, COUNT, NO_RATIO)


DEF_STAT(SHARED_MEM_INST, COUNT, NO_RATIO)
DEF_STAT(SHARED_MEM_ACCESS, COUNT, NO_RATIO)

DEF_STAT(  LD_NO_FORWARD	 , DIST	 , NO_RATIO  )
DEF_STAT(  FORWARDED_LD	         , DIST	 , NO_RATIO  )

DEF_STAT(MEM_STALL_CYCLE, COUNT, NO_RATIO, PER_CORE)


DEF_STAT(CACHE_BANK_BUSY, COUNT, NO_RATIO)
DEF_STAT(ICACHE_MISS_TOTAL, COUNT, NO_RATIO)
DEF_STAT( ICACHE_FILL,                                COUNT,           NO_RATIO , PER_CORE)




DEF_STAT(TOTAL_CAGE_PERIOD, COUNT, NO_RATIO)
DEF_STAT(TOTAL_CAGE_APPL0, RATIO, TOTAL_CAGE_PERIOD)
DEF_STAT(TOTAL_CAGE_APPL1, RATIO, TOTAL_CAGE_PERIOD)
DEF_STAT(TOTAL_CAGE_APPL2, RATIO, TOTAL_CAGE_PERIOD)
DEF_STAT(TOTAL_CAGE_APPL3, RATIO, TOTAL_CAGE_PERIOD)
DEF_STAT(TOTAL_CAGE_APPL4, RATIO, TOTAL_CAGE_PERIOD)
