Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Jul 17 10:54:32 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_MAC_Test_timing_summary_routed.rpt -pb top_MAC_Test_timing_summary_routed.pb -rpx top_MAC_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_MAC_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      22          
TIMING-16  Warning   Large setup violation          210         
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.726     -560.813                    366                  718        0.117        0.000                      0                  718        0.067        0.000                       0                   444  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.111}        2.222           450.045         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.726     -560.813                    366                  718        0.117        0.000                      0                  718        0.067        0.000                       0                   444  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          366  Failing Endpoints,  Worst Slack       -3.726ns,  Total Violation     -560.813ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.726ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            add_inst/r_mant_2_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 3.535ns (59.522%)  route 2.404ns (40.478%))
  Logic Levels:           18  (CARRY4=16 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 7.164 - 2.222 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.634     5.237    add_inst/CLK
    SLICE_X11Y79         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.832     6.525    add_inst/aligned_x_1[1]
    SLICE_X10Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.649 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.649    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.162 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.513    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.973     8.603    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.727 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.599     9.326    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     9.927 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.927    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.041    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.155 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.269 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.269    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.383    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.497    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.839 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.839    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.953 r  add_inst/r_mant_2_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.953    add_inst/r_mant_2_reg[39]_i_1_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.176 r  add_inst/r_mant_2_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.176    add_inst/r_mant_2_reg[40]_i_1_n_7
    SLICE_X9Y86          FDCE                                         r  add_inst/r_mant_2_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.519     7.164    add_inst/CLK
    SLICE_X9Y86          FDCE                                         r  add_inst/r_mant_2_reg[40]/C
                         clock pessimism              0.259     7.423    
                         clock uncertainty           -0.035     7.387    
    SLICE_X9Y86          FDCE (Setup_fdce_C_D)        0.062     7.449    add_inst/r_mant_2_reg[40]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                         -11.176    
  -------------------------------------------------------------------
                         slack                                 -3.726    

Slack (VIOLATED) :        -3.723ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            add_inst/r_mant_2_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.936ns  (logic 3.532ns (59.502%)  route 2.404ns (40.498%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 7.164 - 2.222 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.634     5.237    add_inst/CLK
    SLICE_X11Y79         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.832     6.525    add_inst/aligned_x_1[1]
    SLICE_X10Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.649 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.649    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.162 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.513    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.973     8.603    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.727 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.599     9.326    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     9.927 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.927    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.041    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.155 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.269 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.269    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.383    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.497    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.839 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.839    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.173 r  add_inst/r_mant_2_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.173    add_inst/r_mant_2_reg[39]_i_1_n_6
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.519     7.164    add_inst/CLK
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[37]/C
                         clock pessimism              0.259     7.423    
                         clock uncertainty           -0.035     7.387    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.062     7.449    add_inst/r_mant_2_reg[37]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                 -3.723    

Slack (VIOLATED) :        -3.702ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            add_inst/r_mant_2_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.915ns  (logic 3.511ns (59.358%)  route 2.404ns (40.642%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 7.164 - 2.222 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.634     5.237    add_inst/CLK
    SLICE_X11Y79         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.832     6.525    add_inst/aligned_x_1[1]
    SLICE_X10Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.649 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.649    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.162 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.513    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.973     8.603    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.727 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.599     9.326    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     9.927 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.927    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.041    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.155 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.269 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.269    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.383    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.497    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.839 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.839    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.152 r  add_inst/r_mant_2_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.152    add_inst/r_mant_2_reg[39]_i_1_n_4
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.519     7.164    add_inst/CLK
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[39]/C
                         clock pessimism              0.259     7.423    
                         clock uncertainty           -0.035     7.387    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.062     7.449    add_inst/r_mant_2_reg[39]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                 -3.702    

Slack (VIOLATED) :        -3.628ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            add_inst/r_mant_2_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.841ns  (logic 3.437ns (58.843%)  route 2.404ns (41.157%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 7.164 - 2.222 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.634     5.237    add_inst/CLK
    SLICE_X11Y79         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.832     6.525    add_inst/aligned_x_1[1]
    SLICE_X10Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.649 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.649    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.162 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.513    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.973     8.603    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.727 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.599     9.326    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     9.927 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.927    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.041    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.155 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.269 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.269    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.383    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.497    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.839 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.839    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.078 r  add_inst/r_mant_2_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.078    add_inst/r_mant_2_reg[39]_i_1_n_5
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.519     7.164    add_inst/CLK
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[38]/C
                         clock pessimism              0.259     7.423    
                         clock uncertainty           -0.035     7.387    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.062     7.449    add_inst/r_mant_2_reg[38]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                         -11.078    
  -------------------------------------------------------------------
                         slack                                 -3.628    

Slack (VIOLATED) :        -3.612ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            add_inst/r_mant_2_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 3.421ns (58.730%)  route 2.404ns (41.270%))
  Logic Levels:           17  (CARRY4=15 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 7.164 - 2.222 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.634     5.237    add_inst/CLK
    SLICE_X11Y79         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.832     6.525    add_inst/aligned_x_1[1]
    SLICE_X10Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.649 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.649    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.162 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.513    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.973     8.603    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.727 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.599     9.326    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     9.927 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.927    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.041    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.155 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.269 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.269    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.383    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.497    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.839 r  add_inst/r_mant_2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.839    add_inst/r_mant_2_reg[35]_i_1_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.062 r  add_inst/r_mant_2_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.062    add_inst/r_mant_2_reg[39]_i_1_n_7
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.519     7.164    add_inst/CLK
    SLICE_X9Y85          FDCE                                         r  add_inst/r_mant_2_reg[36]/C
                         clock pessimism              0.259     7.423    
                         clock uncertainty           -0.035     7.387    
    SLICE_X9Y85          FDCE (Setup_fdce_C_D)        0.062     7.449    add_inst/r_mant_2_reg[36]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                         -11.062    
  -------------------------------------------------------------------
                         slack                                 -3.612    

Slack (VIOLATED) :        -3.610ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            add_inst/r_mant_2_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 3.418ns (58.709%)  route 2.404ns (41.291%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 7.163 - 2.222 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.634     5.237    add_inst/CLK
    SLICE_X11Y79         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.832     6.525    add_inst/aligned_x_1[1]
    SLICE_X10Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.649 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.649    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.162 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.513    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.973     8.603    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.727 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.599     9.326    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     9.927 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.927    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.041    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.155 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.269 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.269    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.383    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.497    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.059 r  add_inst/r_mant_2_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.059    add_inst/r_mant_2_reg[35]_i_1_n_6
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.518     7.163    add_inst/CLK
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[33]/C
                         clock pessimism              0.259     7.422    
                         clock uncertainty           -0.035     7.386    
    SLICE_X9Y84          FDCE (Setup_fdce_C_D)        0.062     7.448    add_inst/r_mant_2_reg[33]
  -------------------------------------------------------------------
                         required time                          7.448    
                         arrival time                         -11.059    
  -------------------------------------------------------------------
                         slack                                 -3.610    

Slack (VIOLATED) :        -3.589ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            add_inst/r_mant_2_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 3.397ns (58.559%)  route 2.404ns (41.441%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 7.163 - 2.222 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.634     5.237    add_inst/CLK
    SLICE_X11Y79         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.832     6.525    add_inst/aligned_x_1[1]
    SLICE_X10Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.649 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.649    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.162 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.513    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.973     8.603    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.727 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.599     9.326    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     9.927 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.927    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.041    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.155 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.269 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.269    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.383    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.497    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.038 r  add_inst/r_mant_2_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.038    add_inst/r_mant_2_reg[35]_i_1_n_4
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.518     7.163    add_inst/CLK
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[35]/C
                         clock pessimism              0.259     7.422    
                         clock uncertainty           -0.035     7.386    
    SLICE_X9Y84          FDCE (Setup_fdce_C_D)        0.062     7.448    add_inst/r_mant_2_reg[35]
  -------------------------------------------------------------------
                         required time                          7.448    
                         arrival time                         -11.038    
  -------------------------------------------------------------------
                         slack                                 -3.589    

Slack (VIOLATED) :        -3.515ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            add_inst/r_mant_2_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 3.323ns (58.024%)  route 2.404ns (41.976%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 7.163 - 2.222 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.634     5.237    add_inst/CLK
    SLICE_X11Y79         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.832     6.525    add_inst/aligned_x_1[1]
    SLICE_X10Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.649 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.649    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.162 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.513    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.973     8.603    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.727 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.599     9.326    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     9.927 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.927    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.041    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.155 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.269 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.269    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.383    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.497    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.964 r  add_inst/r_mant_2_reg[35]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.964    add_inst/r_mant_2_reg[35]_i_1_n_5
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.518     7.163    add_inst/CLK
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[34]/C
                         clock pessimism              0.259     7.422    
                         clock uncertainty           -0.035     7.386    
    SLICE_X9Y84          FDCE (Setup_fdce_C_D)        0.062     7.448    add_inst/r_mant_2_reg[34]
  -------------------------------------------------------------------
                         required time                          7.448    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                 -3.515    

Slack (VIOLATED) :        -3.499ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            add_inst/r_mant_2_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 3.307ns (57.906%)  route 2.404ns (42.094%))
  Logic Levels:           16  (CARRY4=14 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 7.163 - 2.222 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.634     5.237    add_inst/CLK
    SLICE_X11Y79         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.832     6.525    add_inst/aligned_x_1[1]
    SLICE_X10Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.649 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.649    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.162 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.513    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.973     8.603    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.727 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.599     9.326    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     9.927 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.927    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.041    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.155 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.269 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.269    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.383    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.497    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.725 r  add_inst/r_mant_2_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.725    add_inst/r_mant_2_reg[31]_i_1_n_0
    SLICE_X9Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.948 r  add_inst/r_mant_2_reg[35]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.948    add_inst/r_mant_2_reg[35]_i_1_n_7
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.518     7.163    add_inst/CLK
    SLICE_X9Y84          FDCE                                         r  add_inst/r_mant_2_reg[32]/C
                         clock pessimism              0.259     7.422    
                         clock uncertainty           -0.035     7.386    
    SLICE_X9Y84          FDCE (Setup_fdce_C_D)        0.062     7.448    add_inst/r_mant_2_reg[32]
  -------------------------------------------------------------------
                         required time                          7.448    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                 -3.499    

Slack (VIOLATED) :        -3.497ns  (required time - arrival time)
  Source:                 add_inst/aligned_x_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            add_inst/r_mant_2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (sys_clk_pin rise@2.222ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 3.304ns (57.884%)  route 2.404ns (42.116%))
  Logic Levels:           15  (CARRY4=13 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 7.162 - 2.222 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.634     5.237    add_inst/CLK
    SLICE_X11Y79         FDCE                                         r  add_inst/aligned_x_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  add_inst/aligned_x_1_reg[1]/Q
                         net (fo=4, routed)           0.832     6.525    add_inst/aligned_x_1[1]
    SLICE_X10Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.649 r  add_inst/r_mant_21_carry_i_8/O
                         net (fo=1, routed)           0.000     6.649    add_inst/r_mant_21_carry_i_8_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.162 r  add_inst/r_mant_21_carry/CO[3]
                         net (fo=1, routed)           0.000     7.162    add_inst/r_mant_21_carry_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  add_inst/r_mant_21_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.279    add_inst/r_mant_21_carry__0_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  add_inst/r_mant_21_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    add_inst/r_mant_21_carry__1_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  add_inst/r_mant_21_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.513    add_inst/r_mant_21_carry__2_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  add_inst/r_mant_21_carry__3/CO[3]
                         net (fo=41, routed)          0.973     8.603    add_inst/r_mant_21_carry__3_n_0
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.124     8.727 r  add_inst/r_mant_2[3]_i_6/O
                         net (fo=1, routed)           0.599     9.326    add_inst/r_mant_2[3]_i_6_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     9.927 r  add_inst/r_mant_2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.927    add_inst/r_mant_2_reg[3]_i_1_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.041 r  add_inst/r_mant_2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.041    add_inst/r_mant_2_reg[7]_i_1_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.155 r  add_inst/r_mant_2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    add_inst/r_mant_2_reg[11]_i_1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.269 r  add_inst/r_mant_2_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.269    add_inst/r_mant_2_reg[15]_i_1_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.383 r  add_inst/r_mant_2_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.383    add_inst/r_mant_2_reg[19]_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.497 r  add_inst/r_mant_2_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.497    add_inst/r_mant_2_reg[23]_i_1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.611 r  add_inst/r_mant_2_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.611    add_inst/r_mant_2_reg[27]_i_1_n_0
    SLICE_X9Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.945 r  add_inst/r_mant_2_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.945    add_inst/r_mant_2_reg[31]_i_1_n_6
    SLICE_X9Y83          FDCE                                         r  add_inst/r_mant_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      2.222     2.222 r  
    E3                                                0.000     2.222 r  clk (IN)
                         net (fo=0)                   0.000     2.222    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.633 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.553    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.644 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.517     7.162    add_inst/CLK
    SLICE_X9Y83          FDCE                                         r  add_inst/r_mant_2_reg[29]/C
                         clock pessimism              0.259     7.421    
                         clock uncertainty           -0.035     7.385    
    SLICE_X9Y83          FDCE (Setup_fdce_C_D)        0.062     7.447    add_inst/r_mant_2_reg[29]
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                 -3.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 mult_inst/final_mant_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            mult_inst/mantissa_ext_next_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.565     1.484    mult_inst/CLK
    SLICE_X11Y72         FDCE                                         r  mult_inst/final_mant_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  mult_inst/final_mant_reg[9]/Q
                         net (fo=2, routed)           0.065     1.691    mult_inst/final_mant_reg_n_0_[9]
    SLICE_X10Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.736 r  mult_inst/mantissa_ext_next[10]_i_1/O
                         net (fo=1, routed)           0.000     1.736    mult_inst/mantissa_ext_next[10]
    SLICE_X10Y72         FDCE                                         r  mult_inst/mantissa_ext_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.833     1.998    mult_inst/CLK
    SLICE_X10Y72         FDCE                                         r  mult_inst/mantissa_ext_next_reg[10]/C
                         clock pessimism             -0.500     1.497    
    SLICE_X10Y72         FDCE (Hold_fdce_C_D)         0.121     1.618    mult_inst/mantissa_ext_next_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 mult_inst/signe_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            mult_inst/mult_result_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.085%)  route 0.102ns (41.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.512    mult_inst/CLK
    SLICE_X4Y71          FDCE                                         r  mult_inst/signe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mult_inst/signe_r_reg/Q
                         net (fo=1, routed)           0.102     1.755    mult_inst/signe_r
    SLICE_X6Y71          FDCE                                         r  mult_inst/mult_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.862     2.027    mult_inst/CLK
    SLICE_X6Y71          FDCE                                         r  mult_inst/mult_result_reg[15]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.076     1.602    mult_inst/mult_result_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mult_inst/exp_x_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            mult_inst/exp_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.492%)  route 0.074ns (28.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    mult_inst/CLK
    SLICE_X4Y70          FDCE                                         r  mult_inst/exp_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  mult_inst/exp_x_reg_reg[1]/Q
                         net (fo=3, routed)           0.074     1.728    mult_inst/exp_x_reg[1]
    SLICE_X5Y70          LUT6 (Prop_lut6_I2_O)        0.045     1.773 r  mult_inst/exp_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.773    mult_inst/exp_r0[2]
    SLICE_X5Y70          FDCE                                         r  mult_inst/exp_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.863     2.028    mult_inst/CLK
    SLICE_X5Y70          FDCE                                         r  mult_inst/exp_r_reg[2]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X5Y70          FDCE (Hold_fdce_C_D)         0.092     1.618    mult_inst/exp_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mult_inst/mult_result_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            reg_mult_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.512    mult_inst/CLK
    SLICE_X5Y72          FDCE                                         r  mult_inst/mult_result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mult_inst/mult_result_reg[5]/Q
                         net (fo=1, routed)           0.101     1.754    mult_result[5]
    SLICE_X7Y72          FDCE                                         r  reg_mult_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X7Y72          FDCE                                         r  reg_mult_reg[5]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X7Y72          FDCE (Hold_fdce_C_D)         0.071     1.596    reg_mult_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult_inst/rounded_mant_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            mult_inst/mult_result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.512    mult_inst/CLK
    SLICE_X5Y71          FDCE                                         r  mult_inst/rounded_mant_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mult_inst/rounded_mant_reg[4]/Q
                         net (fo=1, routed)           0.102     1.755    mult_inst/rounded_mant[4]
    SLICE_X6Y71          FDCE                                         r  mult_inst/mult_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.862     2.027    mult_inst/CLK
    SLICE_X6Y71          FDCE                                         r  mult_inst/mult_result_reg[4]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.064     1.590    mult_inst/mult_result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mult_inst/rounded_mant_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            mult_inst/mult_result_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.512    mult_inst/CLK
    SLICE_X4Y72          FDCE                                         r  mult_inst/rounded_mant_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mult_inst/rounded_mant_reg[9]/Q
                         net (fo=1, routed)           0.119     1.772    mult_inst/rounded_mant[9]
    SLICE_X5Y72          FDCE                                         r  mult_inst/mult_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.861     2.026    mult_inst/CLK
    SLICE_X5Y72          FDCE                                         r  mult_inst/mult_result_reg[9]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X5Y72          FDCE (Hold_fdce_C_D)         0.078     1.603    mult_inst/mult_result_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mult_inst/rounded_mant_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            mult_inst/mult_result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.512    mult_inst/CLK
    SLICE_X7Y71          FDCE                                         r  mult_inst/rounded_mant_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y71          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mult_inst/rounded_mant_reg[0]/Q
                         net (fo=1, routed)           0.116     1.770    mult_inst/rounded_mant[0]
    SLICE_X6Y71          FDCE                                         r  mult_inst/mult_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.862     2.027    mult_inst/CLK
    SLICE_X6Y71          FDCE                                         r  mult_inst/mult_result_reg[0]/C
                         clock pessimism             -0.501     1.525    
    SLICE_X6Y71          FDCE (Hold_fdce_C_D)         0.075     1.600    mult_inst/mult_result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 add_inst/add_result_internal_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            reg_acc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    add_inst/CLK
    SLICE_X2Y75          FDCE                                         r  add_inst/add_result_internal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.148     1.658 r  add_inst/add_result_internal_reg[8]/Q
                         net (fo=1, routed)           0.059     1.717    add_result[8]
    SLICE_X3Y75          FDCE                                         r  reg_acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.861     2.026    clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  reg_acc_reg[8]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X3Y75          FDCE (Hold_fdce_C_D)         0.022     1.545    reg_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 add_inst/final_mant_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            add_inst/add_result_internal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.061%)  route 0.115ns (44.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.594     1.513    add_inst/CLK
    SLICE_X3Y77          FDCE                                         r  add_inst/final_mant_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  add_inst/final_mant_reg[3]/Q
                         net (fo=5, routed)           0.115     1.769    add_inst/final_mant[3]
    SLICE_X0Y76          FDCE                                         r  add_inst/add_result_internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.862     2.027    add_inst/CLK
    SLICE_X0Y76          FDCE                                         r  add_inst/add_result_internal_reg[3]/C
                         clock pessimism             -0.502     1.524    
    SLICE_X0Y76          FDCE (Hold_fdce_C_D)         0.072     1.596    add_inst/add_result_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mult_inst/rounded_mant_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            mult_inst/mult_result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.593     1.512    mult_inst/CLK
    SLICE_X4Y72          FDCE                                         r  mult_inst/rounded_mant_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  mult_inst/rounded_mant_reg[7]/Q
                         net (fo=1, routed)           0.118     1.771    mult_inst/rounded_mant[7]
    SLICE_X5Y72          FDCE                                         r  mult_inst/mult_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.861     2.026    mult_inst/CLK
    SLICE_X5Y72          FDCE                                         r  mult_inst/mult_result_reg[7]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X5Y72          FDCE (Hold_fdce_C_D)         0.071     1.596    mult_inst/mult_result_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         2.222       0.067      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         2.222       0.068      DSP48_X0Y28     mult_inst/mant_r0/CLK
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X3Y68     FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X3Y68     FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X3Y69     FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X3Y69     add_start_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X2Y68     done_add_prev_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X5Y68     index_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X5Y68     index_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         2.222       1.222      SLICE_X5Y68     index_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X3Y68     FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X3Y68     FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X3Y68     FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X3Y68     FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X3Y69     FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X3Y69     FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X3Y69     add_start_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X3Y69     add_start_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X2Y68     done_add_prev_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X2Y68     done_add_prev_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X3Y68     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X3Y68     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X3Y68     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X3Y68     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X3Y69     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X3Y69     FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X3Y69     add_start_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X3Y69     add_start_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X2Y68     done_add_prev_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         1.111       0.611      SLICE_X2Y68     done_add_prev_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.192ns  (logic 5.360ns (52.583%)  route 4.833ns (47.417%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.961     3.446    stop_IBUF
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.152     3.598 r  Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.872     6.470    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722    10.192 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.192    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.096ns  (logic 5.399ns (53.481%)  route 4.696ns (46.519%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.467     3.952    stop_IBUF
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.152     4.104 r  Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.229     6.334    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.762    10.096 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.096    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.865ns  (logic 5.408ns (54.822%)  route 4.457ns (45.178%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.328     3.814    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.152     3.966 r  Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.128     6.094    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.771     9.865 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.865    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.766ns  (logic 5.162ns (52.852%)  route 4.605ns (47.148%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.820     3.305    stop_IBUF
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.124     3.429 r  Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.785     6.214    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     9.766 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.766    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.727ns  (logic 5.179ns (53.247%)  route 4.548ns (46.753%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.328     3.814    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.124     3.938 r  Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.219     6.157    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     9.727 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.727    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.715ns  (logic 5.162ns (53.127%)  route 4.554ns (46.873%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.475     3.960    stop_IBUF
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.124     4.084 r  Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.079     6.163    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     9.715 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.715    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.674ns  (logic 5.397ns (55.793%)  route 4.277ns (44.207%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.342     3.827    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.154     3.981 r  Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.934     5.916    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.758     9.674 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.674    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.549ns  (logic 5.144ns (53.876%)  route 4.404ns (46.124%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.961     3.446    stop_IBUF
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     3.570 r  Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.443     6.013    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     9.549 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.549    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.514ns  (logic 5.368ns (56.425%)  route 4.146ns (43.575%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.475     3.960    stop_IBUF
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.150     4.110 r  Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.671     5.781    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.733     9.514 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.514    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.499ns  (logic 5.397ns (56.816%)  route 4.102ns (43.184%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  stop_IBUF_inst/O
                         net (fo=16, routed)          2.170     3.656    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.152     3.808 r  Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.932     5.739    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.760     9.499 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.499    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.849ns  (logic 1.608ns (56.446%)  route 1.241ns (43.554%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.815     1.068    stop_IBUF
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.042     1.110 r  Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.426     1.536    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.313     2.849 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.849    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.002ns  (logic 1.619ns (53.928%)  route 1.383ns (46.072%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.059     1.312    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.044     1.356 r  Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.324     1.680    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.322     3.002 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.002    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.015ns  (logic 1.550ns (51.414%)  route 1.465ns (48.586%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.123     1.376    stop_IBUF
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.045     1.421 r  Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.763    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.015 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.015    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.021ns  (logic 1.554ns (51.419%)  route 1.468ns (48.581%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.062     1.315    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.045     1.360 r  Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.406     1.766    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.021 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.021    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.025ns  (logic 1.546ns (51.111%)  route 1.479ns (48.889%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.059     1.312    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.045     1.357 r  Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.420     1.777    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.025 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.025    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.042ns  (logic 1.534ns (50.425%)  route 1.508ns (49.575%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.844     1.097    stop_IBUF
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.142 r  Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.664     1.806    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.042 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.042    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.059ns  (logic 1.589ns (51.950%)  route 1.470ns (48.050%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.134     1.387    stop_IBUF
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.042     1.429 r  Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.765    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.294     3.059 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.059    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.066ns  (logic 1.615ns (52.681%)  route 1.451ns (47.319%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.994     1.247    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.043     1.290 r  Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.457     1.747    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.319     3.066 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.066    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.071ns  (logic 1.550ns (50.490%)  route 1.520ns (49.510%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          0.994     1.247    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.045     1.292 r  Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.526     1.818    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.071 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.071    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stop
                            (input port)
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.122ns  (logic 1.618ns (51.813%)  route 1.505ns (48.187%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  stop (IN)
                         net (fo=0)                   0.000     0.000    stop
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  stop_IBUF_inst/O
                         net (fo=16, routed)          1.062     1.315    stop_IBUF
    SLICE_X0Y73          LUT2 (Prop_lut2_I0_O)        0.044     1.359 r  Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.802    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.321     3.122 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.122    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.742ns  (logic 4.133ns (53.375%)  route 3.610ns (46.625%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  reg_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  reg_acc_reg[2]/Q
                         net (fo=2, routed)           0.825     6.591    reg_acc_reg_n_0_[2]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     6.715 r  Out_result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.785     9.500    Out_result_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.052 r  Out_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.052    Out_result[2]
    J13                                                               r  Out_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 4.296ns (56.556%)  route 3.300ns (43.444%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  reg_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  reg_acc_reg[0]/Q
                         net (fo=2, routed)           0.428     6.194    reg_acc_reg_n_0_[0]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.118     6.312 r  Out_result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.872     9.184    Out_result_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722    12.906 r  Out_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.906    Out_result[0]
    H17                                                               r  Out_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.417ns  (logic 4.368ns (58.892%)  route 3.049ns (41.108%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  reg_acc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  reg_acc_reg[13]/Q
                         net (fo=2, routed)           0.820     6.585    reg_acc_reg_n_0_[13]
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.150     6.735 r  Out_result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.229     8.965    Out_result_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.762    12.727 r  Out_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.727    Out_result[13]
    V14                                                               r  Out_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.359ns  (logic 4.150ns (56.401%)  route 3.208ns (43.599%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.705     5.308    clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  reg_acc_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  reg_acc_reg[14]/Q
                         net (fo=2, routed)           0.989     6.753    reg_acc_reg_n_0_[14]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.124     6.877 r  Out_result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.219     9.096    Out_result_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.666 r  Out_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.666    Out_result[14]
    V12                                                               r  Out_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.355ns  (logic 4.115ns (55.949%)  route 3.240ns (44.051%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  reg_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.456     5.766 r  reg_acc_reg[1]/Q
                         net (fo=2, routed)           0.797     6.563    reg_acc_reg_n_0_[1]
    SLICE_X0Y78          LUT2 (Prop_lut2_I1_O)        0.124     6.687 r  Out_result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.443     9.130    Out_result_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.665 r  Out_result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.665    Out_result[1]
    K15                                                               r  Out_result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.329ns  (logic 4.368ns (59.595%)  route 2.961ns (40.405%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.705     5.308    clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  reg_acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  reg_acc_reg[5]/Q
                         net (fo=2, routed)           1.030     6.793    reg_acc_reg_n_0_[5]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.152     6.945 r  Out_result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.932     8.877    Out_result_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.760    12.637 r  Out_result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.637    Out_result[5]
    V17                                                               r  Out_result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.274ns  (logic 4.377ns (60.169%)  route 2.898ns (39.831%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.705     5.308    clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  reg_acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  reg_acc_reg[15]/Q
                         net (fo=2, routed)           0.769     6.533    reg_acc_reg_n_0_[15]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.150     6.683 r  Out_result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.128     8.811    Out_result_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.771    12.582 r  Out_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.582    Out_result[15]
    V11                                                               r  Out_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 4.499ns (62.576%)  route 2.690ns (37.424%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  reg_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.419     5.729 r  reg_acc_reg[3]/Q
                         net (fo=2, routed)           0.816     6.544    reg_acc_reg_n_0_[3]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.327     6.871 r  Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.875     8.746    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.753    12.499 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.499    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.117ns  (logic 4.266ns (59.933%)  route 2.852ns (40.067%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.705     5.308    clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  reg_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.419     5.727 r  reg_acc_reg[8]/Q
                         net (fo=2, routed)           0.993     6.720    reg_acc_reg_n_0_[8]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.299     7.019 r  Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.859     8.877    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    12.425 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.425    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.102ns  (logic 4.194ns (59.054%)  route 2.908ns (40.946%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  reg_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  reg_acc_reg[4]/Q
                         net (fo=2, routed)           0.805     6.633    reg_acc_reg_n_0_[4]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.124     6.757 r  Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.103     8.860    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.411 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.411    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_inst/done_internal_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            add_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.359ns (75.408%)  route 0.443ns (24.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.590     1.509    add_inst/CLK
    SLICE_X4Y75          FDCE                                         r  add_inst/done_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  add_inst/done_internal_reg/Q
                         net (fo=7, routed)           0.443     2.094    add_done_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     3.312 r  add_done_OBUF_inst/O
                         net (fo=0)                   0.000     3.312    add_done
    N15                                                               r  add_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.438ns (73.651%)  route 0.515ns (26.349%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  reg_acc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  reg_acc_reg[12]/Q
                         net (fo=2, routed)           0.173     1.829    reg_acc_reg_n_0_[12]
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.045     1.874 r  Out_result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.216    Out_result_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.468 r  Out_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.468    Out_result[12]
    V15                                                               r  Out_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.481ns (74.896%)  route 0.496ns (25.104%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  reg_acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  reg_acc_reg[11]/Q
                         net (fo=2, routed)           0.161     1.817    reg_acc_reg_n_0_[11]
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.046     1.863 r  Out_result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.199    Out_result_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.294     3.493 r  Out_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.493    Out_result[11]
    T16                                                               r  Out_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.057ns  (logic 1.439ns (69.949%)  route 0.618ns (30.051%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X1Y69          FDCE                                         r  reg_acc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  reg_acc_reg[10]/Q
                         net (fo=2, routed)           0.111     1.768    reg_acc_reg_n_0_[10]
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.045     1.813 r  Out_result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.320    Out_result_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.573 r  Out_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.573    Out_result[10]
    U14                                                               r  Out_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.442ns (66.633%)  route 0.722ns (33.367%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  reg_acc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  reg_acc_reg[6]/Q
                         net (fo=2, routed)           0.316     1.968    reg_acc_reg_n_0_[6]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.045     2.013 r  Out_result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.418    Out_result_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.674 r  Out_result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.674    Out_result[6]
    U17                                                               r  Out_result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.530ns (70.400%)  route 0.643ns (29.600%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  reg_acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  reg_acc_reg[7]/Q
                         net (fo=2, routed)           0.201     1.876    reg_acc_reg_n_0_[7]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.045     1.921 r  Out_result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.442     2.364    Out_result_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.321     3.684 r  Out_result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.684    Out_result[7]
    U16                                                               r  Out_result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.203ns  (logic 1.545ns (70.130%)  route 0.658ns (29.870%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  reg_acc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.128     1.638 r  reg_acc_reg[9]/Q
                         net (fo=2, routed)           0.334     1.973    reg_acc_reg_n_0_[9]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.095     2.068 r  Out_result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.324     2.391    Out_result_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.322     3.713 r  Out_result_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.713    Out_result[9]
    T15                                                               r  Out_result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.539ns (68.180%)  route 0.718ns (31.820%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X1Y76          FDCE                                         r  reg_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.128     1.639 r  reg_acc_reg[3]/Q
                         net (fo=2, routed)           0.293     1.932    reg_acc_reg_n_0_[3]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.098     2.030 r  Out_result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.456    Out_result_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.313     3.769 r  Out_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.769    Out_result[3]
    N14                                                               r  Out_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.475ns (65.308%)  route 0.784ns (34.692%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  reg_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.128     1.638 r  reg_acc_reg[8]/Q
                         net (fo=2, routed)           0.364     2.002    reg_acc_reg_n_0_[8]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.099     2.101 r  Out_result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.521    Out_result_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.769 r  Out_result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.769    Out_result[8]
    V16                                                               r  Out_result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_acc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            Out_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.461ns (64.457%)  route 0.806ns (35.543%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.592     1.511    clk_IBUF_BUFG
    SLICE_X2Y73          FDCE                                         r  reg_acc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  reg_acc_reg[4]/Q
                         net (fo=2, routed)           0.280     1.955    reg_acc_reg_n_0_[4]
    SLICE_X0Y73          LUT2 (Prop_lut2_I1_O)        0.045     2.000 r  Out_result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.526     2.526    Out_result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.779 r  Out_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.779    Out_result[4]
    R18                                                               r  Out_result[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           448 Endpoints
Min Delay           448 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/exp_common_3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.757ns  (logic 1.852ns (32.160%)  route 3.906ns (67.840%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         2.116     3.595    add_inst/rst_IBUF
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.719 r  add_inst/shift_count_computed[2]_i_2/O
                         net (fo=3, routed)           0.320     4.039    add_inst/shift_count_computed[2]_i_2_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.124     4.163 f  add_inst/exp_common_3[4]_i_5/O
                         net (fo=1, routed)           0.955     5.118    add_inst/exp_common_3[4]_i_5_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I1_O)        0.124     5.242 r  add_inst/exp_common_3[4]_i_1/O
                         net (fo=5, routed)           0.516     5.757    add_inst/exp_common_3[4]_i_1_n_0
    SLICE_X8Y88          FDRE                                         r  add_inst/exp_common_3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.521     4.944    add_inst/CLK
    SLICE_X8Y88          FDRE                                         r  add_inst/exp_common_3_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/exp_common_3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.670ns  (logic 1.852ns (32.656%)  route 3.818ns (67.344%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         2.116     3.595    add_inst/rst_IBUF
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.719 r  add_inst/shift_count_computed[2]_i_2/O
                         net (fo=3, routed)           0.320     4.039    add_inst/shift_count_computed[2]_i_2_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.124     4.163 f  add_inst/exp_common_3[4]_i_5/O
                         net (fo=1, routed)           0.955     5.118    add_inst/exp_common_3[4]_i_5_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I1_O)        0.124     5.242 r  add_inst/exp_common_3[4]_i_1/O
                         net (fo=5, routed)           0.428     5.670    add_inst/exp_common_3[4]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  add_inst/exp_common_3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.591     5.014    add_inst/CLK
    SLICE_X6Y78          FDRE                                         r  add_inst/exp_common_3_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/aligned_y_1_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.662ns  (logic 1.480ns (26.133%)  route 4.182ns (73.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         4.182     5.662    add_inst/rst_IBUF
    SLICE_X13Y81         FDCE                                         f  add_inst/aligned_y_1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.514     4.937    add_inst/CLK
    SLICE_X13Y81         FDCE                                         r  add_inst/aligned_y_1_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/aligned_y_1_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.662ns  (logic 1.480ns (26.133%)  route 4.182ns (73.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         4.182     5.662    add_inst/rst_IBUF
    SLICE_X13Y81         FDCE                                         f  add_inst/aligned_y_1_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.514     4.937    add_inst/CLK
    SLICE_X13Y81         FDCE                                         r  add_inst/aligned_y_1_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/aligned_y_1_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.662ns  (logic 1.480ns (26.133%)  route 4.182ns (73.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         4.182     5.662    add_inst/rst_IBUF
    SLICE_X12Y81         FDCE                                         f  add_inst/aligned_y_1_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.514     4.937    add_inst/CLK
    SLICE_X12Y81         FDCE                                         r  add_inst/aligned_y_1_reg[23]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/signe_r_3_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.632ns  (logic 1.480ns (26.270%)  route 4.153ns (73.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         4.153     5.632    add_inst/rst_IBUF
    SLICE_X4Y79          FDCE                                         f  add_inst/signe_r_3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.592     5.015    add_inst/CLK
    SLICE_X4Y79          FDCE                                         r  add_inst/signe_r_3_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/exp_common_3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.609ns  (logic 1.852ns (33.009%)  route 3.758ns (66.991%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         2.116     3.595    add_inst/rst_IBUF
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.719 r  add_inst/shift_count_computed[2]_i_2/O
                         net (fo=3, routed)           0.320     4.039    add_inst/shift_count_computed[2]_i_2_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.124     4.163 f  add_inst/exp_common_3[4]_i_5/O
                         net (fo=1, routed)           0.955     5.118    add_inst/exp_common_3[4]_i_5_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I1_O)        0.124     5.242 r  add_inst/exp_common_3[4]_i_1/O
                         net (fo=5, routed)           0.368     5.609    add_inst/exp_common_3[4]_i_1_n_0
    SLICE_X7Y85          FDRE                                         r  add_inst/exp_common_3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.598     5.021    add_inst/CLK
    SLICE_X7Y85          FDRE                                         r  add_inst/exp_common_3_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/exp_common_3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.609ns  (logic 1.852ns (33.009%)  route 3.758ns (66.991%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         2.116     3.595    add_inst/rst_IBUF
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.719 r  add_inst/shift_count_computed[2]_i_2/O
                         net (fo=3, routed)           0.320     4.039    add_inst/shift_count_computed[2]_i_2_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.124     4.163 f  add_inst/exp_common_3[4]_i_5/O
                         net (fo=1, routed)           0.955     5.118    add_inst/exp_common_3[4]_i_5_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I1_O)        0.124     5.242 r  add_inst/exp_common_3[4]_i_1/O
                         net (fo=5, routed)           0.368     5.609    add_inst/exp_common_3[4]_i_1_n_0
    SLICE_X7Y85          FDRE                                         r  add_inst/exp_common_3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.598     5.021    add_inst/CLK
    SLICE_X7Y85          FDRE                                         r  add_inst/exp_common_3_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/exp_common_3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.609ns  (logic 1.852ns (33.009%)  route 3.758ns (66.991%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         2.116     3.595    add_inst/rst_IBUF
    SLICE_X5Y81          LUT2 (Prop_lut2_I1_O)        0.124     3.719 r  add_inst/shift_count_computed[2]_i_2/O
                         net (fo=3, routed)           0.320     4.039    add_inst/shift_count_computed[2]_i_2_n_0
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.124     4.163 f  add_inst/exp_common_3[4]_i_5/O
                         net (fo=1, routed)           0.955     5.118    add_inst/exp_common_3[4]_i_5_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I1_O)        0.124     5.242 r  add_inst/exp_common_3[4]_i_1/O
                         net (fo=5, routed)           0.368     5.609    add_inst/exp_common_3[4]_i_1_n_0
    SLICE_X7Y85          FDRE                                         r  add_inst/exp_common_3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.598     5.021    add_inst/CLK
    SLICE_X7Y85          FDRE                                         r  add_inst/exp_common_3_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/stage4_valid_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.494ns  (logic 1.480ns (26.932%)  route 4.014ns (73.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=436, routed)         4.014     5.494    add_inst/rst_IBUF
    SLICE_X4Y78          FDCE                                         f  add_inst/stage4_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.591     5.014    add_inst/CLK
    SLICE_X4Y78          FDCE                                         r  add_inst/stage4_valid_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_mant_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.247ns (31.373%)  route 0.541ns (68.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.541     0.789    add_inst/rst_IBUF
    SLICE_X1Y81          FDCE                                         f  add_inst/final_mant_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.868     2.033    add_inst/CLK
    SLICE_X1Y81          FDCE                                         r  add_inst/final_mant_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_mant_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.247ns (28.945%)  route 0.607ns (71.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.607     0.855    add_inst/rst_IBUF
    SLICE_X1Y79          FDCE                                         f  add_inst/final_mant_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.866     2.031    add_inst/CLK
    SLICE_X1Y79          FDCE                                         r  add_inst/final_mant_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_mant_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.855ns  (logic 0.247ns (28.945%)  route 0.607ns (71.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.607     0.855    add_inst/rst_IBUF
    SLICE_X1Y79          FDCE                                         f  add_inst/final_mant_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.866     2.031    add_inst/CLK
    SLICE_X1Y79          FDCE                                         r  add_inst/final_mant_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/final_exp_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.247ns (27.099%)  route 0.666ns (72.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.666     0.913    add_inst/rst_IBUF
    SLICE_X0Y78          FDCE                                         f  add_inst/final_exp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.865     2.030    add_inst/CLK
    SLICE_X0Y78          FDCE                                         r  add_inst/final_exp_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/guard_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.247ns (26.410%)  route 0.689ns (73.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.689     0.937    add_inst/rst_IBUF
    SLICE_X3Y78          FDCE                                         f  add_inst/guard_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.865     2.030    add_inst/CLK
    SLICE_X3Y78          FDCE                                         r  add_inst/guard_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/mantissa_rounded_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.247ns (26.410%)  route 0.689ns (73.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.689     0.937    add_inst/rst_IBUF
    SLICE_X2Y78          FDCE                                         f  add_inst/mantissa_rounded_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.865     2.030    add_inst/CLK
    SLICE_X2Y78          FDCE                                         r  add_inst/mantissa_rounded_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/mantissa_rounded_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.247ns (26.410%)  route 0.689ns (73.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.689     0.937    add_inst/rst_IBUF
    SLICE_X2Y78          FDCE                                         f  add_inst/mantissa_rounded_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.865     2.030    add_inst/CLK
    SLICE_X2Y78          FDCE                                         r  add_inst/mantissa_rounded_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/mantissa_rounded_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.247ns (26.410%)  route 0.689ns (73.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.689     0.937    add_inst/rst_IBUF
    SLICE_X2Y78          FDCE                                         f  add_inst/mantissa_rounded_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.865     2.030    add_inst/CLK
    SLICE_X2Y78          FDCE                                         r  add_inst/mantissa_rounded_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/stage5a_valid_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.247ns (26.410%)  route 0.689ns (73.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.689     0.937    add_inst/rst_IBUF
    SLICE_X3Y78          FDCE                                         f  add_inst/stage5a_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.865     2.030    add_inst/CLK
    SLICE_X3Y78          FDCE                                         r  add_inst/stage5a_valid_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            add_inst/stage6_ready_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.247ns (26.410%)  route 0.689ns (73.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=436, routed)         0.689     0.937    add_inst/rst_IBUF
    SLICE_X3Y78          FDCE                                         f  add_inst/stage6_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.865     2.030    add_inst/CLK
    SLICE_X3Y78          FDCE                                         r  add_inst/stage6_ready_reg/C





