// Seed: 1917201801
module module_0 (
    input supply1 id_0,
    id_7,
    output uwire id_1,
    input supply1 id_2,
    output wand id_3,
    output tri1 id_4,
    output uwire id_5
);
  assign id_3 = id_7;
endmodule
module module_1 (
    input  wor id_0,
    output tri id_1
);
  logic [7:0] id_3;
  logic [7:0] id_4, id_5;
  assign id_3.id_4[-1 : 1] = id_4;
  id_6(
      -1 ^ 1
  );
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2;
  timeunit 1ps;
  assign module_3.id_1 = 0;
  assign id_1 = -1;
  wire id_2 = id_2;
endmodule
module module_3 (
    id_1
);
  inout wire id_1;
  assign id_1 = 1;
  assign id_1 = id_1;
  module_2 modCall_1 ();
  wire id_2;
  wire id_4 = id_2;
endmodule
