

================================================================
== Vitis HLS Report for 'Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7'
================================================================
* Date:           Thu Oct 13 07:49:05 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.000 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      226|  10.000 ns|  1.130 us|    2|  226|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_340_6_VITIS_LOOP_343_7  |        0|      224|         2|          1|          1|  0 ~ 224|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y_1 = alloca i32 1"   --->   Operation 6 'alloca' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten8 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%select_ln317_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln317_4"   --->   Operation 8 'read' 'select_ln317_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ctrl1_reg_load_cast1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctrl1_reg_load_cast1"   --->   Operation 9 'read' 'ctrl1_reg_load_cast1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 10 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bound5_read = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %bound5"   --->   Operation 11 'read' 'bound5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_op_assign_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i_op_assign_9"   --->   Operation 12 'read' 'i_op_assign_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %tmp"   --->   Operation 13 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_op_assign_9_cast = zext i8 %i_op_assign_9_read"   --->   Operation 14 'zext' 'i_op_assign_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Row_Buffer, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_fft_row_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_row_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln0 = store i40 0, i40 %indvar_flatten8"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %i_op_assign_9_cast, i32 %y_1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 20 [1/1] (0.48ns)   --->   "%store_ln0 = store i8 0, i8 %x"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge105.loopexit.preheader"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.64>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten8_load = load i40 %indvar_flatten8"   --->   Operation 22 'load' 'indvar_flatten8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.28ns)   --->   "%icmp_ln1057 = icmp_eq  i40 %indvar_flatten8_load, i40 %bound5_read"   --->   Operation 23 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 1.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.23ns)   --->   "%add_ln1057 = add i40 %indvar_flatten8_load, i40 1"   --->   Operation 24 'add' 'add_ln1057' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln1057 = br i1 %icmp_ln1057, void %._crit_edge110.loopexit, void %._crit_edge119.loopexit.exitStub"   --->   Operation 25 'br' 'br_ln1057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%x_load_1 = load i8 %x"   --->   Operation 26 'load' 'x_load_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%y_1_load = load i32 %y_1" [src/main.cpp:340]   --->   Operation 27 'load' 'y_1_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.20ns)   --->   "%y = add i32 %y_1_load, i32 1" [src/main.cpp:340]   --->   Operation 28 'add' 'y' <Predicate = (!icmp_ln1057)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.11ns)   --->   "%cmp_i_i7_not_mid1 = icmp_slt  i32 %y, i32 %p_cast" [src/main.cpp:340]   --->   Operation 29 'icmp' 'cmp_i_i7_not_mid1' <Predicate = (!icmp_ln1057)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.11ns)   --->   "%cmp_i_i7_not37 = icmp_slt  i32 %y_1_load, i32 %p_cast" [src/main.cpp:340]   --->   Operation 30 'icmp' 'cmp_i_i7_not37' <Predicate = (!icmp_ln1057)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.85ns)   --->   "%icmp_ln1057_5 = icmp_eq  i8 %x_load_1, i8 %ctrl1_reg_load_cast1_read"   --->   Operation 31 'icmp' 'icmp_ln1057_5' <Predicate = (!icmp_ln1057)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln317)   --->   "%select_ln317 = select i1 %icmp_ln1057_5, i1 %cmp_i_i7_not_mid1, i1 %cmp_i_i7_not37" [src/main.cpp:317]   --->   Operation 32 'select' 'select_ln317' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln317 = or i1 %select_ln317_4_read, i1 %select_ln317" [src/main.cpp:317]   --->   Operation 33 'or' 'or_ln317' <Predicate = (!icmp_ln1057)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.52ns)   --->   "%select_ln1057 = select i1 %icmp_ln1057_5, i32 %y, i32 %y_1_load"   --->   Operation 34 'select' 'select_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln349 = br i1 %or_ln317, void, void %.critedge" [src/main.cpp:349]   --->   Operation 35 'br' 'br_ln349' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%x_load = load i8 %x" [src/main.cpp:343]   --->   Operation 36 'load' 'x_load' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.90ns)   --->   "%add_ln343 = add i8 %x_load, i8 1" [src/main.cpp:343]   --->   Operation 37 'add' 'add_ln343' <Predicate = (!icmp_ln1057)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.44ns)   --->   "%x_13 = select i1 %icmp_ln1057_5, i8 1, i8 %add_ln343" [src/main.cpp:343]   --->   Operation 38 'select' 'x_13' <Predicate = (!icmp_ln1057)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.48ns)   --->   "%store_ln1057 = store i40 %add_ln1057, i40 %indvar_flatten8"   --->   Operation 39 'store' 'store_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_2 : Operation 40 [1/1] (0.48ns)   --->   "%store_ln1057 = store i32 %select_ln1057, i32 %y_1"   --->   Operation 40 'store' 'store_ln1057' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_2 : Operation 41 [1/1] (0.48ns)   --->   "%store_ln343 = store i8 %x_13, i8 %x" [src/main.cpp:343]   --->   Operation 41 'store' 'store_ln343' <Predicate = (!icmp_ln1057)> <Delay = 0.48>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge105.loopexit.preheader"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_340_6_VITIS_LOOP_343_7_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 224, i64 56"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln317 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_27" [src/main.cpp:317]   --->   Operation 45 'specpipeline' 'specpipeline_ln317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln317 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/main.cpp:317]   --->   Operation 46 'specloopname' 'specloopname_ln317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.50ns)   --->   "%c_fft_row_op_st_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %c_fft_row_op_st" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'read' 'c_fft_row_op_st_read' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (1.50ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %c_row_op_st, i32 %c_fft_row_op_st_read" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 48 'write' 'write_ln174' <Predicate = true> <Delay = 1.50> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (1.50ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %Row_Buffer, i32 %c_fft_row_op_st_read" [/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'write' 'write_ln174' <Predicate = (!or_ln317)> <Delay = 1.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2560> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln350 = br void %.critedge" [src/main.cpp:350]   --->   Operation 50 'br' 'br_ln350' <Predicate = (!or_ln317)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten8') [11]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten8' [22]  (0.489 ns)

 <State 2>: 2.65ns
The critical path consists of the following:
	'load' operation ('y_1_load', src/main.cpp:340) on local variable 'y' [33]  (0 ns)
	'add' operation ('y', src/main.cpp:340) [34]  (1.2 ns)
	'icmp' operation ('cmp_i_i7_not_mid1', src/main.cpp:340) [37]  (1.11 ns)
	'select' operation ('select_ln317', src/main.cpp:317) [40]  (0 ns)
	'or' operation ('or_ln317', src/main.cpp:317) [41]  (0.331 ns)

 <State 3>: 3ns
The critical path consists of the following:
	fifo read operation ('c_fft_row_op_st_read', /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'c_fft_row_op_st' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [45]  (1.5 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'Row_Buffer' (/tools/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [49]  (1.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
