###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       153348   # Number of WRITE/WRITEP commands
num_reads_done                 =       424094   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       372956   # Number of read row buffer hits
num_read_cmds                  =       424094   # Number of READ/READP commands
num_writes_done                =       153350   # Number of read requests issued
num_write_row_hits             =       110926   # Number of write row buffer hits
num_act_cmds                   =        93858   # Number of ACT commands
num_pre_cmds                   =        93843   # Number of PRE commands
num_ondemand_pres              =        82092   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9326501   # Cyles of rank active rank.0
rank_active_cycles.1           =      9017218   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       673499   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       982782   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       532686   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3395   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1194   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1520   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1067   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          586   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          906   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1581   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2055   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2545   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29911   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           29   # Write cmd latency (cycles)
write_latency[20-39]           =          792   # Write cmd latency (cycles)
write_latency[40-59]           =         1261   # Write cmd latency (cycles)
write_latency[60-79]           =         3720   # Write cmd latency (cycles)
write_latency[80-99]           =         7218   # Write cmd latency (cycles)
write_latency[100-119]         =         9362   # Write cmd latency (cycles)
write_latency[120-139]         =        13602   # Write cmd latency (cycles)
write_latency[140-159]         =        13265   # Write cmd latency (cycles)
write_latency[160-179]         =        11516   # Write cmd latency (cycles)
write_latency[180-199]         =        10694   # Write cmd latency (cycles)
write_latency[200-]            =        81889   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       213787   # Read request latency (cycles)
read_latency[40-59]            =        67954   # Read request latency (cycles)
read_latency[60-79]            =        47821   # Read request latency (cycles)
read_latency[80-99]            =        14793   # Read request latency (cycles)
read_latency[100-119]          =         9740   # Read request latency (cycles)
read_latency[120-139]          =         7245   # Read request latency (cycles)
read_latency[140-159]          =         6137   # Read request latency (cycles)
read_latency[160-179]          =         5121   # Read request latency (cycles)
read_latency[180-199]          =         4076   # Read request latency (cycles)
read_latency[200-]             =        47420   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.65513e+08   # Write energy
read_energy                    =  1.70995e+09   # Read energy
act_energy                     =  2.56795e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.2328e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.71735e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81974e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.62674e+09   # Active standby energy rank.1
average_read_latency           =      95.7077   # Average read request latency (cycles)
average_interarrival           =      17.3176   # Average request interarrival latency (cycles)
total_energy                   =  1.56784e+10   # Total energy (pJ)
average_power                  =      1567.84   # Average power (mW)
average_bandwidth              =      4.92752   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       156124   # Number of WRITE/WRITEP commands
num_reads_done                 =       426831   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       385405   # Number of read row buffer hits
num_read_cmds                  =       426832   # Number of READ/READP commands
num_writes_done                =       156132   # Number of read requests issued
num_write_row_hits             =       125243   # Number of write row buffer hits
num_act_cmds                   =        72471   # Number of ACT commands
num_pre_cmds                   =        72454   # Number of PRE commands
num_ondemand_pres              =        59463   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9197416   # Cyles of rank active rank.0
rank_active_cycles.1           =      9137674   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       802584   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       862326   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       537694   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3910   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1224   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1491   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1020   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          557   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          854   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1643   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2058   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2556   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29960   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           47   # Write cmd latency (cycles)
write_latency[20-39]           =          966   # Write cmd latency (cycles)
write_latency[40-59]           =         2144   # Write cmd latency (cycles)
write_latency[60-79]           =         5459   # Write cmd latency (cycles)
write_latency[80-99]           =        10044   # Write cmd latency (cycles)
write_latency[100-119]         =        12160   # Write cmd latency (cycles)
write_latency[120-139]         =        13496   # Write cmd latency (cycles)
write_latency[140-159]         =        11902   # Write cmd latency (cycles)
write_latency[160-179]         =        10160   # Write cmd latency (cycles)
write_latency[180-199]         =        10092   # Write cmd latency (cycles)
write_latency[200-]            =        79654   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       225066   # Read request latency (cycles)
read_latency[40-59]            =        70979   # Read request latency (cycles)
read_latency[60-79]            =        44501   # Read request latency (cycles)
read_latency[80-99]            =        14678   # Read request latency (cycles)
read_latency[100-119]          =         9170   # Read request latency (cycles)
read_latency[120-139]          =         6825   # Read request latency (cycles)
read_latency[140-159]          =         5430   # Read request latency (cycles)
read_latency[160-179]          =         4455   # Read request latency (cycles)
read_latency[180-199]          =         3610   # Read request latency (cycles)
read_latency[200-]             =        42117   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.79371e+08   # Write energy
read_energy                    =  1.72099e+09   # Read energy
act_energy                     =  1.98281e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.8524e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.13916e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73919e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70191e+09   # Active standby energy rank.1
average_read_latency           =      89.2847   # Average read request latency (cycles)
average_interarrival           =      17.1536   # Average request interarrival latency (cycles)
total_energy                   =  1.56435e+10   # Total energy (pJ)
average_power                  =      1564.35   # Average power (mW)
average_bandwidth              =      4.97462   # Average bandwidth
