
GccApplication1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000210  00800100  00002628  000026dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002628  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000001dd  00800310  00800310  000028ec  2**0
                  ALLOC
  3 .eeprom       0000008a  00810000  00810000  000028ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      0000005c  00000000  00000000  00002976  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000029d4  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000320  00000000  00000000  00002a18  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000050bf  00000000  00000000  00002d38  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000134e  00000000  00000000  00007df7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000021f8  00000000  00000000  00009145  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000830  00000000  00000000  0000b340  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000ec0  00000000  00000000  0000bb70  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000201d  00000000  00000000  0000ca30  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000270  00000000  00000000  0000ea4d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 22 01 	jmp	0x244	; 0x244 <__ctors_end>
       4:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
       8:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
       c:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      10:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      14:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      18:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      1c:	0c 94 6a 03 	jmp	0x6d4	; 0x6d4 <__vector_7>
      20:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      24:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      28:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      2c:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      30:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      34:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      38:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      3c:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      40:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      44:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      48:	0c 94 08 0e 	jmp	0x1c10	; 0x1c10 <__vector_18>
      4c:	0c 94 61 0d 	jmp	0x1ac2	; 0x1ac2 <__vector_19>
      50:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      54:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      58:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      5c:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      60:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      64:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      68:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      6c:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      70:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      74:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      78:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      7c:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      80:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      84:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      88:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      8c:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      90:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      94:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      98:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      9c:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      a0:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      a4:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      a8:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      ac:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>
      b0:	0c 94 3f 01 	jmp	0x27e	; 0x27e <__bad_interrupt>

000000b4 <__trampolines_end>:
      b4:	63 64       	ori	r22, 0x43	; 67
      b6:	69 6e       	ori	r22, 0xE9	; 233
      b8:	6f 70       	andi	r22, 0x0F	; 15
      ba:	73 75       	andi	r23, 0x53	; 83
      bc:	78 58       	subi	r23, 0x88	; 136
      be:	5b 00       	.word	0x005b	; ????

000000c0 <OUT2_OFF>:
      c0:	4f 55 54 32 3a 20 4f 46 46 0d 00                    OUT2: OFF..

000000cb <OUT2_ON>:
      cb:	4f 55 54 32 3a 20 4f 4e 0d 00                       OUT2: ON..

000000d5 <OUT1_OFF>:
      d5:	4f 55 54 31 3a 20 4f 46 46 0d 00                    OUT1: OFF..

000000e0 <OUT1_ON>:
      e0:	4f 55 54 31 3a 20 4f 4e 0d 00                       OUT1: ON..

000000ea <RESET>:
      ea:	23 52 45 53 45 54 00                                #RESET.

000000f1 <ALARM_LOCK>:
      f1:	41 52 4d 3a 20 4c 4f 43 4b 20 0d 00                 ARM: LOCK ..

000000fd <ALA_ON>:
      fd:	41 52 4d 3a 20 4f 4e 20 0d 00                       ARM: ON ..

00000107 <RCLIP_ON>:
     107:	43 4c 50 3a 20 4c 4f 43 4b 20 0d 00                 CLP: LOCK ..

00000113 <RCLIP_OFF>:
     113:	43 4c 50 3a 20 4f 4e 20 0d 00                       CLP: ON ..

0000011d <R>:
     11d:	0d 00                                               ..

0000011f <BCT>:
     11f:	54 65 6d 70 3a 20 2d 2d 2d 2d 0d 00                 Temp: ----..

0000012b <ALDO>:
     12b:	41 6c 61 72 6d 20 6e 72 3a 20 00                    Alarm nr: .

00000136 <SYS>:
     136:	2a 2a 2a 52 61 70 6f 72 74 2a 2a 2a 0d 00           ***Raport***..

00000144 <ATCLIP>:
     144:	41 54 2b 43 4c 49 50 3d 30 0d 00                    AT+CLIP=0..

0000014f <ALARM>:
     14f:	2a 41 6c 61 72 6d 20 45 78 70 61 6e 64 65 72 20     *Alarm Expander 
     15f:	47 53 4d 2a 00                                      GSM*.

00000164 <ATD>:
     164:	41 54 44 00                                         ATD.

00000168 <ATZ>:
     168:	41 54 5a 0d 00                                      ATZ..

0000016d <ATH>:
     16d:	41 54 48 0d 00                                      ATH..

00000172 <AT>:
     172:	41 54 0d 00                                         AT..

00000176 <ATCSQ>:
     176:	41 54 2b 43 53 51 0d 00                             AT+CSQ..

0000017e <ATE0>:
     17e:	41 54 0d 00                                         AT..

00000182 <ATCMGDA>:
     182:	41 54 2b 43 4d 47 44 41 3d 20 44 45 4c 20 41 4c     AT+CMGDA= DEL AL
     192:	4c 0d 00                                            L..

00000195 <ATCOLP>:
     195:	41 54 2b 43 4f 4c 50 3d 30 0d 00                    AT+COLP=0..

000001a0 <ATCMIC>:
     1a0:	41 54 2b 43 4d 49 43 3d 30 2c 31 34 0d 00           AT+CMIC=0,14..

000001ae <ATCMGF>:
     1ae:	41 54 2b 43 4d 47 46 3d 31 0d 00                    AT+CMGF=1..

000001b9 <ATCNMI>:
     1b9:	41 54 2b 43 4e 4d 49 3d 32 2c 32 2c 30 2c 31 0d     AT+CNMI=2,2,0,1.
	...

000001ca <ATCREG>:
     1ca:	41 54 2b 43 52 45 47 3f 0d 00                       AT+CREG?..

000001d4 <CMGS>:
     1d4:	41 54 2b 43 4d 47 53 3d 00                          AT+CMGS=.

000001dd <RING>:
     1dd:	52 49 4e 47 00                                      RING.

000001e2 <SPY>:
     1e2:	23 53 50 59 23 00                                   #SPY#.

000001e8 <CLPOFF>:
     1e8:	43 4c 50 23 4c 4f 43 4b 00                          CLP#LOCK.

000001f1 <CLPON>:
     1f1:	43 4c 50 23 4f 4e 00                                CLP#ON.

000001f8 <ALARM_OFF>:
     1f8:	41 4c 41 52 4d 23 4c 4f 43 4b 00                    ALARM#LOCK.

00000203 <ALARM_ON>:
     203:	41 4c 41 52 4d 23 4f 4e 00                          ALARM#ON.

0000020c <ALL_OFF>:
     20c:	41 4c 4c 23 4f 46 46 00                             ALL#OFF.

00000214 <ALL_ON>:
     214:	41 4c 4c 23 4f 4e 00                                ALL#ON.

0000021b <B_OFF>:
     21b:	4f 55 54 32 23 4f 46 46 00                          OUT2#OFF.

00000224 <B_ON>:
     224:	4f 55 54 32 23 4f 4e 00                             OUT2#ON.

0000022c <A_OFF>:
     22c:	4f 55 54 31 23 4f 46 46 00                          OUT1#OFF.

00000235 <A_ON>:
     235:	4f 55 54 31 23 4f 4e 00                             OUT1#ON.

0000023d <RAPORT>:
     23d:	52 41 50 4f 52 54 00                                RAPORT.

00000244 <__ctors_end>:
     244:	11 24       	eor	r1, r1
     246:	1f be       	out	0x3f, r1	; 63
     248:	cf ef       	ldi	r28, 0xFF	; 255
     24a:	d8 e0       	ldi	r29, 0x08	; 8
     24c:	de bf       	out	0x3e, r29	; 62
     24e:	cd bf       	out	0x3d, r28	; 61

00000250 <__do_copy_data>:
     250:	13 e0       	ldi	r17, 0x03	; 3
     252:	a0 e0       	ldi	r26, 0x00	; 0
     254:	b1 e0       	ldi	r27, 0x01	; 1
     256:	e8 e2       	ldi	r30, 0x28	; 40
     258:	f6 e2       	ldi	r31, 0x26	; 38
     25a:	02 c0       	rjmp	.+4      	; 0x260 <__do_copy_data+0x10>
     25c:	05 90       	lpm	r0, Z+
     25e:	0d 92       	st	X+, r0
     260:	a0 31       	cpi	r26, 0x10	; 16
     262:	b1 07       	cpc	r27, r17
     264:	d9 f7       	brne	.-10     	; 0x25c <__do_copy_data+0xc>

00000266 <__do_clear_bss>:
     266:	24 e0       	ldi	r18, 0x04	; 4
     268:	a0 e1       	ldi	r26, 0x10	; 16
     26a:	b3 e0       	ldi	r27, 0x03	; 3
     26c:	01 c0       	rjmp	.+2      	; 0x270 <.do_clear_bss_start>

0000026e <.do_clear_bss_loop>:
     26e:	1d 92       	st	X+, r1

00000270 <.do_clear_bss_start>:
     270:	ad 3e       	cpi	r26, 0xED	; 237
     272:	b2 07       	cpc	r27, r18
     274:	e1 f7       	brne	.-8      	; 0x26e <.do_clear_bss_loop>
     276:	0e 94 f6 09 	call	0x13ec	; 0x13ec <main>
     27a:	0c 94 12 13 	jmp	0x2624	; 0x2624 <_exit>

0000027e <__bad_interrupt>:
     27e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000282 <crc8>:

#define CRC8INIT	0x00
#define CRC8POLY	0x18              //0X18 = X^8+X^5+X^4+X^0

uint8_t	crc8 ( uint8_t *data_in, uint16_t number_of_bytes_to_read )
{
     282:	cf 93       	push	r28
     284:	df 93       	push	r29
     286:	ec 01       	movw	r28, r24
	uint8_t  data;
	uint8_t  feedback_bit;

	crc = CRC8INIT;

	for (loop_count = 0; loop_count != number_of_bytes_to_read; loop_count++)
     288:	e0 e0       	ldi	r30, 0x00	; 0
     28a:	f0 e0       	ldi	r31, 0x00	; 0
	uint16_t loop_count;
	uint8_t  bit_counter;
	uint8_t  data;
	uint8_t  feedback_bit;

	crc = CRC8INIT;
     28c:	80 e0       	ldi	r24, 0x00	; 0

	for (loop_count = 0; loop_count != number_of_bytes_to_read; loop_count++)
     28e:	15 c0       	rjmp	.+42     	; 0x2ba <crc8+0x38>
	{
		data = data_in[loop_count];
     290:	de 01       	movw	r26, r28
     292:	ae 0f       	add	r26, r30
     294:	bf 1f       	adc	r27, r31
     296:	2c 91       	ld	r18, X

		bit_counter = 8;
     298:	98 e0       	ldi	r25, 0x08	; 8
		do {
			feedback_bit = (crc ^ data) & 0x01;
     29a:	38 2f       	mov	r19, r24
     29c:	32 27       	eor	r19, r18

			if ( feedback_bit == 0x01 ) {
     29e:	43 2f       	mov	r20, r19
     2a0:	41 70       	andi	r20, 0x01	; 1
     2a2:	30 ff       	sbrs	r19, 0
     2a4:	02 c0       	rjmp	.+4      	; 0x2aa <crc8+0x28>
				crc = crc ^ CRC8POLY;
     2a6:	38 e1       	ldi	r19, 0x18	; 24
     2a8:	83 27       	eor	r24, r19
			}
			crc = (crc >> 1) & 0x7F;
     2aa:	86 95       	lsr	r24
			if ( feedback_bit == 0x01 ) {
     2ac:	41 30       	cpi	r20, 0x01	; 1
     2ae:	09 f4       	brne	.+2      	; 0x2b2 <crc8+0x30>
				crc = crc | 0x80;
     2b0:	80 68       	ori	r24, 0x80	; 128
			}

			data = data >> 1;
     2b2:	26 95       	lsr	r18
			bit_counter--;
     2b4:	91 50       	subi	r25, 0x01	; 1

		} while (bit_counter > 0);
     2b6:	89 f7       	brne	.-30     	; 0x29a <crc8+0x18>
	uint8_t  data;
	uint8_t  feedback_bit;

	crc = CRC8INIT;

	for (loop_count = 0; loop_count != number_of_bytes_to_read; loop_count++)
     2b8:	31 96       	adiw	r30, 0x01	; 1
     2ba:	e6 17       	cp	r30, r22
     2bc:	f7 07       	cpc	r31, r23
     2be:	41 f7       	brne	.-48     	; 0x290 <crc8+0xe>

		} while (bit_counter > 0);
	}

	return crc;
}
     2c0:	df 91       	pop	r29
     2c2:	cf 91       	pop	r28
     2c4:	08 95       	ret

000002c6 <DS18X20_meas_to_cel>:
    ow_reset();
    ow_command(DS18X20_READ_POWER_SUPPLY, id);
    pstat=ow_bit_io(1); // pstat 0=is parasite/ !=0 ext. powered
    ow_reset();
	return (pstat) ? DS18X20_POWER_EXTERN:DS18X20_POWER_PARASITE;
}
     2c6:	0f 93       	push	r16
     2c8:	1f 93       	push	r17
     2ca:	cf 93       	push	r28
     2cc:	df 93       	push	r29
     2ce:	cd b7       	in	r28, 0x3d	; 61
     2d0:	de b7       	in	r29, 0x3e	; 62
     2d2:	60 97       	sbiw	r28, 0x10	; 16
     2d4:	0f b6       	in	r0, 0x3f	; 63
     2d6:	f8 94       	cli
     2d8:	de bf       	out	0x3e, r29	; 62
     2da:	0f be       	out	0x3f, r0	; 63
     2dc:	cd bf       	out	0x3d, r28	; 61
     2de:	90 e1       	ldi	r25, 0x10	; 16
     2e0:	e0 e0       	ldi	r30, 0x00	; 0
     2e2:	f1 e0       	ldi	r31, 0x01	; 1
     2e4:	de 01       	movw	r26, r28
     2e6:	11 96       	adiw	r26, 0x01	; 1
     2e8:	01 90       	ld	r0, Z+
     2ea:	0d 92       	st	X+, r0
     2ec:	9a 95       	dec	r25
     2ee:	e1 f7       	brne	.-8      	; 0x2e8 <DS18X20_meas_to_cel+0x22>
     2f0:	db 01       	movw	r26, r22
     2f2:	9c 91       	ld	r25, X
     2f4:	11 96       	adiw	r26, 0x01	; 1
     2f6:	ec 91       	ld	r30, X
     2f8:	11 97       	sbiw	r26, 0x01	; 1
     2fa:	f0 e0       	ldi	r31, 0x00	; 0
     2fc:	fe 2f       	mov	r31, r30
     2fe:	ee 27       	eor	r30, r30
     300:	e9 2b       	or	r30, r25
     302:	80 31       	cpi	r24, 0x10	; 16
     304:	61 f4       	brne	.+24     	; 0x31e <DS18X20_meas_to_cel+0x58>
     306:	ee 7f       	andi	r30, 0xFE	; 254
     308:	ee 0f       	add	r30, r30
     30a:	ff 1f       	adc	r31, r31
     30c:	ee 0f       	add	r30, r30
     30e:	ff 1f       	adc	r31, r31
     310:	ee 0f       	add	r30, r30
     312:	ff 1f       	adc	r31, r31
     314:	16 96       	adiw	r26, 0x06	; 6
     316:	9c 91       	ld	r25, X
     318:	e9 1b       	sub	r30, r25
     31a:	f1 09       	sbc	r31, r1
     31c:	3c 96       	adiw	r30, 0x0c	; 12
     31e:	ff 23       	and	r31, r31
     320:	3c f4       	brge	.+14     	; 0x330 <DS18X20_meas_to_cel+0x6a>
     322:	91 e0       	ldi	r25, 0x01	; 1
     324:	da 01       	movw	r26, r20
     326:	9c 93       	st	X, r25
     328:	f1 95       	neg	r31
     32a:	e1 95       	neg	r30
     32c:	f1 09       	sbc	r31, r1
     32e:	02 c0       	rjmp	.+4      	; 0x334 <DS18X20_meas_to_cel+0x6e>
     330:	da 01       	movw	r26, r20
     332:	1c 92       	st	X, r1
     334:	88 32       	cpi	r24, 0x28	; 40
     336:	81 f4       	brne	.+32     	; 0x358 <DS18X20_meas_to_cel+0x92>
     338:	db 01       	movw	r26, r22
     33a:	14 96       	adiw	r26, 0x04	; 4
     33c:	8c 91       	ld	r24, X
     33e:	98 2f       	mov	r25, r24
     340:	90 76       	andi	r25, 0x60	; 96
     342:	90 36       	cpi	r25, 0x60	; 96
     344:	49 f0       	breq	.+18     	; 0x358 <DS18X20_meas_to_cel+0x92>
     346:	86 ff       	sbrs	r24, 6
     348:	02 c0       	rjmp	.+4      	; 0x34e <DS18X20_meas_to_cel+0x88>
     34a:	ee 7f       	andi	r30, 0xFE	; 254
     34c:	05 c0       	rjmp	.+10     	; 0x358 <DS18X20_meas_to_cel+0x92>
     34e:	85 ff       	sbrs	r24, 5
     350:	02 c0       	rjmp	.+4      	; 0x356 <DS18X20_meas_to_cel+0x90>
     352:	ec 7f       	andi	r30, 0xFC	; 252
     354:	01 c0       	rjmp	.+2      	; 0x358 <DS18X20_meas_to_cel+0x92>
     356:	e8 7f       	andi	r30, 0xF8	; 248
     358:	cf 01       	movw	r24, r30
     35a:	92 95       	swap	r25
     35c:	82 95       	swap	r24
     35e:	8f 70       	andi	r24, 0x0F	; 15
     360:	89 27       	eor	r24, r25
     362:	9f 70       	andi	r25, 0x0F	; 15
     364:	89 27       	eor	r24, r25
     366:	d9 01       	movw	r26, r18
     368:	8c 93       	st	X, r24
     36a:	ef 70       	andi	r30, 0x0F	; 15
     36c:	ff 27       	eor	r31, r31
     36e:	81 e0       	ldi	r24, 0x01	; 1
     370:	90 e0       	ldi	r25, 0x00	; 0
     372:	8c 0f       	add	r24, r28
     374:	9d 1f       	adc	r25, r29
     376:	e8 0f       	add	r30, r24
     378:	f9 1f       	adc	r31, r25
     37a:	80 81       	ld	r24, Z
     37c:	d8 01       	movw	r26, r16
     37e:	8c 93       	st	X, r24
     380:	80 e0       	ldi	r24, 0x00	; 0
     382:	60 96       	adiw	r28, 0x10	; 16
     384:	0f b6       	in	r0, 0x3f	; 63
     386:	f8 94       	cli
     388:	de bf       	out	0x3e, r29	; 62
     38a:	0f be       	out	0x3f, r0	; 63
     38c:	cd bf       	out	0x3d, r28	; 61
     38e:	df 91       	pop	r29
     390:	cf 91       	pop	r28
     392:	1f 91       	pop	r17
     394:	0f 91       	pop	r16
     396:	08 95       	ret

00000398 <DS18X20_find_sensor>:
     398:	0f 93       	push	r16
     39a:	1f 93       	push	r17
     39c:	cf 93       	push	r28
     39e:	df 93       	push	r29
     3a0:	ec 01       	movw	r28, r24
     3a2:	8b 01       	movw	r16, r22
     3a4:	b8 01       	movw	r22, r16
     3a6:	88 81       	ld	r24, Y
     3a8:	0e 94 f8 02 	call	0x5f0	; 0x5f0 <ow_rom_search>
     3ac:	88 83       	st	Y, r24
     3ae:	81 50       	subi	r24, 0x01	; 1
     3b0:	8d 3f       	cpi	r24, 0xFD	; 253
     3b2:	30 f4       	brcc	.+12     	; 0x3c0 <DS18X20_find_sensor+0x28>
     3b4:	f8 01       	movw	r30, r16
     3b6:	80 81       	ld	r24, Z
     3b8:	88 32       	cpi	r24, 0x28	; 40
     3ba:	11 f0       	breq	.+4      	; 0x3c0 <DS18X20_find_sensor+0x28>
     3bc:	80 31       	cpi	r24, 0x10	; 16
     3be:	91 f7       	brne	.-28     	; 0x3a4 <DS18X20_find_sensor+0xc>
     3c0:	df 91       	pop	r29
     3c2:	cf 91       	pop	r28
     3c4:	1f 91       	pop	r17
     3c6:	0f 91       	pop	r16
     3c8:	08 95       	ret

000003ca <search_sensors>:
     3ca:	1f 93       	push	r17
     3cc:	cf 93       	push	r28
     3ce:	df 93       	push	r29
     3d0:	cd b7       	in	r28, 0x3d	; 61
     3d2:	de b7       	in	r29, 0x3e	; 62
     3d4:	29 97       	sbiw	r28, 0x09	; 9
     3d6:	0f b6       	in	r0, 0x3f	; 63
     3d8:	f8 94       	cli
     3da:	de bf       	out	0x3e, r29	; 62
     3dc:	0f be       	out	0x3f, r0	; 63
     3de:	cd bf       	out	0x3d, r28	; 61
     3e0:	8f ef       	ldi	r24, 0xFF	; 255
     3e2:	89 87       	std	Y+9, r24	; 0x09
     3e4:	10 e0       	ldi	r17, 0x00	; 0
     3e6:	29 c0       	rjmp	.+82     	; 0x43a <__EEPROM_REGION_LENGTH__+0x3a>
     3e8:	be 01       	movw	r22, r28
     3ea:	6f 5f       	subi	r22, 0xFF	; 255
     3ec:	7f 4f       	sbci	r23, 0xFF	; 255
     3ee:	ce 01       	movw	r24, r28
     3f0:	09 96       	adiw	r24, 0x09	; 9
     3f2:	0e 94 cc 01 	call	0x398	; 0x398 <DS18X20_find_sensor>
     3f6:	89 85       	ldd	r24, Y+9	; 0x09
     3f8:	8f 3f       	cpi	r24, 0xFF	; 255
     3fa:	21 f1       	breq	.+72     	; 0x444 <__EEPROM_REGION_LENGTH__+0x44>
     3fc:	8e 3f       	cpi	r24, 0xFE	; 254
     3fe:	11 f1       	breq	.+68     	; 0x444 <__EEPROM_REGION_LENGTH__+0x44>
     400:	40 e0       	ldi	r20, 0x00	; 0
     402:	18 c0       	rjmp	.+48     	; 0x434 <__EEPROM_REGION_LENGTH__+0x34>
     404:	81 2f       	mov	r24, r17
     406:	90 e0       	ldi	r25, 0x00	; 0
     408:	24 2f       	mov	r18, r20
     40a:	30 e0       	ldi	r19, 0x00	; 0
     40c:	e1 e0       	ldi	r30, 0x01	; 1
     40e:	f0 e0       	ldi	r31, 0x00	; 0
     410:	ec 0f       	add	r30, r28
     412:	fd 1f       	adc	r31, r29
     414:	e2 0f       	add	r30, r18
     416:	f3 1f       	adc	r31, r19
     418:	50 81       	ld	r21, Z
     41a:	88 0f       	add	r24, r24
     41c:	99 1f       	adc	r25, r25
     41e:	88 0f       	add	r24, r24
     420:	99 1f       	adc	r25, r25
     422:	88 0f       	add	r24, r24
     424:	99 1f       	adc	r25, r25
     426:	86 5d       	subi	r24, 0xD6	; 214
     428:	9c 4f       	sbci	r25, 0xFC	; 252
     42a:	fc 01       	movw	r30, r24
     42c:	e2 0f       	add	r30, r18
     42e:	f3 1f       	adc	r31, r19
     430:	50 83       	st	Z, r21
     432:	4f 5f       	subi	r20, 0xFF	; 255
     434:	48 30       	cpi	r20, 0x08	; 8
     436:	30 f3       	brcs	.-52     	; 0x404 <__EEPROM_REGION_LENGTH__+0x4>
     438:	1f 5f       	subi	r17, 0xFF	; 255
     43a:	89 85       	ldd	r24, Y+9	; 0x09
     43c:	88 23       	and	r24, r24
     43e:	11 f0       	breq	.+4      	; 0x444 <__EEPROM_REGION_LENGTH__+0x44>
     440:	14 30       	cpi	r17, 0x04	; 4
     442:	90 f2       	brcs	.-92     	; 0x3e8 <search_sensors+0x1e>
     444:	81 2f       	mov	r24, r17
     446:	29 96       	adiw	r28, 0x09	; 9
     448:	0f b6       	in	r0, 0x3f	; 63
     44a:	f8 94       	cli
     44c:	de bf       	out	0x3e, r29	; 62
     44e:	0f be       	out	0x3f, r0	; 63
     450:	cd bf       	out	0x3d, r28	; 61
     452:	df 91       	pop	r29
     454:	cf 91       	pop	r28
     456:	1f 91       	pop	r17
     458:	08 95       	ret

0000045a <DS18X20_start_meas>:

/* start measurement (CONVERT_T) for all sensors if input id==NULL
   or for single sensor. then id is the rom-code */
uint8_t DS18X20_start_meas( uint8_t with_power_extern, uint8_t id[])
{
     45a:	0f 93       	push	r16
     45c:	1f 93       	push	r17
     45e:	cf 93       	push	r28
     460:	c8 2f       	mov	r28, r24
     462:	8b 01       	movw	r16, r22
	ow_reset(); //**
     464:	0e 94 b1 02 	call	0x562	; 0x562 <ow_reset>
	if( ow_input_pin_state() ) { // only send if bus is "idle" = high
     468:	0e 94 a7 02 	call	0x54e	; 0x54e <ow_input_pin_state>
     46c:	88 23       	and	r24, r24
     46e:	51 f0       	breq	.+20     	; 0x484 <DS18X20_start_meas+0x2a>
		ow_command( DS18X20_CONVERT_T, id );
     470:	b8 01       	movw	r22, r16
     472:	84 e4       	ldi	r24, 0x44	; 68
     474:	0e 94 48 03 	call	0x690	; 0x690 <ow_command>
		if (with_power_extern != DS18X20_POWER_EXTERN)
     478:	c1 30       	cpi	r28, 0x01	; 1
     47a:	31 f0       	breq	.+12     	; 0x488 <DS18X20_start_meas+0x2e>
			ow_parasite_enable();
     47c:	0e 94 aa 02 	call	0x554	; 0x554 <ow_parasite_enable>
		return DS18X20_OK;
     480:	80 e0       	ldi	r24, 0x00	; 0
     482:	03 c0       	rjmp	.+6      	; 0x48a <DS18X20_start_meas+0x30>
	}
	else {

		return DS18X20_START_FAIL;
     484:	82 e0       	ldi	r24, 0x02	; 2
     486:	01 c0       	rjmp	.+2      	; 0x48a <DS18X20_start_meas+0x30>
	ow_reset(); //**
	if( ow_input_pin_state() ) { // only send if bus is "idle" = high
		ow_command( DS18X20_CONVERT_T, id );
		if (with_power_extern != DS18X20_POWER_EXTERN)
			ow_parasite_enable();
		return DS18X20_OK;
     488:	80 e0       	ldi	r24, 0x00	; 0
	}
	else {

		return DS18X20_START_FAIL;
	}
}
     48a:	cf 91       	pop	r28
     48c:	1f 91       	pop	r17
     48e:	0f 91       	pop	r16
     490:	08 95       	ret

00000492 <DS18X20_read_meas>:
/* reads temperature (scratchpad) of sensor with rom-code id
   output: subzero==1 if temp.<0, cel: full celsius, mcel: frac
   in millicelsius*0.1
   i.e.: subzero=1, cel=18, millicel=5000 = -18,5000°C */
uint8_t DS18X20_read_meas(uint8_t *id, uint8_t *subzero, uint8_t *cel, uint8_t *cel_frac_bits)
{
     492:	6f 92       	push	r6
     494:	7f 92       	push	r7
     496:	8f 92       	push	r8
     498:	9f 92       	push	r9
     49a:	af 92       	push	r10
     49c:	bf 92       	push	r11
     49e:	cf 92       	push	r12
     4a0:	df 92       	push	r13
     4a2:	ef 92       	push	r14
     4a4:	ff 92       	push	r15
     4a6:	0f 93       	push	r16
     4a8:	1f 93       	push	r17
     4aa:	cf 93       	push	r28
     4ac:	df 93       	push	r29
     4ae:	cd b7       	in	r28, 0x3d	; 61
     4b0:	de b7       	in	r29, 0x3e	; 62
     4b2:	29 97       	sbiw	r28, 0x09	; 9
     4b4:	0f b6       	in	r0, 0x3f	; 63
     4b6:	f8 94       	cli
     4b8:	de bf       	out	0x3e, r29	; 62
     4ba:	0f be       	out	0x3f, r0	; 63
     4bc:	cd bf       	out	0x3d, r28	; 61
     4be:	6c 01       	movw	r12, r24
     4c0:	5b 01       	movw	r10, r22
     4c2:	4a 01       	movw	r8, r20
     4c4:	39 01       	movw	r6, r18
	uint8_t i;
	uint8_t sp[DS18X20_SP_SIZE];

	ow_reset(); //**
     4c6:	0e 94 b1 02 	call	0x562	; 0x562 <ow_reset>
	ow_command(DS18X20_READ, id);
     4ca:	b6 01       	movw	r22, r12
     4cc:	8e eb       	ldi	r24, 0xBE	; 190
     4ce:	0e 94 48 03 	call	0x690	; 0x690 <ow_command>
	for ( i=0 ; i< DS18X20_SP_SIZE; i++ ) sp[i]=ow_byte_rd();
     4d2:	10 e0       	ldi	r17, 0x00	; 0
     4d4:	0c c0       	rjmp	.+24     	; 0x4ee <DS18X20_read_meas+0x5c>
     4d6:	e1 2e       	mov	r14, r17
     4d8:	f1 2c       	mov	r15, r1
     4da:	0e 94 f4 02 	call	0x5e8	; 0x5e8 <ow_byte_rd>
     4de:	e1 e0       	ldi	r30, 0x01	; 1
     4e0:	f0 e0       	ldi	r31, 0x00	; 0
     4e2:	ec 0f       	add	r30, r28
     4e4:	fd 1f       	adc	r31, r29
     4e6:	ee 0d       	add	r30, r14
     4e8:	ff 1d       	adc	r31, r15
     4ea:	80 83       	st	Z, r24
     4ec:	1f 5f       	subi	r17, 0xFF	; 255
     4ee:	19 30       	cpi	r17, 0x09	; 9
     4f0:	90 f3       	brcs	.-28     	; 0x4d6 <DS18X20_read_meas+0x44>
	if ( crc8( &sp[0], DS18X20_SP_SIZE ) )
     4f2:	69 e0       	ldi	r22, 0x09	; 9
     4f4:	70 e0       	ldi	r23, 0x00	; 0
     4f6:	ce 01       	movw	r24, r28
     4f8:	01 96       	adiw	r24, 0x01	; 1
     4fa:	0e 94 41 01 	call	0x282	; 0x282 <crc8>
     4fe:	f8 2e       	mov	r15, r24
     500:	81 11       	cpse	r24, r1
     502:	0b c0       	rjmp	.+22     	; 0x51a <DS18X20_read_meas+0x88>
		return DS18X20_ERROR_CRC;
	DS18X20_meas_to_cel(id[0], sp, subzero, cel, cel_frac_bits);
     504:	83 01       	movw	r16, r6
     506:	94 01       	movw	r18, r8
     508:	a5 01       	movw	r20, r10
     50a:	be 01       	movw	r22, r28
     50c:	6f 5f       	subi	r22, 0xFF	; 255
     50e:	7f 4f       	sbci	r23, 0xFF	; 255
     510:	f6 01       	movw	r30, r12
     512:	80 81       	ld	r24, Z
     514:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DS18X20_meas_to_cel>
	return DS18X20_OK;
     518:	04 c0       	rjmp	.+8      	; 0x522 <DS18X20_read_meas+0x90>

	ow_reset(); //**
	ow_command(DS18X20_READ, id);
	for ( i=0 ; i< DS18X20_SP_SIZE; i++ ) sp[i]=ow_byte_rd();
	if ( crc8( &sp[0], DS18X20_SP_SIZE ) )
		return DS18X20_ERROR_CRC;
     51a:	0f 2e       	mov	r0, r31
     51c:	f3 e0       	ldi	r31, 0x03	; 3
     51e:	ff 2e       	mov	r15, r31
     520:	f0 2d       	mov	r31, r0
	DS18X20_meas_to_cel(id[0], sp, subzero, cel, cel_frac_bits);
	return DS18X20_OK;
}
     522:	8f 2d       	mov	r24, r15
     524:	29 96       	adiw	r28, 0x09	; 9
     526:	0f b6       	in	r0, 0x3f	; 63
     528:	f8 94       	cli
     52a:	de bf       	out	0x3e, r29	; 62
     52c:	0f be       	out	0x3f, r0	; 63
     52e:	cd bf       	out	0x3d, r28	; 61
     530:	df 91       	pop	r29
     532:	cf 91       	pop	r28
     534:	1f 91       	pop	r17
     536:	0f 91       	pop	r16
     538:	ff 90       	pop	r15
     53a:	ef 90       	pop	r14
     53c:	df 90       	pop	r13
     53e:	cf 90       	pop	r12
     540:	bf 90       	pop	r11
     542:	af 90       	pop	r10
     544:	9f 90       	pop	r9
     546:	8f 90       	pop	r8
     548:	7f 90       	pop	r7
     54a:	6f 90       	pop	r6
     54c:	08 95       	ret

0000054e <ow_input_pin_state>:
}

void ow_parasite_disable(void)
{
    OW_OUT_LOW();
	OW_DIR_IN();
     54e:	86 b1       	in	r24, 0x06	; 6
     550:	88 70       	andi	r24, 0x08	; 8
     552:	08 95       	ret

00000554 <ow_parasite_enable>:
     554:	88 b1       	in	r24, 0x08	; 8
     556:	88 60       	ori	r24, 0x08	; 8
     558:	88 b9       	out	0x08, r24	; 8
     55a:	87 b1       	in	r24, 0x07	; 7
     55c:	88 60       	ori	r24, 0x08	; 8
     55e:	87 b9       	out	0x07, r24	; 7
     560:	08 95       	ret

00000562 <ow_reset>:
uint8_t ow_reset(void)
{
	uint8_t err;
	uint8_t sreg;

	OW_OUT_LOW(); // disable internal pull-up (maybe on from parasite)
     562:	88 b1       	in	r24, 0x08	; 8
     564:	87 7f       	andi	r24, 0xF7	; 247
     566:	88 b9       	out	0x08, r24	; 8
	OW_DIR_OUT(); // pull OW-Pin low for 480us
     568:	87 b1       	in	r24, 0x07	; 7
     56a:	88 60       	ori	r24, 0x08	; 8
     56c:	87 b9       	out	0x07, r24	; 7
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     56e:	80 ea       	ldi	r24, 0xA0	; 160
     570:	8a 95       	dec	r24
     572:	f1 f7       	brne	.-4      	; 0x570 <ow_reset+0xe>

	_delay_us(480);

	sreg=SREG;
     574:	9f b7       	in	r25, 0x3f	; 63
	cli();
     576:	f8 94       	cli

	// set Pin as input - wait for clients to pull low
	OW_DIR_IN(); // input
     578:	87 b1       	in	r24, 0x07	; 7
     57a:	87 7f       	andi	r24, 0xF7	; 247
     57c:	87 b9       	out	0x07, r24	; 7
     57e:	86 e1       	ldi	r24, 0x16	; 22
     580:	8a 95       	dec	r24
     582:	f1 f7       	brne	.-4      	; 0x580 <ow_reset+0x1e>

	_delay_us(66);
	err = OW_GET_IN();		// no presence detect
     584:	86 b1       	in	r24, 0x06	; 6
     586:	88 70       	andi	r24, 0x08	; 8
	// nobody pulled to low, still high

	SREG=sreg; // sei()
     588:	9f bf       	out	0x3f, r25	; 63
     58a:	9a e8       	ldi	r25, 0x8A	; 138
     58c:	9a 95       	dec	r25
     58e:	f1 f7       	brne	.-4      	; 0x58c <ow_reset+0x2a>

	// after a delay the clients should release the line
	// and input-pin gets back to high due to pull-up-resistor
	_delay_us(480-66);
	if( OW_GET_IN() == 0 )		// short circuit
     590:	33 9b       	sbis	0x06, 3	; 6
		err = 1;
     592:	81 e0       	ldi	r24, 0x01	; 1

	return err;
}
     594:	08 95       	ret

00000596 <ow_bit_io>:
   but around 14 cyles in configureable bus (us-Delay is 4 cyles per uS) */
uint8_t ow_bit_io( uint8_t b )
{
	uint8_t sreg;

	sreg=SREG;
     596:	2f b7       	in	r18, 0x3f	; 63
	cli();
     598:	f8 94       	cli

	OW_DIR_OUT(); // drive bus low
     59a:	97 b1       	in	r25, 0x07	; 7
     59c:	98 60       	ori	r25, 0x08	; 8
     59e:	97 b9       	out	0x07, r25	; 7
     5a0:	00 00       	nop

	_delay_us(1); // Recovery-Time wuffwuff was 1
	if ( b ) OW_DIR_IN(); // if bit is 1 set bus high (by ext. pull-up)
     5a2:	88 23       	and	r24, r24
     5a4:	19 f0       	breq	.+6      	; 0x5ac <ow_bit_io+0x16>
     5a6:	97 b1       	in	r25, 0x07	; 7
     5a8:	97 7f       	andi	r25, 0xF7	; 247
     5aa:	97 b9       	out	0x07, r25	; 7
     5ac:	95 e0       	ldi	r25, 0x05	; 5
     5ae:	9a 95       	dec	r25
     5b0:	f1 f7       	brne	.-4      	; 0x5ae <ow_bit_io+0x18>

	_delay_us(15);

	if( OW_GET_IN() == 0 ) b = 0;  // sample at end of read-timeslot
     5b2:	33 9b       	sbis	0x06, 3	; 6
     5b4:	80 e0       	ldi	r24, 0x00	; 0
     5b6:	9f e0       	ldi	r25, 0x0F	; 15
     5b8:	9a 95       	dec	r25
     5ba:	f1 f7       	brne	.-4      	; 0x5b8 <ow_bit_io+0x22>

	_delay_us(60-15);
	OW_DIR_IN();
     5bc:	97 b1       	in	r25, 0x07	; 7
     5be:	97 7f       	andi	r25, 0xF7	; 247
     5c0:	97 b9       	out	0x07, r25	; 7

	SREG=sreg; // sei();
     5c2:	2f bf       	out	0x3f, r18	; 63

	return b;
}
     5c4:	08 95       	ret

000005c6 <ow_byte_wr>:


uint8_t ow_byte_wr( uint8_t b )
{
     5c6:	cf 93       	push	r28
     5c8:	df 93       	push	r29
     5ca:	c8 2f       	mov	r28, r24
	uint8_t i = 8, j;
     5cc:	d8 e0       	ldi	r29, 0x08	; 8

	do {
		j = ow_bit_io( b & 1 );
     5ce:	8c 2f       	mov	r24, r28
     5d0:	81 70       	andi	r24, 0x01	; 1
     5d2:	0e 94 cb 02 	call	0x596	; 0x596 <ow_bit_io>
		b >>= 1;
     5d6:	c6 95       	lsr	r28
		if( j ) b |= 0x80;
     5d8:	81 11       	cpse	r24, r1
     5da:	c0 68       	ori	r28, 0x80	; 128
	} while( --i );
     5dc:	d1 50       	subi	r29, 0x01	; 1
     5de:	b9 f7       	brne	.-18     	; 0x5ce <ow_byte_wr+0x8>

	return b;
}
     5e0:	8c 2f       	mov	r24, r28
     5e2:	df 91       	pop	r29
     5e4:	cf 91       	pop	r28
     5e6:	08 95       	ret

000005e8 <ow_byte_rd>:


uint8_t ow_byte_rd( void )
{
  // read by sending 0xff (a dontcare?)
  return ow_byte_wr( 0xFF );
     5e8:	8f ef       	ldi	r24, 0xFF	; 255
     5ea:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <ow_byte_wr>
}
     5ee:	08 95       	ret

000005f0 <ow_rom_search>:


uint8_t ow_rom_search( uint8_t diff, uint8_t *id )
{
     5f0:	df 92       	push	r13
     5f2:	ef 92       	push	r14
     5f4:	ff 92       	push	r15
     5f6:	0f 93       	push	r16
     5f8:	1f 93       	push	r17
     5fa:	cf 93       	push	r28
     5fc:	df 93       	push	r29
     5fe:	d8 2e       	mov	r13, r24
     600:	8b 01       	movw	r16, r22
	uint8_t i, j, next_diff;
	uint8_t b;

	if( ow_reset() ) return OW_PRESENCE_ERR;	// error, no device found
     602:	0e 94 b1 02 	call	0x562	; 0x562 <ow_reset>
     606:	81 11       	cpse	r24, r1
     608:	38 c0       	rjmp	.+112    	; 0x67a <ow_rom_search+0x8a>

	ow_byte_wr( OW_SEARCH_ROM );			// ROM search command
     60a:	80 ef       	ldi	r24, 0xF0	; 240
     60c:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <ow_byte_wr>
	next_diff = OW_LAST_DEVICE;			// unchanged on last device
     610:	e1 2c       	mov	r14, r1

	i = OW_ROMCODE_SIZE * 8;					// 8 bytes
     612:	68 94       	set
     614:	ff 24       	eor	r15, r15
     616:	f6 f8       	bld	r15, 6

	do {
		j = 8;					// 8 bits
     618:	d8 e0       	ldi	r29, 0x08	; 8
		do {
			b = ow_bit_io( 1 );			// read bit
     61a:	81 e0       	ldi	r24, 0x01	; 1
     61c:	0e 94 cb 02 	call	0x596	; 0x596 <ow_bit_io>
     620:	c8 2f       	mov	r28, r24
			if( ow_bit_io( 1 ) ) {			// read complement bit
     622:	81 e0       	ldi	r24, 0x01	; 1
     624:	0e 94 cb 02 	call	0x596	; 0x596 <ow_bit_io>
     628:	88 23       	and	r24, r24
     62a:	19 f0       	breq	.+6      	; 0x632 <ow_rom_search+0x42>
				if( b )					// 11
     62c:	cc 23       	and	r28, r28
     62e:	89 f0       	breq	.+34     	; 0x652 <ow_rom_search+0x62>
     630:	26 c0       	rjmp	.+76     	; 0x67e <ow_rom_search+0x8e>
				return OW_DATA_ERR;			// data error
			}
			else {
				if( !b ) {				// 00 = 2 devices
     632:	c1 11       	cpse	r28, r1
     634:	0e c0       	rjmp	.+28     	; 0x652 <ow_rom_search+0x62>
					if( diff > i || ((*id & 1) && diff != i) ) {
     636:	fd 14       	cp	r15, r13
     638:	38 f0       	brcs	.+14     	; 0x648 <ow_rom_search+0x58>
     63a:	f8 01       	movw	r30, r16
     63c:	80 81       	ld	r24, Z
     63e:	80 ff       	sbrs	r24, 0
     640:	08 c0       	rjmp	.+16     	; 0x652 <ow_rom_search+0x62>
     642:	fd 10       	cpse	r15, r13
     644:	04 c0       	rjmp	.+8      	; 0x64e <ow_rom_search+0x5e>
     646:	05 c0       	rjmp	.+10     	; 0x652 <ow_rom_search+0x62>
					b = 1;				// now 1
					next_diff = i;			// next pass 0
     648:	ef 2c       	mov	r14, r15
				return OW_DATA_ERR;			// data error
			}
			else {
				if( !b ) {				// 00 = 2 devices
					if( diff > i || ((*id & 1) && diff != i) ) {
					b = 1;				// now 1
     64a:	c1 e0       	ldi	r28, 0x01	; 1
     64c:	02 c0       	rjmp	.+4      	; 0x652 <ow_rom_search+0x62>
					next_diff = i;			// next pass 0
     64e:	ef 2c       	mov	r14, r15
				return OW_DATA_ERR;			// data error
			}
			else {
				if( !b ) {				// 00 = 2 devices
					if( diff > i || ((*id & 1) && diff != i) ) {
					b = 1;				// now 1
     650:	c1 e0       	ldi	r28, 0x01	; 1
					next_diff = i;			// next pass 0
					}
				}
			}
			ow_bit_io( b );     			// write bit
     652:	8c 2f       	mov	r24, r28
     654:	0e 94 cb 02 	call	0x596	; 0x596 <ow_bit_io>
			*id >>= 1;
     658:	f8 01       	movw	r30, r16
     65a:	90 81       	ld	r25, Z
     65c:	96 95       	lsr	r25
     65e:	90 83       	st	Z, r25
			if( b ) *id |= 0x80;			// store bit
     660:	cc 23       	and	r28, r28
     662:	11 f0       	breq	.+4      	; 0x668 <ow_rom_search+0x78>
     664:	90 68       	ori	r25, 0x80	; 128
     666:	90 83       	st	Z, r25

			i--;
     668:	fa 94       	dec	r15

		} while( --j );
     66a:	d1 50       	subi	r29, 0x01	; 1
     66c:	b1 f6       	brne	.-84     	; 0x61a <ow_rom_search+0x2a>

		id++;					// next byte
     66e:	0f 5f       	subi	r16, 0xFF	; 255
     670:	1f 4f       	sbci	r17, 0xFF	; 255

	} while( i );
     672:	f1 10       	cpse	r15, r1
     674:	d1 cf       	rjmp	.-94     	; 0x618 <ow_rom_search+0x28>

	return next_diff;				// to continue search
     676:	8e 2d       	mov	r24, r14
     678:	03 c0       	rjmp	.+6      	; 0x680 <ow_rom_search+0x90>
uint8_t ow_rom_search( uint8_t diff, uint8_t *id )
{
	uint8_t i, j, next_diff;
	uint8_t b;

	if( ow_reset() ) return OW_PRESENCE_ERR;	// error, no device found
     67a:	8f ef       	ldi	r24, 0xFF	; 255
     67c:	01 c0       	rjmp	.+2      	; 0x680 <ow_rom_search+0x90>
		j = 8;					// 8 bits
		do {
			b = ow_bit_io( 1 );			// read bit
			if( ow_bit_io( 1 ) ) {			// read complement bit
				if( b )					// 11
				return OW_DATA_ERR;			// data error
     67e:	8e ef       	ldi	r24, 0xFE	; 254
		id++;					// next byte

	} while( i );

	return next_diff;				// to continue search
}
     680:	df 91       	pop	r29
     682:	cf 91       	pop	r28
     684:	1f 91       	pop	r17
     686:	0f 91       	pop	r16
     688:	ff 90       	pop	r15
     68a:	ef 90       	pop	r14
     68c:	df 90       	pop	r13
     68e:	08 95       	ret

00000690 <ow_command>:


void ow_command( uint8_t command, uint8_t *id )
{
     690:	0f 93       	push	r16
     692:	1f 93       	push	r17
     694:	cf 93       	push	r28
     696:	df 93       	push	r29
     698:	d8 2f       	mov	r29, r24
     69a:	8b 01       	movw	r16, r22
	uint8_t i;

	ow_reset();
     69c:	0e 94 b1 02 	call	0x562	; 0x562 <ow_reset>

	if( id ) {
     6a0:	01 15       	cp	r16, r1
     6a2:	11 05       	cpc	r17, r1
     6a4:	61 f0       	breq	.+24     	; 0x6be <ow_command+0x2e>
		ow_byte_wr( OW_MATCH_ROM );			// to a single device
     6a6:	85 e5       	ldi	r24, 0x55	; 85
     6a8:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <ow_byte_wr>
		i = OW_ROMCODE_SIZE;
     6ac:	c8 e0       	ldi	r28, 0x08	; 8
		do {
			ow_byte_wr( *id );
     6ae:	f8 01       	movw	r30, r16
     6b0:	81 91       	ld	r24, Z+
     6b2:	8f 01       	movw	r16, r30
     6b4:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <ow_byte_wr>
			id++;
		} while( --i );
     6b8:	c1 50       	subi	r28, 0x01	; 1
     6ba:	c9 f7       	brne	.-14     	; 0x6ae <ow_command+0x1e>
     6bc:	03 c0       	rjmp	.+6      	; 0x6c4 <ow_command+0x34>
	}
	else {
		ow_byte_wr( OW_SKIP_ROM );			// to all devices
     6be:	8c ec       	ldi	r24, 0xCC	; 204
     6c0:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <ow_byte_wr>
	}

	ow_byte_wr( command );
     6c4:	8d 2f       	mov	r24, r29
     6c6:	0e 94 e3 02 	call	0x5c6	; 0x5c6 <ow_byte_wr>
}
     6ca:	df 91       	pop	r29
     6cc:	cf 91       	pop	r28
     6ce:	1f 91       	pop	r17
     6d0:	0f 91       	pop	r16
     6d2:	08 95       	ret

000006d4 <__vector_7>:
    }
}

// --- LED Blinking Functions ---

void blink(void) {
     6d4:	1f 92       	push	r1
     6d6:	0f 92       	push	r0
     6d8:	0f b6       	in	r0, 0x3f	; 63
     6da:	0f 92       	push	r0
     6dc:	11 24       	eor	r1, r1
     6de:	8f 93       	push	r24
     6e0:	9f 93       	push	r25
     6e2:	af 93       	push	r26
     6e4:	bf 93       	push	r27
     6e6:	80 91 1f 03 	lds	r24, 0x031F	; 0x80031f <milliseconds>
     6ea:	90 91 20 03 	lds	r25, 0x0320	; 0x800320 <milliseconds+0x1>
     6ee:	a0 91 21 03 	lds	r26, 0x0321	; 0x800321 <milliseconds+0x2>
     6f2:	b0 91 22 03 	lds	r27, 0x0322	; 0x800322 <milliseconds+0x3>
     6f6:	01 96       	adiw	r24, 0x01	; 1
     6f8:	a1 1d       	adc	r26, r1
     6fa:	b1 1d       	adc	r27, r1
     6fc:	80 93 1f 03 	sts	0x031F, r24	; 0x80031f <milliseconds>
     700:	90 93 20 03 	sts	0x0320, r25	; 0x800320 <milliseconds+0x1>
     704:	a0 93 21 03 	sts	0x0321, r26	; 0x800321 <milliseconds+0x2>
     708:	b0 93 22 03 	sts	0x0322, r27	; 0x800322 <milliseconds+0x3>
     70c:	80 91 43 04 	lds	r24, 0x0443	; 0x800443 <Timer1>
     710:	90 91 44 04 	lds	r25, 0x0444	; 0x800444 <Timer1+0x1>
     714:	a0 91 45 04 	lds	r26, 0x0445	; 0x800445 <Timer1+0x2>
     718:	b0 91 46 04 	lds	r27, 0x0446	; 0x800446 <Timer1+0x3>
     71c:	00 97       	sbiw	r24, 0x00	; 0
     71e:	a1 05       	cpc	r26, r1
     720:	b1 05       	cpc	r27, r1
     722:	59 f0       	breq	.+22     	; 0x73a <__vector_7+0x66>
     724:	01 97       	sbiw	r24, 0x01	; 1
     726:	a1 09       	sbc	r26, r1
     728:	b1 09       	sbc	r27, r1
     72a:	80 93 43 04 	sts	0x0443, r24	; 0x800443 <Timer1>
     72e:	90 93 44 04 	sts	0x0444, r25	; 0x800444 <Timer1+0x1>
     732:	a0 93 45 04 	sts	0x0445, r26	; 0x800445 <Timer1+0x2>
     736:	b0 93 46 04 	sts	0x0446, r27	; 0x800446 <Timer1+0x3>
     73a:	80 91 f4 03 	lds	r24, 0x03F4	; 0x8003f4 <Timer2>
     73e:	90 91 f5 03 	lds	r25, 0x03F5	; 0x8003f5 <Timer2+0x1>
     742:	a0 91 f6 03 	lds	r26, 0x03F6	; 0x8003f6 <Timer2+0x2>
     746:	b0 91 f7 03 	lds	r27, 0x03F7	; 0x8003f7 <Timer2+0x3>
     74a:	00 97       	sbiw	r24, 0x00	; 0
     74c:	a1 05       	cpc	r26, r1
     74e:	b1 05       	cpc	r27, r1
     750:	59 f0       	breq	.+22     	; 0x768 <__vector_7+0x94>
     752:	01 97       	sbiw	r24, 0x01	; 1
     754:	a1 09       	sbc	r26, r1
     756:	b1 09       	sbc	r27, r1
     758:	80 93 f4 03 	sts	0x03F4, r24	; 0x8003f4 <Timer2>
     75c:	90 93 f5 03 	sts	0x03F5, r25	; 0x8003f5 <Timer2+0x1>
     760:	a0 93 f6 03 	sts	0x03F6, r26	; 0x8003f6 <Timer2+0x2>
     764:	b0 93 f7 03 	sts	0x03F7, r27	; 0x8003f7 <Timer2+0x3>
     768:	80 91 4a 03 	lds	r24, 0x034A	; 0x80034a <Timer3>
     76c:	90 91 4b 03 	lds	r25, 0x034B	; 0x80034b <Timer3+0x1>
     770:	a0 91 4c 03 	lds	r26, 0x034C	; 0x80034c <Timer3+0x2>
     774:	b0 91 4d 03 	lds	r27, 0x034D	; 0x80034d <Timer3+0x3>
     778:	00 97       	sbiw	r24, 0x00	; 0
     77a:	a1 05       	cpc	r26, r1
     77c:	b1 05       	cpc	r27, r1
     77e:	59 f0       	breq	.+22     	; 0x796 <__vector_7+0xc2>
     780:	01 97       	sbiw	r24, 0x01	; 1
     782:	a1 09       	sbc	r26, r1
     784:	b1 09       	sbc	r27, r1
     786:	80 93 4a 03 	sts	0x034A, r24	; 0x80034a <Timer3>
     78a:	90 93 4b 03 	sts	0x034B, r25	; 0x80034b <Timer3+0x1>
     78e:	a0 93 4c 03 	sts	0x034C, r26	; 0x80034c <Timer3+0x2>
     792:	b0 93 4d 03 	sts	0x034D, r27	; 0x80034d <Timer3+0x3>
     796:	80 91 4f 03 	lds	r24, 0x034F	; 0x80034f <Timer4>
     79a:	90 91 50 03 	lds	r25, 0x0350	; 0x800350 <Timer4+0x1>
     79e:	a0 91 51 03 	lds	r26, 0x0351	; 0x800351 <Timer4+0x2>
     7a2:	b0 91 52 03 	lds	r27, 0x0352	; 0x800352 <Timer4+0x3>
     7a6:	00 97       	sbiw	r24, 0x00	; 0
     7a8:	a1 05       	cpc	r26, r1
     7aa:	b1 05       	cpc	r27, r1
     7ac:	59 f0       	breq	.+22     	; 0x7c4 <__vector_7+0xf0>
     7ae:	01 97       	sbiw	r24, 0x01	; 1
     7b0:	a1 09       	sbc	r26, r1
     7b2:	b1 09       	sbc	r27, r1
     7b4:	80 93 4f 03 	sts	0x034F, r24	; 0x80034f <Timer4>
     7b8:	90 93 50 03 	sts	0x0350, r25	; 0x800350 <Timer4+0x1>
     7bc:	a0 93 51 03 	sts	0x0351, r26	; 0x800351 <Timer4+0x2>
     7c0:	b0 93 52 03 	sts	0x0352, r27	; 0x800352 <Timer4+0x3>
     7c4:	80 91 3f 04 	lds	r24, 0x043F	; 0x80043f <Timer5>
     7c8:	90 91 40 04 	lds	r25, 0x0440	; 0x800440 <Timer5+0x1>
     7cc:	a0 91 41 04 	lds	r26, 0x0441	; 0x800441 <Timer5+0x2>
     7d0:	b0 91 42 04 	lds	r27, 0x0442	; 0x800442 <Timer5+0x3>
     7d4:	00 97       	sbiw	r24, 0x00	; 0
     7d6:	a1 05       	cpc	r26, r1
     7d8:	b1 05       	cpc	r27, r1
     7da:	59 f0       	breq	.+22     	; 0x7f2 <__vector_7+0x11e>
     7dc:	01 97       	sbiw	r24, 0x01	; 1
     7de:	a1 09       	sbc	r26, r1
     7e0:	b1 09       	sbc	r27, r1
     7e2:	80 93 3f 04 	sts	0x043F, r24	; 0x80043f <Timer5>
     7e6:	90 93 40 04 	sts	0x0440, r25	; 0x800440 <Timer5+0x1>
     7ea:	a0 93 41 04 	sts	0x0441, r26	; 0x800441 <Timer5+0x2>
     7ee:	b0 93 42 04 	sts	0x0442, r27	; 0x800442 <Timer5+0x3>
     7f2:	80 91 a8 03 	lds	r24, 0x03A8	; 0x8003a8 <Timer6>
     7f6:	90 91 a9 03 	lds	r25, 0x03A9	; 0x8003a9 <Timer6+0x1>
     7fa:	a0 91 aa 03 	lds	r26, 0x03AA	; 0x8003aa <Timer6+0x2>
     7fe:	b0 91 ab 03 	lds	r27, 0x03AB	; 0x8003ab <Timer6+0x3>
     802:	00 97       	sbiw	r24, 0x00	; 0
     804:	a1 05       	cpc	r26, r1
     806:	b1 05       	cpc	r27, r1
     808:	d1 f0       	breq	.+52     	; 0x83e <__DATA_REGION_LENGTH__+0x3e>
     80a:	01 97       	sbiw	r24, 0x01	; 1
     80c:	a1 09       	sbc	r26, r1
     80e:	b1 09       	sbc	r27, r1
     810:	80 93 a8 03 	sts	0x03A8, r24	; 0x8003a8 <Timer6>
     814:	90 93 a9 03 	sts	0x03A9, r25	; 0x8003a9 <Timer6+0x1>
     818:	a0 93 aa 03 	sts	0x03AA, r26	; 0x8003aa <Timer6+0x2>
     81c:	b0 93 ab 03 	sts	0x03AB, r27	; 0x8003ab <Timer6+0x3>
     820:	80 91 a8 03 	lds	r24, 0x03A8	; 0x8003a8 <Timer6>
     824:	90 91 a9 03 	lds	r25, 0x03A9	; 0x8003a9 <Timer6+0x1>
     828:	a0 91 aa 03 	lds	r26, 0x03AA	; 0x8003aa <Timer6+0x2>
     82c:	b0 91 ab 03 	lds	r27, 0x03AB	; 0x8003ab <Timer6+0x3>
     830:	89 2b       	or	r24, r25
     832:	8a 2b       	or	r24, r26
     834:	8b 2b       	or	r24, r27
     836:	19 f4       	brne	.+6      	; 0x83e <__DATA_REGION_LENGTH__+0x3e>
     838:	81 e0       	ldi	r24, 0x01	; 1
     83a:	80 93 23 03 	sts	0x0323, r24	; 0x800323 <timer6_expired_flag>
     83e:	bf 91       	pop	r27
     840:	af 91       	pop	r26
     842:	9f 91       	pop	r25
     844:	8f 91       	pop	r24
     846:	0f 90       	pop	r0
     848:	0f be       	out	0x3f, r0	; 63
     84a:	0f 90       	pop	r0
     84c:	1f 90       	pop	r1
     84e:	18 95       	reti

00000850 <mDelay>:
     850:	05 c0       	rjmp	.+10     	; 0x85c <mDelay+0xc>
     852:	83 e3       	ldi	r24, 0x33	; 51
     854:	97 e0       	ldi	r25, 0x07	; 7
     856:	01 97       	sbiw	r24, 0x01	; 1
     858:	f1 f7       	brne	.-4      	; 0x856 <mDelay+0x6>
     85a:	c9 01       	movw	r24, r18
     85c:	9c 01       	movw	r18, r24
     85e:	21 50       	subi	r18, 0x01	; 1
     860:	31 09       	sbc	r19, r1
     862:	89 2b       	or	r24, r25
     864:	b1 f7       	brne	.-20     	; 0x852 <mDelay+0x2>
     866:	08 95       	ret

00000868 <get_current_milliseconds>:
     868:	f8 94       	cli
     86a:	60 91 1f 03 	lds	r22, 0x031F	; 0x80031f <milliseconds>
     86e:	70 91 20 03 	lds	r23, 0x0320	; 0x800320 <milliseconds+0x1>
     872:	80 91 21 03 	lds	r24, 0x0321	; 0x800321 <milliseconds+0x2>
     876:	90 91 22 03 	lds	r25, 0x0322	; 0x800322 <milliseconds+0x3>
     87a:	78 94       	sei
     87c:	08 95       	ret

0000087e <reset>:
     87e:	0f b6       	in	r0, 0x3f	; 63
     880:	f8 94       	cli
     882:	a8 95       	wdr
     884:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f8060>
     888:	88 61       	ori	r24, 0x18	; 24
     88a:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f8060>
     88e:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f8060>
     892:	0f be       	out	0x3f, r0	; 63
     894:	80 e1       	ldi	r24, 0x10	; 16
     896:	91 e0       	ldi	r25, 0x01	; 1
     898:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
     89c:	80 ed       	ldi	r24, 0xD0	; 208
     89e:	97 e0       	ldi	r25, 0x07	; 7
     8a0:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     8a4:	8c e1       	ldi	r24, 0x1C	; 28
     8a6:	91 e0       	ldi	r25, 0x01	; 1
     8a8:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
     8ac:	88 ee       	ldi	r24, 0xE8	; 232
     8ae:	93 e0       	ldi	r25, 0x03	; 3
     8b0:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     8b4:	88 b1       	in	r24, 0x08	; 8
     8b6:	8d 7f       	andi	r24, 0xFD	; 253
     8b8:	88 b9       	out	0x08, r24	; 8
     8ba:	88 ee       	ldi	r24, 0xE8	; 232
     8bc:	93 e0       	ldi	r25, 0x03	; 3
     8be:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     8c2:	88 b1       	in	r24, 0x08	; 8
     8c4:	82 60       	ori	r24, 0x02	; 2
     8c6:	88 b9       	out	0x08, r24	; 8
     8c8:	8b b1       	in	r24, 0x0b	; 11
     8ca:	8b 7f       	andi	r24, 0xFB	; 251
     8cc:	8b b9       	out	0x0b, r24	; 11
     8ce:	80 e7       	ldi	r24, 0x70	; 112
     8d0:	97 e1       	ldi	r25, 0x17	; 23
     8d2:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     8d6:	82 e7       	ldi	r24, 0x72	; 114
     8d8:	91 e0       	ldi	r25, 0x01	; 1
     8da:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     8de:	8c eb       	ldi	r24, 0xBC	; 188
     8e0:	92 e0       	ldi	r25, 0x02	; 2
     8e2:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     8e6:	82 e7       	ldi	r24, 0x72	; 114
     8e8:	91 e0       	ldi	r25, 0x01	; 1
     8ea:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     8ee:	8c eb       	ldi	r24, 0xBC	; 188
     8f0:	92 e0       	ldi	r25, 0x02	; 2
     8f2:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     8f6:	82 e7       	ldi	r24, 0x72	; 114
     8f8:	91 e0       	ldi	r25, 0x01	; 1
     8fa:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     8fe:	8c eb       	ldi	r24, 0xBC	; 188
     900:	92 e0       	ldi	r25, 0x02	; 2
     902:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     906:	88 e6       	ldi	r24, 0x68	; 104
     908:	91 e0       	ldi	r25, 0x01	; 1
     90a:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     90e:	8c eb       	ldi	r24, 0xBC	; 188
     910:	92 e0       	ldi	r25, 0x02	; 2
     912:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     916:	8e e7       	ldi	r24, 0x7E	; 126
     918:	91 e0       	ldi	r25, 0x01	; 1
     91a:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     91e:	8c eb       	ldi	r24, 0xBC	; 188
     920:	92 e0       	ldi	r25, 0x02	; 2
     922:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     926:	8e ea       	ldi	r24, 0xAE	; 174
     928:	91 e0       	ldi	r25, 0x01	; 1
     92a:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     92e:	8c eb       	ldi	r24, 0xBC	; 188
     930:	92 e0       	ldi	r25, 0x02	; 2
     932:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     936:	82 e8       	ldi	r24, 0x82	; 130
     938:	91 e0       	ldi	r25, 0x01	; 1
     93a:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     93e:	80 ea       	ldi	r24, 0xA0	; 160
     940:	9f e0       	ldi	r25, 0x0F	; 15
     942:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     946:	84 e4       	ldi	r24, 0x44	; 68
     948:	91 e0       	ldi	r25, 0x01	; 1
     94a:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     94e:	80 ed       	ldi	r24, 0xD0	; 208
     950:	97 e0       	ldi	r25, 0x07	; 7
     952:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     956:	89 eb       	ldi	r24, 0xB9	; 185
     958:	91 e0       	ldi	r25, 0x01	; 1
     95a:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     95e:	88 ee       	ldi	r24, 0xE8	; 232
     960:	93 e0       	ldi	r25, 0x03	; 3
     962:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     966:	8e ea       	ldi	r24, 0xAE	; 174
     968:	91 e0       	ldi	r25, 0x01	; 1
     96a:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     96e:	88 ee       	ldi	r24, 0xE8	; 232
     970:	93 e0       	ldi	r25, 0x03	; 3
     972:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     976:	80 ea       	ldi	r24, 0xA0	; 160
     978:	91 e0       	ldi	r25, 0x01	; 1
     97a:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     97e:	88 ee       	ldi	r24, 0xE8	; 232
     980:	93 e0       	ldi	r25, 0x03	; 3
     982:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     986:	85 e9       	ldi	r24, 0x95	; 149
     988:	91 e0       	ldi	r25, 0x01	; 1
     98a:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     98e:	8a e2       	ldi	r24, 0x2A	; 42
     990:	91 e0       	ldi	r25, 0x01	; 1
     992:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
     996:	08 95       	ret

00000998 <zapis_stanu_wyjsca_b>:
     998:	81 30       	cpi	r24, 0x01	; 1
     99a:	31 f4       	brne	.+12     	; 0x9a8 <zapis_stanu_wyjsca_b+0x10>
     99c:	61 e0       	ldi	r22, 0x01	; 1
     99e:	80 e2       	ldi	r24, 0x20	; 32
     9a0:	90 e0       	ldi	r25, 0x00	; 0
     9a2:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
     9a6:	08 95       	ret
     9a8:	60 e0       	ldi	r22, 0x00	; 0
     9aa:	80 e2       	ldi	r24, 0x20	; 32
     9ac:	90 e0       	ldi	r25, 0x00	; 0
     9ae:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
     9b2:	08 95       	ret

000009b4 <zapis_stanu_wyjsca_a>:
     9b4:	81 30       	cpi	r24, 0x01	; 1
     9b6:	31 f4       	brne	.+12     	; 0x9c4 <zapis_stanu_wyjsca_a+0x10>
     9b8:	61 e0       	ldi	r22, 0x01	; 1
     9ba:	80 e1       	ldi	r24, 0x10	; 16
     9bc:	90 e0       	ldi	r25, 0x00	; 0
     9be:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
     9c2:	08 95       	ret
     9c4:	60 e0       	ldi	r22, 0x00	; 0
     9c6:	80 e1       	ldi	r24, 0x10	; 16
     9c8:	90 e0       	ldi	r25, 0x00	; 0
     9ca:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
     9ce:	08 95       	ret

000009d0 <clip_raportuj>:
     9d0:	cf 93       	push	r28
     9d2:	df 93       	push	r29
     9d4:	1f 92       	push	r1
     9d6:	cd b7       	in	r28, 0x3d	; 61
     9d8:	de b7       	in	r29, 0x3e	; 62
     9da:	85 e1       	ldi	r24, 0x15	; 21
     9dc:	90 e0       	ldi	r25, 0x00	; 0
     9de:	0e 94 bb 12 	call	0x2576	; 0x2576 <eeprom_read_byte>
     9e2:	89 83       	std	Y+1, r24	; 0x01
     9e4:	89 81       	ldd	r24, Y+1	; 0x01
     9e6:	81 11       	cpse	r24, r1
     9e8:	05 c0       	rjmp	.+10     	; 0x9f4 <clip_raportuj+0x24>
     9ea:	87 e0       	ldi	r24, 0x07	; 7
     9ec:	91 e0       	ldi	r25, 0x01	; 1
     9ee:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     9f2:	04 c0       	rjmp	.+8      	; 0x9fc <clip_raportuj+0x2c>
     9f4:	83 e1       	ldi	r24, 0x13	; 19
     9f6:	91 e0       	ldi	r25, 0x01	; 1
     9f8:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     9fc:	0f 90       	pop	r0
     9fe:	df 91       	pop	r29
     a00:	cf 91       	pop	r28
     a02:	08 95       	ret

00000a04 <signal_odczyt>:
     a04:	86 e4       	ldi	r24, 0x46	; 70
     a06:	91 e0       	ldi	r25, 0x01	; 1
     a08:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
     a0c:	80 91 24 03 	lds	r24, 0x0324	; 0x800324 <gsm_signal_percent>
     a10:	6a e0       	ldi	r22, 0x0A	; 10
     a12:	70 e0       	ldi	r23, 0x00	; 0
     a14:	90 e0       	ldi	r25, 0x00	; 0
     a16:	0e 94 44 0d 	call	0x1a88	; 0x1a88 <uart_putint>
     a1a:	83 e5       	ldi	r24, 0x53	; 83
     a1c:	91 e0       	ldi	r25, 0x01	; 1
     a1e:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
     a22:	08 95       	ret

00000a24 <clip_zapis>:
     a24:	81 30       	cpi	r24, 0x01	; 1
     a26:	31 f4       	brne	.+12     	; 0xa34 <clip_zapis+0x10>
     a28:	60 e0       	ldi	r22, 0x00	; 0
     a2a:	85 e1       	ldi	r24, 0x15	; 21
     a2c:	90 e0       	ldi	r25, 0x00	; 0
     a2e:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
     a32:	08 95       	ret
     a34:	61 e0       	ldi	r22, 0x01	; 1
     a36:	85 e1       	ldi	r24, 0x15	; 21
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
     a3e:	08 95       	ret

00000a40 <odczyt_stanu_wyjscia_a>:
     a40:	cf 93       	push	r28
     a42:	df 93       	push	r29
     a44:	1f 92       	push	r1
     a46:	cd b7       	in	r28, 0x3d	; 61
     a48:	de b7       	in	r29, 0x3e	; 62
     a4a:	80 e1       	ldi	r24, 0x10	; 16
     a4c:	90 e0       	ldi	r25, 0x00	; 0
     a4e:	0e 94 bb 12 	call	0x2576	; 0x2576 <eeprom_read_byte>
     a52:	89 83       	std	Y+1, r24	; 0x01
     a54:	89 81       	ldd	r24, Y+1	; 0x01
     a56:	81 30       	cpi	r24, 0x01	; 1
     a58:	41 f4       	brne	.+16     	; 0xa6a <odczyt_stanu_wyjscia_a+0x2a>
     a5a:	8b b1       	in	r24, 0x0b	; 11
     a5c:	80 64       	ori	r24, 0x40	; 64
     a5e:	8b b9       	out	0x0b, r24	; 11
     a60:	80 ee       	ldi	r24, 0xE0	; 224
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     a68:	07 c0       	rjmp	.+14     	; 0xa78 <odczyt_stanu_wyjscia_a+0x38>
     a6a:	8b b1       	in	r24, 0x0b	; 11
     a6c:	8f 7b       	andi	r24, 0xBF	; 191
     a6e:	8b b9       	out	0x0b, r24	; 11
     a70:	85 ed       	ldi	r24, 0xD5	; 213
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     a78:	0f 90       	pop	r0
     a7a:	df 91       	pop	r29
     a7c:	cf 91       	pop	r28
     a7e:	08 95       	ret

00000a80 <odczyt_stanu_wyjscia_b>:
     a80:	cf 93       	push	r28
     a82:	df 93       	push	r29
     a84:	1f 92       	push	r1
     a86:	cd b7       	in	r28, 0x3d	; 61
     a88:	de b7       	in	r29, 0x3e	; 62
     a8a:	80 e2       	ldi	r24, 0x20	; 32
     a8c:	90 e0       	ldi	r25, 0x00	; 0
     a8e:	0e 94 bb 12 	call	0x2576	; 0x2576 <eeprom_read_byte>
     a92:	89 83       	std	Y+1, r24	; 0x01
     a94:	89 81       	ldd	r24, Y+1	; 0x01
     a96:	81 30       	cpi	r24, 0x01	; 1
     a98:	29 f4       	brne	.+10     	; 0xaa4 <odczyt_stanu_wyjscia_b+0x24>
     a9a:	8b ec       	ldi	r24, 0xCB	; 203
     a9c:	90 e0       	ldi	r25, 0x00	; 0
     a9e:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     aa2:	04 c0       	rjmp	.+8      	; 0xaac <odczyt_stanu_wyjscia_b+0x2c>
     aa4:	80 ec       	ldi	r24, 0xC0	; 192
     aa6:	90 e0       	ldi	r25, 0x00	; 0
     aa8:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     aac:	0f 90       	pop	r0
     aae:	df 91       	pop	r29
     ab0:	cf 91       	pop	r28
     ab2:	08 95       	ret

00000ab4 <soft_timer_init>:
     ab4:	e0 eb       	ldi	r30, 0xB0	; 176
     ab6:	f0 e0       	ldi	r31, 0x00	; 0
     ab8:	80 81       	ld	r24, Z
     aba:	82 60       	ori	r24, 0x02	; 2
     abc:	80 83       	st	Z, r24
     abe:	e1 eb       	ldi	r30, 0xB1	; 177
     ac0:	f0 e0       	ldi	r31, 0x00	; 0
     ac2:	80 81       	ld	r24, Z
     ac4:	87 60       	ori	r24, 0x07	; 7
     ac6:	80 83       	st	Z, r24
     ac8:	88 e4       	ldi	r24, 0x48	; 72
     aca:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
     ace:	82 e0       	ldi	r24, 0x02	; 2
     ad0:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f8070>
     ad4:	08 95       	ret

00000ad6 <reset_power_GSM>:
     ad6:	0e 94 20 05 	call	0xa40	; 0xa40 <odczyt_stanu_wyjscia_a>
     ada:	0e 94 40 05 	call	0xa80	; 0xa80 <odczyt_stanu_wyjscia_b>
     ade:	88 b1       	in	r24, 0x08	; 8
     ae0:	8d 7f       	andi	r24, 0xFD	; 253
     ae2:	88 b9       	out	0x08, r24	; 8
     ae4:	88 ee       	ldi	r24, 0xE8	; 232
     ae6:	93 e0       	ldi	r25, 0x03	; 3
     ae8:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     aec:	88 b1       	in	r24, 0x08	; 8
     aee:	82 60       	ori	r24, 0x02	; 2
     af0:	88 b9       	out	0x08, r24	; 8
     af2:	8b b1       	in	r24, 0x0b	; 11
     af4:	8b 7f       	andi	r24, 0xFB	; 251
     af6:	8b b9       	out	0x0b, r24	; 11
     af8:	80 e7       	ldi	r24, 0x70	; 112
     afa:	97 e1       	ldi	r25, 0x17	; 23
     afc:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     b00:	82 e7       	ldi	r24, 0x72	; 114
     b02:	91 e0       	ldi	r25, 0x01	; 1
     b04:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     b08:	8c eb       	ldi	r24, 0xBC	; 188
     b0a:	92 e0       	ldi	r25, 0x02	; 2
     b0c:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     b10:	82 e7       	ldi	r24, 0x72	; 114
     b12:	91 e0       	ldi	r25, 0x01	; 1
     b14:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     b18:	8c eb       	ldi	r24, 0xBC	; 188
     b1a:	92 e0       	ldi	r25, 0x02	; 2
     b1c:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     b20:	82 e7       	ldi	r24, 0x72	; 114
     b22:	91 e0       	ldi	r25, 0x01	; 1
     b24:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     b28:	8c eb       	ldi	r24, 0xBC	; 188
     b2a:	92 e0       	ldi	r25, 0x02	; 2
     b2c:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     b30:	88 e6       	ldi	r24, 0x68	; 104
     b32:	91 e0       	ldi	r25, 0x01	; 1
     b34:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     b38:	8c eb       	ldi	r24, 0xBC	; 188
     b3a:	92 e0       	ldi	r25, 0x02	; 2
     b3c:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     b40:	8e e7       	ldi	r24, 0x7E	; 126
     b42:	91 e0       	ldi	r25, 0x01	; 1
     b44:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     b48:	8c eb       	ldi	r24, 0xBC	; 188
     b4a:	92 e0       	ldi	r25, 0x02	; 2
     b4c:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     b50:	8e ea       	ldi	r24, 0xAE	; 174
     b52:	91 e0       	ldi	r25, 0x01	; 1
     b54:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     b58:	8c eb       	ldi	r24, 0xBC	; 188
     b5a:	92 e0       	ldi	r25, 0x02	; 2
     b5c:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     b60:	82 e8       	ldi	r24, 0x82	; 130
     b62:	91 e0       	ldi	r25, 0x01	; 1
     b64:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     b68:	80 ea       	ldi	r24, 0xA0	; 160
     b6a:	9f e0       	ldi	r25, 0x0F	; 15
     b6c:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     b70:	84 e4       	ldi	r24, 0x44	; 68
     b72:	91 e0       	ldi	r25, 0x01	; 1
     b74:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     b78:	88 ee       	ldi	r24, 0xE8	; 232
     b7a:	93 e0       	ldi	r25, 0x03	; 3
     b7c:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     b80:	89 eb       	ldi	r24, 0xB9	; 185
     b82:	91 e0       	ldi	r25, 0x01	; 1
     b84:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     b88:	88 ee       	ldi	r24, 0xE8	; 232
     b8a:	93 e0       	ldi	r25, 0x03	; 3
     b8c:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     b90:	8e ea       	ldi	r24, 0xAE	; 174
     b92:	91 e0       	ldi	r25, 0x01	; 1
     b94:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     b98:	88 ee       	ldi	r24, 0xE8	; 232
     b9a:	93 e0       	ldi	r25, 0x03	; 3
     b9c:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     ba0:	80 ea       	ldi	r24, 0xA0	; 160
     ba2:	91 e0       	ldi	r25, 0x01	; 1
     ba4:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     ba8:	88 ee       	ldi	r24, 0xE8	; 232
     baa:	93 e0       	ldi	r25, 0x03	; 3
     bac:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     bb0:	85 e9       	ldi	r24, 0x95	; 149
     bb2:	91 e0       	ldi	r25, 0x01	; 1
     bb4:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     bb8:	88 ee       	ldi	r24, 0xE8	; 232
     bba:	93 e0       	ldi	r25, 0x03	; 3
     bbc:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     bc0:	0e 94 5a 05 	call	0xab4	; 0xab4 <soft_timer_init>
     bc4:	08 95       	ret

00000bc6 <arow_b>:
     bc6:	cf 93       	push	r28
     bc8:	df 93       	push	r29
     bca:	1f 92       	push	r1
     bcc:	cd b7       	in	r28, 0x3d	; 61
     bce:	de b7       	in	r29, 0x3e	; 62
     bd0:	a8 95       	wdr
     bd2:	80 e2       	ldi	r24, 0x20	; 32
     bd4:	90 e0       	ldi	r25, 0x00	; 0
     bd6:	0e 94 bb 12 	call	0x2576	; 0x2576 <eeprom_read_byte>
     bda:	89 83       	std	Y+1, r24	; 0x01
     bdc:	89 81       	ldd	r24, Y+1	; 0x01
     bde:	81 30       	cpi	r24, 0x01	; 1
     be0:	59 f4       	brne	.+22     	; 0xbf8 <arow_b+0x32>
     be2:	8b b1       	in	r24, 0x0b	; 11
     be4:	8f 77       	andi	r24, 0x7F	; 127
     be6:	8b b9       	out	0x0b, r24	; 11
     be8:	8c ed       	ldi	r24, 0xDC	; 220
     bea:	95 e0       	ldi	r25, 0x05	; 5
     bec:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     bf0:	8b b1       	in	r24, 0x0b	; 11
     bf2:	80 68       	ori	r24, 0x80	; 128
     bf4:	8b b9       	out	0x0b, r24	; 11
     bf6:	0a c0       	rjmp	.+20     	; 0xc0c <arow_b+0x46>
     bf8:	8b b1       	in	r24, 0x0b	; 11
     bfa:	80 68       	ori	r24, 0x80	; 128
     bfc:	8b b9       	out	0x0b, r24	; 11
     bfe:	8c ed       	ldi	r24, 0xDC	; 220
     c00:	95 e0       	ldi	r25, 0x05	; 5
     c02:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     c06:	8b b1       	in	r24, 0x0b	; 11
     c08:	8f 77       	andi	r24, 0x7F	; 127
     c0a:	8b b9       	out	0x0b, r24	; 11
     c0c:	0f 90       	pop	r0
     c0e:	df 91       	pop	r29
     c10:	cf 91       	pop	r28
     c12:	08 95       	ret

00000c14 <clip_odczyt>:
     c14:	cf 93       	push	r28
     c16:	df 93       	push	r29
     c18:	1f 92       	push	r1
     c1a:	cd b7       	in	r28, 0x3d	; 61
     c1c:	de b7       	in	r29, 0x3e	; 62
     c1e:	85 e1       	ldi	r24, 0x15	; 21
     c20:	90 e0       	ldi	r25, 0x00	; 0
     c22:	0e 94 bb 12 	call	0x2576	; 0x2576 <eeprom_read_byte>
     c26:	89 83       	std	Y+1, r24	; 0x01
     c28:	8d e6       	ldi	r24, 0x6D	; 109
     c2a:	91 e0       	ldi	r25, 0x01	; 1
     c2c:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     c30:	89 81       	ldd	r24, Y+1	; 0x01
     c32:	81 11       	cpse	r24, r1
     c34:	0e 94 e3 05 	call	0xbc6	; 0xbc6 <arow_b>
     c38:	0f 90       	pop	r0
     c3a:	df 91       	pop	r29
     c3c:	cf 91       	pop	r28
     c3e:	08 95       	ret

00000c40 <temp>:
     c40:	a8 95       	wdr
     c42:	0e 94 e5 01 	call	0x3ca	; 0x3ca <search_sensors>
     c46:	80 93 4e 03 	sts	0x034E, r24	; 0x80034e <czujniki>
     c4a:	60 e0       	ldi	r22, 0x00	; 0
     c4c:	70 e0       	ldi	r23, 0x00	; 0
     c4e:	81 e0       	ldi	r24, 0x01	; 1
     c50:	0e 94 2d 02 	call	0x45a	; 0x45a <DS18X20_start_meas>
     c54:	8e ee       	ldi	r24, 0xEE	; 238
     c56:	92 e0       	ldi	r25, 0x02	; 2
     c58:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
     c5c:	26 ea       	ldi	r18, 0xA6	; 166
     c5e:	33 e0       	ldi	r19, 0x03	; 3
     c60:	43 ef       	ldi	r20, 0xF3	; 243
     c62:	53 e0       	ldi	r21, 0x03	; 3
     c64:	62 ef       	ldi	r22, 0xF2	; 242
     c66:	73 e0       	ldi	r23, 0x03	; 3
     c68:	8a e2       	ldi	r24, 0x2A	; 42
     c6a:	93 e0       	ldi	r25, 0x03	; 3
     c6c:	0e 94 49 02 	call	0x492	; 0x492 <DS18X20_read_meas>
     c70:	81 11       	cpse	r24, r1
     c72:	23 c0       	rjmp	.+70     	; 0xcba <temp+0x7a>
     c74:	86 e5       	ldi	r24, 0x56	; 86
     c76:	91 e0       	ldi	r25, 0x01	; 1
     c78:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
     c7c:	80 91 f2 03 	lds	r24, 0x03F2	; 0x8003f2 <subzero>
     c80:	88 23       	and	r24, r24
     c82:	21 f0       	breq	.+8      	; 0xc8c <temp+0x4c>
     c84:	8d e5       	ldi	r24, 0x5D	; 93
     c86:	91 e0       	ldi	r25, 0x01	; 1
     c88:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
     c8c:	80 91 f3 03 	lds	r24, 0x03F3	; 0x8003f3 <cel>
     c90:	6a e0       	ldi	r22, 0x0A	; 10
     c92:	70 e0       	ldi	r23, 0x00	; 0
     c94:	90 e0       	ldi	r25, 0x00	; 0
     c96:	0e 94 44 0d 	call	0x1a88	; 0x1a88 <uart_putint>
     c9a:	8d e8       	ldi	r24, 0x8D	; 141
     c9c:	91 e0       	ldi	r25, 0x01	; 1
     c9e:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
     ca2:	80 91 a6 03 	lds	r24, 0x03A6	; 0x8003a6 <cel_fract_bits>
     ca6:	6a e0       	ldi	r22, 0x0A	; 10
     ca8:	70 e0       	ldi	r23, 0x00	; 0
     caa:	90 e0       	ldi	r25, 0x00	; 0
     cac:	0e 94 44 0d 	call	0x1a88	; 0x1a88 <uart_putint>
     cb0:	8f e5       	ldi	r24, 0x5F	; 95
     cb2:	91 e0       	ldi	r25, 0x01	; 1
     cb4:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
     cb8:	08 95       	ret
     cba:	8f e1       	ldi	r24, 0x1F	; 31
     cbc:	91 e0       	ldi	r25, 0x01	; 1
     cbe:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     cc2:	08 95       	ret

00000cc4 <blink_long>:
    // LED_OFF;
    // mDelay(400);
}

void blink_long(void) {
    wdt_reset();
     cc4:	a8 95       	wdr
    LED_SYS_ON;
     cc6:	8b b1       	in	r24, 0x0b	; 11
     cc8:	8b 7f       	andi	r24, 0xFB	; 251
     cca:	8b b9       	out	0x0b, r24	; 11
    mDelay(1500);
     ccc:	8c ed       	ldi	r24, 0xDC	; 220
     cce:	95 e0       	ldi	r25, 0x05	; 5
     cd0:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    LED_OFF;
     cd4:	8b b1       	in	r24, 0x0b	; 11
     cd6:	84 60       	ori	r24, 0x04	; 4
     cd8:	8b b9       	out	0x0b, r24	; 11
    mDelay(500);
     cda:	84 ef       	ldi	r24, 0xF4	; 244
     cdc:	91 e0       	ldi	r25, 0x01	; 1
     cde:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    wdt_reset();
     ce2:	a8 95       	wdr
     ce4:	08 95       	ret

00000ce6 <blink_fast>:


void blink_fast(void){


	    LED_SYS_ON;
     ce6:	8b b1       	in	r24, 0x0b	; 11
     ce8:	8b 7f       	andi	r24, 0xFB	; 251
     cea:	8b b9       	out	0x0b, r24	; 11
	    mDelay(100);
     cec:	84 e6       	ldi	r24, 0x64	; 100
     cee:	90 e0       	ldi	r25, 0x00	; 0
     cf0:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
	    LED_OFF;
     cf4:	8b b1       	in	r24, 0x0b	; 11
     cf6:	84 60       	ori	r24, 0x04	; 4
     cf8:	8b b9       	out	0x0b, r24	; 11
	    mDelay(200);
     cfa:	88 ec       	ldi	r24, 0xC8	; 200
     cfc:	90 e0       	ldi	r25, 0x00	; 0
     cfe:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
	    wdt_reset();
     d02:	a8 95       	wdr
     d04:	08 95       	ret

00000d06 <blink_signal_warning>:
}


void blink_signal_warning(void) {
     d06:	cf 93       	push	r28
     d08:	df 93       	push	r29
    // Blink 3 times with long delay
    for (int i = 0; i < 3; i++) {
     d0a:	c0 e0       	ldi	r28, 0x00	; 0
     d0c:	d0 e0       	ldi	r29, 0x00	; 0
     d0e:	04 c0       	rjmp	.+8      	; 0xd18 <blink_signal_warning+0x12>
        blink_long();
     d10:	0e 94 62 06 	call	0xcc4	; 0xcc4 <blink_long>
        wdt_reset();
     d14:	a8 95       	wdr
}


void blink_signal_warning(void) {
    // Blink 3 times with long delay
    for (int i = 0; i < 3; i++) {
     d16:	21 96       	adiw	r28, 0x01	; 1
     d18:	c3 30       	cpi	r28, 0x03	; 3
     d1a:	d1 05       	cpc	r29, r1
     d1c:	cc f3       	brlt	.-14     	; 0xd10 <blink_signal_warning+0xa>
        blink_long();
        wdt_reset();
    }
}
     d1e:	df 91       	pop	r29
     d20:	cf 91       	pop	r28
     d22:	08 95       	ret

00000d24 <check_signal_and_blink>:

void check_signal_and_blink(void) {
    // Blink warning if GSM signal strength is below 45%
    if (gsm_signal_percent < 45) {
     d24:	80 91 24 03 	lds	r24, 0x0324	; 0x800324 <gsm_signal_percent>
     d28:	8d 32       	cpi	r24, 0x2D	; 45
     d2a:	10 f4       	brcc	.+4      	; 0xd30 <check_signal_and_blink+0xc>
        blink_signal_warning();
     d2c:	0e 94 83 06 	call	0xd06	; 0xd06 <blink_signal_warning>
     d30:	08 95       	ret

00000d32 <send_in_alarm>:
    }
}

// --- Alarm and Input Handling ---

void send_in_alarm(void) {
     d32:	cf 93       	push	r28
     d34:	df 93       	push	r29
		);
	}
	else
	{
        uint8_t register temp_reg;
		__asm__ __volatile__ (
     d36:	0f b6       	in	r0, 0x3f	; 63
     d38:	f8 94       	cli
     d3a:	a8 95       	wdr
     d3c:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f8060>
     d40:	88 61       	ori	r24, 0x18	; 24
     d42:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f8060>
     d46:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f8060>
     d4a:	0f be       	out	0x3f, r0	; 63
    blink();
    blink();
    wdt_disable(); // Disable WDT during alarm sequence

    mDelay(100);
     d4c:	84 e6       	ldi	r24, 0x64	; 100
     d4e:	90 e0       	ldi	r25, 0x00	; 0
     d50:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>

    // Send SMS alarm to globalna_tablica_2 (Wsk2 number)
    uart_puts_P(CMGS);
     d54:	84 ed       	ldi	r24, 0xD4	; 212
     d56:	91 e0       	ldi	r25, 0x01	; 1
     d58:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
    mDelay(100);
     d5c:	84 e6       	ldi	r24, 0x64	; 100
     d5e:	90 e0       	ldi	r25, 0x00	; 0
     d60:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_puts("\"");
     d64:	83 e6       	ldi	r24, 0x63	; 99
     d66:	91 e0       	ldi	r25, 0x01	; 1
     d68:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    mDelay(100);
     d6c:	84 e6       	ldi	r24, 0x64	; 100
     d6e:	90 e0       	ldi	r25, 0x00	; 0
     d70:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_puts(globalna_tablica_2);
     d74:	87 e5       	ldi	r24, 0x57	; 87
     d76:	94 e0       	ldi	r25, 0x04	; 4
     d78:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    mDelay(100);
     d7c:	84 e6       	ldi	r24, 0x64	; 100
     d7e:	90 e0       	ldi	r25, 0x00	; 0
     d80:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_puts("\"\r");
     d84:	85 e6       	ldi	r24, 0x65	; 101
     d86:	91 e0       	ldi	r25, 0x01	; 1
     d88:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    mDelay(1000);
     d8c:	88 ee       	ldi	r24, 0xE8	; 232
     d8e:	93 e0       	ldi	r25, 0x03	; 3
     d90:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_puts_P(ALARM); // Send "ALARM!" message
     d94:	8f e4       	ldi	r24, 0x4F	; 79
     d96:	91 e0       	ldi	r25, 0x01	; 1
     d98:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
    mDelay(100);
     d9c:	84 e6       	ldi	r24, 0x64	; 100
     d9e:	90 e0       	ldi	r25, 0x00	; 0
     da0:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_putc('\x1A'); // End SMS
     da4:	8a e1       	ldi	r24, 0x1A	; 26
     da6:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <uart_putc>

    mDelay(5000);
     daa:	88 e8       	ldi	r24, 0x88	; 136
     dac:	93 e1       	ldi	r25, 0x13	; 19
     dae:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_puts_P(ALARM);
     db2:	8f e4       	ldi	r24, 0x4F	; 79
     db4:	91 e0       	ldi	r25, 0x01	; 1
     db6:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
    mDelay(100);
     dba:	84 e6       	ldi	r24, 0x64	; 100
     dbc:	90 e0       	ldi	r25, 0x00	; 0
     dbe:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>

    // Initiate alarm call to globalna_tablica_2
    uart_puts_P(ATD);
     dc2:	84 e6       	ldi	r24, 0x64	; 100
     dc4:	91 e0       	ldi	r25, 0x01	; 1
     dc6:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
    mDelay(100);
     dca:	84 e6       	ldi	r24, 0x64	; 100
     dcc:	90 e0       	ldi	r25, 0x00	; 0
     dce:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_puts(globalna_tablica_2);
     dd2:	87 e5       	ldi	r24, 0x57	; 87
     dd4:	94 e0       	ldi	r25, 0x04	; 4
     dd6:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    mDelay(100);
     dda:	84 e6       	ldi	r24, 0x64	; 100
     ddc:	90 e0       	ldi	r25, 0x00	; 0
     dde:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_puts(";\r");
     de2:	88 e6       	ldi	r24, 0x68	; 104
     de4:	91 e0       	ldi	r25, 0x01	; 1
     de6:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    mDelay(100);
     dea:	84 e6       	ldi	r24, 0x64	; 100
     dec:	90 e0       	ldi	r25, 0x00	; 0
     dee:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_putc('\x1A');
     df2:	8a e1       	ldi	r24, 0x1A	; 26
     df4:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <uart_putc>

    // Long blink sequence during alarm
    int i;
    for (i = 0; i < 150; i = i + 1) {
     df8:	c0 e0       	ldi	r28, 0x00	; 0
     dfa:	d0 e0       	ldi	r29, 0x00	; 0
     dfc:	03 c0       	rjmp	.+6      	; 0xe04 <send_in_alarm+0xd2>
        blink_fast();
     dfe:	0e 94 73 06 	call	0xce6	; 0xce6 <blink_fast>
    mDelay(100);
    uart_putc('\x1A');

    // Long blink sequence during alarm
    int i;
    for (i = 0; i < 150; i = i + 1) {
     e02:	21 96       	adiw	r28, 0x01	; 1
     e04:	c6 39       	cpi	r28, 0x96	; 150
     e06:	d1 05       	cpc	r29, r1
     e08:	d4 f3       	brlt	.-12     	; 0xdfe <send_in_alarm+0xcc>
        blink_fast();
    }

    uart_puts_P(ATH); // Hang up call
     e0a:	8d e6       	ldi	r24, 0x6D	; 109
     e0c:	91 e0       	ldi	r25, 0x01	; 1
     e0e:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
}
     e12:	df 91       	pop	r29
     e14:	cf 91       	pop	r28
     e16:	08 95       	ret

00000e18 <zapis_webasto>:
        }
    }
}

void zapis_webasto(uint8_t stan) {
    if (stan == 1) {
     e18:	81 30       	cpi	r24, 0x01	; 1
     e1a:	31 f4       	brne	.+12     	; 0xe28 <zapis_webasto+0x10>
        eeprom_write_byte((uint8_t*)EEADDR_W, WEBASTO_ON);
     e1c:	61 e0       	ldi	r22, 0x01	; 1
     e1e:	85 e2       	ldi	r24, 0x25	; 37
     e20:	90 e0       	ldi	r25, 0x00	; 0
     e22:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
     e26:	08 95       	ret
    } else {
        eeprom_write_byte((uint8_t*)EEADDR_W, WEBASTO_OFF);
     e28:	60 e0       	ldi	r22, 0x00	; 0
     e2a:	85 e2       	ldi	r24, 0x25	; 37
     e2c:	90 e0       	ldi	r25, 0x00	; 0
     e2e:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
     e32:	08 95       	ret

00000e34 <zapis_input>:
    }
}

void zapis_input(uint8_t stan) {
    if (stan == 1) {
     e34:	81 30       	cpi	r24, 0x01	; 1
     e36:	31 f4       	brne	.+12     	; 0xe44 <zapis_input+0x10>
        eeprom_write_byte((uint8_t*)EEADDR_I, INPUT_ON);
     e38:	60 e0       	ldi	r22, 0x00	; 0
     e3a:	80 e4       	ldi	r24, 0x40	; 64
     e3c:	90 e0       	ldi	r25, 0x00	; 0
     e3e:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
     e42:	08 95       	ret
    } else {
        eeprom_write_byte((uint8_t*)EEADDR_I, INPUT_OFF);
     e44:	61 e0       	ldi	r22, 0x01	; 1
     e46:	80 e4       	ldi	r24, 0x40	; 64
     e48:	90 e0       	ldi	r25, 0x00	; 0
     e4a:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
     e4e:	08 95       	ret

00000e50 <odczyt_input>:
    }
}

void odczyt_input(void) {
     e50:	cf 93       	push	r28
     e52:	df 93       	push	r29
     e54:	1f 92       	push	r1
     e56:	cd b7       	in	r28, 0x3d	; 61
     e58:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t EEByte = eeprom_read_byte((uint8_t*)EEADDR_I);
     e5a:	80 e4       	ldi	r24, 0x40	; 64
     e5c:	90 e0       	ldi	r25, 0x00	; 0
     e5e:	0e 94 bb 12 	call	0x2576	; 0x2576 <eeprom_read_byte>
     e62:	89 83       	std	Y+1, r24	; 0x01
    if (EEByte == INPUT_ON) {
     e64:	89 81       	ldd	r24, Y+1	; 0x01
     e66:	81 11       	cpse	r24, r1
     e68:	02 c0       	rjmp	.+4      	; 0xe6e <odczyt_input+0x1e>
        send_in_alarm(); // Send alarm if input monitoring is ON
     e6a:	0e 94 99 06 	call	0xd32	; 0xd32 <send_in_alarm>
    }
}
     e6e:	0f 90       	pop	r0
     e70:	df 91       	pop	r29
     e72:	cf 91       	pop	r28
     e74:	08 95       	ret

00000e76 <in>:

    uart_puts_P(ATH); // Hang up call
}

void in(void) {
    wdt_reset();
     e76:	a8 95       	wdr
    // Check if KEY_DOWN (assuming input pin check)
    if (KEY_DOWN) {
     e78:	34 99       	sbic	0x06, 4	; 6
     e7a:	0f c0       	rjmp	.+30     	; 0xe9a <in+0x24>
        mDelay(1500);
     e7c:	8c ed       	ldi	r24, 0xDC	; 220
     e7e:	95 e0       	ldi	r25, 0x05	; 5
     e80:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
        // Check if KEY_DOWN is still active and `flaga` (flag, likely for debouncing/state) is set
        if ((KEY_DOWN) && (flaga == 1)) {
     e84:	34 99       	sbic	0x06, 4	; 6
     e86:	17 c0       	rjmp	.+46     	; 0xeb6 <in+0x40>
     e88:	80 91 a7 03 	lds	r24, 0x03A7	; 0x8003a7 <flaga>
     e8c:	81 30       	cpi	r24, 0x01	; 1
     e8e:	99 f4       	brne	.+38     	; 0xeb6 <in+0x40>
            flaga = 0;
     e90:	10 92 a7 03 	sts	0x03A7, r1	; 0x8003a7 <flaga>
            odczyt_input(); // Check if alarm reporting is enabled and send if needed
     e94:	0e 94 28 07 	call	0xe50	; 0xe50 <odczyt_input>
     e98:	08 95       	ret
        }
    } else if (!KEY_DOWN) {
     e9a:	34 9b       	sbis	0x06, 4	; 6
     e9c:	0c c0       	rjmp	.+24     	; 0xeb6 <in+0x40>
        mDelay(50);
     e9e:	82 e3       	ldi	r24, 0x32	; 50
     ea0:	90 e0       	ldi	r25, 0x00	; 0
     ea2:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
        if (!KEY_DOWN) {
     ea6:	34 9b       	sbis	0x06, 4	; 6
     ea8:	06 c0       	rjmp	.+12     	; 0xeb6 <in+0x40>
            flaga = 1;
     eaa:	81 e0       	ldi	r24, 0x01	; 1
     eac:	80 93 a7 03 	sts	0x03A7, r24	; 0x8003a7 <flaga>
            PORTD |= (1 << PD2); // Set a pin (PD2)
     eb0:	8b b1       	in	r24, 0x0b	; 11
     eb2:	84 60       	ori	r24, 0x04	; 4
     eb4:	8b b9       	out	0x0b, r24	; 11
     eb6:	08 95       	ret

00000eb8 <odczyt_input_raport>:
    if (EEByte == INPUT_ON) {
        send_in_alarm(); // Send alarm if input monitoring is ON
    }
}

void odczyt_input_raport(void) {
     eb8:	cf 93       	push	r28
     eba:	df 93       	push	r29
     ebc:	1f 92       	push	r1
     ebe:	cd b7       	in	r28, 0x3d	; 61
     ec0:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t EEByte = eeprom_read_byte((uint8_t*)EEADDR_I);
     ec2:	80 e4       	ldi	r24, 0x40	; 64
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	0e 94 bb 12 	call	0x2576	; 0x2576 <eeprom_read_byte>
     eca:	89 83       	std	Y+1, r24	; 0x01
    if (EEByte == INPUT_ON) {
     ecc:	89 81       	ldd	r24, Y+1	; 0x01
     ece:	81 11       	cpse	r24, r1
     ed0:	05 c0       	rjmp	.+10     	; 0xedc <odczyt_input_raport+0x24>
        uart_puts_P(ALA_ON); // Input Alarm ON \r
     ed2:	8d ef       	ldi	r24, 0xFD	; 253
     ed4:	90 e0       	ldi	r25, 0x00	; 0
     ed6:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
     eda:	04 c0       	rjmp	.+8      	; 0xee4 <odczyt_input_raport+0x2c>
    } else {
        uart_puts_P(ALARM_LOCK); // alarm lock
     edc:	81 ef       	ldi	r24, 0xF1	; 241
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
    }
}
     ee4:	0f 90       	pop	r0
     ee6:	df 91       	pop	r29
     ee8:	cf 91       	pop	r28
     eea:	08 95       	ret

00000eec <raport_globalny>:
// --- Reporting and Status Functions ---

/**
 * @brief Sends a comprehensive status report via SMS.
 */
void raport_globalny(void) {
     eec:	8f 92       	push	r8
     eee:	9f 92       	push	r9
     ef0:	af 92       	push	r10
     ef2:	bf 92       	push	r11
     ef4:	cf 92       	push	r12
     ef6:	df 92       	push	r13
     ef8:	ef 92       	push	r14
     efa:	ff 92       	push	r15
     efc:	cf 93       	push	r28
     efe:	df 93       	push	r29
    mDelay(100);
     f00:	84 e6       	ldi	r24, 0x64	; 100
     f02:	90 e0       	ldi	r25, 0x00	; 0
     f04:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>

    // Send SMS header
    uart_puts_P(CMGS);
     f08:	84 ed       	ldi	r24, 0xD4	; 212
     f0a:	91 e0       	ldi	r25, 0x01	; 1
     f0c:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
    mDelay(100);
     f10:	84 e6       	ldi	r24, 0x64	; 100
     f12:	90 e0       	ldi	r25, 0x00	; 0
     f14:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_puts("\"");
     f18:	83 e6       	ldi	r24, 0x63	; 99
     f1a:	91 e0       	ldi	r25, 0x01	; 1
     f1c:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    mDelay(100);
     f20:	84 e6       	ldi	r24, 0x64	; 100
     f22:	90 e0       	ldi	r25, 0x00	; 0
     f24:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_puts(globalna_tablica_1); // Recipient number
     f28:	88 e4       	ldi	r24, 0x48	; 72
     f2a:	94 e0       	ldi	r25, 0x04	; 4
     f2c:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    mDelay(100);
     f30:	84 e6       	ldi	r24, 0x64	; 100
     f32:	90 e0       	ldi	r25, 0x00	; 0
     f34:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_puts("\"\r");
     f38:	85 e6       	ldi	r24, 0x65	; 101
     f3a:	91 e0       	ldi	r25, 0x01	; 1
     f3c:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    mDelay(100);
     f40:	84 e6       	ldi	r24, 0x64	; 100
     f42:	90 e0       	ldi	r25, 0x00	; 0
     f44:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>

    // Send system info
    uart_puts_P(SYS);
     f48:	86 e3       	ldi	r24, 0x36	; 54
     f4a:	91 e0       	ldi	r25, 0x01	; 1
     f4c:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
    mDelay(50);
     f50:	82 e3       	ldi	r24, 0x32	; 50
     f52:	90 e0       	ldi	r25, 0x00	; 0
     f54:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    signal_odczyt(); // GSM signal strength
     f58:	0e 94 02 05 	call	0xa04	; 0xa04 <signal_odczyt>
    mDelay(100);
     f5c:	84 e6       	ldi	r24, 0x64	; 100
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    temp(); // Temperature
     f64:	0e 94 20 06 	call	0xc40	; 0xc40 <temp>
    mDelay(100);
     f68:	84 e6       	ldi	r24, 0x64	; 100
     f6a:	90 e0       	ldi	r25, 0x00	; 0
     f6c:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_puts_P(ALDO);
     f70:	8b e2       	ldi	r24, 0x2B	; 43
     f72:	91 e0       	ldi	r25, 0x01	; 1
     f74:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
    uart_puts(globalna_tablica_2); // Alarm number (ALDO?)
     f78:	87 e5       	ldi	r24, 0x57	; 87
     f7a:	94 e0       	ldi	r25, 0x04	; 4
     f7c:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    mDelay(50);
     f80:	82 e3       	ldi	r24, 0x32	; 50
     f82:	90 e0       	ldi	r25, 0x00	; 0
     f84:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_puts_P(R);
     f88:	8d e1       	ldi	r24, 0x1D	; 29
     f8a:	91 e0       	ldi	r25, 0x01	; 1
     f8c:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
    odczyt_input_raport(); // Input alarm status
     f90:	0e 94 5c 07 	call	0xeb8	; 0xeb8 <odczyt_input_raport>
    mDelay(50);
     f94:	82 e3       	ldi	r24, 0x32	; 50
     f96:	90 e0       	ldi	r25, 0x00	; 0
     f98:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    clip_raportuj();
     f9c:	0e 94 e8 04 	call	0x9d0	; 0x9d0 <clip_raportuj>
    mDelay(50);
     fa0:	82 e3       	ldi	r24, 0x32	; 50
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    odczyt_stanu_wyjscia_a(); // OUT1 status
     fa8:	0e 94 20 05 	call	0xa40	; 0xa40 <odczyt_stanu_wyjscia_a>
    mDelay(50);
     fac:	82 e3       	ldi	r24, 0x32	; 50
     fae:	90 e0       	ldi	r25, 0x00	; 0
     fb0:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    //uart_puts_P(R);

    // OUT2 status (ON/OFF/Timed)
    uint8_t outb_state = eeprom_read_byte((uint8_t*)EEADDR_B);
     fb4:	80 e2       	ldi	r24, 0x20	; 32
     fb6:	90 e0       	ldi	r25, 0x00	; 0
     fb8:	0e 94 bb 12 	call	0x2576	; 0x2576 <eeprom_read_byte>
     fbc:	c8 2f       	mov	r28, r24
    uint8_t out2_eeprom_mode = eeprom_read_byte((uint8_t*)EEADDR_F);
     fbe:	86 e0       	ldi	r24, 0x06	; 6
     fc0:	90 e0       	ldi	r25, 0x00	; 0
     fc2:	0e 94 bb 12 	call	0x2576	; 0x2576 <eeprom_read_byte>

    if (outb_state == OUTB_ON) {
     fc6:	c1 30       	cpi	r28, 0x01	; 1
     fc8:	09 f0       	breq	.+2      	; 0xfcc <raport_globalny+0xe0>
     fca:	be c0       	rjmp	.+380    	; 0x1148 <raport_globalny+0x25c>
        if (out2_eeprom_mode == OUT2_MODE_ALWAYS_ON) {
     fcc:	81 30       	cpi	r24, 0x01	; 1
     fce:	29 f4       	brne	.+10     	; 0xfda <raport_globalny+0xee>
            uart_puts("OUT2: ON\r");
     fd0:	8b e6       	ldi	r24, 0x6B	; 107
     fd2:	91 e0       	ldi	r25, 0x01	; 1
     fd4:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
     fd8:	bb c0       	rjmp	.+374    	; 0x1150 <raport_globalny+0x264>
        } else if (Timer6 > 0) {
     fda:	80 91 a8 03 	lds	r24, 0x03A8	; 0x8003a8 <Timer6>
     fde:	90 91 a9 03 	lds	r25, 0x03A9	; 0x8003a9 <Timer6+0x1>
     fe2:	a0 91 aa 03 	lds	r26, 0x03AA	; 0x8003aa <Timer6+0x2>
     fe6:	b0 91 ab 03 	lds	r27, 0x03AB	; 0x8003ab <Timer6+0x3>
     fea:	89 2b       	or	r24, r25
     fec:	8a 2b       	or	r24, r26
     fee:	8b 2b       	or	r24, r27
     ff0:	09 f4       	brne	.+2      	; 0xff4 <raport_globalny+0x108>
     ff2:	a5 c0       	rjmp	.+330    	; 0x113e <raport_globalny+0x252>
            // Calculate remaining time in seconds (Timer6 is in 10ms units)
            uint32_t seconds = Timer6 / 100;
     ff4:	80 90 a8 03 	lds	r8, 0x03A8	; 0x8003a8 <Timer6>
     ff8:	90 90 a9 03 	lds	r9, 0x03A9	; 0x8003a9 <Timer6+0x1>
     ffc:	a0 90 aa 03 	lds	r10, 0x03AA	; 0x8003aa <Timer6+0x2>
    1000:	b0 90 ab 03 	lds	r11, 0x03AB	; 0x8003ab <Timer6+0x3>
    1004:	c5 01       	movw	r24, r10
    1006:	b4 01       	movw	r22, r8
    1008:	24 e6       	ldi	r18, 0x64	; 100
    100a:	30 e0       	ldi	r19, 0x00	; 0
    100c:	40 e0       	ldi	r20, 0x00	; 0
    100e:	50 e0       	ldi	r21, 0x00	; 0
    1010:	0e 94 4e 0e 	call	0x1c9c	; 0x1c9c <__udivmodsi4>
    1014:	d2 2f       	mov	r29, r18
    1016:	c3 2f       	mov	r28, r19
    1018:	c2 2e       	mov	r12, r18
    101a:	d3 2e       	mov	r13, r19
    101c:	e4 2e       	mov	r14, r20
    101e:	f5 2e       	mov	r15, r21
            uart_puts("OUT2: ON ");
    1020:	85 e7       	ldi	r24, 0x75	; 117
    1022:	91 e0       	ldi	r25, 0x01	; 1
    1024:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>

            if (seconds >= 3600) {
    1028:	80 e1       	ldi	r24, 0x10	; 16
    102a:	c8 16       	cp	r12, r24
    102c:	8e e0       	ldi	r24, 0x0E	; 14
    102e:	d8 06       	cpc	r13, r24
    1030:	e1 04       	cpc	r14, r1
    1032:	f1 04       	cpc	r15, r1
    1034:	d8 f1       	brcs	.+118    	; 0x10ac <raport_globalny+0x1c0>
                uint32_t hours = seconds / 3600;
    1036:	c5 01       	movw	r24, r10
    1038:	b4 01       	movw	r22, r8
    103a:	20 e4       	ldi	r18, 0x40	; 64
    103c:	3e e7       	ldi	r19, 0x7E	; 126
    103e:	45 e0       	ldi	r20, 0x05	; 5
    1040:	50 e0       	ldi	r21, 0x00	; 0
    1042:	0e 94 4e 0e 	call	0x1c9c	; 0x1c9c <__udivmodsi4>
    1046:	49 01       	movw	r8, r18
    1048:	5a 01       	movw	r10, r20
                uint32_t minutes = (seconds % 3600) / 60;
    104a:	c7 01       	movw	r24, r14
    104c:	b6 01       	movw	r22, r12
    104e:	20 e1       	ldi	r18, 0x10	; 16
    1050:	3e e0       	ldi	r19, 0x0E	; 14
    1052:	40 e0       	ldi	r20, 0x00	; 0
    1054:	50 e0       	ldi	r21, 0x00	; 0
    1056:	0e 94 4e 0e 	call	0x1c9c	; 0x1c9c <__udivmodsi4>
    105a:	2c e3       	ldi	r18, 0x3C	; 60
    105c:	30 e0       	ldi	r19, 0x00	; 0
    105e:	40 e0       	ldi	r20, 0x00	; 0
    1060:	50 e0       	ldi	r21, 0x00	; 0
    1062:	0e 94 4e 0e 	call	0x1c9c	; 0x1c9c <__udivmodsi4>
    1066:	d2 2f       	mov	r29, r18
    1068:	c3 2f       	mov	r28, r19
    106a:	c2 2e       	mov	r12, r18
    106c:	d3 2e       	mov	r13, r19
    106e:	e4 2e       	mov	r14, r20
    1070:	f5 2e       	mov	r15, r21
                uart_putint(hours, 10);
    1072:	6a e0       	ldi	r22, 0x0A	; 10
    1074:	70 e0       	ldi	r23, 0x00	; 0
    1076:	c4 01       	movw	r24, r8
    1078:	0e 94 44 0d 	call	0x1a88	; 0x1a88 <uart_putint>
                uart_puts("h");
    107c:	8f e7       	ldi	r24, 0x7F	; 127
    107e:	91 e0       	ldi	r25, 0x01	; 1
    1080:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
                if (minutes > 0) {
    1084:	cd 28       	or	r12, r13
    1086:	ce 28       	or	r12, r14
    1088:	cf 28       	or	r12, r15
    108a:	09 f4       	brne	.+2      	; 0x108e <raport_globalny+0x1a2>
    108c:	53 c0       	rjmp	.+166    	; 0x1134 <raport_globalny+0x248>
                    uart_puts(" : ");
    108e:	81 e8       	ldi	r24, 0x81	; 129
    1090:	91 e0       	ldi	r25, 0x01	; 1
    1092:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
                    uart_putint(minutes, 10);
    1096:	6a e0       	ldi	r22, 0x0A	; 10
    1098:	70 e0       	ldi	r23, 0x00	; 0
    109a:	8d 2f       	mov	r24, r29
    109c:	9c 2f       	mov	r25, r28
    109e:	0e 94 44 0d 	call	0x1a88	; 0x1a88 <uart_putint>
                    uart_puts("min.");
    10a2:	85 e8       	ldi	r24, 0x85	; 133
    10a4:	91 e0       	ldi	r25, 0x01	; 1
    10a6:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    10aa:	44 c0       	rjmp	.+136    	; 0x1134 <raport_globalny+0x248>
                }
            } else if (seconds >= 60) {
    10ac:	8c e3       	ldi	r24, 0x3C	; 60
    10ae:	c8 16       	cp	r12, r24
    10b0:	d1 04       	cpc	r13, r1
    10b2:	e1 04       	cpc	r14, r1
    10b4:	f1 04       	cpc	r15, r1
    10b6:	a0 f1       	brcs	.+104    	; 0x1120 <raport_globalny+0x234>
                uint32_t minutes = seconds / 60;
    10b8:	c5 01       	movw	r24, r10
    10ba:	b4 01       	movw	r22, r8
    10bc:	20 e7       	ldi	r18, 0x70	; 112
    10be:	37 e1       	ldi	r19, 0x17	; 23
    10c0:	40 e0       	ldi	r20, 0x00	; 0
    10c2:	50 e0       	ldi	r21, 0x00	; 0
    10c4:	0e 94 4e 0e 	call	0x1c9c	; 0x1c9c <__udivmodsi4>
    10c8:	49 01       	movw	r8, r18
    10ca:	5a 01       	movw	r10, r20
                uint32_t remaining_seconds = seconds % 60;
    10cc:	c7 01       	movw	r24, r14
    10ce:	b6 01       	movw	r22, r12
    10d0:	2c e3       	ldi	r18, 0x3C	; 60
    10d2:	30 e0       	ldi	r19, 0x00	; 0
    10d4:	40 e0       	ldi	r20, 0x00	; 0
    10d6:	50 e0       	ldi	r21, 0x00	; 0
    10d8:	0e 94 4e 0e 	call	0x1c9c	; 0x1c9c <__udivmodsi4>
    10dc:	d6 2f       	mov	r29, r22
    10de:	c7 2f       	mov	r28, r23
    10e0:	c6 2e       	mov	r12, r22
    10e2:	d7 2e       	mov	r13, r23
    10e4:	e8 2e       	mov	r14, r24
    10e6:	f9 2e       	mov	r15, r25
                uart_putint(minutes, 10);
    10e8:	6a e0       	ldi	r22, 0x0A	; 10
    10ea:	70 e0       	ldi	r23, 0x00	; 0
    10ec:	c4 01       	movw	r24, r8
    10ee:	0e 94 44 0d 	call	0x1a88	; 0x1a88 <uart_putint>
                uart_puts("min.");
    10f2:	85 e8       	ldi	r24, 0x85	; 133
    10f4:	91 e0       	ldi	r25, 0x01	; 1
    10f6:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
                if (remaining_seconds > 0) {
    10fa:	cd 28       	or	r12, r13
    10fc:	ce 28       	or	r12, r14
    10fe:	cf 28       	or	r12, r15
    1100:	c9 f0       	breq	.+50     	; 0x1134 <raport_globalny+0x248>
                    uart_puts(" : ");
    1102:	81 e8       	ldi	r24, 0x81	; 129
    1104:	91 e0       	ldi	r25, 0x01	; 1
    1106:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
                    uart_putint(remaining_seconds, 10);
    110a:	6a e0       	ldi	r22, 0x0A	; 10
    110c:	70 e0       	ldi	r23, 0x00	; 0
    110e:	8d 2f       	mov	r24, r29
    1110:	9c 2f       	mov	r25, r28
    1112:	0e 94 44 0d 	call	0x1a88	; 0x1a88 <uart_putint>
                    uart_puts("sek.");
    1116:	8a e8       	ldi	r24, 0x8A	; 138
    1118:	91 e0       	ldi	r25, 0x01	; 1
    111a:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    111e:	0a c0       	rjmp	.+20     	; 0x1134 <raport_globalny+0x248>
                }
            } else {
                uart_putint(seconds, 10);
    1120:	6a e0       	ldi	r22, 0x0A	; 10
    1122:	70 e0       	ldi	r23, 0x00	; 0
    1124:	8d 2f       	mov	r24, r29
    1126:	9c 2f       	mov	r25, r28
    1128:	0e 94 44 0d 	call	0x1a88	; 0x1a88 <uart_putint>
                uart_puts("sek.");
    112c:	8a e8       	ldi	r24, 0x8A	; 138
    112e:	91 e0       	ldi	r25, 0x01	; 1
    1130:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
            }
            uart_puts("\r");
    1134:	85 ec       	ldi	r24, 0xC5	; 197
    1136:	91 e0       	ldi	r25, 0x01	; 1
    1138:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    113c:	09 c0       	rjmp	.+18     	; 0x1150 <raport_globalny+0x264>
        } else {
            // State ON, but Timer6=0 and not always_on (potential inconsistency)
            uart_puts("OUT2: ON\r");
    113e:	8b e6       	ldi	r24, 0x6B	; 107
    1140:	91 e0       	ldi	r25, 0x01	; 1
    1142:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    1146:	04 c0       	rjmp	.+8      	; 0x1150 <raport_globalny+0x264>
        }
    } else {
        // State OFF
        uart_puts("OUT2: OFF\r");
    1148:	8f e8       	ldi	r24, 0x8F	; 143
    114a:	91 e0       	ldi	r25, 0x01	; 1
    114c:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    }

    // Other reports


    uart_puts_P(R);
    1150:	8d e1       	ldi	r24, 0x1D	; 29
    1152:	91 e0       	ldi	r25, 0x01	; 1
    1154:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>

    // Firmware information
    uart_puts("Model: Expander GSM \r");
    1158:	8a e9       	ldi	r24, 0x9A	; 154
    115a:	91 e0       	ldi	r25, 0x01	; 1
    115c:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    mDelay(50);
    1160:	82 e3       	ldi	r24, 0x32	; 50
    1162:	90 e0       	ldi	r25, 0x00	; 0
    1164:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_puts("Firmware: 5.7 (2025) \r");
    1168:	80 eb       	ldi	r24, 0xB0	; 176
    116a:	91 e0       	ldi	r25, 0x01	; 1
    116c:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    mDelay(50);
    1170:	82 e3       	ldi	r24, 0x32	; 50
    1172:	90 e0       	ldi	r25, 0x00	; 0
    1174:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_puts("www.sonfy.pl\r");
    1178:	87 ec       	ldi	r24, 0xC7	; 199
    117a:	91 e0       	ldi	r25, 0x01	; 1
    117c:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>

    // Send SMS (Ctrl+Z character)
    uart_putc('\x1A');
    1180:	8a e1       	ldi	r24, 0x1A	; 26
    1182:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <uart_putc>

    // Blink indicator
    for (int i = 0; i < 5; i++) {
    1186:	c0 e0       	ldi	r28, 0x00	; 0
    1188:	d0 e0       	ldi	r29, 0x00	; 0
    118a:	03 c0       	rjmp	.+6      	; 0x1192 <raport_globalny+0x2a6>
        blink_long();
    118c:	0e 94 62 06 	call	0xcc4	; 0xcc4 <blink_long>

    // Send SMS (Ctrl+Z character)
    uart_putc('\x1A');

    // Blink indicator
    for (int i = 0; i < 5; i++) {
    1190:	21 96       	adiw	r28, 0x01	; 1
    1192:	c5 30       	cpi	r28, 0x05	; 5
    1194:	d1 05       	cpc	r29, r1
    1196:	d4 f3       	brlt	.-12     	; 0x118c <raport_globalny+0x2a0>
        blink_long();
    }
}
    1198:	df 91       	pop	r29
    119a:	cf 91       	pop	r28
    119c:	ff 90       	pop	r15
    119e:	ef 90       	pop	r14
    11a0:	df 90       	pop	r13
    11a2:	cf 90       	pop	r12
    11a4:	bf 90       	pop	r11
    11a6:	af 90       	pop	r10
    11a8:	9f 90       	pop	r9
    11aa:	8f 90       	pop	r8
    11ac:	08 95       	ret

000011ae <raport>:
    }
}

// Note: Function `raport()` calls `raport_globalny()`, so they are functionally the same.
void raport(void) {
    raport_globalny();
    11ae:	0e 94 76 07 	call	0xeec	; 0xeec <raport_globalny>
    11b2:	08 95       	ret

000011b4 <raport_odczyt_konfiguracji>:
}

void raport_odczyt_konfiguracji(void) {
    11b4:	cf 93       	push	r28
    11b6:	df 93       	push	r29
    11b8:	1f 92       	push	r1
    11ba:	cd b7       	in	r28, 0x3d	; 61
    11bc:	de b7       	in	r29, 0x3e	; 62
    // Check if reporting is enabled in EEPROM (EEADDR_C) and send report if ON
    volatile uint8_t EEByte = eeprom_read_byte((uint8_t*)EEADDR_C);
    11be:	80 e3       	ldi	r24, 0x30	; 48
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	0e 94 bb 12 	call	0x2576	; 0x2576 <eeprom_read_byte>
    11c6:	89 83       	std	Y+1, r24	; 0x01
    if (EEByte == RAPORT_ON) {
    11c8:	89 81       	ldd	r24, Y+1	; 0x01
    11ca:	81 11       	cpse	r24, r1
    11cc:	02 c0       	rjmp	.+4      	; 0x11d2 <raport_odczyt_konfiguracji+0x1e>
        raport();
    11ce:	0e 94 d7 08 	call	0x11ae	; 0x11ae <raport>
    }
}
    11d2:	0f 90       	pop	r0
    11d4:	df 91       	pop	r29
    11d6:	cf 91       	pop	r28
    11d8:	08 95       	ret

000011da <odczyt_webasto>:
    } else {
        uart_puts_P(ALARM_LOCK); // alarm lock
    }
}

void odczyt_webasto(void) {
    11da:	cf 93       	push	r28
    11dc:	df 93       	push	r29
    11de:	1f 92       	push	r1
    11e0:	cd b7       	in	r28, 0x3d	; 61
    11e2:	de b7       	in	r29, 0x3e	; 62
    // Checks Webasto state from EEPROM and potentially turns OFF OUT2 if Webasto was ON
    volatile uint8_t EEByte = eeprom_read_byte((uint8_t*)EEADDR_W);
    11e4:	85 e2       	ldi	r24, 0x25	; 37
    11e6:	90 e0       	ldi	r25, 0x00	; 0
    11e8:	0e 94 bb 12 	call	0x2576	; 0x2576 <eeprom_read_byte>
    11ec:	89 83       	std	Y+1, r24	; 0x01
    if (EEByte == WEBASTO_ON) {
    11ee:	89 81       	ldd	r24, Y+1	; 0x01
    11f0:	81 30       	cpi	r24, 0x01	; 1
    11f2:	69 f4       	brne	.+26     	; 0x120e <odczyt_webasto+0x34>
        OUT_B_OFF;
    11f4:	8b b1       	in	r24, 0x0b	; 11
    11f6:	8f 77       	andi	r24, 0x7F	; 127
    11f8:	8b b9       	out	0x0b, r24	; 11
        zapis_stanu_wyjsca_b(0);
    11fa:	80 e0       	ldi	r24, 0x00	; 0
    11fc:	0e 94 cc 04 	call	0x998	; 0x998 <zapis_stanu_wyjsca_b>
        eeprom_write_byte((uint8_t*)EEADDR_F, OUT2_MODE_TIMED); // Webasto off, set mode to timed
    1200:	60 e0       	ldi	r22, 0x00	; 0
    1202:	86 e0       	ldi	r24, 0x06	; 6
    1204:	90 e0       	ldi	r25, 0x00	; 0
    1206:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
        out2_always_on_flag = 0;
    120a:	10 92 25 03 	sts	0x0325, r1	; 0x800325 <out2_always_on_flag>
    }
}
    120e:	0f 90       	pop	r0
    1210:	df 91       	pop	r29
    1212:	cf 91       	pop	r28
    1214:	08 95       	ret

00001216 <rejestracja_sieci>:
NetworkRegistrationState current_state = STATE_IDLE;

/**
 * @brief Handles network registration status, GSM polling, and timer expiration.
 */
void rejestracja_sieci(void) {
    1216:	cf 92       	push	r12
    1218:	df 92       	push	r13
    121a:	ef 92       	push	r14
    121c:	ff 92       	push	r15
    // 1. Handle Timer6 expiration (OUT2 timed shutdown)
    if (timer6_expired_flag == 1) {
    121e:	80 91 23 03 	lds	r24, 0x0323	; 0x800323 <timer6_expired_flag>
    1222:	81 30       	cpi	r24, 0x01	; 1
    1224:	a9 f4       	brne	.+42     	; 0x1250 <rejestracja_sieci+0x3a>
        timer6_expired_flag = 0;
    1226:	10 92 23 03 	sts	0x0323, r1	; 0x800323 <timer6_expired_flag>

        OUT_B_OFF;
    122a:	8b b1       	in	r24, 0x0b	; 11
    122c:	8f 77       	andi	r24, 0x7F	; 127
    122e:	8b b9       	out	0x0b, r24	; 11
        zapis_stanu_wyjsca_b(0);
    1230:	80 e0       	ldi	r24, 0x00	; 0
    1232:	0e 94 cc 04 	call	0x998	; 0x998 <zapis_stanu_wyjsca_b>
        eeprom_write_byte((uint8_t*)EEADDR_F, OUT2_MODE_TIMED);
    1236:	60 e0       	ldi	r22, 0x00	; 0
    1238:	86 e0       	ldi	r24, 0x06	; 6
    123a:	90 e0       	ldi	r25, 0x00	; 0
    123c:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
        out2_always_on_flag = 0;
    1240:	10 92 25 03 	sts	0x0325, r1	; 0x800325 <out2_always_on_flag>

        uart_puts("OUT2 wylaczony po czasie\r");
    1244:	85 ed       	ldi	r24, 0xD5	; 213
    1246:	91 e0       	ldi	r25, 0x01	; 1
    1248:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
        raport_odczyt_konfiguracji();
    124c:	0e 94 da 08 	call	0x11b4	; 0x11b4 <raport_odczyt_konfiguracji>
    }

    // 2. Manage GSM polling state machine
    unsigned long current_time = get_current_milliseconds();
    1250:	0e 94 34 04 	call	0x868	; 0x868 <get_current_milliseconds>
    1254:	6b 01       	movw	r12, r22
    1256:	7c 01       	movw	r14, r24

    switch (current_state) {
    1258:	80 91 12 03 	lds	r24, 0x0312	; 0x800312 <current_state>
    125c:	81 30       	cpi	r24, 0x01	; 1
    125e:	09 f4       	brne	.+2      	; 0x1262 <rejestracja_sieci+0x4c>
    1260:	50 c0       	rjmp	.+160    	; 0x1302 <rejestracja_sieci+0xec>
    1262:	38 f0       	brcs	.+14     	; 0x1272 <rejestracja_sieci+0x5c>
    1264:	82 30       	cpi	r24, 0x02	; 2
    1266:	09 f4       	brne	.+2      	; 0x126a <rejestracja_sieci+0x54>
    1268:	65 c0       	rjmp	.+202    	; 0x1334 <rejestracja_sieci+0x11e>
    126a:	83 30       	cpi	r24, 0x03	; 3
    126c:	09 f4       	brne	.+2      	; 0x1270 <rejestracja_sieci+0x5a>
    126e:	71 c0       	rjmp	.+226    	; 0x1352 <rejestracja_sieci+0x13c>
    1270:	81 c0       	rjmp	.+258    	; 0x1374 <rejestracja_sieci+0x15e>
        case STATE_IDLE:
            if (current_time - last_at_time >= AT_INTERVAL_UNIT) {
    1272:	80 91 1b 03 	lds	r24, 0x031B	; 0x80031b <last_at_time>
    1276:	90 91 1c 03 	lds	r25, 0x031C	; 0x80031c <last_at_time+0x1>
    127a:	a0 91 1d 03 	lds	r26, 0x031D	; 0x80031d <last_at_time+0x2>
    127e:	b0 91 1e 03 	lds	r27, 0x031E	; 0x80031e <last_at_time+0x3>
    1282:	a7 01       	movw	r20, r14
    1284:	96 01       	movw	r18, r12
    1286:	28 1b       	sub	r18, r24
    1288:	39 0b       	sbc	r19, r25
    128a:	4a 0b       	sbc	r20, r26
    128c:	5b 0b       	sbc	r21, r27
    128e:	26 39       	cpi	r18, 0x96	; 150
    1290:	31 05       	cpc	r19, r1
    1292:	41 05       	cpc	r20, r1
    1294:	51 05       	cpc	r21, r1
    1296:	20 f0       	brcs	.+8      	; 0x12a0 <rejestracja_sieci+0x8a>
                current_state = STATE_SEND_AT;
    1298:	81 e0       	ldi	r24, 0x01	; 1
    129a:	80 93 12 03 	sts	0x0312, r24	; 0x800312 <current_state>
    129e:	6a c0       	rjmp	.+212    	; 0x1374 <rejestracja_sieci+0x15e>
            } else if (current_time - last_creg_time >= CREG_INTERVAL_UNIT) {
    12a0:	80 91 13 03 	lds	r24, 0x0313	; 0x800313 <last_creg_time>
    12a4:	90 91 14 03 	lds	r25, 0x0314	; 0x800314 <last_creg_time+0x1>
    12a8:	a0 91 15 03 	lds	r26, 0x0315	; 0x800315 <last_creg_time+0x2>
    12ac:	b0 91 16 03 	lds	r27, 0x0316	; 0x800316 <last_creg_time+0x3>
    12b0:	a7 01       	movw	r20, r14
    12b2:	96 01       	movw	r18, r12
    12b4:	28 1b       	sub	r18, r24
    12b6:	39 0b       	sbc	r19, r25
    12b8:	4a 0b       	sbc	r20, r26
    12ba:	5b 0b       	sbc	r21, r27
    12bc:	da 01       	movw	r26, r20
    12be:	c9 01       	movw	r24, r18
    12c0:	88 3e       	cpi	r24, 0xE8	; 232
    12c2:	93 40       	sbci	r25, 0x03	; 3
    12c4:	a1 05       	cpc	r26, r1
    12c6:	b1 05       	cpc	r27, r1
    12c8:	20 f0       	brcs	.+8      	; 0x12d2 <rejestracja_sieci+0xbc>
                current_state = STATE_SEND_CREG;
    12ca:	82 e0       	ldi	r24, 0x02	; 2
    12cc:	80 93 12 03 	sts	0x0312, r24	; 0x800312 <current_state>
    12d0:	51 c0       	rjmp	.+162    	; 0x1374 <rejestracja_sieci+0x15e>
            } else if (current_time - last_csq_time >= CSQ_INTERVAL_UNIT) {
    12d2:	80 91 17 03 	lds	r24, 0x0317	; 0x800317 <last_csq_time>
    12d6:	90 91 18 03 	lds	r25, 0x0318	; 0x800318 <last_csq_time+0x1>
    12da:	a0 91 19 03 	lds	r26, 0x0319	; 0x800319 <last_csq_time+0x2>
    12de:	b0 91 1a 03 	lds	r27, 0x031A	; 0x80031a <last_csq_time+0x3>
    12e2:	c8 1a       	sub	r12, r24
    12e4:	d9 0a       	sbc	r13, r25
    12e6:	ea 0a       	sbc	r14, r26
    12e8:	fb 0a       	sbc	r15, r27
    12ea:	40 ed       	ldi	r20, 0xD0	; 208
    12ec:	c4 16       	cp	r12, r20
    12ee:	47 e0       	ldi	r20, 0x07	; 7
    12f0:	d4 06       	cpc	r13, r20
    12f2:	e1 04       	cpc	r14, r1
    12f4:	f1 04       	cpc	r15, r1
    12f6:	08 f4       	brcc	.+2      	; 0x12fa <rejestracja_sieci+0xe4>
    12f8:	3d c0       	rjmp	.+122    	; 0x1374 <rejestracja_sieci+0x15e>
                current_state = STATE_SEND_CSQ;
    12fa:	83 e0       	ldi	r24, 0x03	; 3
    12fc:	80 93 12 03 	sts	0x0312, r24	; 0x800312 <current_state>
    1300:	39 c0       	rjmp	.+114    	; 0x1374 <rejestracja_sieci+0x15e>
				: "r0"
		);
	}
	else
	{
		__asm__ __volatile__ (
    1302:	9f e0       	ldi	r25, 0x0F	; 15
    1304:	88 e1       	ldi	r24, 0x18	; 24
    1306:	0f b6       	in	r0, 0x3f	; 63
    1308:	f8 94       	cli
    130a:	a8 95       	wdr
    130c:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f8060>
    1310:	0f be       	out	0x3f, r0	; 63
    1312:	90 93 60 00 	sts	0x0060, r25	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f8060>
            }
            break;

        case STATE_SEND_AT:
            wdt_enable(WDTO_2S);
            uart_puts_P(AT);
    1316:	82 e7       	ldi	r24, 0x72	; 114
    1318:	91 e0       	ldi	r25, 0x01	; 1
    131a:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
            last_at_time = current_time;
    131e:	c0 92 1b 03 	sts	0x031B, r12	; 0x80031b <last_at_time>
    1322:	d0 92 1c 03 	sts	0x031C, r13	; 0x80031c <last_at_time+0x1>
    1326:	e0 92 1d 03 	sts	0x031D, r14	; 0x80031d <last_at_time+0x2>
    132a:	f0 92 1e 03 	sts	0x031E, r15	; 0x80031e <last_at_time+0x3>
            current_state = STATE_IDLE;
    132e:	10 92 12 03 	sts	0x0312, r1	; 0x800312 <current_state>
            break;
    1332:	20 c0       	rjmp	.+64     	; 0x1374 <rejestracja_sieci+0x15e>

        case STATE_SEND_CREG:
            uart_puts_P(ATCREG);
    1334:	8a ec       	ldi	r24, 0xCA	; 202
    1336:	91 e0       	ldi	r25, 0x01	; 1
    1338:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
            last_creg_time = current_time;
    133c:	c0 92 13 03 	sts	0x0313, r12	; 0x800313 <last_creg_time>
    1340:	d0 92 14 03 	sts	0x0314, r13	; 0x800314 <last_creg_time+0x1>
    1344:	e0 92 15 03 	sts	0x0315, r14	; 0x800315 <last_creg_time+0x2>
    1348:	f0 92 16 03 	sts	0x0316, r15	; 0x800316 <last_creg_time+0x3>
            current_state = STATE_IDLE;
    134c:	10 92 12 03 	sts	0x0312, r1	; 0x800312 <current_state>
            break;
    1350:	11 c0       	rjmp	.+34     	; 0x1374 <rejestracja_sieci+0x15e>

        case STATE_SEND_CSQ:
            uart_puts_P(ATCSQ);
    1352:	86 e7       	ldi	r24, 0x76	; 118
    1354:	91 e0       	ldi	r25, 0x01	; 1
    1356:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
            wdt_reset(); // Reset WDT before checking signal
    135a:	a8 95       	wdr
            check_signal_and_blink();
    135c:	0e 94 92 06 	call	0xd24	; 0xd24 <check_signal_and_blink>
            last_csq_time = current_time;
    1360:	c0 92 17 03 	sts	0x0317, r12	; 0x800317 <last_csq_time>
    1364:	d0 92 18 03 	sts	0x0318, r13	; 0x800318 <last_csq_time+0x1>
    1368:	e0 92 19 03 	sts	0x0319, r14	; 0x800319 <last_csq_time+0x2>
    136c:	f0 92 1a 03 	sts	0x031A, r15	; 0x80031a <last_csq_time+0x3>
            current_state = STATE_IDLE;
    1370:	10 92 12 03 	sts	0x0312, r1	; 0x800312 <current_state>
            break;
    }

    // 3. Other periodic tasks (Timers 4 and 5)
    if (!Timer4) {
    1374:	80 91 4f 03 	lds	r24, 0x034F	; 0x80034f <Timer4>
    1378:	90 91 50 03 	lds	r25, 0x0350	; 0x800350 <Timer4+0x1>
    137c:	a0 91 51 03 	lds	r26, 0x0351	; 0x800351 <Timer4+0x2>
    1380:	b0 91 52 03 	lds	r27, 0x0352	; 0x800352 <Timer4+0x3>
    1384:	89 2b       	or	r24, r25
    1386:	8a 2b       	or	r24, r26
    1388:	8b 2b       	or	r24, r27
    138a:	71 f4       	brne	.+28     	; 0x13a8 <rejestracja_sieci+0x192>
        Timer4 = 200; // 2 seconds
    138c:	88 ec       	ldi	r24, 0xC8	; 200
    138e:	90 e0       	ldi	r25, 0x00	; 0
    1390:	a0 e0       	ldi	r26, 0x00	; 0
    1392:	b0 e0       	ldi	r27, 0x00	; 0
    1394:	80 93 4f 03 	sts	0x034F, r24	; 0x80034f <Timer4>
    1398:	90 93 50 03 	sts	0x0350, r25	; 0x800350 <Timer4+0x1>
    139c:	a0 93 51 03 	sts	0x0351, r26	; 0x800351 <Timer4+0x2>
    13a0:	b0 93 52 03 	sts	0x0352, r27	; 0x800352 <Timer4+0x3>
        in(); // Check input status (KEY_DOWN)
    13a4:	0e 94 3b 07 	call	0xe76	; 0xe76 <in>
    }
    if (!Timer5) {
    13a8:	80 91 3f 04 	lds	r24, 0x043F	; 0x80043f <Timer5>
    13ac:	90 91 40 04 	lds	r25, 0x0440	; 0x800440 <Timer5+0x1>
    13b0:	a0 91 41 04 	lds	r26, 0x0441	; 0x800441 <Timer5+0x2>
    13b4:	b0 91 42 04 	lds	r27, 0x0442	; 0x800442 <Timer5+0x3>
    13b8:	89 2b       	or	r24, r25
    13ba:	8a 2b       	or	r24, r26
    13bc:	8b 2b       	or	r24, r27
    13be:	89 f4       	brne	.+34     	; 0x13e2 <rejestracja_sieci+0x1cc>
        // Correcting the Timer5 interval: 24000 units * 10ms = 240 seconds = 4 minutes
        Timer5 = 24000;
    13c0:	80 ec       	ldi	r24, 0xC0	; 192
    13c2:	9d e5       	ldi	r25, 0x5D	; 93
    13c4:	a0 e0       	ldi	r26, 0x00	; 0
    13c6:	b0 e0       	ldi	r27, 0x00	; 0
    13c8:	80 93 3f 04 	sts	0x043F, r24	; 0x80043f <Timer5>
    13cc:	90 93 40 04 	sts	0x0440, r25	; 0x800440 <Timer5+0x1>
    13d0:	a0 93 41 04 	sts	0x0441, r26	; 0x800441 <Timer5+0x2>
    13d4:	b0 93 42 04 	sts	0x0442, r27	; 0x800442 <Timer5+0x3>
        odczyt_webasto();
    13d8:	0e 94 ed 08 	call	0x11da	; 0x11da <odczyt_webasto>
        zapis_webasto(0);
    13dc:	80 e0       	ldi	r24, 0x00	; 0
    13de:	0e 94 0c 07 	call	0xe18	; 0xe18 <zapis_webasto>
    }
}
    13e2:	ff 90       	pop	r15
    13e4:	ef 90       	pop	r14
    13e6:	df 90       	pop	r13
    13e8:	cf 90       	pop	r12
    13ea:	08 95       	ret

000013ec <main>:
        }
    }
}

// --- Main Function ---
int main(void) {
    13ec:	cf 93       	push	r28
    13ee:	df 93       	push	r29
    13f0:	00 d0       	rcall	.+0      	; 0x13f2 <main+0x6>
    13f2:	cd b7       	in	r28, 0x3d	; 61
    13f4:	de b7       	in	r29, 0x3e	; 62
    sei(); // Enable global interrupts
    13f6:	78 94       	sei
    LED_OFF; // Turn off system LED
    13f8:	8b b1       	in	r24, 0x0b	; 11
    13fa:	84 60       	ori	r24, 0x04	; 4
    13fc:	8b b9       	out	0x0b, r24	; 11

    // Initialize EEPROM state based on previous state
    volatile uint8_t out2_eeprom_state = eeprom_read_byte((uint8_t*)EEADDR_B);
    13fe:	80 e2       	ldi	r24, 0x20	; 32
    1400:	90 e0       	ldi	r25, 0x00	; 0
    1402:	0e 94 bb 12 	call	0x2576	; 0x2576 <eeprom_read_byte>
    1406:	89 83       	std	Y+1, r24	; 0x01
    volatile uint8_t out2_eeprom_mode = eeprom_read_byte((uint8_t*)EEADDR_F); // Read OUT2 mode
    1408:	86 e0       	ldi	r24, 0x06	; 6
    140a:	90 e0       	ldi	r25, 0x00	; 0
    140c:	0e 94 bb 12 	call	0x2576	; 0x2576 <eeprom_read_byte>
    1410:	8a 83       	std	Y+2, r24	; 0x02

    // OUT2 power reset logic
    if (out2_eeprom_state == OUTB_ON) { // If OUT2 was ON before reset
    1412:	89 81       	ldd	r24, Y+1	; 0x01
    1414:	81 30       	cpi	r24, 0x01	; 1
    1416:	81 f5       	brne	.+96     	; 0x1478 <main+0x8c>
        if (out2_eeprom_mode == OUT2_MODE_ALWAYS_ON) {
    1418:	8a 81       	ldd	r24, Y+2	; 0x02
    141a:	81 30       	cpi	r24, 0x01	; 1
    141c:	99 f4       	brne	.+38     	; 0x1444 <main+0x58>
            // Restore "always on" state
            OUT_B_ON;
    141e:	8b b1       	in	r24, 0x0b	; 11
    1420:	80 68       	ori	r24, 0x80	; 128
    1422:	8b b9       	out	0x0b, r24	; 11
            uart_puts_P(OUT2_ON);
    1424:	8b ec       	ldi	r24, 0xCB	; 203
    1426:	90 e0       	ldi	r25, 0x00	; 0
    1428:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
            out2_always_on_flag = 1;
    142c:	81 e0       	ldi	r24, 0x01	; 1
    142e:	80 93 25 03 	sts	0x0325, r24	; 0x800325 <out2_always_on_flag>
            Timer6 = 0; // Clear timer for permanent ON
    1432:	10 92 a8 03 	sts	0x03A8, r1	; 0x8003a8 <Timer6>
    1436:	10 92 a9 03 	sts	0x03A9, r1	; 0x8003a9 <Timer6+0x1>
    143a:	10 92 aa 03 	sts	0x03AA, r1	; 0x8003aa <Timer6+0x2>
    143e:	10 92 ab 03 	sts	0x03AB, r1	; 0x8003ab <Timer6+0x3>
    1442:	28 c0       	rjmp	.+80     	; 0x1494 <main+0xa8>
        } else {
            // OUT2_MODE_TIMED: Turn off after power reset for safety/consistency
            OUT_B_OFF;
    1444:	8b b1       	in	r24, 0x0b	; 11
    1446:	8f 77       	andi	r24, 0x7F	; 127
    1448:	8b b9       	out	0x0b, r24	; 11
            zapis_stanu_wyjsca_b(0); // Save OFF state to EEPROM
    144a:	80 e0       	ldi	r24, 0x00	; 0
    144c:	0e 94 cc 04 	call	0x998	; 0x998 <zapis_stanu_wyjsca_b>
            eeprom_write_byte((uint8_t*)EEADDR_F, OUT2_MODE_TIMED); // Set mode to TIMED
    1450:	60 e0       	ldi	r22, 0x00	; 0
    1452:	86 e0       	ldi	r24, 0x06	; 6
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
            out2_always_on_flag = 0;
    145a:	10 92 25 03 	sts	0x0325, r1	; 0x800325 <out2_always_on_flag>
            Timer6 = 0;
    145e:	10 92 a8 03 	sts	0x03A8, r1	; 0x8003a8 <Timer6>
    1462:	10 92 a9 03 	sts	0x03A9, r1	; 0x8003a9 <Timer6+0x1>
    1466:	10 92 aa 03 	sts	0x03AA, r1	; 0x8003aa <Timer6+0x2>
    146a:	10 92 ab 03 	sts	0x03AB, r1	; 0x8003ab <Timer6+0x3>
            uart_puts("OUT2 wylaczony (reset zasilania, tryb czasowy)\r");
    146e:	8f ee       	ldi	r24, 0xEF	; 239
    1470:	91 e0       	ldi	r25, 0x01	; 1
    1472:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    1476:	0e c0       	rjmp	.+28     	; 0x1494 <main+0xa8>
        }
    } else {
        // If OUT2 was OFF, keep it OFF
        OUT_B_OFF;
    1478:	8b b1       	in	r24, 0x0b	; 11
    147a:	8f 77       	andi	r24, 0x7F	; 127
    147c:	8b b9       	out	0x0b, r24	; 11
        uart_puts_P(OUT2_OFF);
    147e:	80 ec       	ldi	r24, 0xC0	; 192
    1480:	90 e0       	ldi	r25, 0x00	; 0
    1482:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
        out2_always_on_flag = 0;
    1486:	10 92 25 03 	sts	0x0325, r1	; 0x800325 <out2_always_on_flag>
        eeprom_write_byte((uint8_t*)EEADDR_F, OUT2_MODE_TIMED); // Set default mode
    148a:	60 e0       	ldi	r22, 0x00	; 0
    148c:	86 e0       	ldi	r24, 0x06	; 6
    148e:	90 e0       	ldi	r25, 0x00	; 0
    1490:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
    }

    // Initialize Webasto status (if applicable)
    odczyt_webasto();
    1494:	0e 94 ed 08 	call	0x11da	; 0x11da <odczyt_webasto>
    zapis_webasto(0); // Ensure Webasto state is managed
    1498:	80 e0       	ldi	r24, 0x00	; 0
    149a:	0e 94 0c 07 	call	0xe18	; 0xe18 <zapis_webasto>

    // Initialize ports and GSM modem
    PORTD_USTAW_WYJSCIOWY;
    149e:	8a b1       	in	r24, 0x0a	; 10
    14a0:	84 6c       	ori	r24, 0xC4	; 196
    14a2:	8a b9       	out	0x0a, r24	; 10
    PORTC_USTAW_WYJSCIOWY;
    14a4:	87 b1       	in	r24, 0x07	; 7
    14a6:	82 60       	ori	r24, 0x02	; 2
    14a8:	87 b9       	out	0x07, r24	; 7
    eeprom_write_byte((uint8_t*)EEADDR_D, SIGNAL_H); // Initialize GSM signal threshold
    14aa:	61 e0       	ldi	r22, 0x01	; 1
    14ac:	85 e3       	ldi	r24, 0x35	; 53
    14ae:	90 e0       	ldi	r25, 0x00	; 0
    14b0:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>

    USART_Init(__UBRR); // Initialize UART
    14b4:	83 e0       	ldi	r24, 0x03	; 3
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	0e 94 fa 0c 	call	0x19f4	; 0x19f4 <USART_Init>
    reset_power_GSM(); // Power cycle and initialize GSM module
    14bc:	0e 94 6b 05 	call	0xad6	; 0xad6 <reset_power_GSM>

    // Register UART callback for command processing
    register_uart_str_rx_event_callback(analizuj_dane);
    14c0:	88 ec       	ldi	r24, 0xC8	; 200
    14c2:	9a e0       	ldi	r25, 0x0A	; 10
    14c4:	0e 94 f5 0c 	call	0x19ea	; 0x19ea <register_uart_str_rx_event_callback>
    14c8:	9f e0       	ldi	r25, 0x0F	; 15
    14ca:	88 e1       	ldi	r24, 0x18	; 24
    14cc:	0f b6       	in	r0, 0x3f	; 63
    14ce:	f8 94       	cli
    14d0:	a8 95       	wdr
    14d2:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f8060>
    14d6:	0f be       	out	0x3f, r0	; 63
    14d8:	90 93 60 00 	sts	0x0060, r25	; 0x800060 <__TEXT_REGION_LENGTH__+0x7f8060>

    // Main loop
    while (1) {
        wdt_enable(WDTO_2S); // Enable/refresh Watchdog Timer (2 seconds)
        rejestracja_sieci(); // Handle network registration and timers
    14dc:	0e 94 0b 09 	call	0x1216	; 0x1216 <rejestracja_sieci>
        UART_RX_STR_EVENT(uart_buf); // Process incoming UART data
    14e0:	83 e5       	ldi	r24, 0x53	; 83
    14e2:	93 e0       	ldi	r25, 0x03	; 3
    14e4:	0e 94 d4 0d 	call	0x1ba8	; 0x1ba8 <UART_RX_STR_EVENT>
    14e8:	ef cf       	rjmp	.-34     	; 0x14c8 <main+0xdc>

000014ea <spy>:
    }
}

void spy(void) {
    // Initiate call to globalna_tablica_1 (Wsk1 number)
    blink_long();
    14ea:	0e 94 62 06 	call	0xcc4	; 0xcc4 <blink_long>
    uart_puts_P(ATD);
    14ee:	84 e6       	ldi	r24, 0x64	; 100
    14f0:	91 e0       	ldi	r25, 0x01	; 1
    14f2:	0e 94 35 0d 	call	0x1a6a	; 0x1a6a <uart_puts_P>
    mDelay(100);
    14f6:	84 e6       	ldi	r24, 0x64	; 100
    14f8:	90 e0       	ldi	r25, 0x00	; 0
    14fa:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_puts(globalna_tablica_1);
    14fe:	88 e4       	ldi	r24, 0x48	; 72
    1500:	94 e0       	ldi	r25, 0x04	; 4
    1502:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    mDelay(100);
    1506:	84 e6       	ldi	r24, 0x64	; 100
    1508:	90 e0       	ldi	r25, 0x00	; 0
    150a:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_puts(";\r");
    150e:	88 e6       	ldi	r24, 0x68	; 104
    1510:	91 e0       	ldi	r25, 0x01	; 1
    1512:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    mDelay(100);
    1516:	84 e6       	ldi	r24, 0x64	; 100
    1518:	90 e0       	ldi	r25, 0x00	; 0
    151a:	0e 94 28 04 	call	0x850	; 0x850 <mDelay>
    uart_putc('\x1A');
    151e:	8a e1       	ldi	r24, 0x1A	; 26
    1520:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <uart_putc>
    1524:	08 95       	ret

00001526 <out2_timed_on>:

/**
 * @brief Activates OUT2 for a specified duration in seconds.
 * @param seconds Duration in seconds (1 to 99999).
 */
void out2_timed_on(uint32_t seconds) {
    1526:	cf 92       	push	r12
    1528:	df 92       	push	r13
    152a:	ef 92       	push	r14
    152c:	ff 92       	push	r15
    if (seconds >= 1 && seconds <= 99999) {
    152e:	6b 01       	movw	r12, r22
    1530:	7c 01       	movw	r14, r24
    1532:	21 e0       	ldi	r18, 0x01	; 1
    1534:	c2 1a       	sub	r12, r18
    1536:	d1 08       	sbc	r13, r1
    1538:	e1 08       	sbc	r14, r1
    153a:	f1 08       	sbc	r15, r1
    153c:	2f e9       	ldi	r18, 0x9F	; 159
    153e:	c2 16       	cp	r12, r18
    1540:	26 e8       	ldi	r18, 0x86	; 134
    1542:	d2 06       	cpc	r13, r18
    1544:	21 e0       	ldi	r18, 0x01	; 1
    1546:	e2 06       	cpc	r14, r18
    1548:	f1 04       	cpc	r15, r1
    154a:	e8 f4       	brcc	.+58     	; 0x1586 <out2_timed_on+0x60>
    154c:	6b 01       	movw	r12, r22
    154e:	7c 01       	movw	r14, r24
        OUT_B_ON;
    1550:	8b b1       	in	r24, 0x0b	; 11
    1552:	80 68       	ori	r24, 0x80	; 128
    1554:	8b b9       	out	0x0b, r24	; 11
        zapis_stanu_wyjsca_b(1);
    1556:	81 e0       	ldi	r24, 0x01	; 1
    1558:	0e 94 cc 04 	call	0x998	; 0x998 <zapis_stanu_wyjsca_b>
        eeprom_write_byte((uint8_t*)EEADDR_F, OUT2_MODE_TIMED); // Set mode to timed
    155c:	60 e0       	ldi	r22, 0x00	; 0
    155e:	86 e0       	ldi	r24, 0x06	; 6
    1560:	90 e0       	ldi	r25, 0x00	; 0
    1562:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
        out2_always_on_flag = 0;
    1566:	10 92 25 03 	sts	0x0325, r1	; 0x800325 <out2_always_on_flag>
        // Scale seconds to 10ms units (100 units/second)
        Timer6 = seconds * 100;
    156a:	a4 e6       	ldi	r26, 0x64	; 100
    156c:	b0 e0       	ldi	r27, 0x00	; 0
    156e:	a7 01       	movw	r20, r14
    1570:	96 01       	movw	r18, r12
    1572:	0e 94 70 0e 	call	0x1ce0	; 0x1ce0 <__muluhisi3>
    1576:	60 93 a8 03 	sts	0x03A8, r22	; 0x8003a8 <Timer6>
    157a:	70 93 a9 03 	sts	0x03A9, r23	; 0x8003a9 <Timer6+0x1>
    157e:	80 93 aa 03 	sts	0x03AA, r24	; 0x8003aa <Timer6+0x2>
    1582:	90 93 ab 03 	sts	0x03AB, r25	; 0x8003ab <Timer6+0x3>
    }
}
    1586:	ff 90       	pop	r15
    1588:	ef 90       	pop	r14
    158a:	df 90       	pop	r13
    158c:	cf 90       	pop	r12
    158e:	08 95       	ret

00001590 <analizuj_dane>:
    return atol(space_pos + 1);
}

// --- UART Command Analysis ---

void analizuj_dane(char *buf) {
    1590:	af 92       	push	r10
    1592:	bf 92       	push	r11
    1594:	cf 92       	push	r12
    1596:	df 92       	push	r13
    1598:	ef 92       	push	r14
    159a:	ff 92       	push	r15
    159c:	0f 93       	push	r16
    159e:	1f 93       	push	r17
    15a0:	cf 93       	push	r28
    15a2:	df 93       	push	r29
    15a4:	1f 92       	push	r1
    15a6:	cd b7       	in	r28, 0x3d	; 61
    15a8:	de b7       	in	r29, 0x3e	; 62
    15aa:	8c 01       	movw	r16, r24
    // --- Configuration Handling ---
    strcpy(buf_kopia, buf);
    15ac:	bc 01       	movw	r22, r24
    15ae:	8c ea       	ldi	r24, 0xAC	; 172
    15b0:	93 e0       	ldi	r25, 0x03	; 3
    15b2:	0e 94 ea 0e 	call	0x1dd4	; 0x1dd4 <strcpy>
    wsk1 = strtok(buf, "\"");
    15b6:	63 e6       	ldi	r22, 0x63	; 99
    15b8:	71 e0       	ldi	r23, 0x01	; 1
    15ba:	c8 01       	movw	r24, r16
    15bc:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <strtok>
    15c0:	90 93 a4 03 	sts	0x03A4, r25	; 0x8003a4 <wsk1+0x1>
    15c4:	80 93 a3 03 	sts	0x03A3, r24	; 0x8003a3 <wsk1>
    wsk1 = strtok(NULL, "\"");
    15c8:	63 e6       	ldi	r22, 0x63	; 99
    15ca:	71 e0       	ldi	r23, 0x01	; 1
    15cc:	80 e0       	ldi	r24, 0x00	; 0
    15ce:	90 e0       	ldi	r25, 0x00	; 0
    15d0:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <strtok>
    15d4:	90 93 a4 03 	sts	0x03A4, r25	; 0x8003a4 <wsk1+0x1>
    15d8:	80 93 a3 03 	sts	0x03A3, r24	; 0x8003a3 <wsk1>
    if (wsk1) {
    15dc:	00 97       	sbiw	r24, 0x00	; 0
    15de:	b1 f0       	breq	.+44     	; 0x160c <analizuj_dane+0x7c>
        eeprom_write_block(wsk1, eem_buf_1, strlen(wsk1) + 1);
    15e0:	fc 01       	movw	r30, r24
    15e2:	01 90       	ld	r0, Z+
    15e4:	00 20       	and	r0, r0
    15e6:	e9 f7       	brne	.-6      	; 0x15e2 <analizuj_dane+0x52>
    15e8:	31 97       	sbiw	r30, 0x01	; 1
    15ea:	af 01       	movw	r20, r30
    15ec:	48 1b       	sub	r20, r24
    15ee:	59 0b       	sbc	r21, r25
    15f0:	4f 5f       	subi	r20, 0xFF	; 255
    15f2:	5f 4f       	sbci	r21, 0xFF	; 255
    15f4:	65 e4       	ldi	r22, 0x45	; 69
    15f6:	70 e0       	ldi	r23, 0x00	; 0
    15f8:	0e 94 c3 12 	call	0x2586	; 0x2586 <eeprom_write_block>
        strcpy(globalna_tablica_1, wsk1);
    15fc:	60 91 a3 03 	lds	r22, 0x03A3	; 0x8003a3 <wsk1>
    1600:	70 91 a4 03 	lds	r23, 0x03A4	; 0x8003a4 <wsk1+0x1>
    1604:	88 e4       	ldi	r24, 0x48	; 72
    1606:	94 e0       	ldi	r25, 0x04	; 4
    1608:	0e 94 ea 0e 	call	0x1dd4	; 0x1dd4 <strcpy>
    }
    wsk2 = strtok(buf_kopia, "^");
    160c:	6f e1       	ldi	r22, 0x1F	; 31
    160e:	72 e0       	ldi	r23, 0x02	; 2
    1610:	8c ea       	ldi	r24, 0xAC	; 172
    1612:	93 e0       	ldi	r25, 0x03	; 3
    1614:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <strtok>
    1618:	90 93 3e 04 	sts	0x043E, r25	; 0x80043e <wsk2+0x1>
    161c:	80 93 3d 04 	sts	0x043D, r24	; 0x80043d <wsk2>
    wsk2 = strtok(NULL, "^");
    1620:	6f e1       	ldi	r22, 0x1F	; 31
    1622:	72 e0       	ldi	r23, 0x02	; 2
    1624:	80 e0       	ldi	r24, 0x00	; 0
    1626:	90 e0       	ldi	r25, 0x00	; 0
    1628:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <strtok>
    162c:	90 93 3e 04 	sts	0x043E, r25	; 0x80043e <wsk2+0x1>
    1630:	80 93 3d 04 	sts	0x043D, r24	; 0x80043d <wsk2>
    if (wsk2) {
    1634:	89 2b       	or	r24, r25
    1636:	f1 f0       	breq	.+60     	; 0x1674 <analizuj_dane+0xe4>
        blink_long();
    1638:	0e 94 62 06 	call	0xcc4	; 0xcc4 <blink_long>
        eeprom_write_block(wsk2, eem_buf_2, strlen(wsk2) + 1);
    163c:	80 91 3d 04 	lds	r24, 0x043D	; 0x80043d <wsk2>
    1640:	90 91 3e 04 	lds	r25, 0x043E	; 0x80043e <wsk2+0x1>
    1644:	fc 01       	movw	r30, r24
    1646:	01 90       	ld	r0, Z+
    1648:	00 20       	and	r0, r0
    164a:	e9 f7       	brne	.-6      	; 0x1646 <analizuj_dane+0xb6>
    164c:	31 97       	sbiw	r30, 0x01	; 1
    164e:	af 01       	movw	r20, r30
    1650:	48 1b       	sub	r20, r24
    1652:	59 0b       	sbc	r21, r25
    1654:	4f 5f       	subi	r20, 0xFF	; 255
    1656:	5f 4f       	sbci	r21, 0xFF	; 255
    1658:	60 e0       	ldi	r22, 0x00	; 0
    165a:	70 e0       	ldi	r23, 0x00	; 0
    165c:	0e 94 c3 12 	call	0x2586	; 0x2586 <eeprom_write_block>
        strcpy(globalna_tablica_2, wsk2);
    1660:	60 91 3d 04 	lds	r22, 0x043D	; 0x80043d <wsk2>
    1664:	70 91 3e 04 	lds	r23, 0x043E	; 0x80043e <wsk2+0x1>
    1668:	87 e5       	ldi	r24, 0x57	; 87
    166a:	94 e0       	ldi	r25, 0x04	; 4
    166c:	0e 94 ea 0e 	call	0x1dd4	; 0x1dd4 <strcpy>
        raport_odczyt_konfiguracji();
    1670:	0e 94 da 08 	call	0x11b4	; 0x11b4 <raport_odczyt_konfiguracji>
    }

    // --- GSM and System Command Processing ---

    // Handle OUT2#ON (including timed and permanent modes)
    if (strncmp_P(buf, B_ON, strlen_P(B_ON)) == 0) {
    1674:	47 e0       	ldi	r20, 0x07	; 7
    1676:	50 e0       	ldi	r21, 0x00	; 0
    1678:	64 e2       	ldi	r22, 0x24	; 36
    167a:	72 e0       	ldi	r23, 0x02	; 2
    167c:	c8 01       	movw	r24, r16
    167e:	0e 94 ce 0e 	call	0x1d9c	; 0x1d9c <strncmp_P>
    1682:	89 2b       	or	r24, r25
    1684:	09 f0       	breq	.+2      	; 0x1688 <analizuj_dane+0xf8>
    1686:	68 c0       	rjmp	.+208    	; 0x1758 <analizuj_dane+0x1c8>
        char *ptr_to_seconds_str = buf + strlen_P(B_ON);
    1688:	58 01       	movw	r10, r16
    168a:	27 e0       	ldi	r18, 0x07	; 7
    168c:	a2 0e       	add	r10, r18
    168e:	b1 1c       	adc	r11, r1
        uint32_t seconds = 0;

        // Check if a time value is provided
        if (*ptr_to_seconds_str == ' ') {
    1690:	f8 01       	movw	r30, r16
    1692:	87 81       	ldd	r24, Z+7	; 0x07
    1694:	80 32       	cpi	r24, 0x20	; 32
    1696:	51 f4       	brne	.+20     	; 0x16ac <analizuj_dane+0x11c>
            ptr_to_seconds_str++;
    1698:	58 01       	movw	r10, r16
    169a:	f8 e0       	ldi	r31, 0x08	; 8
    169c:	af 0e       	add	r10, r31
    169e:	b1 1c       	adc	r11, r1
            seconds = atol(ptr_to_seconds_str);
    16a0:	c5 01       	movw	r24, r10
    16a2:	0e 94 9e 0e 	call	0x1d3c	; 0x1d3c <atol>
    16a6:	6b 01       	movw	r12, r22
    16a8:	7c 01       	movw	r14, r24
    16aa:	03 c0       	rjmp	.+6      	; 0x16b2 <analizuj_dane+0x122>
    // --- GSM and System Command Processing ---

    // Handle OUT2#ON (including timed and permanent modes)
    if (strncmp_P(buf, B_ON, strlen_P(B_ON)) == 0) {
        char *ptr_to_seconds_str = buf + strlen_P(B_ON);
        uint32_t seconds = 0;
    16ac:	c1 2c       	mov	r12, r1
    16ae:	d1 2c       	mov	r13, r1
    16b0:	76 01       	movw	r14, r12
            ptr_to_seconds_str++;
            seconds = atol(ptr_to_seconds_str);
        }

        // Process command based on parsed time
        if (seconds == 99999 || *ptr_to_seconds_str == '\0') {
    16b2:	2f e9       	ldi	r18, 0x9F	; 159
    16b4:	c2 16       	cp	r12, r18
    16b6:	26 e8       	ldi	r18, 0x86	; 134
    16b8:	d2 06       	cpc	r13, r18
    16ba:	21 e0       	ldi	r18, 0x01	; 1
    16bc:	e2 06       	cpc	r14, r18
    16be:	f1 04       	cpc	r15, r1
    16c0:	21 f0       	breq	.+8      	; 0x16ca <analizuj_dane+0x13a>
    16c2:	f5 01       	movw	r30, r10
    16c4:	80 81       	ld	r24, Z
    16c6:	81 11       	cpse	r24, r1
    16c8:	1f c0       	rjmp	.+62     	; 0x1708 <analizuj_dane+0x178>
            // Permanent ON (99999 or just "OUT2#ON")
            blink_long();
    16ca:	0e 94 62 06 	call	0xcc4	; 0xcc4 <blink_long>
            OUT_B_ON;
    16ce:	8b b1       	in	r24, 0x0b	; 11
    16d0:	80 68       	ori	r24, 0x80	; 128
    16d2:	8b b9       	out	0x0b, r24	; 11
            zapis_stanu_wyjsca_b(1);
    16d4:	81 e0       	ldi	r24, 0x01	; 1
    16d6:	0e 94 cc 04 	call	0x998	; 0x998 <zapis_stanu_wyjsca_b>
            eeprom_write_byte((uint8_t*)EEADDR_F, OUT2_MODE_ALWAYS_ON);
    16da:	61 e0       	ldi	r22, 0x01	; 1
    16dc:	86 e0       	ldi	r24, 0x06	; 6
    16de:	90 e0       	ldi	r25, 0x00	; 0
    16e0:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
            Timer6 = 0;
    16e4:	10 92 a8 03 	sts	0x03A8, r1	; 0x8003a8 <Timer6>
    16e8:	10 92 a9 03 	sts	0x03A9, r1	; 0x8003a9 <Timer6+0x1>
    16ec:	10 92 aa 03 	sts	0x03AA, r1	; 0x8003aa <Timer6+0x2>
    16f0:	10 92 ab 03 	sts	0x03AB, r1	; 0x8003ab <Timer6+0x3>
            out2_always_on_flag = 1;
    16f4:	81 e0       	ldi	r24, 0x01	; 1
    16f6:	80 93 25 03 	sts	0x0325, r24	; 0x800325 <out2_always_on_flag>
            raport_odczyt_konfiguracji();
    16fa:	0e 94 da 08 	call	0x11b4	; 0x11b4 <raport_odczyt_konfiguracji>
            uart_puts("OUT2 wlaczony na stale\r");
    16fe:	81 e2       	ldi	r24, 0x21	; 33
    1700:	92 e0       	ldi	r25, 0x02	; 2
    1702:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    1706:	65 c1       	rjmp	.+714    	; 0x19d2 <analizuj_dane+0x442>
        } else if (seconds >= 1 && seconds <= 99998) {
    1708:	d7 01       	movw	r26, r14
    170a:	c6 01       	movw	r24, r12
    170c:	01 97       	sbiw	r24, 0x01	; 1
    170e:	a1 09       	sbc	r26, r1
    1710:	b1 09       	sbc	r27, r1
    1712:	8e 39       	cpi	r24, 0x9E	; 158
    1714:	96 48       	sbci	r25, 0x86	; 134
    1716:	a1 40       	sbci	r26, 0x01	; 1
    1718:	b1 05       	cpc	r27, r1
    171a:	c8 f4       	brcc	.+50     	; 0x174e <analizuj_dane+0x1be>
            // Timed ON
            out2_timed_on(seconds);
    171c:	c7 01       	movw	r24, r14
    171e:	b6 01       	movw	r22, r12
    1720:	0e 94 93 0a 	call	0x1526	; 0x1526 <out2_timed_on>
            eeprom_write_byte((uint8_t*)EEADDR_F, OUT2_MODE_TIMED);
    1724:	60 e0       	ldi	r22, 0x00	; 0
    1726:	86 e0       	ldi	r24, 0x06	; 6
    1728:	90 e0       	ldi	r25, 0x00	; 0
    172a:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
            uart_puts("OUT2 wlaczony na ");
    172e:	89 e3       	ldi	r24, 0x39	; 57
    1730:	92 e0       	ldi	r25, 0x02	; 2
    1732:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
            uart_putint(seconds, 10);
    1736:	6a e0       	ldi	r22, 0x0A	; 10
    1738:	70 e0       	ldi	r23, 0x00	; 0
    173a:	c6 01       	movw	r24, r12
    173c:	0e 94 44 0d 	call	0x1a88	; 0x1a88 <uart_putint>
            uart_puts(" sekund\r");
    1740:	8b e4       	ldi	r24, 0x4B	; 75
    1742:	92 e0       	ldi	r25, 0x02	; 2
    1744:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
            out2_always_on_flag = 0;
    1748:	10 92 25 03 	sts	0x0325, r1	; 0x800325 <out2_always_on_flag>
    174c:	42 c1       	rjmp	.+644    	; 0x19d2 <analizuj_dane+0x442>
        } else {
            // Invalid time value
            uart_puts("Blad: Nieprawidlowa wartosc czasu. Uzyj 1-99998s lub 99999 (stale)\r");
    174e:	84 e5       	ldi	r24, 0x54	; 84
    1750:	92 e0       	ldi	r25, 0x02	; 2
    1752:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    1756:	3d c1       	rjmp	.+634    	; 0x19d2 <analizuj_dane+0x442>
        }
    }
    // Handle OUT1 ON/OFF
    else if (strcmp_P(buf, A_ON) == 0) {
    1758:	65 e3       	ldi	r22, 0x35	; 53
    175a:	72 e0       	ldi	r23, 0x02	; 2
    175c:	c8 01       	movw	r24, r16
    175e:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <strcmp_P>
    1762:	89 2b       	or	r24, r25
    1764:	59 f4       	brne	.+22     	; 0x177c <analizuj_dane+0x1ec>

        OUT_A_ON;
    1766:	8b b1       	in	r24, 0x0b	; 11
    1768:	80 64       	ori	r24, 0x40	; 64
    176a:	8b b9       	out	0x0b, r24	; 11
        blink_long();
    176c:	0e 94 62 06 	call	0xcc4	; 0xcc4 <blink_long>
        zapis_stanu_wyjsca_a(1);
    1770:	81 e0       	ldi	r24, 0x01	; 1
    1772:	0e 94 da 04 	call	0x9b4	; 0x9b4 <zapis_stanu_wyjsca_a>
        raport_odczyt_konfiguracji();
    1776:	0e 94 da 08 	call	0x11b4	; 0x11b4 <raport_odczyt_konfiguracji>
    177a:	2b c1       	rjmp	.+598    	; 0x19d2 <analizuj_dane+0x442>
    }
    else if (strcmp_P(buf, A_OFF) == 0) {
    177c:	6c e2       	ldi	r22, 0x2C	; 44
    177e:	72 e0       	ldi	r23, 0x02	; 2
    1780:	c8 01       	movw	r24, r16
    1782:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <strcmp_P>
    1786:	89 2b       	or	r24, r25
    1788:	59 f4       	brne	.+22     	; 0x17a0 <analizuj_dane+0x210>

        OUT_A_OFF;
    178a:	8b b1       	in	r24, 0x0b	; 11
    178c:	8f 7b       	andi	r24, 0xBF	; 191
    178e:	8b b9       	out	0x0b, r24	; 11
        blink_long();
    1790:	0e 94 62 06 	call	0xcc4	; 0xcc4 <blink_long>
        zapis_stanu_wyjsca_a(0);
    1794:	80 e0       	ldi	r24, 0x00	; 0
    1796:	0e 94 da 04 	call	0x9b4	; 0x9b4 <zapis_stanu_wyjsca_a>
        raport_odczyt_konfiguracji();
    179a:	0e 94 da 08 	call	0x11b4	; 0x11b4 <raport_odczyt_konfiguracji>
    179e:	19 c1       	rjmp	.+562    	; 0x19d2 <analizuj_dane+0x442>
    }
    // Handle OUT2#OFF
    else if (strcmp_P(buf, B_OFF) == 0) {
    17a0:	6b e1       	ldi	r22, 0x1B	; 27
    17a2:	72 e0       	ldi	r23, 0x02	; 2
    17a4:	c8 01       	movw	r24, r16
    17a6:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <strcmp_P>
    17aa:	89 2b       	or	r24, r25
    17ac:	91 f4       	brne	.+36     	; 0x17d2 <analizuj_dane+0x242>

        out2_always_on_flag = 0;
    17ae:	10 92 25 03 	sts	0x0325, r1	; 0x800325 <out2_always_on_flag>
        eeprom_write_byte((uint8_t*)EEADDR_F, OUT2_MODE_TIMED); // Default to timed mode after OFF
    17b2:	60 e0       	ldi	r22, 0x00	; 0
    17b4:	86 e0       	ldi	r24, 0x06	; 6
    17b6:	90 e0       	ldi	r25, 0x00	; 0
    17b8:	0e 94 cd 12 	call	0x259a	; 0x259a <eeprom_write_byte>
        OUT_B_OFF;
    17bc:	8b b1       	in	r24, 0x0b	; 11
    17be:	8f 77       	andi	r24, 0x7F	; 127
    17c0:	8b b9       	out	0x0b, r24	; 11
        blink_long();
    17c2:	0e 94 62 06 	call	0xcc4	; 0xcc4 <blink_long>
        zapis_stanu_wyjsca_b(0);
    17c6:	80 e0       	ldi	r24, 0x00	; 0
    17c8:	0e 94 cc 04 	call	0x998	; 0x998 <zapis_stanu_wyjsca_b>
        raport_odczyt_konfiguracji();
    17cc:	0e 94 da 08 	call	0x11b4	; 0x11b4 <raport_odczyt_konfiguracji>
    17d0:	00 c1       	rjmp	.+512    	; 0x19d2 <analizuj_dane+0x442>
    }
    // Handle ALL ON/OFF
    else if (strcmp_P(buf, ALL_ON) == 0) {
    17d2:	64 e1       	ldi	r22, 0x14	; 20
    17d4:	72 e0       	ldi	r23, 0x02	; 2
    17d6:	c8 01       	movw	r24, r16
    17d8:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <strcmp_P>
    17dc:	89 2b       	or	r24, r25
    17de:	89 f4       	brne	.+34     	; 0x1802 <analizuj_dane+0x272>

        OUT_A_ON;
    17e0:	8b b1       	in	r24, 0x0b	; 11
    17e2:	80 64       	ori	r24, 0x40	; 64
    17e4:	8b b9       	out	0x0b, r24	; 11
        OUT_B_ON;
    17e6:	8b b1       	in	r24, 0x0b	; 11
    17e8:	80 68       	ori	r24, 0x80	; 128
    17ea:	8b b9       	out	0x0b, r24	; 11
        blink_long();
    17ec:	0e 94 62 06 	call	0xcc4	; 0xcc4 <blink_long>
        zapis_stanu_wyjsca_a(1);
    17f0:	81 e0       	ldi	r24, 0x01	; 1
    17f2:	0e 94 da 04 	call	0x9b4	; 0x9b4 <zapis_stanu_wyjsca_a>
        zapis_stanu_wyjsca_b(1);
    17f6:	81 e0       	ldi	r24, 0x01	; 1
    17f8:	0e 94 cc 04 	call	0x998	; 0x998 <zapis_stanu_wyjsca_b>
        raport_odczyt_konfiguracji();
    17fc:	0e 94 da 08 	call	0x11b4	; 0x11b4 <raport_odczyt_konfiguracji>
    1800:	e8 c0       	rjmp	.+464    	; 0x19d2 <analizuj_dane+0x442>
    }
    else if (strcmp_P(buf, ALL_OFF) == 0) {
    1802:	6c e0       	ldi	r22, 0x0C	; 12
    1804:	72 e0       	ldi	r23, 0x02	; 2
    1806:	c8 01       	movw	r24, r16
    1808:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <strcmp_P>
    180c:	89 2b       	or	r24, r25
    180e:	89 f4       	brne	.+34     	; 0x1832 <analizuj_dane+0x2a2>

        OUT_A_OFF;
    1810:	8b b1       	in	r24, 0x0b	; 11
    1812:	8f 7b       	andi	r24, 0xBF	; 191
    1814:	8b b9       	out	0x0b, r24	; 11
        OUT_B_OFF;
    1816:	8b b1       	in	r24, 0x0b	; 11
    1818:	8f 77       	andi	r24, 0x7F	; 127
    181a:	8b b9       	out	0x0b, r24	; 11
        blink_long();
    181c:	0e 94 62 06 	call	0xcc4	; 0xcc4 <blink_long>
        zapis_stanu_wyjsca_a(0);
    1820:	80 e0       	ldi	r24, 0x00	; 0
    1822:	0e 94 da 04 	call	0x9b4	; 0x9b4 <zapis_stanu_wyjsca_a>
        zapis_stanu_wyjsca_b(0);
    1826:	80 e0       	ldi	r24, 0x00	; 0
    1828:	0e 94 cc 04 	call	0x998	; 0x998 <zapis_stanu_wyjsca_b>
        raport_odczyt_konfiguracji();
    182c:	0e 94 da 08 	call	0x11b4	; 0x11b4 <raport_odczyt_konfiguracji>
    1830:	d0 c0       	rjmp	.+416    	; 0x19d2 <analizuj_dane+0x442>
    }
    // Handle ALARM ON/OFF
    else if (strcmp_P(buf, ALARM_ON) == 0) {
    1832:	63 e0       	ldi	r22, 0x03	; 3
    1834:	72 e0       	ldi	r23, 0x02	; 2
    1836:	c8 01       	movw	r24, r16
    1838:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <strcmp_P>
    183c:	89 2b       	or	r24, r25
    183e:	41 f4       	brne	.+16     	; 0x1850 <analizuj_dane+0x2c0>
        blink_long();
    1840:	0e 94 62 06 	call	0xcc4	; 0xcc4 <blink_long>
        zapis_input(1);
    1844:	81 e0       	ldi	r24, 0x01	; 1
    1846:	0e 94 1a 07 	call	0xe34	; 0xe34 <zapis_input>
        raport_odczyt_konfiguracji();
    184a:	0e 94 da 08 	call	0x11b4	; 0x11b4 <raport_odczyt_konfiguracji>
    184e:	c1 c0       	rjmp	.+386    	; 0x19d2 <analizuj_dane+0x442>
    }
    else if (strcmp_P(buf, ALARM_OFF) == 0) {
    1850:	68 ef       	ldi	r22, 0xF8	; 248
    1852:	71 e0       	ldi	r23, 0x01	; 1
    1854:	c8 01       	movw	r24, r16
    1856:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <strcmp_P>
    185a:	89 2b       	or	r24, r25
    185c:	41 f4       	brne	.+16     	; 0x186e <analizuj_dane+0x2de>
        blink_long();
    185e:	0e 94 62 06 	call	0xcc4	; 0xcc4 <blink_long>
        zapis_input(0);
    1862:	80 e0       	ldi	r24, 0x00	; 0
    1864:	0e 94 1a 07 	call	0xe34	; 0xe34 <zapis_input>
        raport_odczyt_konfiguracji();
    1868:	0e 94 da 08 	call	0x11b4	; 0x11b4 <raport_odczyt_konfiguracji>
    186c:	b2 c0       	rjmp	.+356    	; 0x19d2 <analizuj_dane+0x442>
    }
    // Handle SPY, RESET, RAPORT
    else if (strcmp_P(buf, SPY) == 0) {
    186e:	62 ee       	ldi	r22, 0xE2	; 226
    1870:	71 e0       	ldi	r23, 0x01	; 1
    1872:	c8 01       	movw	r24, r16
    1874:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <strcmp_P>
    1878:	89 2b       	or	r24, r25
    187a:	29 f4       	brne	.+10     	; 0x1886 <analizuj_dane+0x2f6>
        spy();
    187c:	0e 94 75 0a 	call	0x14ea	; 0x14ea <spy>
        blink_long();
    1880:	0e 94 62 06 	call	0xcc4	; 0xcc4 <blink_long>
    1884:	a6 c0       	rjmp	.+332    	; 0x19d2 <analizuj_dane+0x442>
    }
    else if (strcmp_P(buf, RESET) == 0) {
    1886:	6a ee       	ldi	r22, 0xEA	; 234
    1888:	70 e0       	ldi	r23, 0x00	; 0
    188a:	c8 01       	movw	r24, r16
    188c:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <strcmp_P>
    1890:	89 2b       	or	r24, r25
    1892:	29 f4       	brne	.+10     	; 0x189e <analizuj_dane+0x30e>
        blink_long();
    1894:	0e 94 62 06 	call	0xcc4	; 0xcc4 <blink_long>
        reset();
    1898:	0e 94 3f 04 	call	0x87e	; 0x87e <reset>
    189c:	9a c0       	rjmp	.+308    	; 0x19d2 <analizuj_dane+0x442>
    }
    else if (strcmp_P(buf, RAPORT) == 0) {
    189e:	6d e3       	ldi	r22, 0x3D	; 61
    18a0:	72 e0       	ldi	r23, 0x02	; 2
    18a2:	c8 01       	movw	r24, r16
    18a4:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <strcmp_P>
    18a8:	89 2b       	or	r24, r25
    18aa:	19 f4       	brne	.+6      	; 0x18b2 <analizuj_dane+0x322>

        raport_globalny();
    18ac:	0e 94 76 07 	call	0xeec	; 0xeec <raport_globalny>
    18b0:	90 c0       	rjmp	.+288    	; 0x19d2 <analizuj_dane+0x442>

    }
    // Handle RING/CLIP (Call Line Identification Presentation)

    else if (strcmp_P(buf, CLPOFF) == 0) {
    18b2:	68 ee       	ldi	r22, 0xE8	; 232
    18b4:	71 e0       	ldi	r23, 0x01	; 1
    18b6:	c8 01       	movw	r24, r16
    18b8:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <strcmp_P>
    18bc:	89 2b       	or	r24, r25
    18be:	31 f4       	brne	.+12     	; 0x18cc <analizuj_dane+0x33c>
        blink();
        clip_zapis(1);
    18c0:	81 e0       	ldi	r24, 0x01	; 1
    18c2:	0e 94 12 05 	call	0xa24	; 0xa24 <clip_zapis>
        raport_odczyt_konfiguracji();
    18c6:	0e 94 da 08 	call	0x11b4	; 0x11b4 <raport_odczyt_konfiguracji>
    18ca:	83 c0       	rjmp	.+262    	; 0x19d2 <analizuj_dane+0x442>
    }

    else if (strcmp_P(buf, RING) == 0) {
    18cc:	6d ed       	ldi	r22, 0xDD	; 221
    18ce:	71 e0       	ldi	r23, 0x01	; 1
    18d0:	c8 01       	movw	r24, r16
    18d2:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <strcmp_P>
    18d6:	89 2b       	or	r24, r25
    18d8:	29 f4       	brne	.+10     	; 0x18e4 <analizuj_dane+0x354>

            clip_odczyt();
    18da:	0e 94 0a 06 	call	0xc14	; 0xc14 <clip_odczyt>
            blink_long();
    18de:	0e 94 62 06 	call	0xcc4	; 0xcc4 <blink_long>
    18e2:	77 c0       	rjmp	.+238    	; 0x19d2 <analizuj_dane+0x442>
    }

    else if (strcmp_P(buf, CLPON) == 0) {
    18e4:	61 ef       	ldi	r22, 0xF1	; 241
    18e6:	71 e0       	ldi	r23, 0x01	; 1
    18e8:	c8 01       	movw	r24, r16
    18ea:	0e 94 c5 0e 	call	0x1d8a	; 0x1d8a <strcmp_P>
    18ee:	89 2b       	or	r24, r25
    18f0:	31 f4       	brne	.+12     	; 0x18fe <analizuj_dane+0x36e>
        blink();
        clip_zapis(0);
    18f2:	80 e0       	ldi	r24, 0x00	; 0
    18f4:	0e 94 12 05 	call	0xa24	; 0xa24 <clip_zapis>
        raport_odczyt_konfiguracji();
    18f8:	0e 94 da 08 	call	0x11b4	; 0x11b4 <raport_odczyt_konfiguracji>
    18fc:	6a c0       	rjmp	.+212    	; 0x19d2 <analizuj_dane+0x442>
    }
    // Handle GSM Responses (+CSQ, +CREG)
    else if (strstr(buf, "+CSQ:") != NULL) {
    18fe:	68 e9       	ldi	r22, 0x98	; 152
    1900:	72 e0       	ldi	r23, 0x02	; 2
    1902:	c8 01       	movw	r24, r16
    1904:	0e 94 f1 0e 	call	0x1de2	; 0x1de2 <strstr>
    1908:	89 2b       	or	r24, r25
    190a:	29 f1       	breq	.+74     	; 0x1956 <analizuj_dane+0x3c6>
        uint8_t csq_value;
        if (sscanf(buf, "+CSQ: %hhu", &csq_value) == 1) {
    190c:	ce 01       	movw	r24, r28
    190e:	01 96       	adiw	r24, 0x01	; 1
    1910:	9f 93       	push	r25
    1912:	8f 93       	push	r24
    1914:	8e e9       	ldi	r24, 0x9E	; 158
    1916:	92 e0       	ldi	r25, 0x02	; 2
    1918:	9f 93       	push	r25
    191a:	8f 93       	push	r24
    191c:	1f 93       	push	r17
    191e:	0f 93       	push	r16
    1920:	0e 94 77 0f 	call	0x1eee	; 0x1eee <sscanf>
    1924:	0f 90       	pop	r0
    1926:	0f 90       	pop	r0
    1928:	0f 90       	pop	r0
    192a:	0f 90       	pop	r0
    192c:	0f 90       	pop	r0
    192e:	0f 90       	pop	r0
    1930:	01 97       	sbiw	r24, 0x01	; 1
    1932:	09 f0       	breq	.+2      	; 0x1936 <analizuj_dane+0x3a6>
    1934:	4e c0       	rjmp	.+156    	; 0x19d2 <analizuj_dane+0x442>
            // Convert CSQ value (0-31) to percentage (0-100%)
            gsm_signal_percent = (csq_value >= 31) ? 100 : (csq_value * 100 / 31);
    1936:	89 81       	ldd	r24, Y+1	; 0x01
    1938:	8f 31       	cpi	r24, 0x1F	; 31
    193a:	48 f4       	brcc	.+18     	; 0x194e <analizuj_dane+0x3be>
    193c:	24 e6       	ldi	r18, 0x64	; 100
    193e:	82 9f       	mul	r24, r18
    1940:	c0 01       	movw	r24, r0
    1942:	11 24       	eor	r1, r1
    1944:	6f e1       	ldi	r22, 0x1F	; 31
    1946:	70 e0       	ldi	r23, 0x00	; 0
    1948:	0e 94 3a 0e 	call	0x1c74	; 0x1c74 <__divmodhi4>
    194c:	01 c0       	rjmp	.+2      	; 0x1950 <analizuj_dane+0x3c0>
    194e:	64 e6       	ldi	r22, 0x64	; 100
    1950:	60 93 24 03 	sts	0x0324, r22	; 0x800324 <gsm_signal_percent>
    1954:	3e c0       	rjmp	.+124    	; 0x19d2 <analizuj_dane+0x442>
        }
    }
    else if (strcmp(buf, "+CREG: 0,1") == 0 ||
    1956:	69 ea       	ldi	r22, 0xA9	; 169
    1958:	72 e0       	ldi	r23, 0x02	; 2
    195a:	c8 01       	movw	r24, r16
    195c:	0e 94 e1 0e 	call	0x1dc2	; 0x1dc2 <strcmp>
    1960:	89 2b       	or	r24, r25
    1962:	71 f0       	breq	.+28     	; 0x1980 <analizuj_dane+0x3f0>
             strcmp(buf, "+CREG: 0,4") == 0 ||
    1964:	64 eb       	ldi	r22, 0xB4	; 180
    1966:	72 e0       	ldi	r23, 0x02	; 2
    1968:	c8 01       	movw	r24, r16
    196a:	0e 94 e1 0e 	call	0x1dc2	; 0x1dc2 <strcmp>
        if (sscanf(buf, "+CSQ: %hhu", &csq_value) == 1) {
            // Convert CSQ value (0-31) to percentage (0-100%)
            gsm_signal_percent = (csq_value >= 31) ? 100 : (csq_value * 100 / 31);
        }
    }
    else if (strcmp(buf, "+CREG: 0,1") == 0 ||
    196e:	89 2b       	or	r24, r25
    1970:	39 f0       	breq	.+14     	; 0x1980 <analizuj_dane+0x3f0>
             strcmp(buf, "+CREG: 0,4") == 0 ||
             strcmp(buf, "+CREG: 0,5") == 0) {
    1972:	6f eb       	ldi	r22, 0xBF	; 191
    1974:	72 e0       	ldi	r23, 0x02	; 2
    1976:	c8 01       	movw	r24, r16
    1978:	0e 94 e1 0e 	call	0x1dc2	; 0x1dc2 <strcmp>
            // Convert CSQ value (0-31) to percentage (0-100%)
            gsm_signal_percent = (csq_value >= 31) ? 100 : (csq_value * 100 / 31);
        }
    }
    else if (strcmp(buf, "+CREG: 0,1") == 0 ||
             strcmp(buf, "+CREG: 0,4") == 0 ||
    197c:	89 2b       	or	r24, r25
    197e:	21 f4       	brne	.+8      	; 0x1988 <analizuj_dane+0x3f8>
             strcmp(buf, "+CREG: 0,5") == 0) {
        LED_OFF; // Network registered/roaming/unknown
    1980:	8b b1       	in	r24, 0x0b	; 11
    1982:	84 60       	ori	r24, 0x04	; 4
    1984:	8b b9       	out	0x0b, r24	; 11
    1986:	25 c0       	rjmp	.+74     	; 0x19d2 <analizuj_dane+0x442>
    }
    else if (strcmp(buf, "+CREG: 0,0") == 0 || // Not registered, searching
    1988:	6a ec       	ldi	r22, 0xCA	; 202
    198a:	72 e0       	ldi	r23, 0x02	; 2
    198c:	c8 01       	movw	r24, r16
    198e:	0e 94 e1 0e 	call	0x1dc2	; 0x1dc2 <strcmp>
    1992:	89 2b       	or	r24, r25
    1994:	e1 f0       	breq	.+56     	; 0x19ce <analizuj_dane+0x43e>
             strcmp(buf, "+CPIN: NOT READY") == 0 ||
    1996:	65 ed       	ldi	r22, 0xD5	; 213
    1998:	72 e0       	ldi	r23, 0x02	; 2
    199a:	c8 01       	movw	r24, r16
    199c:	0e 94 e1 0e 	call	0x1dc2	; 0x1dc2 <strcmp>
    else if (strcmp(buf, "+CREG: 0,1") == 0 ||
             strcmp(buf, "+CREG: 0,4") == 0 ||
             strcmp(buf, "+CREG: 0,5") == 0) {
        LED_OFF; // Network registered/roaming/unknown
    }
    else if (strcmp(buf, "+CREG: 0,0") == 0 || // Not registered, searching
    19a0:	89 2b       	or	r24, r25
    19a2:	a9 f0       	breq	.+42     	; 0x19ce <analizuj_dane+0x43e>
             strcmp(buf, "+CPIN: NOT READY") == 0 ||
             strcmp(buf, "+CPIN: NOT INSERTED") == 0 ||
    19a4:	66 ee       	ldi	r22, 0xE6	; 230
    19a6:	72 e0       	ldi	r23, 0x02	; 2
    19a8:	c8 01       	movw	r24, r16
    19aa:	0e 94 e1 0e 	call	0x1dc2	; 0x1dc2 <strcmp>
             strcmp(buf, "+CREG: 0,4") == 0 ||
             strcmp(buf, "+CREG: 0,5") == 0) {
        LED_OFF; // Network registered/roaming/unknown
    }
    else if (strcmp(buf, "+CREG: 0,0") == 0 || // Not registered, searching
             strcmp(buf, "+CPIN: NOT READY") == 0 ||
    19ae:	89 2b       	or	r24, r25
    19b0:	71 f0       	breq	.+28     	; 0x19ce <analizuj_dane+0x43e>
             strcmp(buf, "+CPIN: NOT INSERTED") == 0 ||
             strcmp(buf, " +CSQ: 0,0") == 0 || // No signal
    19b2:	6a ef       	ldi	r22, 0xFA	; 250
    19b4:	72 e0       	ldi	r23, 0x02	; 2
    19b6:	c8 01       	movw	r24, r16
    19b8:	0e 94 e1 0e 	call	0x1dc2	; 0x1dc2 <strcmp>
             strcmp(buf, "+CREG: 0,5") == 0) {
        LED_OFF; // Network registered/roaming/unknown
    }
    else if (strcmp(buf, "+CREG: 0,0") == 0 || // Not registered, searching
             strcmp(buf, "+CPIN: NOT READY") == 0 ||
             strcmp(buf, "+CPIN: NOT INSERTED") == 0 ||
    19bc:	89 2b       	or	r24, r25
    19be:	39 f0       	breq	.+14     	; 0x19ce <analizuj_dane+0x43e>
             strcmp(buf, " +CSQ: 0,0") == 0 || // No signal
             strcmp(buf, "+CREG: 0,3") == 0) // Registration denied
    19c0:	65 e0       	ldi	r22, 0x05	; 5
    19c2:	73 e0       	ldi	r23, 0x03	; 3
    19c4:	c8 01       	movw	r24, r16
    19c6:	0e 94 e1 0e 	call	0x1dc2	; 0x1dc2 <strcmp>
        LED_OFF; // Network registered/roaming/unknown
    }
    else if (strcmp(buf, "+CREG: 0,0") == 0 || // Not registered, searching
             strcmp(buf, "+CPIN: NOT READY") == 0 ||
             strcmp(buf, "+CPIN: NOT INSERTED") == 0 ||
             strcmp(buf, " +CSQ: 0,0") == 0 || // No signal
    19ca:	89 2b       	or	r24, r25
    19cc:	11 f4       	brne	.+4      	; 0x19d2 <analizuj_dane+0x442>
             strcmp(buf, "+CREG: 0,3") == 0) // Registration denied
    {
        reset(); // Hard reset modem on critical errors
    19ce:	0e 94 3f 04 	call	0x87e	; 0x87e <reset>
    }
}
    19d2:	0f 90       	pop	r0
    19d4:	df 91       	pop	r29
    19d6:	cf 91       	pop	r28
    19d8:	1f 91       	pop	r17
    19da:	0f 91       	pop	r16
    19dc:	ff 90       	pop	r15
    19de:	ef 90       	pop	r14
    19e0:	df 90       	pop	r13
    19e2:	cf 90       	pop	r12
    19e4:	bf 90       	pop	r11
    19e6:	af 90       	pop	r10
    19e8:	08 95       	ret

000019ea <register_uart_str_rx_event_callback>:
        if( res > -1 || !time_out_ms ) break;
        else if( time_out_ms-- ) _delay_ms(1);
    } while( res < 0 );
    if( res<0 ) res = 0;
    return res;
}
    19ea:	90 93 29 03 	sts	0x0329, r25	; 0x800329 <uart_rx_str_event_callback+0x1>
    19ee:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <uart_rx_str_event_callback>
    19f2:	08 95       	ret

000019f4 <USART_Init>:
    19f4:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
    19f8:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
    19fc:	e1 ec       	ldi	r30, 0xC1	; 193
    19fe:	f0 e0       	ldi	r31, 0x00	; 0
    1a00:	88 e1       	ldi	r24, 0x18	; 24
    1a02:	80 83       	st	Z, r24
    1a04:	86 e0       	ldi	r24, 0x06	; 6
    1a06:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
    1a0a:	80 81       	ld	r24, Z
    1a0c:	88 69       	ori	r24, 0x98	; 152
    1a0e:	80 83       	st	Z, r24
    1a10:	08 95       	ret

00001a12 <uart_putc>:
    1a12:	3f b7       	in	r19, 0x3f	; 63
    1a14:	f8 94       	cli
    1a16:	21 e0       	ldi	r18, 0x01	; 1
    1a18:	05 c0       	rjmp	.+10     	; 0x1a24 <uart_putc+0x12>
    1a1a:	90 91 66 04 	lds	r25, 0x0466	; 0x800466 <UART_TxHead>
    1a1e:	9f 5f       	subi	r25, 0xFF	; 255
    1a20:	91 70       	andi	r25, 0x01	; 1
    1a22:	20 e0       	ldi	r18, 0x00	; 0
    1a24:	21 11       	cpse	r18, r1
    1a26:	f9 cf       	rjmp	.-14     	; 0x1a1a <uart_putc+0x8>
    1a28:	3f bf       	out	0x3f, r19	; 63
    1a2a:	20 91 68 04 	lds	r18, 0x0468	; 0x800468 <UART_TxTail>
    1a2e:	92 17       	cp	r25, r18
    1a30:	e1 f3       	breq	.-8      	; 0x1a2a <uart_putc+0x18>
    1a32:	e9 2f       	mov	r30, r25
    1a34:	f0 e0       	ldi	r31, 0x00	; 0
    1a36:	e7 59       	subi	r30, 0x97	; 151
    1a38:	fb 4f       	sbci	r31, 0xFB	; 251
    1a3a:	80 83       	st	Z, r24
    1a3c:	90 93 66 04 	sts	0x0466, r25	; 0x800466 <UART_TxHead>
    1a40:	e1 ec       	ldi	r30, 0xC1	; 193
    1a42:	f0 e0       	ldi	r31, 0x00	; 0
    1a44:	80 81       	ld	r24, Z
    1a46:	80 62       	ori	r24, 0x20	; 32
    1a48:	80 83       	st	Z, r24
    1a4a:	08 95       	ret

00001a4c <uart_puts>:
    1a4c:	cf 93       	push	r28
    1a4e:	df 93       	push	r29
    1a50:	fc 01       	movw	r30, r24
    1a52:	03 c0       	rjmp	.+6      	; 0x1a5a <uart_puts+0xe>
    1a54:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <uart_putc>
    1a58:	fe 01       	movw	r30, r28
    1a5a:	ef 01       	movw	r28, r30
    1a5c:	21 96       	adiw	r28, 0x01	; 1
    1a5e:	80 81       	ld	r24, Z
    1a60:	81 11       	cpse	r24, r1
    1a62:	f8 cf       	rjmp	.-16     	; 0x1a54 <uart_puts+0x8>
    1a64:	df 91       	pop	r29
    1a66:	cf 91       	pop	r28
    1a68:	08 95       	ret

00001a6a <uart_puts_P>:
    1a6a:	cf 93       	push	r28
    1a6c:	df 93       	push	r29
    1a6e:	fc 01       	movw	r30, r24
    1a70:	03 c0       	rjmp	.+6      	; 0x1a78 <uart_puts_P+0xe>
    1a72:	0e 94 09 0d 	call	0x1a12	; 0x1a12 <uart_putc>
    1a76:	fe 01       	movw	r30, r28
    1a78:	ef 01       	movw	r28, r30
    1a7a:	21 96       	adiw	r28, 0x01	; 1
    1a7c:	84 91       	lpm	r24, Z
    1a7e:	81 11       	cpse	r24, r1
    1a80:	f8 cf       	rjmp	.-16     	; 0x1a72 <uart_puts_P+0x8>
    1a82:	df 91       	pop	r29
    1a84:	cf 91       	pop	r28
    1a86:	08 95       	ret

00001a88 <uart_putint>:
    1a88:	cf 93       	push	r28
    1a8a:	df 93       	push	r29
    1a8c:	cd b7       	in	r28, 0x3d	; 61
    1a8e:	de b7       	in	r29, 0x3e	; 62
    1a90:	61 97       	sbiw	r28, 0x11	; 17
    1a92:	0f b6       	in	r0, 0x3f	; 63
    1a94:	f8 94       	cli
    1a96:	de bf       	out	0x3e, r29	; 62
    1a98:	0f be       	out	0x3f, r0	; 63
    1a9a:	cd bf       	out	0x3d, r28	; 61
    1a9c:	ab 01       	movw	r20, r22
    1a9e:	be 01       	movw	r22, r28
    1aa0:	6f 5f       	subi	r22, 0xFF	; 255
    1aa2:	7f 4f       	sbci	r23, 0xFF	; 255
    1aa4:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <itoa>
    1aa8:	ce 01       	movw	r24, r28
    1aaa:	01 96       	adiw	r24, 0x01	; 1
    1aac:	0e 94 26 0d 	call	0x1a4c	; 0x1a4c <uart_puts>
    1ab0:	61 96       	adiw	r28, 0x11	; 17
    1ab2:	0f b6       	in	r0, 0x3f	; 63
    1ab4:	f8 94       	cli
    1ab6:	de bf       	out	0x3e, r29	; 62
    1ab8:	0f be       	out	0x3f, r0	; 63
    1aba:	cd bf       	out	0x3d, r28	; 61
    1abc:	df 91       	pop	r29
    1abe:	cf 91       	pop	r28
    1ac0:	08 95       	ret

00001ac2 <__vector_19>:
    1ac2:	1f 92       	push	r1
    1ac4:	0f 92       	push	r0
    1ac6:	0f b6       	in	r0, 0x3f	; 63
    1ac8:	0f 92       	push	r0
    1aca:	11 24       	eor	r1, r1
    1acc:	8f 93       	push	r24
    1ace:	9f 93       	push	r25
    1ad0:	ef 93       	push	r30
    1ad2:	ff 93       	push	r31
    1ad4:	90 91 66 04 	lds	r25, 0x0466	; 0x800466 <UART_TxHead>
    1ad8:	80 91 68 04 	lds	r24, 0x0468	; 0x800468 <UART_TxTail>
    1adc:	98 17       	cp	r25, r24
    1ade:	79 f0       	breq	.+30     	; 0x1afe <__vector_19+0x3c>
    1ae0:	80 91 68 04 	lds	r24, 0x0468	; 0x800468 <UART_TxTail>
    1ae4:	8f 5f       	subi	r24, 0xFF	; 255
    1ae6:	81 70       	andi	r24, 0x01	; 1
    1ae8:	80 93 68 04 	sts	0x0468, r24	; 0x800468 <UART_TxTail>
    1aec:	e0 91 68 04 	lds	r30, 0x0468	; 0x800468 <UART_TxTail>
    1af0:	f0 e0       	ldi	r31, 0x00	; 0
    1af2:	e7 59       	subi	r30, 0x97	; 151
    1af4:	fb 4f       	sbci	r31, 0xFB	; 251
    1af6:	80 81       	ld	r24, Z
    1af8:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
    1afc:	05 c0       	rjmp	.+10     	; 0x1b08 <__vector_19+0x46>
    1afe:	e1 ec       	ldi	r30, 0xC1	; 193
    1b00:	f0 e0       	ldi	r31, 0x00	; 0
    1b02:	80 81       	ld	r24, Z
    1b04:	8f 7d       	andi	r24, 0xDF	; 223
    1b06:	80 83       	st	Z, r24
    1b08:	ff 91       	pop	r31
    1b0a:	ef 91       	pop	r30
    1b0c:	9f 91       	pop	r25
    1b0e:	8f 91       	pop	r24
    1b10:	0f 90       	pop	r0
    1b12:	0f be       	out	0x3f, r0	; 63
    1b14:	0f 90       	pop	r0
    1b16:	1f 90       	pop	r1
    1b18:	18 95       	reti

00001b1a <uart_getc>:
    1b1a:	90 91 6b 04 	lds	r25, 0x046B	; 0x80046b <UART_RxHead>
    1b1e:	80 91 6c 04 	lds	r24, 0x046C	; 0x80046c <UART_RxTail>
    1b22:	98 17       	cp	r25, r24
    1b24:	c1 f0       	breq	.+48     	; 0x1b56 <uart_getc+0x3c>
    1b26:	3f b7       	in	r19, 0x3f	; 63
    1b28:	f8 94       	cli
    1b2a:	21 e0       	ldi	r18, 0x01	; 1
    1b2c:	8f ef       	ldi	r24, 0xFF	; 255
    1b2e:	9f ef       	ldi	r25, 0xFF	; 255
    1b30:	0e c0       	rjmp	.+28     	; 0x1b4e <uart_getc+0x34>
    1b32:	80 91 6c 04 	lds	r24, 0x046C	; 0x80046c <UART_RxTail>
    1b36:	8f 5f       	subi	r24, 0xFF	; 255
    1b38:	8f 77       	andi	r24, 0x7F	; 127
    1b3a:	80 93 6c 04 	sts	0x046C, r24	; 0x80046c <UART_RxTail>
    1b3e:	e0 91 6c 04 	lds	r30, 0x046C	; 0x80046c <UART_RxTail>
    1b42:	f0 e0       	ldi	r31, 0x00	; 0
    1b44:	e3 59       	subi	r30, 0x93	; 147
    1b46:	fb 4f       	sbci	r31, 0xFB	; 251
    1b48:	80 81       	ld	r24, Z
    1b4a:	90 e0       	ldi	r25, 0x00	; 0
    1b4c:	20 e0       	ldi	r18, 0x00	; 0
    1b4e:	21 11       	cpse	r18, r1
    1b50:	f0 cf       	rjmp	.-32     	; 0x1b32 <uart_getc+0x18>
    1b52:	3f bf       	out	0x3f, r19	; 63
    1b54:	08 95       	ret
    1b56:	8f ef       	ldi	r24, 0xFF	; 255
    1b58:	9f ef       	ldi	r25, 0xFF	; 255
    1b5a:	08 95       	ret

00001b5c <uart_get_str>:
    1b5c:	0f 93       	push	r16
    1b5e:	1f 93       	push	r17
    1b60:	cf 93       	push	r28
    1b62:	df 93       	push	r29
    1b64:	08 2f       	mov	r16, r24
    1b66:	19 2f       	mov	r17, r25
    1b68:	80 91 67 04 	lds	r24, 0x0467	; 0x800467 <ascii_line>
    1b6c:	81 11       	cpse	r24, r1
    1b6e:	09 c0       	rjmp	.+18     	; 0x1b82 <uart_get_str+0x26>
    1b70:	14 c0       	rjmp	.+40     	; 0x1b9a <uart_get_str+0x3e>
    1b72:	8d 30       	cpi	r24, 0x0D	; 13
    1b74:	91 05       	cpc	r25, r1
    1b76:	59 f0       	breq	.+22     	; 0x1b8e <uart_get_str+0x32>
    1b78:	99 23       	and	r25, r25
    1b7a:	4c f0       	brlt	.+18     	; 0x1b8e <uart_get_str+0x32>
    1b7c:	88 83       	st	Y, r24
    1b7e:	21 96       	adiw	r28, 0x01	; 1
    1b80:	02 c0       	rjmp	.+4      	; 0x1b86 <uart_get_str+0x2a>
    1b82:	c0 2f       	mov	r28, r16
    1b84:	d9 2f       	mov	r29, r25
    1b86:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <uart_getc>
    1b8a:	00 97       	sbiw	r24, 0x00	; 0
    1b8c:	91 f7       	brne	.-28     	; 0x1b72 <uart_get_str+0x16>
    1b8e:	18 82       	st	Y, r1
    1b90:	80 91 67 04 	lds	r24, 0x0467	; 0x800467 <ascii_line>
    1b94:	81 50       	subi	r24, 0x01	; 1
    1b96:	80 93 67 04 	sts	0x0467, r24	; 0x800467 <ascii_line>
    1b9a:	80 2f       	mov	r24, r16
    1b9c:	91 2f       	mov	r25, r17
    1b9e:	df 91       	pop	r29
    1ba0:	cf 91       	pop	r28
    1ba2:	1f 91       	pop	r17
    1ba4:	0f 91       	pop	r16
    1ba6:	08 95       	ret

00001ba8 <UART_RX_STR_EVENT>:
    1ba8:	cf 93       	push	r28
    1baa:	df 93       	push	r29
    1bac:	20 91 67 04 	lds	r18, 0x0467	; 0x800467 <ascii_line>
    1bb0:	22 23       	and	r18, r18
    1bb2:	59 f1       	breq	.+86     	; 0x1c0a <UART_RX_STR_EVENT+0x62>
    1bb4:	20 91 26 03 	lds	r18, 0x0326	; 0x800326 <uart_rx_str_event_callback0>
    1bb8:	30 91 27 03 	lds	r19, 0x0327	; 0x800327 <uart_rx_str_event_callback0+0x1>
    1bbc:	23 2b       	or	r18, r19
    1bbe:	31 f4       	brne	.+12     	; 0x1bcc <UART_RX_STR_EVENT+0x24>
    1bc0:	20 91 28 03 	lds	r18, 0x0328	; 0x800328 <uart_rx_str_event_callback>
    1bc4:	30 91 29 03 	lds	r19, 0x0329	; 0x800329 <uart_rx_str_event_callback+0x1>
    1bc8:	23 2b       	or	r18, r19
    1bca:	d9 f0       	breq	.+54     	; 0x1c02 <UART_RX_STR_EVENT+0x5a>
    1bcc:	ec 01       	movw	r28, r24
    1bce:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <uart_get_str>
    1bd2:	88 81       	ld	r24, Y
    1bd4:	88 23       	and	r24, r24
    1bd6:	c9 f0       	breq	.+50     	; 0x1c0a <UART_RX_STR_EVENT+0x62>
    1bd8:	e0 91 26 03 	lds	r30, 0x0326	; 0x800326 <uart_rx_str_event_callback0>
    1bdc:	f0 91 27 03 	lds	r31, 0x0327	; 0x800327 <uart_rx_str_event_callback0+0x1>
    1be0:	30 97       	sbiw	r30, 0x00	; 0
    1be2:	19 f0       	breq	.+6      	; 0x1bea <UART_RX_STR_EVENT+0x42>
    1be4:	ce 01       	movw	r24, r28
    1be6:	09 95       	icall
    1be8:	01 c0       	rjmp	.+2      	; 0x1bec <UART_RX_STR_EVENT+0x44>
    1bea:	81 e0       	ldi	r24, 0x01	; 1
    1bec:	88 23       	and	r24, r24
    1bee:	69 f0       	breq	.+26     	; 0x1c0a <UART_RX_STR_EVENT+0x62>
    1bf0:	e0 91 28 03 	lds	r30, 0x0328	; 0x800328 <uart_rx_str_event_callback>
    1bf4:	f0 91 29 03 	lds	r31, 0x0329	; 0x800329 <uart_rx_str_event_callback+0x1>
    1bf8:	30 97       	sbiw	r30, 0x00	; 0
    1bfa:	39 f0       	breq	.+14     	; 0x1c0a <UART_RX_STR_EVENT+0x62>
    1bfc:	ce 01       	movw	r24, r28
    1bfe:	09 95       	icall
    1c00:	04 c0       	rjmp	.+8      	; 0x1c0a <UART_RX_STR_EVENT+0x62>
    1c02:	80 91 6c 04 	lds	r24, 0x046C	; 0x80046c <UART_RxTail>
    1c06:	80 93 6b 04 	sts	0x046B, r24	; 0x80046b <UART_RxHead>
    1c0a:	df 91       	pop	r29
    1c0c:	cf 91       	pop	r28
    1c0e:	08 95       	ret

00001c10 <__vector_18>:

// procedura obs³ugi przerwania odbiorczego, zapisuj¹ca dane do bufora cyklicznego
ISR( USART0_RX_vect ) {
    1c10:	1f 92       	push	r1
    1c12:	0f 92       	push	r0
    1c14:	0f b6       	in	r0, 0x3f	; 63
    1c16:	0f 92       	push	r0
    1c18:	11 24       	eor	r1, r1
    1c1a:	8f 93       	push	r24
    1c1c:	9f 93       	push	r25
    1c1e:	ef 93       	push	r30
    1c20:	ff 93       	push	r31
    register uint8_t tmp_head;
    register char data;

    data = UDR0; // pobieramy natychmiast bajt danych z bufora sprzêtowego
    1c22:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>

    tmp_head = ( UART_RxHead + 1) & UART_RX_BUF_MASK;
    1c26:	e0 91 6b 04 	lds	r30, 0x046B	; 0x80046b <UART_RxHead>
    1c2a:	ef 5f       	subi	r30, 0xFF	; 255
    1c2c:	ef 77       	andi	r30, 0x7F	; 127

    if ( tmp_head == UART_RxTail ) {
    1c2e:	90 91 6c 04 	lds	r25, 0x046C	; 0x80046c <UART_RxTail>
    1c32:	e9 13       	cpse	r30, r25
    1c34:	05 c0       	rjmp	.+10     	; 0x1c40 <__vector_18+0x30>
        UART_RxHead = UART_RxTail;
    1c36:	80 91 6c 04 	lds	r24, 0x046C	; 0x80046c <UART_RxTail>
    1c3a:	80 93 6b 04 	sts	0x046B, r24	; 0x80046b <UART_RxHead>
    1c3e:	11 c0       	rjmp	.+34     	; 0x1c62 <__vector_18+0x52>
    } else {
        if( data ) {
    1c40:	88 23       	and	r24, r24
    1c42:	79 f0       	breq	.+30     	; 0x1c62 <__vector_18+0x52>
            if( 13 == data ) ascii_line++;
    1c44:	8d 30       	cpi	r24, 0x0D	; 13
    1c46:	29 f4       	brne	.+10     	; 0x1c52 <__vector_18+0x42>
    1c48:	90 91 67 04 	lds	r25, 0x0467	; 0x800467 <ascii_line>
    1c4c:	9f 5f       	subi	r25, 0xFF	; 255
    1c4e:	90 93 67 04 	sts	0x0467, r25	; 0x800467 <ascii_line>
            if( 10 != data ) {
    1c52:	8a 30       	cpi	r24, 0x0A	; 10
    1c54:	31 f0       	breq	.+12     	; 0x1c62 <__vector_18+0x52>
                UART_RxHead = tmp_head;
    1c56:	e0 93 6b 04 	sts	0x046B, r30	; 0x80046b <UART_RxHead>
                UART_RxBuf[tmp_head] = data;
    1c5a:	f0 e0       	ldi	r31, 0x00	; 0
    1c5c:	e3 59       	subi	r30, 0x93	; 147
    1c5e:	fb 4f       	sbci	r31, 0xFB	; 251
    1c60:	80 83       	st	Z, r24
            }
        }
    }
}
    1c62:	ff 91       	pop	r31
    1c64:	ef 91       	pop	r30
    1c66:	9f 91       	pop	r25
    1c68:	8f 91       	pop	r24
    1c6a:	0f 90       	pop	r0
    1c6c:	0f be       	out	0x3f, r0	; 63
    1c6e:	0f 90       	pop	r0
    1c70:	1f 90       	pop	r1
    1c72:	18 95       	reti

00001c74 <__divmodhi4>:
    1c74:	97 fb       	bst	r25, 7
    1c76:	07 2e       	mov	r0, r23
    1c78:	16 f4       	brtc	.+4      	; 0x1c7e <__divmodhi4+0xa>
    1c7a:	00 94       	com	r0
    1c7c:	07 d0       	rcall	.+14     	; 0x1c8c <__divmodhi4_neg1>
    1c7e:	77 fd       	sbrc	r23, 7
    1c80:	09 d0       	rcall	.+18     	; 0x1c94 <__divmodhi4_neg2>
    1c82:	0e 94 7b 0e 	call	0x1cf6	; 0x1cf6 <__udivmodhi4>
    1c86:	07 fc       	sbrc	r0, 7
    1c88:	05 d0       	rcall	.+10     	; 0x1c94 <__divmodhi4_neg2>
    1c8a:	3e f4       	brtc	.+14     	; 0x1c9a <__divmodhi4_exit>

00001c8c <__divmodhi4_neg1>:
    1c8c:	90 95       	com	r25
    1c8e:	81 95       	neg	r24
    1c90:	9f 4f       	sbci	r25, 0xFF	; 255
    1c92:	08 95       	ret

00001c94 <__divmodhi4_neg2>:
    1c94:	70 95       	com	r23
    1c96:	61 95       	neg	r22
    1c98:	7f 4f       	sbci	r23, 0xFF	; 255

00001c9a <__divmodhi4_exit>:
    1c9a:	08 95       	ret

00001c9c <__udivmodsi4>:
    1c9c:	a1 e2       	ldi	r26, 0x21	; 33
    1c9e:	1a 2e       	mov	r1, r26
    1ca0:	aa 1b       	sub	r26, r26
    1ca2:	bb 1b       	sub	r27, r27
    1ca4:	fd 01       	movw	r30, r26
    1ca6:	0d c0       	rjmp	.+26     	; 0x1cc2 <__udivmodsi4_ep>

00001ca8 <__udivmodsi4_loop>:
    1ca8:	aa 1f       	adc	r26, r26
    1caa:	bb 1f       	adc	r27, r27
    1cac:	ee 1f       	adc	r30, r30
    1cae:	ff 1f       	adc	r31, r31
    1cb0:	a2 17       	cp	r26, r18
    1cb2:	b3 07       	cpc	r27, r19
    1cb4:	e4 07       	cpc	r30, r20
    1cb6:	f5 07       	cpc	r31, r21
    1cb8:	20 f0       	brcs	.+8      	; 0x1cc2 <__udivmodsi4_ep>
    1cba:	a2 1b       	sub	r26, r18
    1cbc:	b3 0b       	sbc	r27, r19
    1cbe:	e4 0b       	sbc	r30, r20
    1cc0:	f5 0b       	sbc	r31, r21

00001cc2 <__udivmodsi4_ep>:
    1cc2:	66 1f       	adc	r22, r22
    1cc4:	77 1f       	adc	r23, r23
    1cc6:	88 1f       	adc	r24, r24
    1cc8:	99 1f       	adc	r25, r25
    1cca:	1a 94       	dec	r1
    1ccc:	69 f7       	brne	.-38     	; 0x1ca8 <__udivmodsi4_loop>
    1cce:	60 95       	com	r22
    1cd0:	70 95       	com	r23
    1cd2:	80 95       	com	r24
    1cd4:	90 95       	com	r25
    1cd6:	9b 01       	movw	r18, r22
    1cd8:	ac 01       	movw	r20, r24
    1cda:	bd 01       	movw	r22, r26
    1cdc:	cf 01       	movw	r24, r30
    1cde:	08 95       	ret

00001ce0 <__muluhisi3>:
    1ce0:	0e 94 8f 0e 	call	0x1d1e	; 0x1d1e <__umulhisi3>
    1ce4:	a5 9f       	mul	r26, r21
    1ce6:	90 0d       	add	r25, r0
    1ce8:	b4 9f       	mul	r27, r20
    1cea:	90 0d       	add	r25, r0
    1cec:	a4 9f       	mul	r26, r20
    1cee:	80 0d       	add	r24, r0
    1cf0:	91 1d       	adc	r25, r1
    1cf2:	11 24       	eor	r1, r1
    1cf4:	08 95       	ret

00001cf6 <__udivmodhi4>:
    1cf6:	aa 1b       	sub	r26, r26
    1cf8:	bb 1b       	sub	r27, r27
    1cfa:	51 e1       	ldi	r21, 0x11	; 17
    1cfc:	07 c0       	rjmp	.+14     	; 0x1d0c <__udivmodhi4_ep>

00001cfe <__udivmodhi4_loop>:
    1cfe:	aa 1f       	adc	r26, r26
    1d00:	bb 1f       	adc	r27, r27
    1d02:	a6 17       	cp	r26, r22
    1d04:	b7 07       	cpc	r27, r23
    1d06:	10 f0       	brcs	.+4      	; 0x1d0c <__udivmodhi4_ep>
    1d08:	a6 1b       	sub	r26, r22
    1d0a:	b7 0b       	sbc	r27, r23

00001d0c <__udivmodhi4_ep>:
    1d0c:	88 1f       	adc	r24, r24
    1d0e:	99 1f       	adc	r25, r25
    1d10:	5a 95       	dec	r21
    1d12:	a9 f7       	brne	.-22     	; 0x1cfe <__udivmodhi4_loop>
    1d14:	80 95       	com	r24
    1d16:	90 95       	com	r25
    1d18:	bc 01       	movw	r22, r24
    1d1a:	cd 01       	movw	r24, r26
    1d1c:	08 95       	ret

00001d1e <__umulhisi3>:
    1d1e:	a2 9f       	mul	r26, r18
    1d20:	b0 01       	movw	r22, r0
    1d22:	b3 9f       	mul	r27, r19
    1d24:	c0 01       	movw	r24, r0
    1d26:	a3 9f       	mul	r26, r19
    1d28:	70 0d       	add	r23, r0
    1d2a:	81 1d       	adc	r24, r1
    1d2c:	11 24       	eor	r1, r1
    1d2e:	91 1d       	adc	r25, r1
    1d30:	b2 9f       	mul	r27, r18
    1d32:	70 0d       	add	r23, r0
    1d34:	81 1d       	adc	r24, r1
    1d36:	11 24       	eor	r1, r1
    1d38:	91 1d       	adc	r25, r1
    1d3a:	08 95       	ret

00001d3c <atol>:
    1d3c:	1f 93       	push	r17
    1d3e:	fc 01       	movw	r30, r24
    1d40:	99 27       	eor	r25, r25
    1d42:	88 27       	eor	r24, r24
    1d44:	bc 01       	movw	r22, r24
    1d46:	e8 94       	clt
    1d48:	11 91       	ld	r17, Z+
    1d4a:	10 32       	cpi	r17, 0x20	; 32
    1d4c:	e9 f3       	breq	.-6      	; 0x1d48 <atol+0xc>
    1d4e:	19 30       	cpi	r17, 0x09	; 9
    1d50:	10 f0       	brcs	.+4      	; 0x1d56 <atol+0x1a>
    1d52:	1e 30       	cpi	r17, 0x0E	; 14
    1d54:	c8 f3       	brcs	.-14     	; 0x1d48 <atol+0xc>
    1d56:	1b 32       	cpi	r17, 0x2B	; 43
    1d58:	51 f0       	breq	.+20     	; 0x1d6e <atol+0x32>
    1d5a:	1d 32       	cpi	r17, 0x2D	; 45
    1d5c:	49 f4       	brne	.+18     	; 0x1d70 <atol+0x34>
    1d5e:	68 94       	set
    1d60:	06 c0       	rjmp	.+12     	; 0x1d6e <atol+0x32>
    1d62:	0e 94 48 0f 	call	0x1e90	; 0x1e90 <__mulsi_const_10>
    1d66:	61 0f       	add	r22, r17
    1d68:	71 1d       	adc	r23, r1
    1d6a:	81 1d       	adc	r24, r1
    1d6c:	91 1d       	adc	r25, r1
    1d6e:	11 91       	ld	r17, Z+
    1d70:	10 53       	subi	r17, 0x30	; 48
    1d72:	1a 30       	cpi	r17, 0x0A	; 10
    1d74:	b0 f3       	brcs	.-20     	; 0x1d62 <atol+0x26>
    1d76:	3e f4       	brtc	.+14     	; 0x1d86 <atol+0x4a>
    1d78:	90 95       	com	r25
    1d7a:	80 95       	com	r24
    1d7c:	70 95       	com	r23
    1d7e:	61 95       	neg	r22
    1d80:	7f 4f       	sbci	r23, 0xFF	; 255
    1d82:	8f 4f       	sbci	r24, 0xFF	; 255
    1d84:	9f 4f       	sbci	r25, 0xFF	; 255
    1d86:	1f 91       	pop	r17
    1d88:	08 95       	ret

00001d8a <strcmp_P>:
    1d8a:	fb 01       	movw	r30, r22
    1d8c:	dc 01       	movw	r26, r24
    1d8e:	8d 91       	ld	r24, X+
    1d90:	05 90       	lpm	r0, Z+
    1d92:	80 19       	sub	r24, r0
    1d94:	01 10       	cpse	r0, r1
    1d96:	d9 f3       	breq	.-10     	; 0x1d8e <strcmp_P+0x4>
    1d98:	99 0b       	sbc	r25, r25
    1d9a:	08 95       	ret

00001d9c <strncmp_P>:
    1d9c:	fb 01       	movw	r30, r22
    1d9e:	dc 01       	movw	r26, r24
    1da0:	41 50       	subi	r20, 0x01	; 1
    1da2:	50 40       	sbci	r21, 0x00	; 0
    1da4:	30 f0       	brcs	.+12     	; 0x1db2 <strncmp_P+0x16>
    1da6:	8d 91       	ld	r24, X+
    1da8:	05 90       	lpm	r0, Z+
    1daa:	80 19       	sub	r24, r0
    1dac:	19 f4       	brne	.+6      	; 0x1db4 <strncmp_P+0x18>
    1dae:	00 20       	and	r0, r0
    1db0:	b9 f7       	brne	.-18     	; 0x1da0 <strncmp_P+0x4>
    1db2:	88 1b       	sub	r24, r24
    1db4:	99 0b       	sbc	r25, r25
    1db6:	08 95       	ret

00001db8 <strtok>:
    1db8:	40 e1       	ldi	r20, 0x10	; 16
    1dba:	53 e0       	ldi	r21, 0x03	; 3
    1dbc:	0e 94 0b 0f 	call	0x1e16	; 0x1e16 <strtok_r>
    1dc0:	08 95       	ret

00001dc2 <strcmp>:
    1dc2:	fb 01       	movw	r30, r22
    1dc4:	dc 01       	movw	r26, r24
    1dc6:	8d 91       	ld	r24, X+
    1dc8:	01 90       	ld	r0, Z+
    1dca:	80 19       	sub	r24, r0
    1dcc:	01 10       	cpse	r0, r1
    1dce:	d9 f3       	breq	.-10     	; 0x1dc6 <strcmp+0x4>
    1dd0:	99 0b       	sbc	r25, r25
    1dd2:	08 95       	ret

00001dd4 <strcpy>:
    1dd4:	fb 01       	movw	r30, r22
    1dd6:	dc 01       	movw	r26, r24
    1dd8:	01 90       	ld	r0, Z+
    1dda:	0d 92       	st	X+, r0
    1ddc:	00 20       	and	r0, r0
    1dde:	e1 f7       	brne	.-8      	; 0x1dd8 <strcpy+0x4>
    1de0:	08 95       	ret

00001de2 <strstr>:
    1de2:	fb 01       	movw	r30, r22
    1de4:	51 91       	ld	r21, Z+
    1de6:	55 23       	and	r21, r21
    1de8:	a9 f0       	breq	.+42     	; 0x1e14 <strstr+0x32>
    1dea:	bf 01       	movw	r22, r30
    1dec:	dc 01       	movw	r26, r24
    1dee:	4d 91       	ld	r20, X+
    1df0:	45 17       	cp	r20, r21
    1df2:	41 11       	cpse	r20, r1
    1df4:	e1 f7       	brne	.-8      	; 0x1dee <strstr+0xc>
    1df6:	59 f4       	brne	.+22     	; 0x1e0e <strstr+0x2c>
    1df8:	cd 01       	movw	r24, r26
    1dfa:	01 90       	ld	r0, Z+
    1dfc:	00 20       	and	r0, r0
    1dfe:	49 f0       	breq	.+18     	; 0x1e12 <strstr+0x30>
    1e00:	4d 91       	ld	r20, X+
    1e02:	40 15       	cp	r20, r0
    1e04:	41 11       	cpse	r20, r1
    1e06:	c9 f3       	breq	.-14     	; 0x1dfa <strstr+0x18>
    1e08:	fb 01       	movw	r30, r22
    1e0a:	41 11       	cpse	r20, r1
    1e0c:	ef cf       	rjmp	.-34     	; 0x1dec <strstr+0xa>
    1e0e:	81 e0       	ldi	r24, 0x01	; 1
    1e10:	90 e0       	ldi	r25, 0x00	; 0
    1e12:	01 97       	sbiw	r24, 0x01	; 1
    1e14:	08 95       	ret

00001e16 <strtok_r>:
    1e16:	fa 01       	movw	r30, r20
    1e18:	a1 91       	ld	r26, Z+
    1e1a:	b0 81       	ld	r27, Z
    1e1c:	00 97       	sbiw	r24, 0x00	; 0
    1e1e:	19 f4       	brne	.+6      	; 0x1e26 <strtok_r+0x10>
    1e20:	10 97       	sbiw	r26, 0x00	; 0
    1e22:	e1 f0       	breq	.+56     	; 0x1e5c <strtok_r+0x46>
    1e24:	cd 01       	movw	r24, r26
    1e26:	dc 01       	movw	r26, r24
    1e28:	cd 01       	movw	r24, r26
    1e2a:	0d 90       	ld	r0, X+
    1e2c:	00 20       	and	r0, r0
    1e2e:	11 f4       	brne	.+4      	; 0x1e34 <strtok_r+0x1e>
    1e30:	c0 01       	movw	r24, r0
    1e32:	13 c0       	rjmp	.+38     	; 0x1e5a <strtok_r+0x44>
    1e34:	fb 01       	movw	r30, r22
    1e36:	21 91       	ld	r18, Z+
    1e38:	22 23       	and	r18, r18
    1e3a:	19 f0       	breq	.+6      	; 0x1e42 <strtok_r+0x2c>
    1e3c:	20 15       	cp	r18, r0
    1e3e:	d9 f7       	brne	.-10     	; 0x1e36 <strtok_r+0x20>
    1e40:	f3 cf       	rjmp	.-26     	; 0x1e28 <strtok_r+0x12>
    1e42:	fb 01       	movw	r30, r22
    1e44:	21 91       	ld	r18, Z+
    1e46:	20 15       	cp	r18, r0
    1e48:	19 f4       	brne	.+6      	; 0x1e50 <strtok_r+0x3a>
    1e4a:	1e 92       	st	-X, r1
    1e4c:	11 96       	adiw	r26, 0x01	; 1
    1e4e:	06 c0       	rjmp	.+12     	; 0x1e5c <strtok_r+0x46>
    1e50:	22 23       	and	r18, r18
    1e52:	c1 f7       	brne	.-16     	; 0x1e44 <strtok_r+0x2e>
    1e54:	0d 90       	ld	r0, X+
    1e56:	00 20       	and	r0, r0
    1e58:	a1 f7       	brne	.-24     	; 0x1e42 <strtok_r+0x2c>
    1e5a:	d0 01       	movw	r26, r0
    1e5c:	fa 01       	movw	r30, r20
    1e5e:	a1 93       	st	Z+, r26
    1e60:	b0 83       	st	Z, r27
    1e62:	08 95       	ret

00001e64 <itoa>:
    1e64:	45 32       	cpi	r20, 0x25	; 37
    1e66:	51 05       	cpc	r21, r1
    1e68:	20 f4       	brcc	.+8      	; 0x1e72 <itoa+0xe>
    1e6a:	42 30       	cpi	r20, 0x02	; 2
    1e6c:	10 f0       	brcs	.+4      	; 0x1e72 <itoa+0xe>
    1e6e:	0c 94 3d 0f 	jmp	0x1e7a	; 0x1e7a <__itoa_ncheck>
    1e72:	fb 01       	movw	r30, r22
    1e74:	10 82       	st	Z, r1
    1e76:	cb 01       	movw	r24, r22
    1e78:	08 95       	ret

00001e7a <__itoa_ncheck>:
    1e7a:	bb 27       	eor	r27, r27
    1e7c:	4a 30       	cpi	r20, 0x0A	; 10
    1e7e:	31 f4       	brne	.+12     	; 0x1e8c <__itoa_ncheck+0x12>
    1e80:	99 23       	and	r25, r25
    1e82:	22 f4       	brpl	.+8      	; 0x1e8c <__itoa_ncheck+0x12>
    1e84:	bd e2       	ldi	r27, 0x2D	; 45
    1e86:	90 95       	com	r25
    1e88:	81 95       	neg	r24
    1e8a:	9f 4f       	sbci	r25, 0xFF	; 255
    1e8c:	0c 94 5e 0f 	jmp	0x1ebc	; 0x1ebc <__utoa_common>

00001e90 <__mulsi_const_10>:
    1e90:	59 2f       	mov	r21, r25
    1e92:	48 2f       	mov	r20, r24
    1e94:	37 2f       	mov	r19, r23
    1e96:	26 2f       	mov	r18, r22
    1e98:	66 0f       	add	r22, r22
    1e9a:	77 1f       	adc	r23, r23
    1e9c:	88 1f       	adc	r24, r24
    1e9e:	99 1f       	adc	r25, r25
    1ea0:	66 0f       	add	r22, r22
    1ea2:	77 1f       	adc	r23, r23
    1ea4:	88 1f       	adc	r24, r24
    1ea6:	99 1f       	adc	r25, r25
    1ea8:	62 0f       	add	r22, r18
    1eaa:	73 1f       	adc	r23, r19
    1eac:	84 1f       	adc	r24, r20
    1eae:	95 1f       	adc	r25, r21
    1eb0:	66 0f       	add	r22, r22
    1eb2:	77 1f       	adc	r23, r23
    1eb4:	88 1f       	adc	r24, r24
    1eb6:	99 1f       	adc	r25, r25
    1eb8:	08 95       	ret

00001eba <__utoa_ncheck>:
    1eba:	bb 27       	eor	r27, r27

00001ebc <__utoa_common>:
    1ebc:	fb 01       	movw	r30, r22
    1ebe:	55 27       	eor	r21, r21
    1ec0:	aa 27       	eor	r26, r26
    1ec2:	88 0f       	add	r24, r24
    1ec4:	99 1f       	adc	r25, r25
    1ec6:	aa 1f       	adc	r26, r26
    1ec8:	a4 17       	cp	r26, r20
    1eca:	10 f0       	brcs	.+4      	; 0x1ed0 <__utoa_common+0x14>
    1ecc:	a4 1b       	sub	r26, r20
    1ece:	83 95       	inc	r24
    1ed0:	50 51       	subi	r21, 0x10	; 16
    1ed2:	b9 f7       	brne	.-18     	; 0x1ec2 <__utoa_common+0x6>
    1ed4:	a0 5d       	subi	r26, 0xD0	; 208
    1ed6:	aa 33       	cpi	r26, 0x3A	; 58
    1ed8:	08 f0       	brcs	.+2      	; 0x1edc <__utoa_common+0x20>
    1eda:	a9 5d       	subi	r26, 0xD9	; 217
    1edc:	a1 93       	st	Z+, r26
    1ede:	00 97       	sbiw	r24, 0x00	; 0
    1ee0:	79 f7       	brne	.-34     	; 0x1ec0 <__utoa_common+0x4>
    1ee2:	b1 11       	cpse	r27, r1
    1ee4:	b1 93       	st	Z+, r27
    1ee6:	11 92       	st	Z+, r1
    1ee8:	cb 01       	movw	r24, r22
    1eea:	0c 94 51 12 	jmp	0x24a2	; 0x24a2 <strrev>

00001eee <sscanf>:
    1eee:	ae e0       	ldi	r26, 0x0E	; 14
    1ef0:	b0 e0       	ldi	r27, 0x00	; 0
    1ef2:	ed e7       	ldi	r30, 0x7D	; 125
    1ef4:	ff e0       	ldi	r31, 0x0F	; 15
    1ef6:	0c 94 eb 12 	jmp	0x25d6	; 0x25d6 <__prologue_saves__+0x20>
    1efa:	85 e0       	ldi	r24, 0x05	; 5
    1efc:	8c 83       	std	Y+4, r24	; 0x04
    1efe:	8b 89       	ldd	r24, Y+19	; 0x13
    1f00:	9c 89       	ldd	r25, Y+20	; 0x14
    1f02:	9a 83       	std	Y+2, r25	; 0x02
    1f04:	89 83       	std	Y+1, r24	; 0x01
    1f06:	ae 01       	movw	r20, r28
    1f08:	49 5e       	subi	r20, 0xE9	; 233
    1f0a:	5f 4f       	sbci	r21, 0xFF	; 255
    1f0c:	6d 89       	ldd	r22, Y+21	; 0x15
    1f0e:	7e 89       	ldd	r23, Y+22	; 0x16
    1f10:	ce 01       	movw	r24, r28
    1f12:	01 96       	adiw	r24, 0x01	; 1
    1f14:	0e 94 2c 11 	call	0x2258	; 0x2258 <vfscanf>
    1f18:	2e 96       	adiw	r28, 0x0e	; 14
    1f1a:	e2 e0       	ldi	r30, 0x02	; 2
    1f1c:	0c 94 07 13 	jmp	0x260e	; 0x260e <__epilogue_restores__+0x20>

00001f20 <putval>:
    1f20:	20 fd       	sbrc	r18, 0
    1f22:	09 c0       	rjmp	.+18     	; 0x1f36 <putval+0x16>
    1f24:	fc 01       	movw	r30, r24
    1f26:	23 fd       	sbrc	r18, 3
    1f28:	05 c0       	rjmp	.+10     	; 0x1f34 <putval+0x14>
    1f2a:	22 ff       	sbrs	r18, 2
    1f2c:	02 c0       	rjmp	.+4      	; 0x1f32 <putval+0x12>
    1f2e:	73 83       	std	Z+3, r23	; 0x03
    1f30:	62 83       	std	Z+2, r22	; 0x02
    1f32:	51 83       	std	Z+1, r21	; 0x01
    1f34:	40 83       	st	Z, r20
    1f36:	08 95       	ret

00001f38 <mulacc>:
    1f38:	44 fd       	sbrc	r20, 4
    1f3a:	17 c0       	rjmp	.+46     	; 0x1f6a <mulacc+0x32>
    1f3c:	46 fd       	sbrc	r20, 6
    1f3e:	17 c0       	rjmp	.+46     	; 0x1f6e <mulacc+0x36>
    1f40:	ab 01       	movw	r20, r22
    1f42:	bc 01       	movw	r22, r24
    1f44:	da 01       	movw	r26, r20
    1f46:	fb 01       	movw	r30, r22
    1f48:	aa 0f       	add	r26, r26
    1f4a:	bb 1f       	adc	r27, r27
    1f4c:	ee 1f       	adc	r30, r30
    1f4e:	ff 1f       	adc	r31, r31
    1f50:	10 94       	com	r1
    1f52:	d1 f7       	brne	.-12     	; 0x1f48 <mulacc+0x10>
    1f54:	4a 0f       	add	r20, r26
    1f56:	5b 1f       	adc	r21, r27
    1f58:	6e 1f       	adc	r22, r30
    1f5a:	7f 1f       	adc	r23, r31
    1f5c:	cb 01       	movw	r24, r22
    1f5e:	ba 01       	movw	r22, r20
    1f60:	66 0f       	add	r22, r22
    1f62:	77 1f       	adc	r23, r23
    1f64:	88 1f       	adc	r24, r24
    1f66:	99 1f       	adc	r25, r25
    1f68:	09 c0       	rjmp	.+18     	; 0x1f7c <mulacc+0x44>
    1f6a:	33 e0       	ldi	r19, 0x03	; 3
    1f6c:	01 c0       	rjmp	.+2      	; 0x1f70 <mulacc+0x38>
    1f6e:	34 e0       	ldi	r19, 0x04	; 4
    1f70:	66 0f       	add	r22, r22
    1f72:	77 1f       	adc	r23, r23
    1f74:	88 1f       	adc	r24, r24
    1f76:	99 1f       	adc	r25, r25
    1f78:	31 50       	subi	r19, 0x01	; 1
    1f7a:	d1 f7       	brne	.-12     	; 0x1f70 <mulacc+0x38>
    1f7c:	62 0f       	add	r22, r18
    1f7e:	71 1d       	adc	r23, r1
    1f80:	81 1d       	adc	r24, r1
    1f82:	91 1d       	adc	r25, r1
    1f84:	08 95       	ret

00001f86 <skip_spaces>:
    1f86:	0f 93       	push	r16
    1f88:	1f 93       	push	r17
    1f8a:	cf 93       	push	r28
    1f8c:	df 93       	push	r29
    1f8e:	8c 01       	movw	r16, r24
    1f90:	c8 01       	movw	r24, r16
    1f92:	0e 94 61 12 	call	0x24c2	; 0x24c2 <fgetc>
    1f96:	ec 01       	movw	r28, r24
    1f98:	97 fd       	sbrc	r25, 7
    1f9a:	08 c0       	rjmp	.+16     	; 0x1fac <skip_spaces+0x26>
    1f9c:	0e 94 3d 12 	call	0x247a	; 0x247a <isspace>
    1fa0:	89 2b       	or	r24, r25
    1fa2:	b1 f7       	brne	.-20     	; 0x1f90 <skip_spaces+0xa>
    1fa4:	b8 01       	movw	r22, r16
    1fa6:	ce 01       	movw	r24, r28
    1fa8:	0e 94 9f 12 	call	0x253e	; 0x253e <ungetc>
    1fac:	ce 01       	movw	r24, r28
    1fae:	df 91       	pop	r29
    1fb0:	cf 91       	pop	r28
    1fb2:	1f 91       	pop	r17
    1fb4:	0f 91       	pop	r16
    1fb6:	08 95       	ret

00001fb8 <conv_int>:
    1fb8:	8f 92       	push	r8
    1fba:	9f 92       	push	r9
    1fbc:	af 92       	push	r10
    1fbe:	bf 92       	push	r11
    1fc0:	ef 92       	push	r14
    1fc2:	ff 92       	push	r15
    1fc4:	0f 93       	push	r16
    1fc6:	1f 93       	push	r17
    1fc8:	cf 93       	push	r28
    1fca:	df 93       	push	r29
    1fcc:	8c 01       	movw	r16, r24
    1fce:	d6 2f       	mov	r29, r22
    1fd0:	7a 01       	movw	r14, r20
    1fd2:	b2 2e       	mov	r11, r18
    1fd4:	0e 94 61 12 	call	0x24c2	; 0x24c2 <fgetc>
    1fd8:	9c 01       	movw	r18, r24
    1fda:	33 27       	eor	r19, r19
    1fdc:	2b 32       	cpi	r18, 0x2B	; 43
    1fde:	31 05       	cpc	r19, r1
    1fe0:	31 f0       	breq	.+12     	; 0x1fee <conv_int+0x36>
    1fe2:	2d 32       	cpi	r18, 0x2D	; 45
    1fe4:	31 05       	cpc	r19, r1
    1fe6:	61 f4       	brne	.+24     	; 0x2000 <conv_int+0x48>
    1fe8:	8b 2d       	mov	r24, r11
    1fea:	80 68       	ori	r24, 0x80	; 128
    1fec:	b8 2e       	mov	r11, r24
    1fee:	d1 50       	subi	r29, 0x01	; 1
    1ff0:	11 f4       	brne	.+4      	; 0x1ff6 <conv_int+0x3e>
    1ff2:	80 e0       	ldi	r24, 0x00	; 0
    1ff4:	68 c0       	rjmp	.+208    	; 0x20c6 <conv_int+0x10e>
    1ff6:	c8 01       	movw	r24, r16
    1ff8:	0e 94 61 12 	call	0x24c2	; 0x24c2 <fgetc>
    1ffc:	97 fd       	sbrc	r25, 7
    1ffe:	f9 cf       	rjmp	.-14     	; 0x1ff2 <conv_int+0x3a>
    2000:	cb 2d       	mov	r28, r11
    2002:	cd 7f       	andi	r28, 0xFD	; 253
    2004:	2b 2d       	mov	r18, r11
    2006:	20 73       	andi	r18, 0x30	; 48
    2008:	09 f5       	brne	.+66     	; 0x204c <conv_int+0x94>
    200a:	80 33       	cpi	r24, 0x30	; 48
    200c:	f9 f4       	brne	.+62     	; 0x204c <conv_int+0x94>
    200e:	aa 24       	eor	r10, r10
    2010:	aa 94       	dec	r10
    2012:	ad 0e       	add	r10, r29
    2014:	09 f4       	brne	.+2      	; 0x2018 <conv_int+0x60>
    2016:	43 c0       	rjmp	.+134    	; 0x209e <conv_int+0xe6>
    2018:	c8 01       	movw	r24, r16
    201a:	0e 94 61 12 	call	0x24c2	; 0x24c2 <fgetc>
    201e:	97 fd       	sbrc	r25, 7
    2020:	3e c0       	rjmp	.+124    	; 0x209e <conv_int+0xe6>
    2022:	9c 01       	movw	r18, r24
    2024:	2f 7d       	andi	r18, 0xDF	; 223
    2026:	33 27       	eor	r19, r19
    2028:	28 35       	cpi	r18, 0x58	; 88
    202a:	31 05       	cpc	r19, r1
    202c:	49 f4       	brne	.+18     	; 0x2040 <conv_int+0x88>
    202e:	c2 64       	ori	r28, 0x42	; 66
    2030:	d2 50       	subi	r29, 0x02	; 2
    2032:	a9 f1       	breq	.+106    	; 0x209e <conv_int+0xe6>
    2034:	c8 01       	movw	r24, r16
    2036:	0e 94 61 12 	call	0x24c2	; 0x24c2 <fgetc>
    203a:	97 ff       	sbrs	r25, 7
    203c:	07 c0       	rjmp	.+14     	; 0x204c <conv_int+0x94>
    203e:	2f c0       	rjmp	.+94     	; 0x209e <conv_int+0xe6>
    2040:	b6 fe       	sbrs	r11, 6
    2042:	02 c0       	rjmp	.+4      	; 0x2048 <conv_int+0x90>
    2044:	c2 60       	ori	r28, 0x02	; 2
    2046:	01 c0       	rjmp	.+2      	; 0x204a <conv_int+0x92>
    2048:	c2 61       	ori	r28, 0x12	; 18
    204a:	da 2d       	mov	r29, r10
    204c:	81 2c       	mov	r8, r1
    204e:	91 2c       	mov	r9, r1
    2050:	54 01       	movw	r10, r8
    2052:	20 ed       	ldi	r18, 0xD0	; 208
    2054:	28 0f       	add	r18, r24
    2056:	28 30       	cpi	r18, 0x08	; 8
    2058:	80 f0       	brcs	.+32     	; 0x207a <conv_int+0xc2>
    205a:	c4 ff       	sbrs	r28, 4
    205c:	04 c0       	rjmp	.+8      	; 0x2066 <conv_int+0xae>
    205e:	b8 01       	movw	r22, r16
    2060:	0e 94 9f 12 	call	0x253e	; 0x253e <ungetc>
    2064:	19 c0       	rjmp	.+50     	; 0x2098 <conv_int+0xe0>
    2066:	2a 30       	cpi	r18, 0x0A	; 10
    2068:	40 f0       	brcs	.+16     	; 0x207a <conv_int+0xc2>
    206a:	c6 ff       	sbrs	r28, 6
    206c:	f8 cf       	rjmp	.-16     	; 0x205e <conv_int+0xa6>
    206e:	2f 7d       	andi	r18, 0xDF	; 223
    2070:	3f ee       	ldi	r19, 0xEF	; 239
    2072:	32 0f       	add	r19, r18
    2074:	36 30       	cpi	r19, 0x06	; 6
    2076:	98 f7       	brcc	.-26     	; 0x205e <conv_int+0xa6>
    2078:	27 50       	subi	r18, 0x07	; 7
    207a:	4c 2f       	mov	r20, r28
    207c:	c5 01       	movw	r24, r10
    207e:	b4 01       	movw	r22, r8
    2080:	0e 94 9c 0f 	call	0x1f38	; 0x1f38 <mulacc>
    2084:	4b 01       	movw	r8, r22
    2086:	5c 01       	movw	r10, r24
    2088:	c2 60       	ori	r28, 0x02	; 2
    208a:	d1 50       	subi	r29, 0x01	; 1
    208c:	59 f0       	breq	.+22     	; 0x20a4 <conv_int+0xec>
    208e:	c8 01       	movw	r24, r16
    2090:	0e 94 61 12 	call	0x24c2	; 0x24c2 <fgetc>
    2094:	97 ff       	sbrs	r25, 7
    2096:	dd cf       	rjmp	.-70     	; 0x2052 <conv_int+0x9a>
    2098:	c1 fd       	sbrc	r28, 1
    209a:	04 c0       	rjmp	.+8      	; 0x20a4 <conv_int+0xec>
    209c:	aa cf       	rjmp	.-172    	; 0x1ff2 <conv_int+0x3a>
    209e:	81 2c       	mov	r8, r1
    20a0:	91 2c       	mov	r9, r1
    20a2:	54 01       	movw	r10, r8
    20a4:	c7 ff       	sbrs	r28, 7
    20a6:	08 c0       	rjmp	.+16     	; 0x20b8 <conv_int+0x100>
    20a8:	b0 94       	com	r11
    20aa:	a0 94       	com	r10
    20ac:	90 94       	com	r9
    20ae:	80 94       	com	r8
    20b0:	81 1c       	adc	r8, r1
    20b2:	91 1c       	adc	r9, r1
    20b4:	a1 1c       	adc	r10, r1
    20b6:	b1 1c       	adc	r11, r1
    20b8:	2c 2f       	mov	r18, r28
    20ba:	b5 01       	movw	r22, r10
    20bc:	a4 01       	movw	r20, r8
    20be:	c7 01       	movw	r24, r14
    20c0:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <putval>
    20c4:	81 e0       	ldi	r24, 0x01	; 1
    20c6:	df 91       	pop	r29
    20c8:	cf 91       	pop	r28
    20ca:	1f 91       	pop	r17
    20cc:	0f 91       	pop	r16
    20ce:	ff 90       	pop	r15
    20d0:	ef 90       	pop	r14
    20d2:	bf 90       	pop	r11
    20d4:	af 90       	pop	r10
    20d6:	9f 90       	pop	r9
    20d8:	8f 90       	pop	r8
    20da:	08 95       	ret

000020dc <conv_brk>:
    20dc:	a0 e2       	ldi	r26, 0x20	; 32
    20de:	b0 e0       	ldi	r27, 0x00	; 0
    20e0:	e4 e7       	ldi	r30, 0x74	; 116
    20e2:	f0 e1       	ldi	r31, 0x10	; 16
    20e4:	0c 94 de 12 	jmp	0x25bc	; 0x25bc <__prologue_saves__+0x6>
    20e8:	5c 01       	movw	r10, r24
    20ea:	96 2e       	mov	r9, r22
    20ec:	7a 01       	movw	r14, r20
    20ee:	f9 01       	movw	r30, r18
    20f0:	8e 01       	movw	r16, r28
    20f2:	0f 5f       	subi	r16, 0xFF	; 255
    20f4:	1f 4f       	sbci	r17, 0xFF	; 255
    20f6:	68 01       	movw	r12, r16
    20f8:	80 e2       	ldi	r24, 0x20	; 32
    20fa:	d8 01       	movw	r26, r16
    20fc:	1d 92       	st	X+, r1
    20fe:	8a 95       	dec	r24
    2100:	e9 f7       	brne	.-6      	; 0x20fc <conv_brk+0x20>
    2102:	d5 01       	movw	r26, r10
    2104:	13 96       	adiw	r26, 0x03	; 3
    2106:	8c 90       	ld	r8, X
    2108:	80 e0       	ldi	r24, 0x00	; 0
    210a:	90 e0       	ldi	r25, 0x00	; 0
    210c:	61 2c       	mov	r6, r1
    210e:	71 2c       	mov	r7, r1
    2110:	30 e0       	ldi	r19, 0x00	; 0
    2112:	61 e0       	ldi	r22, 0x01	; 1
    2114:	70 e0       	ldi	r23, 0x00	; 0
    2116:	83 fc       	sbrc	r8, 3
    2118:	25 91       	lpm	r18, Z+
    211a:	83 fe       	sbrs	r8, 3
    211c:	21 91       	ld	r18, Z+
    211e:	8f 01       	movw	r16, r30
    2120:	52 2e       	mov	r5, r18
    2122:	21 11       	cpse	r18, r1
    2124:	03 c0       	rjmp	.+6      	; 0x212c <conv_brk+0x50>
    2126:	80 e0       	ldi	r24, 0x00	; 0
    2128:	90 e0       	ldi	r25, 0x00	; 0
    212a:	92 c0       	rjmp	.+292    	; 0x2250 <conv_brk+0x174>
    212c:	2e 35       	cpi	r18, 0x5E	; 94
    212e:	11 f4       	brne	.+4      	; 0x2134 <conv_brk+0x58>
    2130:	00 97       	sbiw	r24, 0x00	; 0
    2132:	51 f1       	breq	.+84     	; 0x2188 <conv_brk+0xac>
    2134:	43 2f       	mov	r20, r19
    2136:	50 e0       	ldi	r21, 0x00	; 0
    2138:	48 17       	cp	r20, r24
    213a:	59 07       	cpc	r21, r25
    213c:	3c f4       	brge	.+14     	; 0x214c <conv_brk+0x70>
    213e:	2d 35       	cpi	r18, 0x5D	; 93
    2140:	59 f1       	breq	.+86     	; 0x2198 <conv_brk+0xbc>
    2142:	2d 32       	cpi	r18, 0x2D	; 45
    2144:	19 f4       	brne	.+6      	; 0x214c <conv_brk+0x70>
    2146:	77 20       	and	r7, r7
    2148:	09 f1       	breq	.+66     	; 0x218c <conv_brk+0xb0>
    214a:	03 c0       	rjmp	.+6      	; 0x2152 <conv_brk+0x76>
    214c:	77 20       	and	r7, r7
    214e:	09 f4       	brne	.+2      	; 0x2152 <conv_brk+0x76>
    2150:	6a c0       	rjmp	.+212    	; 0x2226 <conv_brk+0x14a>
    2152:	45 2d       	mov	r20, r5
    2154:	46 95       	lsr	r20
    2156:	46 95       	lsr	r20
    2158:	46 95       	lsr	r20
    215a:	d6 01       	movw	r26, r12
    215c:	a4 0f       	add	r26, r20
    215e:	b1 1d       	adc	r27, r1
    2160:	45 2d       	mov	r20, r5
    2162:	47 70       	andi	r20, 0x07	; 7
    2164:	8b 01       	movw	r16, r22
    2166:	02 c0       	rjmp	.+4      	; 0x216c <conv_brk+0x90>
    2168:	00 0f       	add	r16, r16
    216a:	11 1f       	adc	r17, r17
    216c:	4a 95       	dec	r20
    216e:	e2 f7       	brpl	.-8      	; 0x2168 <conv_brk+0x8c>
    2170:	a8 01       	movw	r20, r16
    2172:	5c 91       	ld	r21, X
    2174:	45 2b       	or	r20, r21
    2176:	4c 93       	st	X, r20
    2178:	65 14       	cp	r6, r5
    217a:	59 f0       	breq	.+22     	; 0x2192 <conv_brk+0xb6>
    217c:	56 14       	cp	r5, r6
    217e:	10 f4       	brcc	.+4      	; 0x2184 <conv_brk+0xa8>
    2180:	53 94       	inc	r5
    2182:	e7 cf       	rjmp	.-50     	; 0x2152 <conv_brk+0x76>
    2184:	5a 94       	dec	r5
    2186:	e5 cf       	rjmp	.-54     	; 0x2152 <conv_brk+0x76>
    2188:	31 e0       	ldi	r19, 0x01	; 1
    218a:	04 c0       	rjmp	.+8      	; 0x2194 <conv_brk+0xb8>
    218c:	77 24       	eor	r7, r7
    218e:	73 94       	inc	r7
    2190:	01 c0       	rjmp	.+2      	; 0x2194 <conv_brk+0xb8>
    2192:	71 2c       	mov	r7, r1
    2194:	01 96       	adiw	r24, 0x01	; 1
    2196:	bf cf       	rjmp	.-130    	; 0x2116 <conv_brk+0x3a>
    2198:	77 20       	and	r7, r7
    219a:	19 f0       	breq	.+6      	; 0x21a2 <conv_brk+0xc6>
    219c:	8e 81       	ldd	r24, Y+6	; 0x06
    219e:	80 62       	ori	r24, 0x20	; 32
    21a0:	8e 83       	std	Y+6, r24	; 0x06
    21a2:	31 11       	cpse	r19, r1
    21a4:	03 c0       	rjmp	.+6      	; 0x21ac <conv_brk+0xd0>
    21a6:	88 24       	eor	r8, r8
    21a8:	83 94       	inc	r8
    21aa:	17 c0       	rjmp	.+46     	; 0x21da <conv_brk+0xfe>
    21ac:	f6 01       	movw	r30, r12
    21ae:	9e 01       	movw	r18, r28
    21b0:	2f 5d       	subi	r18, 0xDF	; 223
    21b2:	3f 4f       	sbci	r19, 0xFF	; 255
    21b4:	80 81       	ld	r24, Z
    21b6:	80 95       	com	r24
    21b8:	81 93       	st	Z+, r24
    21ba:	2e 17       	cp	r18, r30
    21bc:	3f 07       	cpc	r19, r31
    21be:	d1 f7       	brne	.-12     	; 0x21b4 <conv_brk+0xd8>
    21c0:	f2 cf       	rjmp	.-28     	; 0x21a6 <conv_brk+0xca>
    21c2:	e1 14       	cp	r14, r1
    21c4:	f1 04       	cpc	r15, r1
    21c6:	29 f0       	breq	.+10     	; 0x21d2 <conv_brk+0xf6>
    21c8:	d7 01       	movw	r26, r14
    21ca:	8c 93       	st	X, r24
    21cc:	f7 01       	movw	r30, r14
    21ce:	31 96       	adiw	r30, 0x01	; 1
    21d0:	7f 01       	movw	r14, r30
    21d2:	9a 94       	dec	r9
    21d4:	81 2c       	mov	r8, r1
    21d6:	99 20       	and	r9, r9
    21d8:	f9 f0       	breq	.+62     	; 0x2218 <conv_brk+0x13c>
    21da:	c5 01       	movw	r24, r10
    21dc:	0e 94 61 12 	call	0x24c2	; 0x24c2 <fgetc>
    21e0:	97 fd       	sbrc	r25, 7
    21e2:	18 c0       	rjmp	.+48     	; 0x2214 <conv_brk+0x138>
    21e4:	fc 01       	movw	r30, r24
    21e6:	ff 27       	eor	r31, r31
    21e8:	23 e0       	ldi	r18, 0x03	; 3
    21ea:	f5 95       	asr	r31
    21ec:	e7 95       	ror	r30
    21ee:	2a 95       	dec	r18
    21f0:	e1 f7       	brne	.-8      	; 0x21ea <conv_brk+0x10e>
    21f2:	ec 0d       	add	r30, r12
    21f4:	fd 1d       	adc	r31, r13
    21f6:	20 81       	ld	r18, Z
    21f8:	30 e0       	ldi	r19, 0x00	; 0
    21fa:	ac 01       	movw	r20, r24
    21fc:	47 70       	andi	r20, 0x07	; 7
    21fe:	55 27       	eor	r21, r21
    2200:	02 c0       	rjmp	.+4      	; 0x2206 <conv_brk+0x12a>
    2202:	35 95       	asr	r19
    2204:	27 95       	ror	r18
    2206:	4a 95       	dec	r20
    2208:	e2 f7       	brpl	.-8      	; 0x2202 <conv_brk+0x126>
    220a:	20 fd       	sbrc	r18, 0
    220c:	da cf       	rjmp	.-76     	; 0x21c2 <conv_brk+0xe6>
    220e:	b5 01       	movw	r22, r10
    2210:	0e 94 9f 12 	call	0x253e	; 0x253e <ungetc>
    2214:	81 10       	cpse	r8, r1
    2216:	87 cf       	rjmp	.-242    	; 0x2126 <conv_brk+0x4a>
    2218:	e1 14       	cp	r14, r1
    221a:	f1 04       	cpc	r15, r1
    221c:	11 f0       	breq	.+4      	; 0x2222 <conv_brk+0x146>
    221e:	d7 01       	movw	r26, r14
    2220:	1c 92       	st	X, r1
    2222:	c8 01       	movw	r24, r16
    2224:	15 c0       	rjmp	.+42     	; 0x2250 <conv_brk+0x174>
    2226:	42 2f       	mov	r20, r18
    2228:	46 95       	lsr	r20
    222a:	46 95       	lsr	r20
    222c:	46 95       	lsr	r20
    222e:	d6 01       	movw	r26, r12
    2230:	a4 0f       	add	r26, r20
    2232:	b1 1d       	adc	r27, r1
    2234:	42 2f       	mov	r20, r18
    2236:	47 70       	andi	r20, 0x07	; 7
    2238:	8b 01       	movw	r16, r22
    223a:	02 c0       	rjmp	.+4      	; 0x2240 <conv_brk+0x164>
    223c:	00 0f       	add	r16, r16
    223e:	11 1f       	adc	r17, r17
    2240:	4a 95       	dec	r20
    2242:	e2 f7       	brpl	.-8      	; 0x223c <conv_brk+0x160>
    2244:	a8 01       	movw	r20, r16
    2246:	5c 91       	ld	r21, X
    2248:	45 2b       	or	r20, r21
    224a:	4c 93       	st	X, r20
    224c:	62 2e       	mov	r6, r18
    224e:	a2 cf       	rjmp	.-188    	; 0x2194 <conv_brk+0xb8>
    2250:	a0 96       	adiw	r28, 0x20	; 32
    2252:	ef e0       	ldi	r30, 0x0F	; 15
    2254:	0c 94 fa 12 	jmp	0x25f4	; 0x25f4 <__epilogue_restores__+0x6>

00002258 <vfscanf>:
    2258:	a0 e0       	ldi	r26, 0x00	; 0
    225a:	b0 e0       	ldi	r27, 0x00	; 0
    225c:	e2 e3       	ldi	r30, 0x32	; 50
    225e:	f1 e1       	ldi	r31, 0x11	; 17
    2260:	0c 94 de 12 	jmp	0x25bc	; 0x25bc <__prologue_saves__+0x6>
    2264:	6c 01       	movw	r12, r24
    2266:	eb 01       	movw	r28, r22
    2268:	5a 01       	movw	r10, r20
    226a:	fc 01       	movw	r30, r24
    226c:	17 82       	std	Z+7, r1	; 0x07
    226e:	16 82       	std	Z+6, r1	; 0x06
    2270:	51 2c       	mov	r5, r1
    2272:	f6 01       	movw	r30, r12
    2274:	e3 80       	ldd	r14, Z+3	; 0x03
    2276:	fe 01       	movw	r30, r28
    2278:	e3 fc       	sbrc	r14, 3
    227a:	85 91       	lpm	r24, Z+
    227c:	e3 fe       	sbrs	r14, 3
    227e:	81 91       	ld	r24, Z+
    2280:	18 2f       	mov	r17, r24
    2282:	ef 01       	movw	r28, r30
    2284:	88 23       	and	r24, r24
    2286:	09 f4       	brne	.+2      	; 0x228a <vfscanf+0x32>
    2288:	ee c0       	rjmp	.+476    	; 0x2466 <vfscanf+0x20e>
    228a:	90 e0       	ldi	r25, 0x00	; 0
    228c:	0e 94 3d 12 	call	0x247a	; 0x247a <isspace>
    2290:	89 2b       	or	r24, r25
    2292:	21 f0       	breq	.+8      	; 0x229c <vfscanf+0x44>
    2294:	c6 01       	movw	r24, r12
    2296:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <skip_spaces>
    229a:	eb cf       	rjmp	.-42     	; 0x2272 <vfscanf+0x1a>
    229c:	15 32       	cpi	r17, 0x25	; 37
    229e:	41 f4       	brne	.+16     	; 0x22b0 <vfscanf+0x58>
    22a0:	fe 01       	movw	r30, r28
    22a2:	e3 fc       	sbrc	r14, 3
    22a4:	15 91       	lpm	r17, Z+
    22a6:	e3 fe       	sbrs	r14, 3
    22a8:	11 91       	ld	r17, Z+
    22aa:	ef 01       	movw	r28, r30
    22ac:	15 32       	cpi	r17, 0x25	; 37
    22ae:	81 f4       	brne	.+32     	; 0x22d0 <vfscanf+0x78>
    22b0:	c6 01       	movw	r24, r12
    22b2:	0e 94 61 12 	call	0x24c2	; 0x24c2 <fgetc>
    22b6:	97 fd       	sbrc	r25, 7
    22b8:	d4 c0       	rjmp	.+424    	; 0x2462 <vfscanf+0x20a>
    22ba:	41 2f       	mov	r20, r17
    22bc:	50 e0       	ldi	r21, 0x00	; 0
    22be:	9c 01       	movw	r18, r24
    22c0:	33 27       	eor	r19, r19
    22c2:	24 17       	cp	r18, r20
    22c4:	35 07       	cpc	r19, r21
    22c6:	a9 f2       	breq	.-86     	; 0x2272 <vfscanf+0x1a>
    22c8:	b6 01       	movw	r22, r12
    22ca:	0e 94 9f 12 	call	0x253e	; 0x253e <ungetc>
    22ce:	cb c0       	rjmp	.+406    	; 0x2466 <vfscanf+0x20e>
    22d0:	1a 32       	cpi	r17, 0x2A	; 42
    22d2:	39 f4       	brne	.+14     	; 0x22e2 <vfscanf+0x8a>
    22d4:	e3 fc       	sbrc	r14, 3
    22d6:	15 91       	lpm	r17, Z+
    22d8:	e3 fe       	sbrs	r14, 3
    22da:	11 91       	ld	r17, Z+
    22dc:	ef 01       	movw	r28, r30
    22de:	01 e0       	ldi	r16, 0x01	; 1
    22e0:	01 c0       	rjmp	.+2      	; 0x22e4 <vfscanf+0x8c>
    22e2:	00 e0       	ldi	r16, 0x00	; 0
    22e4:	f1 2c       	mov	r15, r1
    22e6:	20 ed       	ldi	r18, 0xD0	; 208
    22e8:	21 0f       	add	r18, r17
    22ea:	2a 30       	cpi	r18, 0x0A	; 10
    22ec:	80 f4       	brcc	.+32     	; 0x230e <vfscanf+0xb6>
    22ee:	02 60       	ori	r16, 0x02	; 2
    22f0:	6f 2d       	mov	r22, r15
    22f2:	70 e0       	ldi	r23, 0x00	; 0
    22f4:	80 e0       	ldi	r24, 0x00	; 0
    22f6:	90 e0       	ldi	r25, 0x00	; 0
    22f8:	40 e2       	ldi	r20, 0x20	; 32
    22fa:	0e 94 9c 0f 	call	0x1f38	; 0x1f38 <mulacc>
    22fe:	f6 2e       	mov	r15, r22
    2300:	fe 01       	movw	r30, r28
    2302:	e3 fc       	sbrc	r14, 3
    2304:	15 91       	lpm	r17, Z+
    2306:	e3 fe       	sbrs	r14, 3
    2308:	11 91       	ld	r17, Z+
    230a:	ef 01       	movw	r28, r30
    230c:	ec cf       	rjmp	.-40     	; 0x22e6 <vfscanf+0x8e>
    230e:	01 ff       	sbrs	r16, 1
    2310:	03 c0       	rjmp	.+6      	; 0x2318 <vfscanf+0xc0>
    2312:	f1 10       	cpse	r15, r1
    2314:	03 c0       	rjmp	.+6      	; 0x231c <vfscanf+0xc4>
    2316:	a7 c0       	rjmp	.+334    	; 0x2466 <vfscanf+0x20e>
    2318:	ff 24       	eor	r15, r15
    231a:	fa 94       	dec	r15
    231c:	18 36       	cpi	r17, 0x68	; 104
    231e:	19 f0       	breq	.+6      	; 0x2326 <vfscanf+0xce>
    2320:	1c 36       	cpi	r17, 0x6C	; 108
    2322:	51 f0       	breq	.+20     	; 0x2338 <vfscanf+0xe0>
    2324:	10 c0       	rjmp	.+32     	; 0x2346 <vfscanf+0xee>
    2326:	fe 01       	movw	r30, r28
    2328:	e3 fc       	sbrc	r14, 3
    232a:	15 91       	lpm	r17, Z+
    232c:	e3 fe       	sbrs	r14, 3
    232e:	11 91       	ld	r17, Z+
    2330:	ef 01       	movw	r28, r30
    2332:	18 36       	cpi	r17, 0x68	; 104
    2334:	41 f4       	brne	.+16     	; 0x2346 <vfscanf+0xee>
    2336:	08 60       	ori	r16, 0x08	; 8
    2338:	04 60       	ori	r16, 0x04	; 4
    233a:	fe 01       	movw	r30, r28
    233c:	e3 fc       	sbrc	r14, 3
    233e:	15 91       	lpm	r17, Z+
    2340:	e3 fe       	sbrs	r14, 3
    2342:	11 91       	ld	r17, Z+
    2344:	ef 01       	movw	r28, r30
    2346:	11 23       	and	r17, r17
    2348:	09 f4       	brne	.+2      	; 0x234c <vfscanf+0xf4>
    234a:	8d c0       	rjmp	.+282    	; 0x2466 <vfscanf+0x20e>
    234c:	61 2f       	mov	r22, r17
    234e:	70 e0       	ldi	r23, 0x00	; 0
    2350:	84 eb       	ldi	r24, 0xB4	; 180
    2352:	90 e0       	ldi	r25, 0x00	; 0
    2354:	0e 94 46 12 	call	0x248c	; 0x248c <strchr_P>
    2358:	89 2b       	or	r24, r25
    235a:	09 f4       	brne	.+2      	; 0x235e <vfscanf+0x106>
    235c:	84 c0       	rjmp	.+264    	; 0x2466 <vfscanf+0x20e>
    235e:	00 fd       	sbrc	r16, 0
    2360:	07 c0       	rjmp	.+14     	; 0x2370 <vfscanf+0x118>
    2362:	f5 01       	movw	r30, r10
    2364:	80 80       	ld	r8, Z
    2366:	91 80       	ldd	r9, Z+1	; 0x01
    2368:	c5 01       	movw	r24, r10
    236a:	02 96       	adiw	r24, 0x02	; 2
    236c:	5c 01       	movw	r10, r24
    236e:	02 c0       	rjmp	.+4      	; 0x2374 <vfscanf+0x11c>
    2370:	81 2c       	mov	r8, r1
    2372:	91 2c       	mov	r9, r1
    2374:	1e 36       	cpi	r17, 0x6E	; 110
    2376:	51 f4       	brne	.+20     	; 0x238c <vfscanf+0x134>
    2378:	f6 01       	movw	r30, r12
    237a:	46 81       	ldd	r20, Z+6	; 0x06
    237c:	57 81       	ldd	r21, Z+7	; 0x07
    237e:	60 e0       	ldi	r22, 0x00	; 0
    2380:	70 e0       	ldi	r23, 0x00	; 0
    2382:	20 2f       	mov	r18, r16
    2384:	c4 01       	movw	r24, r8
    2386:	0e 94 90 0f 	call	0x1f20	; 0x1f20 <putval>
    238a:	73 cf       	rjmp	.-282    	; 0x2272 <vfscanf+0x1a>
    238c:	13 36       	cpi	r17, 0x63	; 99
    238e:	a9 f4       	brne	.+42     	; 0x23ba <vfscanf+0x162>
    2390:	01 fd       	sbrc	r16, 1
    2392:	02 c0       	rjmp	.+4      	; 0x2398 <vfscanf+0x140>
    2394:	ff 24       	eor	r15, r15
    2396:	f3 94       	inc	r15
    2398:	c6 01       	movw	r24, r12
    239a:	0e 94 61 12 	call	0x24c2	; 0x24c2 <fgetc>
    239e:	97 fd       	sbrc	r25, 7
    23a0:	60 c0       	rjmp	.+192    	; 0x2462 <vfscanf+0x20a>
    23a2:	81 14       	cp	r8, r1
    23a4:	91 04       	cpc	r9, r1
    23a6:	29 f0       	breq	.+10     	; 0x23b2 <vfscanf+0x15a>
    23a8:	f4 01       	movw	r30, r8
    23aa:	80 83       	st	Z, r24
    23ac:	c4 01       	movw	r24, r8
    23ae:	01 96       	adiw	r24, 0x01	; 1
    23b0:	4c 01       	movw	r8, r24
    23b2:	fa 94       	dec	r15
    23b4:	f1 10       	cpse	r15, r1
    23b6:	f0 cf       	rjmp	.-32     	; 0x2398 <vfscanf+0x140>
    23b8:	50 c0       	rjmp	.+160    	; 0x245a <vfscanf+0x202>
    23ba:	1b 35       	cpi	r17, 0x5B	; 91
    23bc:	59 f4       	brne	.+22     	; 0x23d4 <vfscanf+0x17c>
    23be:	9e 01       	movw	r18, r28
    23c0:	a4 01       	movw	r20, r8
    23c2:	6f 2d       	mov	r22, r15
    23c4:	c6 01       	movw	r24, r12
    23c6:	0e 94 6e 10 	call	0x20dc	; 0x20dc <conv_brk>
    23ca:	ec 01       	movw	r28, r24
    23cc:	89 2b       	or	r24, r25
    23ce:	09 f0       	breq	.+2      	; 0x23d2 <vfscanf+0x17a>
    23d0:	44 c0       	rjmp	.+136    	; 0x245a <vfscanf+0x202>
    23d2:	3e c0       	rjmp	.+124    	; 0x2450 <vfscanf+0x1f8>
    23d4:	c6 01       	movw	r24, r12
    23d6:	0e 94 c3 0f 	call	0x1f86	; 0x1f86 <skip_spaces>
    23da:	97 fd       	sbrc	r25, 7
    23dc:	42 c0       	rjmp	.+132    	; 0x2462 <vfscanf+0x20a>
    23de:	1f 36       	cpi	r17, 0x6F	; 111
    23e0:	61 f1       	breq	.+88     	; 0x243a <vfscanf+0x1e2>
    23e2:	28 f4       	brcc	.+10     	; 0x23ee <vfscanf+0x196>
    23e4:	14 36       	cpi	r17, 0x64	; 100
    23e6:	39 f1       	breq	.+78     	; 0x2436 <vfscanf+0x1de>
    23e8:	19 36       	cpi	r17, 0x69	; 105
    23ea:	51 f1       	breq	.+84     	; 0x2440 <vfscanf+0x1e8>
    23ec:	28 c0       	rjmp	.+80     	; 0x243e <vfscanf+0x1e6>
    23ee:	13 37       	cpi	r17, 0x73	; 115
    23f0:	71 f0       	breq	.+28     	; 0x240e <vfscanf+0x1b6>
    23f2:	15 37       	cpi	r17, 0x75	; 117
    23f4:	01 f1       	breq	.+64     	; 0x2436 <vfscanf+0x1de>
    23f6:	23 c0       	rjmp	.+70     	; 0x243e <vfscanf+0x1e6>
    23f8:	81 14       	cp	r8, r1
    23fa:	91 04       	cpc	r9, r1
    23fc:	29 f0       	breq	.+10     	; 0x2408 <vfscanf+0x1b0>
    23fe:	f4 01       	movw	r30, r8
    2400:	60 82       	st	Z, r6
    2402:	c4 01       	movw	r24, r8
    2404:	01 96       	adiw	r24, 0x01	; 1
    2406:	4c 01       	movw	r8, r24
    2408:	fa 94       	dec	r15
    240a:	ff 20       	and	r15, r15
    240c:	71 f0       	breq	.+28     	; 0x242a <vfscanf+0x1d2>
    240e:	c6 01       	movw	r24, r12
    2410:	0e 94 61 12 	call	0x24c2	; 0x24c2 <fgetc>
    2414:	3c 01       	movw	r6, r24
    2416:	97 fd       	sbrc	r25, 7
    2418:	08 c0       	rjmp	.+16     	; 0x242a <vfscanf+0x1d2>
    241a:	0e 94 3d 12 	call	0x247a	; 0x247a <isspace>
    241e:	89 2b       	or	r24, r25
    2420:	59 f3       	breq	.-42     	; 0x23f8 <vfscanf+0x1a0>
    2422:	b6 01       	movw	r22, r12
    2424:	c3 01       	movw	r24, r6
    2426:	0e 94 9f 12 	call	0x253e	; 0x253e <ungetc>
    242a:	81 14       	cp	r8, r1
    242c:	91 04       	cpc	r9, r1
    242e:	a9 f0       	breq	.+42     	; 0x245a <vfscanf+0x202>
    2430:	f4 01       	movw	r30, r8
    2432:	10 82       	st	Z, r1
    2434:	12 c0       	rjmp	.+36     	; 0x245a <vfscanf+0x202>
    2436:	00 62       	ori	r16, 0x20	; 32
    2438:	03 c0       	rjmp	.+6      	; 0x2440 <vfscanf+0x1e8>
    243a:	00 61       	ori	r16, 0x10	; 16
    243c:	01 c0       	rjmp	.+2      	; 0x2440 <vfscanf+0x1e8>
    243e:	00 64       	ori	r16, 0x40	; 64
    2440:	20 2f       	mov	r18, r16
    2442:	a4 01       	movw	r20, r8
    2444:	6f 2d       	mov	r22, r15
    2446:	c6 01       	movw	r24, r12
    2448:	0e 94 dc 0f 	call	0x1fb8	; 0x1fb8 <conv_int>
    244c:	81 11       	cpse	r24, r1
    244e:	05 c0       	rjmp	.+10     	; 0x245a <vfscanf+0x202>
    2450:	f6 01       	movw	r30, r12
    2452:	83 81       	ldd	r24, Z+3	; 0x03
    2454:	80 73       	andi	r24, 0x30	; 48
    2456:	29 f4       	brne	.+10     	; 0x2462 <vfscanf+0x20a>
    2458:	06 c0       	rjmp	.+12     	; 0x2466 <vfscanf+0x20e>
    245a:	00 fd       	sbrc	r16, 0
    245c:	0a cf       	rjmp	.-492    	; 0x2272 <vfscanf+0x1a>
    245e:	53 94       	inc	r5
    2460:	08 cf       	rjmp	.-496    	; 0x2272 <vfscanf+0x1a>
    2462:	55 20       	and	r5, r5
    2464:	19 f0       	breq	.+6      	; 0x246c <vfscanf+0x214>
    2466:	85 2d       	mov	r24, r5
    2468:	90 e0       	ldi	r25, 0x00	; 0
    246a:	02 c0       	rjmp	.+4      	; 0x2470 <vfscanf+0x218>
    246c:	8f ef       	ldi	r24, 0xFF	; 255
    246e:	9f ef       	ldi	r25, 0xFF	; 255
    2470:	cd b7       	in	r28, 0x3d	; 61
    2472:	de b7       	in	r29, 0x3e	; 62
    2474:	ef e0       	ldi	r30, 0x0F	; 15
    2476:	0c 94 fa 12 	jmp	0x25f4	; 0x25f4 <__epilogue_restores__+0x6>

0000247a <isspace>:
    247a:	91 11       	cpse	r25, r1
    247c:	0c 94 b8 12 	jmp	0x2570	; 0x2570 <__ctype_isfalse>
    2480:	80 32       	cpi	r24, 0x20	; 32
    2482:	19 f0       	breq	.+6      	; 0x248a <isspace+0x10>
    2484:	89 50       	subi	r24, 0x09	; 9
    2486:	85 50       	subi	r24, 0x05	; 5
    2488:	c8 f7       	brcc	.-14     	; 0x247c <isspace+0x2>
    248a:	08 95       	ret

0000248c <strchr_P>:
    248c:	fc 01       	movw	r30, r24
    248e:	05 90       	lpm	r0, Z+
    2490:	06 16       	cp	r0, r22
    2492:	21 f0       	breq	.+8      	; 0x249c <strchr_P+0x10>
    2494:	00 20       	and	r0, r0
    2496:	d9 f7       	brne	.-10     	; 0x248e <strchr_P+0x2>
    2498:	c0 01       	movw	r24, r0
    249a:	08 95       	ret
    249c:	31 97       	sbiw	r30, 0x01	; 1
    249e:	cf 01       	movw	r24, r30
    24a0:	08 95       	ret

000024a2 <strrev>:
    24a2:	dc 01       	movw	r26, r24
    24a4:	fc 01       	movw	r30, r24
    24a6:	67 2f       	mov	r22, r23
    24a8:	71 91       	ld	r23, Z+
    24aa:	77 23       	and	r23, r23
    24ac:	e1 f7       	brne	.-8      	; 0x24a6 <strrev+0x4>
    24ae:	32 97       	sbiw	r30, 0x02	; 2
    24b0:	04 c0       	rjmp	.+8      	; 0x24ba <strrev+0x18>
    24b2:	7c 91       	ld	r23, X
    24b4:	6d 93       	st	X+, r22
    24b6:	70 83       	st	Z, r23
    24b8:	62 91       	ld	r22, -Z
    24ba:	ae 17       	cp	r26, r30
    24bc:	bf 07       	cpc	r27, r31
    24be:	c8 f3       	brcs	.-14     	; 0x24b2 <strrev+0x10>
    24c0:	08 95       	ret

000024c2 <fgetc>:
    24c2:	cf 93       	push	r28
    24c4:	df 93       	push	r29
    24c6:	ec 01       	movw	r28, r24
    24c8:	2b 81       	ldd	r18, Y+3	; 0x03
    24ca:	20 ff       	sbrs	r18, 0
    24cc:	33 c0       	rjmp	.+102    	; 0x2534 <fgetc+0x72>
    24ce:	26 ff       	sbrs	r18, 6
    24d0:	0a c0       	rjmp	.+20     	; 0x24e6 <fgetc+0x24>
    24d2:	2f 7b       	andi	r18, 0xBF	; 191
    24d4:	2b 83       	std	Y+3, r18	; 0x03
    24d6:	8e 81       	ldd	r24, Y+6	; 0x06
    24d8:	9f 81       	ldd	r25, Y+7	; 0x07
    24da:	01 96       	adiw	r24, 0x01	; 1
    24dc:	9f 83       	std	Y+7, r25	; 0x07
    24de:	8e 83       	std	Y+6, r24	; 0x06
    24e0:	8a 81       	ldd	r24, Y+2	; 0x02
    24e2:	90 e0       	ldi	r25, 0x00	; 0
    24e4:	29 c0       	rjmp	.+82     	; 0x2538 <fgetc+0x76>
    24e6:	22 ff       	sbrs	r18, 2
    24e8:	0f c0       	rjmp	.+30     	; 0x2508 <fgetc+0x46>
    24ea:	e8 81       	ld	r30, Y
    24ec:	f9 81       	ldd	r31, Y+1	; 0x01
    24ee:	80 81       	ld	r24, Z
    24f0:	08 2e       	mov	r0, r24
    24f2:	00 0c       	add	r0, r0
    24f4:	99 0b       	sbc	r25, r25
    24f6:	00 97       	sbiw	r24, 0x00	; 0
    24f8:	19 f4       	brne	.+6      	; 0x2500 <fgetc+0x3e>
    24fa:	20 62       	ori	r18, 0x20	; 32
    24fc:	2b 83       	std	Y+3, r18	; 0x03
    24fe:	1a c0       	rjmp	.+52     	; 0x2534 <fgetc+0x72>
    2500:	31 96       	adiw	r30, 0x01	; 1
    2502:	f9 83       	std	Y+1, r31	; 0x01
    2504:	e8 83       	st	Y, r30
    2506:	0e c0       	rjmp	.+28     	; 0x2524 <fgetc+0x62>
    2508:	ea 85       	ldd	r30, Y+10	; 0x0a
    250a:	fb 85       	ldd	r31, Y+11	; 0x0b
    250c:	09 95       	icall
    250e:	97 ff       	sbrs	r25, 7
    2510:	09 c0       	rjmp	.+18     	; 0x2524 <fgetc+0x62>
    2512:	2b 81       	ldd	r18, Y+3	; 0x03
    2514:	01 96       	adiw	r24, 0x01	; 1
    2516:	11 f0       	breq	.+4      	; 0x251c <fgetc+0x5a>
    2518:	80 e2       	ldi	r24, 0x20	; 32
    251a:	01 c0       	rjmp	.+2      	; 0x251e <fgetc+0x5c>
    251c:	80 e1       	ldi	r24, 0x10	; 16
    251e:	82 2b       	or	r24, r18
    2520:	8b 83       	std	Y+3, r24	; 0x03
    2522:	08 c0       	rjmp	.+16     	; 0x2534 <fgetc+0x72>
    2524:	2e 81       	ldd	r18, Y+6	; 0x06
    2526:	3f 81       	ldd	r19, Y+7	; 0x07
    2528:	2f 5f       	subi	r18, 0xFF	; 255
    252a:	3f 4f       	sbci	r19, 0xFF	; 255
    252c:	3f 83       	std	Y+7, r19	; 0x07
    252e:	2e 83       	std	Y+6, r18	; 0x06
    2530:	99 27       	eor	r25, r25
    2532:	02 c0       	rjmp	.+4      	; 0x2538 <fgetc+0x76>
    2534:	8f ef       	ldi	r24, 0xFF	; 255
    2536:	9f ef       	ldi	r25, 0xFF	; 255
    2538:	df 91       	pop	r29
    253a:	cf 91       	pop	r28
    253c:	08 95       	ret

0000253e <ungetc>:
    253e:	fb 01       	movw	r30, r22
    2540:	23 81       	ldd	r18, Z+3	; 0x03
    2542:	20 ff       	sbrs	r18, 0
    2544:	12 c0       	rjmp	.+36     	; 0x256a <ungetc+0x2c>
    2546:	26 fd       	sbrc	r18, 6
    2548:	10 c0       	rjmp	.+32     	; 0x256a <ungetc+0x2c>
    254a:	8f 3f       	cpi	r24, 0xFF	; 255
    254c:	3f ef       	ldi	r19, 0xFF	; 255
    254e:	93 07       	cpc	r25, r19
    2550:	61 f0       	breq	.+24     	; 0x256a <ungetc+0x2c>
    2552:	82 83       	std	Z+2, r24	; 0x02
    2554:	2f 7d       	andi	r18, 0xDF	; 223
    2556:	20 64       	ori	r18, 0x40	; 64
    2558:	23 83       	std	Z+3, r18	; 0x03
    255a:	26 81       	ldd	r18, Z+6	; 0x06
    255c:	37 81       	ldd	r19, Z+7	; 0x07
    255e:	21 50       	subi	r18, 0x01	; 1
    2560:	31 09       	sbc	r19, r1
    2562:	37 83       	std	Z+7, r19	; 0x07
    2564:	26 83       	std	Z+6, r18	; 0x06
    2566:	99 27       	eor	r25, r25
    2568:	08 95       	ret
    256a:	8f ef       	ldi	r24, 0xFF	; 255
    256c:	9f ef       	ldi	r25, 0xFF	; 255
    256e:	08 95       	ret

00002570 <__ctype_isfalse>:
    2570:	99 27       	eor	r25, r25
    2572:	88 27       	eor	r24, r24

00002574 <__ctype_istrue>:
    2574:	08 95       	ret

00002576 <eeprom_read_byte>:
    2576:	f9 99       	sbic	0x1f, 1	; 31
    2578:	fe cf       	rjmp	.-4      	; 0x2576 <eeprom_read_byte>
    257a:	92 bd       	out	0x22, r25	; 34
    257c:	81 bd       	out	0x21, r24	; 33
    257e:	f8 9a       	sbi	0x1f, 0	; 31
    2580:	99 27       	eor	r25, r25
    2582:	80 b5       	in	r24, 0x20	; 32
    2584:	08 95       	ret

00002586 <eeprom_write_block>:
    2586:	dc 01       	movw	r26, r24
    2588:	cb 01       	movw	r24, r22
    258a:	03 c0       	rjmp	.+6      	; 0x2592 <eeprom_write_block+0xc>
    258c:	2d 91       	ld	r18, X+
    258e:	0e 94 ce 12 	call	0x259c	; 0x259c <eeprom_write_r18>
    2592:	41 50       	subi	r20, 0x01	; 1
    2594:	50 40       	sbci	r21, 0x00	; 0
    2596:	d0 f7       	brcc	.-12     	; 0x258c <eeprom_write_block+0x6>
    2598:	08 95       	ret

0000259a <eeprom_write_byte>:
    259a:	26 2f       	mov	r18, r22

0000259c <eeprom_write_r18>:
    259c:	f9 99       	sbic	0x1f, 1	; 31
    259e:	fe cf       	rjmp	.-4      	; 0x259c <eeprom_write_r18>
    25a0:	1f ba       	out	0x1f, r1	; 31
    25a2:	92 bd       	out	0x22, r25	; 34
    25a4:	81 bd       	out	0x21, r24	; 33
    25a6:	20 bd       	out	0x20, r18	; 32
    25a8:	0f b6       	in	r0, 0x3f	; 63
    25aa:	f8 94       	cli
    25ac:	fa 9a       	sbi	0x1f, 2	; 31
    25ae:	f9 9a       	sbi	0x1f, 1	; 31
    25b0:	0f be       	out	0x3f, r0	; 63
    25b2:	01 96       	adiw	r24, 0x01	; 1
    25b4:	08 95       	ret

000025b6 <__prologue_saves__>:
    25b6:	2f 92       	push	r2
    25b8:	3f 92       	push	r3
    25ba:	4f 92       	push	r4
    25bc:	5f 92       	push	r5
    25be:	6f 92       	push	r6
    25c0:	7f 92       	push	r7
    25c2:	8f 92       	push	r8
    25c4:	9f 92       	push	r9
    25c6:	af 92       	push	r10
    25c8:	bf 92       	push	r11
    25ca:	cf 92       	push	r12
    25cc:	df 92       	push	r13
    25ce:	ef 92       	push	r14
    25d0:	ff 92       	push	r15
    25d2:	0f 93       	push	r16
    25d4:	1f 93       	push	r17
    25d6:	cf 93       	push	r28
    25d8:	df 93       	push	r29
    25da:	cd b7       	in	r28, 0x3d	; 61
    25dc:	de b7       	in	r29, 0x3e	; 62
    25de:	ca 1b       	sub	r28, r26
    25e0:	db 0b       	sbc	r29, r27
    25e2:	0f b6       	in	r0, 0x3f	; 63
    25e4:	f8 94       	cli
    25e6:	de bf       	out	0x3e, r29	; 62
    25e8:	0f be       	out	0x3f, r0	; 63
    25ea:	cd bf       	out	0x3d, r28	; 61
    25ec:	09 94       	ijmp

000025ee <__epilogue_restores__>:
    25ee:	2a 88       	ldd	r2, Y+18	; 0x12
    25f0:	39 88       	ldd	r3, Y+17	; 0x11
    25f2:	48 88       	ldd	r4, Y+16	; 0x10
    25f4:	5f 84       	ldd	r5, Y+15	; 0x0f
    25f6:	6e 84       	ldd	r6, Y+14	; 0x0e
    25f8:	7d 84       	ldd	r7, Y+13	; 0x0d
    25fa:	8c 84       	ldd	r8, Y+12	; 0x0c
    25fc:	9b 84       	ldd	r9, Y+11	; 0x0b
    25fe:	aa 84       	ldd	r10, Y+10	; 0x0a
    2600:	b9 84       	ldd	r11, Y+9	; 0x09
    2602:	c8 84       	ldd	r12, Y+8	; 0x08
    2604:	df 80       	ldd	r13, Y+7	; 0x07
    2606:	ee 80       	ldd	r14, Y+6	; 0x06
    2608:	fd 80       	ldd	r15, Y+5	; 0x05
    260a:	0c 81       	ldd	r16, Y+4	; 0x04
    260c:	1b 81       	ldd	r17, Y+3	; 0x03
    260e:	aa 81       	ldd	r26, Y+2	; 0x02
    2610:	b9 81       	ldd	r27, Y+1	; 0x01
    2612:	ce 0f       	add	r28, r30
    2614:	d1 1d       	adc	r29, r1
    2616:	0f b6       	in	r0, 0x3f	; 63
    2618:	f8 94       	cli
    261a:	de bf       	out	0x3e, r29	; 62
    261c:	0f be       	out	0x3f, r0	; 63
    261e:	cd bf       	out	0x3d, r28	; 61
    2620:	ed 01       	movw	r28, r26
    2622:	08 95       	ret

00002624 <_exit>:
    2624:	f8 94       	cli

00002626 <__stop_program>:
    2626:	ff cf       	rjmp	.-2      	; 0x2626 <__stop_program>
