[Project]
Current Flow=Multivendor
VCS=0
version=4
Current Config=compile

[Configurations]
compile=Stopwatch

[Library]
Stopwatch=.\Stopwatch\Stopwatch.lib

[$LibMap$]
Stopwatch=.
Active_lib=

[Settings]
RUN_MODE_SYNTH=1
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=IMPL_WITH_SYNTH
ON_SERVERFARM_SYNTH=0
ON_SERVERFARM_IMPL=0
ON_SERVERFARM_SIM=0
SYNTH_STATUS=none
IMPL_TOOL=
SYNTH_TOOL=MV_QUARTUS_SYNTHESIS201
CSYNTH_TOOL=
PHYSSYNTH_TOOL=
FAMILY=Quartus CycloneV
IMPL_STATUS=none
VerilogDirsChanged=0
fileopenfolder=F:\Neros\Documents\GitHub\ECE441_final\Stopwatch\synthesis

[IMPLEMENTATION]
UCF=
DEVICE_TECHNOLOGY_MIGRATION_LIST=
LAST_RUN=1744923771

[SpecTracer]
WindowVisible=0

[HierarchyViewer]
HierarchyInformation=stopwatch|stopwatch|0
ShowHide=ShowTopLevel
Selected=

[SYNTHESIS]
FAMILY=Quartus CycloneV
DEVICE=5CSXFC6D6F31C
SPEED=6
TOPLEVEL=stopwatch
JOB_DESCRIPTION=SynthesisTask
JOB_SFM_RESOURCE=
ENABLE_SIGNALTAP=0
SERVERFARM_INCLUDE_INPUT_FILES=*.*
SERVERFARM_EXCLUDE_INPUT_FILES=
OVERWRITE_PROJECT=1
AUTO_CLOSE=0
QSF_FILE_SELECTION=synthesis/stopwatch.qsf
CHECK_PROJECT_OUTPUT_DIRECTORY=0
CHECK_OPTIMIZE_HOLD_TIMING=1
USE_SIGNALTAP_FILE=
ENABLE_LOGIC_ANALYZER_INTERFACE=0
USE_LOGIC_ANALYZER_INTERFACE_FILE=
OLD_FAMILY=Quartus CycloneV
CHECK_IMPORT_PIN_ASSIGNMENTS=1
IMPORT_PIN_ASSIGNMENTS=.\synthesis\atom_netlists\stopwatch.qsf
CHECK_GENERATE_FPGA_EXCHANGE_FILE=0
GENERATE_FPGA_EXCHANGE_FILE=.\symbols\fpgaxchange
BTM_IO_STANDARD=1.2V
DEFAULT_QUARTUS_SETTINGS_FILE=C:\intelFPGA_lite\20.1\quartus\bin64\assignment_defaults.qdf
OUTPUT_IO_TIMING_NEAR_END_VMEAS_RISE=Half Signal Swing
OUTPUT_IO_TIMING_NEAR_END_VMEAS_FALL=Half Signal Swing
OUTPUT_IO_TIMING_FAR_END_VMEAS_RISE=Half Signal Swing
OUTPUT_IO_TIMING_FAR_END_VMEAS_FALL=Half Signal Swing
LAST_RUN=1744923771

[Groups]
TestBench=1

[Files]
/stopwatch.bde=-1
/sevenseg.vhd=-1
/BCD_counter.vhd=-1
/Controller.asf=-1
/Clock_Gen.bde=-1
/clk_div_gen.vhd=-1
TestBench/bcd_counter_TB.vhd=-1
TestBench/bcd_counter_TB_runtest.do=-1
TestBench/controller_TB.vhd=-1
TestBench/controller_TB_runtest.do=-1
TestBench/stopwatch_TB.vhd=-1
TestBench/stopwatch_TB_runtest.do=-1

[Files.Data]
.\src\stopwatch.bde=Block Diagram
.\src\sevenseg.vhd=VHDL Source Code
.\src\BCD_counter.vhd=VHDL Source Code
.\src\Controller.asf=State Diagram
.\src\Clock_Gen.bde=Block Diagram
.\src\clk_div_gen.vhd=VHDL Source Code
.\src\TestBench\bcd_counter_TB.vhd=VHDL Test Bench
.\src\TestBench\bcd_counter_TB_runtest.do=Macro
.\src\TestBench\controller_TB.vhd=VHDL Test Bench
.\src\TestBench\controller_TB_runtest.do=Macro
.\src\TestBench\stopwatch_TB.vhd=VHDL Test Bench
.\src\TestBench\stopwatch_TB_runtest.do=Macro
.\compile\Clock_Gen.vhd=VHDL Source Code
.\compile\stopwatch.vhd=VHDL Source Code
.\compile\Controller.vhd=VHDL Source Code



[file_out:/Controller.asf]
/..\compile\Controller.vhd=-1
[file_out:/stopwatch.bde]
/..\compile\stopwatch.vhd=-1
[file_out:/Clock_Gen.bde]
/..\compile\Clock_Gen.vhd=-1
