#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat May 23 14:33:06 2020
# Process ID: 15184
# Current directory: C:/Users/linh9/Desktop/dc11m_27_3/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8208 C:\Users\linh9\Desktop\dc11m_27_3\project_1\project_1.xpr
# Log file: C:/Users/linh9/Desktop/dc11m_27_3/project_1/vivado.log
# Journal file: C:/Users/linh9/Desktop/dc11m_27_3/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 852.703 ; gain = 212.703
open_bd_design {C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:encoder:1.0 - encoder_0
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:datalimit:1.0 - datalimit_0
Adding cell -- xilinx.com:module_ref:srcClk:1.0 - srcClk_0
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_0
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_1
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_2
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:module_ref:fix_clk_i_w:1.0 - fix_clk_i_w_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:module_ref:datalimit:1.0 - datalimit_1
Adding cell -- xilinx.com:module_ref:SwitchCOntroller:1.0 - SwitchCOntroller_0
Adding cell -- xilinx.com:module_ref:protect_van:1.0 - protect_van_0
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_3
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_4
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_5
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_6
Adding cell -- xilinx.com:module_ref:usample:1.0 - usample_7
Adding cell -- xilinx.com:module_ref:ADC:1.0 - ADC_0
Adding cell -- xilinx.com:module_ref:Controler:1.0 - Controler_0
Adding cell -- xilinx.com:module_ref:ab2alphabeta:1.0 - ab2alphabeta_0
Adding cell -- xilinx.com:module_ref:input_ctrl:1.0 - input_ctrl_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /encoder_0/clk_100M(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /input_ctrl_0/rst(rst) and /ila_0/probe0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /input_ctrl_0/rst(rst) and /protect_van_0/err(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /input_ctrl_0/rst(rst) and /ADC_0/i_rs(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /input_ctrl_0/rst_w(undef) and /datalimit_0/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /protect_van_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_2/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /datalimit_1/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_3/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_4/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_5/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_6/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_i(undef) and /usample_7/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_w(undef) and /datalimit_0/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_w(undef) and /usample_1/clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /fix_clk_i_w_0/sample_w(undef) and /usample_0/clk(clk)
Successfully read diagram <design_1> from BD file <C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 930.625 ; gain = 24.809
startgroup
set_property -dict [list CONFIG.CONST_VAL {1640}] [get_bd_cells xlconstant_0]
endgroup
save_bd_design
Wrote  : <C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
update_module_reference design_1_input_ctrl_0_0
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
delete_ip_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1054.543 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded design_1_input_ctrl_0_0 from input_ctrl_v1_0 1.0 to input_ctrl_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe0(undef) and /input_ctrl_0_upgraded_ipi/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /protect_van_0/err(undef) and /input_ctrl_0_upgraded_ipi/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ADC_0/i_rs(undef) and /input_ctrl_0_upgraded_ipi/rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /datalimit_0/rst(rst) and /input_ctrl_0_upgraded_ipi/rst_w(undef)
Wrote  : <C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1054.543 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.543 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_PROBE20_TYPE {2} CONFIG.C_NUM_OF_PROBES {21}] [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins ila_0/probe20] [get_bd_pins input_ctrl_0/rst_w]
save_bd_design
Wrote  : <C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run design_1_ila_0_0_synth_1
reset_run design_1_xlconstant_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
VHDL Output written to : C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block encoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADC_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fix_clk_i_w_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block input_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ab2alphabeta_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block datalimit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block srcClk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SwitchCOntroller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block protect_van_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block datalimit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block usample_7 .
Exporting to file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xlconstant_0_0, cache-ID = da7f488ff9721665; cache size = 52.376 MB.
INFO: [HDL 9-1061] Parsing VHDL file "c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_input_ctrl_0_0/synth/design_1_input_ctrl_0_0.vhd" into library xil_defaultlib [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_input_ctrl_0_0/synth/design_1_input_ctrl_0_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/new/input_ctrl.vhd" into library xil_defaultlib [C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/new/input_ctrl.vhd:1]
[Sat May 23 14:45:16 2020] Launched design_1_ila_0_0_synth_1, design_1_input_ctrl_0_0_synth_1...
Run output will be captured here:
design_1_ila_0_0_synth_1: C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/design_1_ila_0_0_synth_1/runme.log
design_1_input_ctrl_0_0_synth_1: C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/design_1_input_ctrl_0_0_synth_1/runme.log
[Sat May 23 14:45:16 2020] Launched synth_1...
Run output will be captured here: C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1142.227 ; gain = 87.684
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ADC_0_0/design_1_ADC_0_0.dcp' for cell 'design_1_i/ADC_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Controler_0_0/design_1_Controler_0_0.dcp' for cell 'design_1_i/Controler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_SwitchCOntroller_0_0/design_1_SwitchCOntroller_0_0.dcp' for cell 'design_1_i/SwitchCOntroller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ab2alphabeta_0_0/design_1_ab2alphabeta_0_0.dcp' for cell 'design_1_i/ab2alphabeta_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_datalimit_0_0/design_1_datalimit_0_0.dcp' for cell 'design_1_i/datalimit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_datalimit_1_0/design_1_datalimit_1_0.dcp' for cell 'design_1_i/datalimit_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_encoder_0_0/design_1_encoder_0_0.dcp' for cell 'design_1_i/encoder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fix_clk_i_w_0_0/design_1_fix_clk_i_w_0_0.dcp' for cell 'design_1_i/fix_clk_i_w_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0.dcp' for cell 'design_1_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_input_ctrl_0_0/design_1_input_ctrl_0_0.dcp' for cell 'design_1_i/input_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_protect_van_0_0/design_1_protect_van_0_0.dcp' for cell 'design_1_i/protect_van_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_srcClk_0_0/design_1_srcClk_0_0.dcp' for cell 'design_1_i/srcClk_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_0_0/design_1_usample_0_0.dcp' for cell 'design_1_i/usample_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_1_0/design_1_usample_1_0.dcp' for cell 'design_1_i/usample_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_2_0/design_1_usample_2_0.dcp' for cell 'design_1_i/usample_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_3_0/design_1_usample_3_0.dcp' for cell 'design_1_i/usample_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_4_0/design_1_usample_4_0.dcp' for cell 'design_1_i/usample_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_5_0/design_1_usample_5_0.dcp' for cell 'design_1_i/usample_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_6_0/design_1_usample_6_0.dcp' for cell 'design_1_i/usample_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_7_0/design_1_usample_7_0.dcp' for cell 'design_1_i/usample_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 2568 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2019.953 ; gain = 577.785
Finished Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/U0'
Finished Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/U0'
Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_1/U0'
Finished Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_1/U0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/zybo_z7.xdc]
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/zybo_z7.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 88 instances

open_run: Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2032.762 ; gain = 861.508
launch_runs impl_1 -jobs 2
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.254 . Memory (MB): peak = 2032.762 ; gain = 0.000
[Sat May 23 14:51:34 2020] Launched impl_1...
Run output will be captured here: C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2032.762 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sat May 23 14:58:55 2020] Launched impl_1...
Run output will be captured here: C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2032.762 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A78277A
open_hw_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2032.762 ; gain = 0.000
set_property PROGRAM.FILE {C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-23 15:09:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-23 15:09:38
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CAPTURE_COMPARE_VALUE eq1'b0 [get_hw_probes design_1_i/fix_clk_i_w_0_sample_w -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-23 15:13:44
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-23 15:13:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/usample_3_dout} {design_1_i/usample_4_dout} }
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A78277A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zybo Z7-210351A78277A" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A78277A
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z020_1 and the probes file(s) C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/debug_nets.ltx.
The device design has 1 ILA core(s) and 0 VIO core(s). The probes file(s) have 2 ILA core(s) and 0 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2020-May-23 17:30:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2020-May-23 17:30:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CAPTURE_COMPARE_VALUE eq1'b0 [get_hw_probes design_1_i/input_ctrl_0_rst_w -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
set_property CAPTURE_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/fix_clk_i_w_0_sample_w -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
set_property CAPTURE_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/input_ctrl_0_rst -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2020-May-23 17:32:01
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2020-May-23 17:32:04
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210351A78277A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A78277A
open_bd_design {C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 23 17:44:39 2020...
