<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"
      xmlns:svg="http://www.w3.org/2000/svg"
      xmlns:xlink="http://www.w3.org/1999/xlink">
  <head>
    <title>MaxCompiler Timing Report - Manager Component Information</title>
    <style type="text/css" title="currentStyle"> 
         @import "page.css";
    </style> 
  </head>
  <body>
    <h1>Detailed Path Report: StratixVDDR3 (ddr3_core)</h1>
    <h2 id="4">Cost Table 4</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.177</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.051</td>
          <td style="text-align: center;">0.91</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.051</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[317]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y8_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[317]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y8_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[317]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >2</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.176</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.06</td>
          <td style="text-align: center;">0.922</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.029</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[117]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N50</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.441</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[117]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N50</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[117]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >3</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.176</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.06</td>
          <td style="text-align: center;">0.922</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.029</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[300]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N32</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.441</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[300]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N32</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[300]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >4</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.175</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.06</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.039</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[304]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.441</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[304]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[304]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >5</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.175</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.06</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.039</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[302]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.441</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[302]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[302]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >6</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.1</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.955</td>
          <td style="text-align: center;">1.052</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.019</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[336]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y12_N50</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.336</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[336]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y12_N50</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.599</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[336]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >7</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.1</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.955</td>
          <td style="text-align: center;">1.052</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.019</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[343]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y12_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.336</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[343]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y12_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.599</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[343]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >8</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.1</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.955</td>
          <td style="text-align: center;">1.052</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.019</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[346]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y12_N44</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.336</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[346]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y12_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.599</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[346]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >9</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.098</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.955</td>
          <td style="text-align: center;">1.038</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.007</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[340]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y12_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.336</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[340]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y12_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.585</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[340]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >10</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.098</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.955</td>
          <td style="text-align: center;">1.038</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.007</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[341]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y12_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.336</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[341]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y12_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.585</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[341]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >11</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.937</td>
          <td style="text-align: center;">0.922</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.033</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[348]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y9_N11</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.318</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[348]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y9_N11</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[348]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >12</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.937</td>
          <td style="text-align: center;">0.922</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.033</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[307]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y9_N5</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.318</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[307]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y9_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[307]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >13</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.057</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.937</td>
          <td style="text-align: center;">0.922</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.033</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[305]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y9_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.318</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[305]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y9_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[305]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >14</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.056</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.937</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.043</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[308]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y9_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.318</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[308]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y9_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[308]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >15</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.045</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.004</td>
          <td style="text-align: center;">0.813</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.063</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[317]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.171</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y8_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[317]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y8_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[317]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >16</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.044</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.013</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.041</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[117]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.171</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N50</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.441</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[117]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N50</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[117]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >17</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.044</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.013</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.041</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[300]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.171</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N32</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.441</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[300]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N32</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[300]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >18</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.043</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.013</td>
          <td style="text-align: center;">0.814</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.051</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[304]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.171</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.441</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[304]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[304]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >19</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.043</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.013</td>
          <td style="text-align: center;">0.814</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.051</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[302]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.171</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.237</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.441</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[302]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[302]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >20</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.042</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.989</td>
          <td style="text-align: center;">0.823</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.065</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[317]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.305</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y8_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[317]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y8_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[317]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >21</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.041</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.998</td>
          <td style="text-align: center;">0.835</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.043</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[117]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.305</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N50</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.441</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[117]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N50</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[117]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >22</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.041</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.998</td>
          <td style="text-align: center;">0.835</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.043</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[300]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.305</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N32</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.441</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[300]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N32</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[300]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >23</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.04</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.998</td>
          <td style="text-align: center;">0.824</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.053</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[304]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.305</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.441</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[304]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[304]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >24</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.04</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.998</td>
          <td style="text-align: center;">0.824</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.053</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[302]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.305</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.441</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[302]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[302]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >25</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.021</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.904</td>
          <td style="text-align: center;">1.064</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.059</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[319]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y8_N23</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.285</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[319]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y8_N23</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[319]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >26</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.02</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.904</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.047</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[314]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y8_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.285</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[314]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y8_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[314]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >27</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.02</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.904</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.047</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[313]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y8_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.285</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[313]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y8_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[313]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >28</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.02</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.904</td>
          <td style="text-align: center;">1.051</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.047</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y8_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.285</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[310]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y8_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >29</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.018</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.979</td>
          <td style="text-align: center;">0.811</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.063</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[317]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N23</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N23</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.146</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y8_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.432</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[317]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y8_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[317]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >30</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.017</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.904</td>
          <td style="text-align: center;">0.922</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.026</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[322]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y7_N41</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.285</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[322]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y7_N41</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[322]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >31</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.017</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.878</td>
          <td style="text-align: center;">0.926</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.048</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[285]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N2</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.259</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[285]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N2</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[285]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >32</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.017</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.878</td>
          <td style="text-align: center;">0.922</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.052</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[352]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N47</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.259</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[352]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[352]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >33</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.017</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.988</td>
          <td style="text-align: center;">0.823</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.041</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[117]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N23</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N23</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.146</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N50</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.441</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[117]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N50</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[117]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >34</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.017</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.988</td>
          <td style="text-align: center;">0.823</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.041</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[300]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N23</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N23</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.146</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N32</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.441</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[300]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N32</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[300]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >35</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.904</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.036</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[320]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y7_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.285</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[320]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y7_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[320]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >36</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.904</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.036</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y7_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.285</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[325]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y7_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[325]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >37</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.878</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.062</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[286]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.259</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[286]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[286]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >38</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.878</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.062</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[287]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.259</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[287]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[287]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >39</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.904</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.036</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[326]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y7_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.285</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[326]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y7_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[326]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >40</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.904</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.036</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[324]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y7_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.285</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[324]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X66_Y7_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[324]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >41</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.878</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.062</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[81]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.259</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[81]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[81]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >42</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.878</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.062</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[289]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.259</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[289]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[289]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >43</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.988</td>
          <td style="text-align: center;">0.812</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.051</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[304]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N23</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N23</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.146</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.441</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[304]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[304]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >44</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.878</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.062</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[311]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.259</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[311]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[311]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >45</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.988</td>
          <td style="text-align: center;">0.812</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.051</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[302]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N23</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X114_Y11_N23</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.146</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.441</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[302]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y9_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[302]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >46</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.878</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.062</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[312]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.259</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[312]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[312]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >47</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.878</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.062</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[315]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.259</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[315]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[315]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >48</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.016</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.878</td>
          <td style="text-align: center;">0.911</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.062</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X116_Y11_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.367</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X114_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.142</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.379</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X108_Y11_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.782</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X81_Y11_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.259</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[316]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y8_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>
    <h2 id="5">Cost Table 5</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.629</td>
          <td style="text-align: center;">1.246</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[5]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y11_N22</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y11_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y11_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y11_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.112</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X126_Y11_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.494</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X126_Y11_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y11_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.906</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y11_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.087</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.893</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~9|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.442</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~17|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~17|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~5|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.029</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~5|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~21|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~13|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.129</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~13|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y19_N31</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|RdUsedi[5]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y19_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[5]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >2</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.017</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.629</td>
          <td style="text-align: center;">1.223</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[4]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y11_N22</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y11_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y11_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.224</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y11_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.112</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X126_Y11_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.494</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X126_Y11_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y11_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.906</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y11_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.087</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.893</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~9|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.442</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~17|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~17|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~5|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.029</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~5|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.104</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~21|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y19_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|RdUsedi[4]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y19_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.127</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[4]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >3</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.014</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.593</td>
          <td style="text-align: center;">1.243</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.013</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[5]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y11_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X133_Y11_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y11_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.188</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y11_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y11_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.112</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X133_Y11_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.147</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X126_Y11_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.494</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X126_Y11_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y11_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.906</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y11_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.087</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[1]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.893</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~9|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.442</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~9|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~17|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~17|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~5|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.029</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~5|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~21|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~21|cout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~13|cin</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y19_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.129</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|Add4~13|sumout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y19_N31</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:1:MIGCMD_FIFO|RdUsedi[5]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X79_Y19_N31</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|RdUsedi[5]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>
    <h2 id="8">Cost Table 8</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.231</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.944</td>
          <td style="text-align: center;">1.034</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.088</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.476</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >2</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.231</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.944</td>
          <td style="text-align: center;">1.034</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.088</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[266]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.476</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >3</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.228</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.939</td>
          <td style="text-align: center;">1.037</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.087</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.476</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >4</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.228</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.939</td>
          <td style="text-align: center;">1.037</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.087</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[266]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.476</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >5</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.223</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.944</td>
          <td style="text-align: center;">1.027</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.087</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N20</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[267]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >6</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.223</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.944</td>
          <td style="text-align: center;">1.016</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.098</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >7</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.222</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.944</td>
          <td style="text-align: center;">1.015</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.098</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[103]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[103]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[103]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >8</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.22</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.939</td>
          <td style="text-align: center;">1.03</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.086</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N20</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[267]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >9</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.22</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.939</td>
          <td style="text-align: center;">1.019</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >10</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.219</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.939</td>
          <td style="text-align: center;">1.018</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[103]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[103]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[103]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >11</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.173</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.929</td>
          <td style="text-align: center;">1.173</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.041</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[489]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N5</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[489]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[489]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >12</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.171</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.929</td>
          <td style="text-align: center;">1.155</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.025</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[286]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[286]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[286]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >13</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.171</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.929</td>
          <td style="text-align: center;">1.155</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.025</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[455]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[455]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[455]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >14</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.171</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.929</td>
          <td style="text-align: center;">1.155</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.025</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[312]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[312]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[312]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >15</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.171</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.929</td>
          <td style="text-align: center;">1.155</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.025</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[316]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >16</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.171</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.929</td>
          <td style="text-align: center;">1.155</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.025</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[310]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >17</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.17</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.924</td>
          <td style="text-align: center;">1.176</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.042</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[489]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N5</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[489]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[489]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >18</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.168</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.924</td>
          <td style="text-align: center;">1.158</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.026</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[286]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[286]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[286]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >19</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.168</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.924</td>
          <td style="text-align: center;">1.158</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.026</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[455]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[455]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[455]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >20</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.168</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.924</td>
          <td style="text-align: center;">1.158</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.026</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[312]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[312]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[312]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >21</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.168</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.924</td>
          <td style="text-align: center;">1.158</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.026</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[316]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >22</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.168</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.924</td>
          <td style="text-align: center;">1.158</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.026</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[310]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >23</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.167</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.073</td>
          <td style="text-align: center;">0.843</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.086</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>11</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.328</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.476</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >24</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.167</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.073</td>
          <td style="text-align: center;">0.843</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.086</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>11</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.328</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[266]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.476</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >25</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.16</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.961</td>
          <td style="text-align: center;">0.947</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.087</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.476</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >26</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.16</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.961</td>
          <td style="text-align: center;">0.947</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.087</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[266]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.476</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >27</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.159</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.073</td>
          <td style="text-align: center;">0.836</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.085</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>11</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.328</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N20</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[267]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >28</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.159</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.073</td>
          <td style="text-align: center;">0.825</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.096</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>11</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.328</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >29</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.158</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.073</td>
          <td style="text-align: center;">0.824</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.096</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[103]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>11</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.328</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[103]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[103]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >30</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.152</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.961</td>
          <td style="text-align: center;">0.94</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.086</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N20</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[267]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >31</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.152</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.961</td>
          <td style="text-align: center;">0.929</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >32</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.151</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.961</td>
          <td style="text-align: center;">0.928</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.097</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[103]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[103]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[103]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >33</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.141</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.94</td>
          <td style="text-align: center;">0.948</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.088</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N56</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.476</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >34</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.141</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.94</td>
          <td style="text-align: center;">0.948</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.088</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N56</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[266]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.476</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >35</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.134</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.012</td>
          <td style="text-align: center;">0.884</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.073</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N40</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.221</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.476</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >36</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.134</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.012</td>
          <td style="text-align: center;">0.884</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.073</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N40</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.221</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[266]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.476</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >37</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.133</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.94</td>
          <td style="text-align: center;">0.941</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.087</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N56</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N20</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[267]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >38</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.133</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.94</td>
          <td style="text-align: center;">0.93</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.098</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N56</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >39</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.132</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.94</td>
          <td style="text-align: center;">0.929</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.098</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[103]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N56</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[103]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[103]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >40</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.126</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.012</td>
          <td style="text-align: center;">0.877</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.072</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N40</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.221</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N20</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[267]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >41</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.126</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.012</td>
          <td style="text-align: center;">0.866</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.083</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N40</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.221</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >42</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.125</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.012</td>
          <td style="text-align: center;">0.865</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.083</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[103]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N40</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[6]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.221</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[103]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[103]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >43</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.118</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.849</td>
          <td style="text-align: center;">1.169</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.012</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[168]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N23</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[168]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N23</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[168]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >44</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.118</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.849</td>
          <td style="text-align: center;">1.169</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.012</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[1]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >45</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.118</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.849</td>
          <td style="text-align: center;">1.173</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.016</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[5]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N5</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[5]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[5]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >46</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.117</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.849</td>
          <td style="text-align: center;">1.173</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.017</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[14]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[14]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[14]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >47</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.117</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.849</td>
          <td style="text-align: center;">1.156</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[9]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[9]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[9]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >48</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.117</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.849</td>
          <td style="text-align: center;">1.173</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.017</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[10]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[10]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[10]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >49</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.117</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.849</td>
          <td style="text-align: center;">1.156</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[8]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[8]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[8]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >50</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.117</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.849</td>
          <td style="text-align: center;">1.173</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.017</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[141]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[141]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[141]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >51</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.117</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.849</td>
          <td style="text-align: center;">1.156</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[166]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[166]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[166]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >52</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.117</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.849</td>
          <td style="text-align: center;">1.156</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[4]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[4]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[4]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >53</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.117</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.849</td>
          <td style="text-align: center;">1.156</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[6]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N1</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[6]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[6]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >54</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.117</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.849</td>
          <td style="text-align: center;">1.156</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[2]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[2]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[2]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >55</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.117</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.849</td>
          <td style="text-align: center;">1.156</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[0]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[0]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[0]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >56</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.117</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.849</td>
          <td style="text-align: center;">1.156</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[7]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[7]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[7]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >57</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.115</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.844</td>
          <td style="text-align: center;">1.172</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.013</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[168]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N23</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[168]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N23</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[168]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >58</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.115</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.844</td>
          <td style="text-align: center;">1.172</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.013</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[1]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >59</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.115</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.844</td>
          <td style="text-align: center;">1.176</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.017</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[5]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N5</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[5]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[5]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >60</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.844</td>
          <td style="text-align: center;">1.176</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.018</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[14]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[14]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[14]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >61</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.844</td>
          <td style="text-align: center;">1.159</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[9]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[9]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[9]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >62</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.844</td>
          <td style="text-align: center;">1.176</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.018</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[10]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[10]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[10]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >63</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.844</td>
          <td style="text-align: center;">1.159</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[8]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[8]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[8]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >64</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.844</td>
          <td style="text-align: center;">1.176</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.018</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[141]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N8</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[141]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[141]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >65</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.844</td>
          <td style="text-align: center;">1.159</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[166]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[166]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[166]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >66</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.844</td>
          <td style="text-align: center;">1.159</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[4]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[4]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[4]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >67</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.844</td>
          <td style="text-align: center;">1.159</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[6]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N1</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[6]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N1</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[6]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >68</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.844</td>
          <td style="text-align: center;">1.159</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[2]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[2]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[2]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >69</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.844</td>
          <td style="text-align: center;">1.159</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[0]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[0]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[0]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >70</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.844</td>
          <td style="text-align: center;">1.159</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[7]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.328</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[7]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y93_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[7]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >71</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.034</td>
          <td style="text-align: center;">0.842</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.073</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.476</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >72</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.114</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.034</td>
          <td style="text-align: center;">0.842</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.073</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[266]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.476</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >73</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.11</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">1.173</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.002</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[147]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.306</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[147]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[147]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >74</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.11</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.822</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.088</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.208</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.131</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.476</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >75</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.11</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.822</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.088</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.208</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.131</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[266]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.476</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[266]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >76</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.109</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">1.156</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.014</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[140]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.306</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[140]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[140]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >77</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.109</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">1.173</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.003</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[143]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.306</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[143]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[143]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >78</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.109</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">1.169</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.001</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[149]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N20</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.306</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[149]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[149]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >79</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.109</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.058</td>
          <td style="text-align: center;">0.982</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.043</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[489]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>11</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.328</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N5</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[489]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[489]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >80</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.107</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.822</td>
          <td style="text-align: center;">1.176</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.003</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[147]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N17</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.306</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[147]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[147]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >81</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.107</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.058</td>
          <td style="text-align: center;">0.964</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.027</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[286]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>11</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.328</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[286]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[286]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >82</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.107</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.058</td>
          <td style="text-align: center;">0.964</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.027</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[455]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>11</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.328</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[455]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[455]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >83</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.107</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.058</td>
          <td style="text-align: center;">0.964</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.027</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[312]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>11</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.328</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[312]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[312]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >84</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.107</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.058</td>
          <td style="text-align: center;">0.964</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.027</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>11</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.328</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[316]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >85</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.107</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.058</td>
          <td style="text-align: center;">0.964</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.027</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X27_Y100_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>11</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.328</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.088</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[310]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >86</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.106</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.822</td>
          <td style="text-align: center;">1.159</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.013</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[140]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.306</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[140]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[140]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >87</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.106</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.822</td>
          <td style="text-align: center;">1.176</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.004</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[143]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.306</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[143]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[143]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >88</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.106</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.822</td>
          <td style="text-align: center;">1.172</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.0</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[149]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N20</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.306</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[149]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y95_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[149]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >89</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.106</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.034</td>
          <td style="text-align: center;">0.835</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.072</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N20</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[267]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >90</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.106</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.034</td>
          <td style="text-align: center;">0.824</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.083</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >91</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.105</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.034</td>
          <td style="text-align: center;">0.823</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.083</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[103]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[103]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[103]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >92</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.102</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.946</td>
          <td style="text-align: center;">1.086</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.042</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[489]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N5</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[489]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[489]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >93</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.102</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.815</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.087</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.208</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.131</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N20</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[267]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >94</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.102</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.804</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.098</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.208</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.131</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[264]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[264]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >95</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.101</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.035</td>
          <td style="text-align: center;">0.803</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.098</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[103]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.208</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.131</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.423</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[103]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X68_Y90_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[103]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >96</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.1</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.946</td>
          <td style="text-align: center;">1.068</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.026</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[286]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[286]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[286]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >97</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.1</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.946</td>
          <td style="text-align: center;">1.068</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.026</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[455]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[455]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[455]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >98</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.1</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.946</td>
          <td style="text-align: center;">1.068</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.026</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[312]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[312]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[312]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >99</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.1</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.946</td>
          <td style="text-align: center;">1.068</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.026</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[316]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[316]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >100</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.1</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.946</td>
          <td style="text-align: center;">1.068</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.026</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.170</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.151</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N19</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[310]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[310]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >101</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.094</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.801</td>
          <td style="text-align: center;">1.155</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.026</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[11]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y93_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.280</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[11]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y93_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[11]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >102</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.094</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.801</td>
          <td style="text-align: center;">1.155</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.026</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[13]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y93_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.280</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[13]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y93_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[13]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >103</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.091</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.796</td>
          <td style="text-align: center;">1.158</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.025</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[11]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y93_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.280</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[11]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y93_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[11]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >104</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.091</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.796</td>
          <td style="text-align: center;">1.158</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.025</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[13]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N47</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.148</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y93_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.280</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[13]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X76_Y93_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[13]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >105</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.084</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">1.169</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.024</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[256]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X71_Y93_N59</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.306</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[256]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X71_Y93_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[256]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >106</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.083</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.925</td>
          <td style="text-align: center;">1.087</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.041</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[489]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N56</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[4]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N5</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.408</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[489]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X51_Y90_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.615</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[489]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >107</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.083</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">1.156</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.012</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[45]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X71_Y93_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.306</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[45]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X71_Y93_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[45]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >108</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.083</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.827</td>
          <td style="text-align: center;">1.156</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.012</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[167]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.725</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X58_Y100_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[3]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X71_Y93_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.306</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:3:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[167]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X71_Y93_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[167]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >109</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.081</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.735</td>
          <td style="text-align: center;">0.669</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.337</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama29~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.812</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.127</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama29|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama29~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >110</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.081</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.735</td>
          <td style="text-align: center;">0.669</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.337</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama24~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.812</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.127</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama24|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama24~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >111</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.081</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.735</td>
          <td style="text-align: center;">0.669</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.337</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama34~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.812</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.127</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama34|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama34~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >112</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.081</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.735</td>
          <td style="text-align: center;">0.669</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.337</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama27~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.812</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.127</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama27|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama27~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >113</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.081</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.735</td>
          <td style="text-align: center;">0.669</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.337</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama28~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.812</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.127</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama28|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama28~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >114</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.081</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.735</td>
          <td style="text-align: center;">0.669</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.337</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama25~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.812</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.127</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama25|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama25~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >115</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.081</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.735</td>
          <td style="text-align: center;">0.669</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.337</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama23~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.812</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.127</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama23|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama23~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >116</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.081</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.735</td>
          <td style="text-align: center;">0.669</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.337</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama22~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.812</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.127</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama22|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama22~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >117</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.081</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.735</td>
          <td style="text-align: center;">0.669</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.337</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama21~ENA1REGOUT</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X26_Y100_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.134</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X26_Y100_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.509</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X33_Y100_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>593</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>rdimm_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.812</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X56_Y96_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>43</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd[3]|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.127</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo:3:MIGCMD_FIFO|\RAM_Generic:FIFO_DPRAM|mem_rtl_0|auto_generated|lutrama21|ena1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X80_Y88_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>0</small></td>
                           <td style="text-align: right;"><small>0.108</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_migcmd_fifo|\RAM_Generic|mem_rtl_0|auto_generated|lutrama21~ENA1REGOUT</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>
    <h2 id="9">Cost Table 9</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.115</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.814</td>
          <td style="text-align: center;">1.066</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.07</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[461]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.114</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[461]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[461]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >2</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.115</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.814</td>
          <td style="text-align: center;">1.066</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.07</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[491]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.114</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[491]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[491]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >3</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.102</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.803</td>
          <td style="text-align: center;">1.064</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.07</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[484]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.103</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[484]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.455</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[484]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >4</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.102</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.803</td>
          <td style="text-align: center;">1.064</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.07</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[486]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.103</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[486]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.455</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[486]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >5</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.102</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.803</td>
          <td style="text-align: center;">1.065</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.069</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.103</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[120]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >6</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.102</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.803</td>
          <td style="text-align: center;">1.065</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.069</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[510]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.103</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[510]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[510]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >7</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.077</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.774</td>
          <td style="text-align: center;">1.069</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.069</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[461]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.114</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[461]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[461]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >8</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.077</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.774</td>
          <td style="text-align: center;">1.069</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.069</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[491]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.114</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[491]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[491]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >9</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.067</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">1.078</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.063</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[365]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y13_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.061</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[365]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y13_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[365]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >10</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.067</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">1.082</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.059</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[244]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y13_N35</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.061</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[244]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y13_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[244]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >11</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.066</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">1.067</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.073</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[242]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y13_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.061</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[242]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y13_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[242]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >12</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.066</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.761</td>
          <td style="text-align: center;">1.067</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.073</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[247]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y13_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.061</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[247]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y13_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[247]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >13</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.064</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.763</td>
          <td style="text-align: center;">1.067</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.069</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[484]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.103</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[484]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.455</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[484]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >14</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.064</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.763</td>
          <td style="text-align: center;">1.067</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.069</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[486]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.103</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[486]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.455</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[486]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >15</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.064</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.763</td>
          <td style="text-align: center;">1.068</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.068</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.103</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[120]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >16</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.064</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.763</td>
          <td style="text-align: center;">1.068</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.068</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[510]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.103</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[510]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[510]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >17</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.048</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.767</td>
          <td style="text-align: center;">1.222</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.053</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[351]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y12_N50</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.067</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[351]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y12_N50</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.613</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[351]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >18</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.046</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.767</td>
          <td style="text-align: center;">1.204</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.037</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[331]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y12_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.067</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[331]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y12_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.595</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[331]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >19</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.046</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.767</td>
          <td style="text-align: center;">1.204</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.037</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[354]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y12_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.067</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[354]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y12_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.595</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[354]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >20</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.045</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.728</td>
          <td style="text-align: center;">1.081</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.071</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[460]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N23</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[460]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N23</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[460]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >21</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.045</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.728</td>
          <td style="text-align: center;">1.081</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.071</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[477]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N2</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[477]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N2</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[477]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >22</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.045</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.728</td>
          <td style="text-align: center;">1.081</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.071</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >23</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.045</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.728</td>
          <td style="text-align: center;">1.081</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.071</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[122]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[122]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[122]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >24</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.044</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.728</td>
          <td style="text-align: center;">1.066</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.085</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[473]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[473]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[473]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >25</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.044</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.728</td>
          <td style="text-align: center;">1.066</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.085</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[471]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[471]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[471]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >26</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.044</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.728</td>
          <td style="text-align: center;">1.066</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.085</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[478]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[478]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[478]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >27</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.044</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.728</td>
          <td style="text-align: center;">1.066</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.085</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[493]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >28</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.044</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.728</td>
          <td style="text-align: center;">1.066</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.085</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[495]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >29</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.044</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.728</td>
          <td style="text-align: center;">1.066</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.085</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[126]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[126]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[126]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >30</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.04</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.082</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.025</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[301]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N32</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[301]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N32</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[301]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >31</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.04</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.082</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.025</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N2</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[267]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N2</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[267]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >32</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.04</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.078</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.029</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[271]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N44</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[271]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N44</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[271]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >33</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.04</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.082</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.025</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N5</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[269]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[269]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >34</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.067</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.039</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[329]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[329]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[329]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >35</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.067</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.039</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[333]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[333]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[333]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >36</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.067</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.039</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[334]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[334]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[334]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >37</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.067</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.039</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[338]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[338]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[338]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >38</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.067</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.039</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[367]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[367]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[367]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >39</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.067</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.039</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[369]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[369]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[369]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >40</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.067</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.039</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[363]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[363]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[363]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >41</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.067</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.039</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[361]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[361]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[361]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >42</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.067</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.039</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[248]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[248]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[248]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >43</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.067</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.039</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[288]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[288]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[288]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >44</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.067</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.039</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[262]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[262]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y9_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[262]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >45</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.031</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.818</td>
          <td style="text-align: center;">0.979</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.069</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[461]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.193</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.114</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[461]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[461]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >46</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.031</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.818</td>
          <td style="text-align: center;">0.979</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.069</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[491]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.193</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.114</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[491]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[491]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >47</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.029</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.721</td>
          <td style="text-align: center;">1.081</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.062</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[365]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y13_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.061</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[365]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y13_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.469</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[365]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >48</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.029</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.721</td>
          <td style="text-align: center;">1.085</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.058</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[244]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y13_N35</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.061</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[244]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y13_N35</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.473</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[244]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >49</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.721</td>
          <td style="text-align: center;">1.07</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.072</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[242]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y13_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.061</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[242]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y13_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[242]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >50</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.028</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.721</td>
          <td style="text-align: center;">1.07</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.072</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[247]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y13_N49</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.061</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[247]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y13_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.458</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[247]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >51</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.019</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.22</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.081</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[340]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y10_N23</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[340]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y10_N23</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[340]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >52</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.019</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.22</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.081</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[347]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y10_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[347]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[347]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >53</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.018</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.22</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.082</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[451]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y10_N20</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[451]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y10_N20</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[451]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >54</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.018</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.807</td>
          <td style="text-align: center;">0.977</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.069</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[484]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.193</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.103</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[484]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.455</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[484]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >55</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.018</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.807</td>
          <td style="text-align: center;">0.977</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.069</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[486]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.193</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.103</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[486]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.455</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[486]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >56</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.018</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.768</td>
          <td style="text-align: center;">1.207</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.069</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[498]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_list_freeid_inst|list_v[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.189</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.240</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y10_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.068</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[498]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X64_Y10_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.598</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[498]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >57</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.018</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.807</td>
          <td style="text-align: center;">0.978</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.068</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.193</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.103</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[120]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[120]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >58</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.018</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.807</td>
          <td style="text-align: center;">0.978</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.068</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[510]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q3|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.193</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.103</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[510]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y17_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[510]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >59</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.01</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.727</td>
          <td style="text-align: center;">1.225</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.054</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[351]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y12_N50</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.067</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[351]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y12_N50</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.613</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[351]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >60</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.008</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.727</td>
          <td style="text-align: center;">1.207</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.038</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[331]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y12_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.067</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[331]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y12_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.595</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[331]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >61</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.008</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.727</td>
          <td style="text-align: center;">1.207</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">0.038</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[354]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y12_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.067</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[354]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y12_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.595</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[354]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >62</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.007</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.688</td>
          <td style="text-align: center;">1.084</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.07</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[460]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N23</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[460]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N23</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[460]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >63</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.007</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.688</td>
          <td style="text-align: center;">1.084</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.07</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[477]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N2</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[477]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N2</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[477]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >64</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.007</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.688</td>
          <td style="text-align: center;">1.084</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.07</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N14</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[499]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[499]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >65</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.007</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.688</td>
          <td style="text-align: center;">1.084</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.07</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[122]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N56</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[122]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N56</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.472</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[122]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >66</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.006</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.688</td>
          <td style="text-align: center;">1.069</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.084</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[473]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[473]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[473]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >67</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.006</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.688</td>
          <td style="text-align: center;">1.069</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.084</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[471]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N40</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[471]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N40</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[471]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >68</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.006</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.688</td>
          <td style="text-align: center;">1.069</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.084</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[478]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[478]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[478]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >69</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.006</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.688</td>
          <td style="text-align: center;">1.069</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.084</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N46</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[493]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N46</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[493]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >70</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.006</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.688</td>
          <td style="text-align: center;">1.069</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.084</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[495]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[495]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >71</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.006</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.688</td>
          <td style="text-align: center;">1.069</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.084</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[126]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X124_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.149</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.243</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X124_Y10_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.236</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.681</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X104_Y10_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.098</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.700</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X79_Y10_N18</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>520</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N16</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.028</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[126]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N16</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.457</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[126]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>
    <h2 id="12">Cost Table 12</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.313</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.14</td>
          <td style="text-align: center;">0.916</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[3]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.156</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.818</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[3]~11|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.131</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[3]~11|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[3]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.269</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[3]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >2</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.299</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.154</td>
          <td style="text-align: center;">0.866</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.034</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.156</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.868</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~5|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.081</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~5|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.269</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >3</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.257</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.089</td>
          <td style="text-align: center;">0.925</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.078</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]~DUPLICATE</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.156</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.807</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.099</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]~DUPLICATE|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.270</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]~DUPLICATE</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >4</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.255</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.089</td>
          <td style="text-align: center;">0.909</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.156</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.807</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.099</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >5</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.253</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.192</td>
          <td style="text-align: center;">0.804</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[3]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.156</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.818</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[3]~11|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[3]~11|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.191</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~4|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.033</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~4|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[3]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.115</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[3]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >6</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.249</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.16</td>
          <td style="text-align: center;">0.832</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[5]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.156</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.083</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~1|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.826</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[5]~15|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[5]~15|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.196</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[5]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.269</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[5]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >7</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.233</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.197</td>
          <td style="text-align: center;">0.85</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.021</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.156</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.912</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~9|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.076</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~9|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.258</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >8</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.225</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.066</td>
          <td style="text-align: center;">0.902</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[4]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.156</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.774</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[4]~13|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[4]~13|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.109</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[4]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.247</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[4]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >9</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.21</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.112</td>
          <td style="text-align: center;">0.841</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[6]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.156</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.807</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.122</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.072</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[6]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[6]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >10</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.2</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.13</td>
          <td style="text-align: center;">0.852</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.034</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.156</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.823</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~7|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~7|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.100</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >11</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.18</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.082</td>
          <td style="text-align: center;">0.841</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[4]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.156</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.774</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[4]~13|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[4]~13|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~5|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.072</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~5|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[4]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[4]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >12</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.177</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.184</td>
          <td style="text-align: center;">0.736</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[3]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.061</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.212</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbaddr[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.308</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.049</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.818</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[3]~11|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.131</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[3]~11|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[3]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.269</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[3]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >13</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.163</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.198</td>
          <td style="text-align: center;">0.686</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.034</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.061</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.212</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbaddr[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.308</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.049</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.868</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~5|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.081</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~5|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.269</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >14</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.16</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.222</td>
          <td style="text-align: center;">0.739</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.034</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[2]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.156</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.912</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~9|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.076</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~9|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.127</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.033</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[2]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[2]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >15</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.16</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.154</td>
          <td style="text-align: center;">0.807</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.034</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[0]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.156</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.829</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~5|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~5|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.082</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[0]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[0]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >16</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.142</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.948</td>
          <td style="text-align: center;">0.923</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.106</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[3]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.080</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.162</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.818</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[3]~11|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.131</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[3]~11|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[3]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.269</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[3]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >17</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.128</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.962</td>
          <td style="text-align: center;">0.873</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.048</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.080</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.162</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.868</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~5|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.081</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~5|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.103</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.269</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >18</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.121</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.133</td>
          <td style="text-align: center;">0.745</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.078</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]~DUPLICATE</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.061</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.212</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbaddr[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.308</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.049</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.807</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.099</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]~DUPLICATE|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.270</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]~DUPLICATE</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >19</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.119</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.133</td>
          <td style="text-align: center;">0.729</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.061</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.212</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbaddr[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.308</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.049</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.807</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.099</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >20</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.117</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.236</td>
          <td style="text-align: center;">0.624</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[3]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.061</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.212</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbaddr[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.308</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.049</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.818</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[3]~11|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[3]~11|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.191</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~4|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.033</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~4|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[3]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.115</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[3]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >21</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.113</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.204</td>
          <td style="text-align: center;">0.652</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[5]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.061</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.212</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbaddr[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.308</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.049</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.083</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~1|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.826</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[5]~15|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[5]~15|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.196</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[5]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.269</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[5]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >22</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.097</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.241</td>
          <td style="text-align: center;">0.67</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.021</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.061</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.212</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbaddr[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.308</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.049</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.912</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~9|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.076</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~9|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.258</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >23</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.096</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.137</td>
          <td style="text-align: center;">0.774</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.02</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.156</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.823</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~7|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~7|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.107</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.033</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N23</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[1]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N23</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.130</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >24</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.094</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.137</td>
          <td style="text-align: center;">0.758</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.034</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[1]~DUPLICATE</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.156</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.823</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~7|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~7|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.107</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.033</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N22</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[1]~DUPLICATE|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[1]~DUPLICATE</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >25</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.089</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.11</td>
          <td style="text-align: center;">0.722</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[4]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.061</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.212</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbaddr[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.308</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.049</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.774</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[4]~13|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[4]~13|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.109</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[4]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.247</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[4]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >26</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.086</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.897</td>
          <td style="text-align: center;">0.932</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]~DUPLICATE</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.080</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.162</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.807</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.099</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]~DUPLICATE|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.270</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]~DUPLICATE</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >27</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.084</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.897</td>
          <td style="text-align: center;">0.916</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.106</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.080</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.162</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.807</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N25</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.099</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N25</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.254</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[6]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >28</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.082</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.0</td>
          <td style="text-align: center;">0.811</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.106</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[3]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.080</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.162</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.818</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[3]~11|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[3]~11|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.191</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~4|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.033</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~4|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N34</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[3]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N34</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.115</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[3]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >29</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.078</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.968</td>
          <td style="text-align: center;">0.839</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.106</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[5]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.080</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.162</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.083</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~1|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.826</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[5]~15|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[5]~15|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.196</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[5]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.269</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[5]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >30</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.074</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.156</td>
          <td style="text-align: center;">0.661</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[6]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.061</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.212</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbaddr[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.308</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.049</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.807</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.122</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.072</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[6]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[6]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >31</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.064</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.174</td>
          <td style="text-align: center;">0.672</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.034</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.061</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.212</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbaddr[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.308</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.049</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.823</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~7|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~7|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.100</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >32</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.062</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.005</td>
          <td style="text-align: center;">0.857</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.035</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.080</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.162</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.912</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~9|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.076</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~9|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.102</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.258</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >33</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.054</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.874</td>
          <td style="text-align: center;">0.909</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.106</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[4]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.080</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.162</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.774</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[4]~13|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[4]~13|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.109</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[4]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.247</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[4]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >34</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.044</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.126</td>
          <td style="text-align: center;">0.661</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[4]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.061</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.212</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbaddr[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.308</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.049</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.774</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[4]~13|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[4]~13|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~5|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.072</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~5|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[4]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[4]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >35</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.039</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.92</td>
          <td style="text-align: center;">0.848</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.106</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[6]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.080</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.162</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.807</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N27</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[6]~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N42</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.122</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N42</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.072</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N43</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[6]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N43</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[6]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >36</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.035</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.057</td>
          <td style="text-align: center;">0.721</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[5]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[0]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.156</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.235</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N45</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.083</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~1|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N45</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.826</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[5]~15|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[5]~15|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.093</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~6|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.040</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~6|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[5]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[5]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >37</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.029</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.938</td>
          <td style="text-align: center;">0.859</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.048</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.080</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.162</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N12</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.823</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~7|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N12</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~7|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.100</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|asdata</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >38</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.024</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.266</td>
          <td style="text-align: center;">0.559</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.034</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[2]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.061</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.212</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbaddr[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.308</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.049</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.912</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~9|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.076</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[2]~9|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N51</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.127</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~3|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N51</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.033</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~3|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[2]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[2]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >39</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.024</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.198</td>
          <td style="text-align: center;">0.627</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.034</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[0]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N10</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.061</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[1]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.212</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbaddr[1]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N6</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama13|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.308</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.049</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.829</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~5|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.091</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[0]~5|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N3</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.118</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~1|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X145_Y6_N3</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.082</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N4</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[0]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N4</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[0]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >40</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.009</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.89</td>
          <td style="text-align: center;">0.848</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.106</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[4]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X145_Y6_N38</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>40</small></td>
                           <td style="text-align: right;"><small>0.080</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rdaddr_reg[2]|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.964</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbaddr[2]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X183_Y6_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.162</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|lutrama33|portbdataout[0]</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.320</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X184_Y8_N15</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>12</small></td>
                           <td style="text-align: right;"><small>0.101</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_i|altsyncram_component|auto_generated|rd_mux|l1_w13_n0_mux_dataout~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.579</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N48</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.135</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|jumplogic_i|Mux8~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.128</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X188_Y6_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>7</small></td>
                           <td style="text-align: right;"><small>0.045</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N57</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.774</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[4]~13|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N57</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.139</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|inst_ROM_address[4]~13|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N36</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.125</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~5|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X181_Y8_N36</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.072</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC~5|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N37</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[4]|d</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X181_Y8_N37</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.114</small></td>
                           <td style="text-align: left;"><small>sodimm_2_ddr3_core|inst_stratixvddr3_core|core|ddr3_64_533_sl_u_h_inst|s0|sequencer_rw_mgr_inst|rw_mgr_inst|rw_mgr_core_inst|PC[4]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>
    <h2 id="15">Cost Table 15</h2>

    <div style="margin-left: 40px;">
    <table class="pathtable display">
	<thead>
        <tr>
          <th style="text-align: center;">#</th>
          <th style="text-align: center;">Error Type</th>
          <th style="text-align: center;">Slack</th>
          <th style="text-align: center;">Constraint</th>
          <th style="text-align: center;">Route Delay</th>
          <th style="text-align: center;">Logic Delay</th>
          <th style="text-align: center;">Clk Uncert.</th>
          <th style="text-align: center;">Clk Skew</th>
          <th style="text-align: center;">Path Type</th>
          <th style="text-align: center;">Source/Destination</th>
        </tr>
      </thead>
      <tbody>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >1</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.259</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.053</td>
          <td style="text-align: center;">0.865</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.096</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.169</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.072</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>8</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.222</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.376</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >2</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.246</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.166</td>
          <td style="text-align: center;">0.764</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.071</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N22</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.227</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.109</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.072</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>8</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.222</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.376</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >3</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.24</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.041</td>
          <td style="text-align: center;">0.862</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.157</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.072</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>8</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.222</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.376</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >4</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.215</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.077</td>
          <td style="text-align: center;">0.807</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.086</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.138</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.072</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>8</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.222</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.376</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >5</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.205</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.242</td>
          <td style="text-align: center;">0.64</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.078</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N19</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.339</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.143</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.072</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>8</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.222</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.376</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >6</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.187</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.047</td>
          <td style="text-align: center;">0.809</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.086</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.185</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.072</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>8</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.222</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.376</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >7</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.182</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.122</td>
          <td style="text-align: center;">0.74</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.075</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N49</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N49</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>14</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_write~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.266</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.096</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.072</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>8</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.222</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.376</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >8</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.177</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.933</td>
          <td style="text-align: center;">0.942</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.137</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[374]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.169</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[374]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[374]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >9</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.176</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.933</td>
          <td style="text-align: center;">0.942</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.136</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[411]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.169</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[411]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[411]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >10</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.176</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.933</td>
          <td style="text-align: center;">0.942</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.136</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[378]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.169</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[378]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[378]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >11</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.164</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.046</td>
          <td style="text-align: center;">0.841</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.112</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[374]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N22</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.227</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.109</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[374]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[374]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >12</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.163</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.046</td>
          <td style="text-align: center;">0.841</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.111</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[411]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N22</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.227</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.109</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[411]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[411]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >13</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.163</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.046</td>
          <td style="text-align: center;">0.841</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.111</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[378]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N22</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N22</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[1]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.227</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.109</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[378]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[378]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >14</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.158</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.921</td>
          <td style="text-align: center;">0.939</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.133</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[374]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.157</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[374]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[374]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >15</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.157</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.921</td>
          <td style="text-align: center;">0.939</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.132</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[411]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.157</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[411]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[411]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >16</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.157</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.921</td>
          <td style="text-align: center;">0.939</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.132</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[378]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N17</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N17</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[3]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.157</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|dataa</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.238</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[378]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[378]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >17</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.149</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.069</td>
          <td style="text-align: center;">0.743</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.092</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N5</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N5</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>4</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|wdata_path_inst|wdatap_dataid_manager_inst|mux_update_cmd_if_address_blocked_q4|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.213</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.096</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.072</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>8</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.222</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.376</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >18</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.148</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.03</td>
          <td style="text-align: center;">0.777</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.096</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N29</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N29</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[2]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.146</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.153</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.072</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>8</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.222</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.376</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >19</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.137</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.043</td>
          <td style="text-align: center;">0.76</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.089</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read~DUPLICATE</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N53</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read~DUPLICATE</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>22</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|split_read~DUPLICATE|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.140</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.143</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.072</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X84_Y10_N54</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>8</small></td>
                           <td style="text-align: right;"><small>0.038</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGCmd_FIFO_Rd_Mwrite_r[1]~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.222</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X127_Y10_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.376</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|avl_write_req[1]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >20</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.133</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.957</td>
          <td style="text-align: center;">0.884</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.127</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[374]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.138</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[374]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[374]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >21</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.132</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.957</td>
          <td style="text-align: center;">0.884</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.126</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[411]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.138</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[411]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[411]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >22</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.132</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.957</td>
          <td style="text-align: center;">0.884</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.126</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[378]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N14</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N14</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[0]~SynDup_8|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N0</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.138</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N0</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.152</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~1|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.179</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datac</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.197</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[378]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[378]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >23</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.123</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.122</td>
          <td style="text-align: center;">0.717</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.119</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[374]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N19</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.339</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.143</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[374]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[374]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >24</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.122</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.122</td>
          <td style="text-align: center;">0.717</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.118</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[411]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N19</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.339</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.143</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[411]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[411]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >25</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.122</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">3.122</td>
          <td style="text-align: center;">0.717</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.118</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[378]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N19</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N19</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|rdata_path_inst|cmd_counter_full|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N39</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.339</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N39</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>3</small></td>
                           <td style="text-align: right;"><small>0.046</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|cmd_gen_inst|int_queue_full~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.143</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datae</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.136</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[378]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[378]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >26</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.11</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.879</td>
          <td style="text-align: center;">1.097</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.022</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[147]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.169</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N26</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.112</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[147]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N26</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[147]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >27</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.11</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.879</td>
          <td style="text-align: center;">1.097</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.022</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[430]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.169</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N53</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.112</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[430]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N53</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.611</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[430]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >28</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.109</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.879</td>
          <td style="text-align: center;">1.083</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.035</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[429]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.169</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N55</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.112</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[429]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N55</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[429]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >29</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.108</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.879</td>
          <td style="text-align: center;">1.083</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.034</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[367]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.169</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N58</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.112</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[367]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N58</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[367]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >30</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.108</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.879</td>
          <td style="text-align: center;">1.083</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.034</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[428]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N59</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[7]~SynDup_1|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.169</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datab</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.241</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N28</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.112</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[428]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X69_Y14_N28</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.597</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[428]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >31</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.105</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.927</td>
          <td style="text-align: center;">0.886</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.127</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[374]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.185</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N52</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[374]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N52</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[374]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >32</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.104</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.927</td>
          <td style="text-align: center;">0.886</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.126</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[411]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.185</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N13</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[411]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N13</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[411]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
        <tr class="odd">
          <td style="text-align: center;" rowspan="2" >33</td>
          <td style="text-align: center;">setup</td>
          <td style="text-align: right;">-0.104</td>
          <td style="text-align: center;">3.75</td>
          <td style="text-align: center;">2.927</td>
          <td style="text-align: center;">0.886</td>
          <td style="text-align: center;" nowrap="true">-0.09</td>
          <td style="text-align: center;" nowrap="true">-0.126</td>
          <td style="text-align: center;">StaPath</td>
          <td style="text-align: left;">
            <table border="0" width="100%">
              <tbody>
                <tr><TD><small>Source</small></TD><td><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td></tr>
                <tr><TD><small>Destination</small></TD><td><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[378]</small></td></tr>
             </tbody>
            </table>
          </td>
        </tr>
        <tr class="even">
          <!--<td style="text-align: center;">Details</td>-->
          <td colspan="9">
            <table border="0" width="100%">
              <tbody>
                <tr>
                  <td style="text-align: center;">
                    <table width="100%">
			<thead>
			<tr>
                           <th style="text-align: center;"><small>Site</small></th>
                           <th style="text-align: center;"><small>Type</small></th>
                           <th style="text-align: center;"><small>FanOut</small></th>
                           <th style="text-align: center;"><small>Time</small></th>
                           <th style="text-align: center;"><small>Comp/BEL</small></th>
                        </tr>
		     </thead>
                      <tbody>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N8</small></td>
                           <td style="text-align: center;"><small>uTco</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X137_Y10_N8</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.000</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|valid_combi[5]~SynDup_2|q</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.163</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N24</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>21</small></td>
                           <td style="text-align: right;"><small>0.185</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|ng0|alt_mem_ddrx_controller_top_inst|controller_inst|tbp_inst|WideAnd1~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.124</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|datad</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X137_Y10_N33</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>2</small></td>
                           <td style="text-align: right;"><small>0.166</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|always2~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.466</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>LABCELL_X130_Y10_N30</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>592</small></td>
                           <td style="text-align: right;"><small>0.044</small></td>
                           <td style="text-align: left;"><small>rdimm_l_ddr3_core|inst_stratixvddr3_core|core|ddr3_128_533_m_r_h_inst|c0|a0|avl_ready~0|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.008</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|dataf</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>MLABCELL_X83_Y10_N21</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>521</small></td>
                           <td style="text-align: right;"><small>0.035</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|MIGData_FIFO_Rd[1]~2|combout</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N7</small></td>
                           <td style="text-align: center;"><small>IC</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>1.166</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo:1:MIGDataWr_FIFO|\RAM_Generic:FIFO_DPRAM|Q[378]|ena</small></td>
                        </tr>
			<tr>
                           <td style="text-align: left;"><small>FF_X74_Y15_N7</small></td>
                           <td style="text-align: center;"><small>CELL</small></td>
                           <td style="text-align: center;"><small>1</small></td>
                           <td style="text-align: right;"><small>0.456</small></td>
                           <td style="text-align: left;"><small>MAX4FabricTop_i|wrapper|memctrlpro_max4_sodimms|inst_ln60_memorycontrollerpro_ext|\ddr3_mig_wrdata_fifo|\RAM_Generic|Q[378]</small></td>
                        </tr>
                      </tbody>
                    </table>
                  </td>
                </tr>
              </tbody>
            </table>
          </td>
        </tr>
      </tbody>
    </table>
    </div>

  </body>
</html>
