
Discarded input sections

 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0xc /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0xc /tmp/ccjUXxFM.o
 .group         0x00000000        0xc /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0xc /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0xc /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0xc /tmp/ccjUXxFM.o
 .group         0x00000000        0x8 /tmp/ccjUXxFM.o
 .group         0x00000000        0xc /tmp/ccjUXxFM.o

Memory Configuration

Name             Origin             Length             Attributes
IMEM             0x00000000         0x00008000         xr!w
DMEM             0x10000000         0x00008000         rw!x
*default*        0x00000000         0xffffffff

Linker script and memory map

                0x00000400                        _HEAP_SIZE = 0x400
                0x00000200                        _STACK_SIZE = 0x200
                0x00000000                        . = ORIGIN (IMEM)

.text           0x00000000      0xbb0
                0x00000000                        _text_start = .
 *(.text .text.*)
 .text          0x00000000       0x70 /tmp/cc4obWd7.o
                0x00000000                _boot_crt
 .text          0x00000070      0x190 /tmp/ccjUXxFM.o
                0x00000070                malloc(int)
                0x000000c4                operator new(unsigned int)
                0x000000f4                operator delete(void*)
                0x00000108                delay(unsigned long)
                0x00000148                main
 .text._ZN33csr__cpu_fifo__rx__data_31_0_vp_tC2EPm
                0x00000200       0x24 /tmp/ccjUXxFM.o
                0x00000200                csr__cpu_fifo__rx__data_31_0_vp_t::csr__cpu_fifo__rx__data_31_0_vp_t(unsigned long*)
                0x00000200                csr__cpu_fifo__rx__data_31_0_vp_t::csr__cpu_fifo__rx__data_31_0_vp_t(unsigned long*)
 .text._ZN34csr__cpu_fifo__rx__data_63_32_vp_tC2EPm
                0x00000224       0x24 /tmp/ccjUXxFM.o
                0x00000224                csr__cpu_fifo__rx__data_63_32_vp_t::csr__cpu_fifo__rx__data_63_32_vp_t(unsigned long*)
                0x00000224                csr__cpu_fifo__rx__data_63_32_vp_t::csr__cpu_fifo__rx__data_63_32_vp_t(unsigned long*)
 .text._ZN34csr__cpu_fifo__rx__data_95_64_vp_tC2EPm
                0x00000248       0x24 /tmp/ccjUXxFM.o
                0x00000248                csr__cpu_fifo__rx__data_95_64_vp_t::csr__cpu_fifo__rx__data_95_64_vp_t(unsigned long*)
                0x00000248                csr__cpu_fifo__rx__data_95_64_vp_t::csr__cpu_fifo__rx__data_95_64_vp_t(unsigned long*)
 .text._ZN35csr__cpu_fifo__rx__data_127_96_vp_tC2EPm
                0x0000026c       0x24 /tmp/ccjUXxFM.o
                0x0000026c                csr__cpu_fifo__rx__data_127_96_vp_t::csr__cpu_fifo__rx__data_127_96_vp_t(unsigned long*)
                0x0000026c                csr__cpu_fifo__rx__data_127_96_vp_t::csr__cpu_fifo__rx__data_127_96_vp_t(unsigned long*)
 .text._ZN31csr__cpu_fifo__rx__control_vp_tC2EPm
                0x00000290       0x24 /tmp/ccjUXxFM.o
                0x00000290                csr__cpu_fifo__rx__control_vp_t::csr__cpu_fifo__rx__control_vp_t(unsigned long*)
                0x00000290                csr__cpu_fifo__rx__control_vp_t::csr__cpu_fifo__rx__control_vp_t(unsigned long*)
 .text._ZN31csr__cpu_fifo__rx__trigger_vp_tC2EPm
                0x000002b4       0x24 /tmp/ccjUXxFM.o
                0x000002b4                csr__cpu_fifo__rx__trigger_vp_t::csr__cpu_fifo__rx__trigger_vp_t(unsigned long*)
                0x000002b4                csr__cpu_fifo__rx__trigger_vp_t::csr__cpu_fifo__rx__trigger_vp_t(unsigned long*)
 .text._ZN30csr__cpu_fifo__rx__status_vp_tC2EPm
                0x000002d8       0x24 /tmp/ccjUXxFM.o
                0x000002d8                csr__cpu_fifo__rx__status_vp_t::csr__cpu_fifo__rx__status_vp_t(unsigned long*)
                0x000002d8                csr__cpu_fifo__rx__status_vp_t::csr__cpu_fifo__rx__status_vp_t(unsigned long*)
 .text._ZN22csr__cpu_fifo__rx_vp_tC2EPm
                0x000002fc      0x154 /tmp/ccjUXxFM.o
                0x000002fc                csr__cpu_fifo__rx_vp_t::csr__cpu_fifo__rx_vp_t(unsigned long*)
                0x000002fc                csr__cpu_fifo__rx_vp_t::csr__cpu_fifo__rx_vp_t(unsigned long*)
 .text._ZN33csr__cpu_fifo__tx__data_31_0_vp_tC2EPm
                0x00000450       0x24 /tmp/ccjUXxFM.o
                0x00000450                csr__cpu_fifo__tx__data_31_0_vp_t::csr__cpu_fifo__tx__data_31_0_vp_t(unsigned long*)
                0x00000450                csr__cpu_fifo__tx__data_31_0_vp_t::csr__cpu_fifo__tx__data_31_0_vp_t(unsigned long*)
 .text._ZN34csr__cpu_fifo__tx__data_63_32_vp_tC2EPm
                0x00000474       0x24 /tmp/ccjUXxFM.o
                0x00000474                csr__cpu_fifo__tx__data_63_32_vp_t::csr__cpu_fifo__tx__data_63_32_vp_t(unsigned long*)
                0x00000474                csr__cpu_fifo__tx__data_63_32_vp_t::csr__cpu_fifo__tx__data_63_32_vp_t(unsigned long*)
 .text._ZN34csr__cpu_fifo__tx__data_95_64_vp_tC2EPm
                0x00000498       0x24 /tmp/ccjUXxFM.o
                0x00000498                csr__cpu_fifo__tx__data_95_64_vp_t::csr__cpu_fifo__tx__data_95_64_vp_t(unsigned long*)
                0x00000498                csr__cpu_fifo__tx__data_95_64_vp_t::csr__cpu_fifo__tx__data_95_64_vp_t(unsigned long*)
 .text._ZN35csr__cpu_fifo__tx__data_127_96_vp_tC2EPm
                0x000004bc       0x24 /tmp/ccjUXxFM.o
                0x000004bc                csr__cpu_fifo__tx__data_127_96_vp_t::csr__cpu_fifo__tx__data_127_96_vp_t(unsigned long*)
                0x000004bc                csr__cpu_fifo__tx__data_127_96_vp_t::csr__cpu_fifo__tx__data_127_96_vp_t(unsigned long*)
 .text._ZN31csr__cpu_fifo__tx__control_vp_tC2EPm
                0x000004e0       0x24 /tmp/ccjUXxFM.o
                0x000004e0                csr__cpu_fifo__tx__control_vp_t::csr__cpu_fifo__tx__control_vp_t(unsigned long*)
                0x000004e0                csr__cpu_fifo__tx__control_vp_t::csr__cpu_fifo__tx__control_vp_t(unsigned long*)
 .text._ZN31csr__cpu_fifo__tx__trigger_vp_tC2EPm
                0x00000504       0x24 /tmp/ccjUXxFM.o
                0x00000504                csr__cpu_fifo__tx__trigger_vp_t::csr__cpu_fifo__tx__trigger_vp_t(unsigned long*)
                0x00000504                csr__cpu_fifo__tx__trigger_vp_t::csr__cpu_fifo__tx__trigger_vp_t(unsigned long*)
 .text._ZN30csr__cpu_fifo__tx__status_vp_tC2EPm
                0x00000528       0x24 /tmp/ccjUXxFM.o
                0x00000528                csr__cpu_fifo__tx__status_vp_t::csr__cpu_fifo__tx__status_vp_t(unsigned long*)
                0x00000528                csr__cpu_fifo__tx__status_vp_t::csr__cpu_fifo__tx__status_vp_t(unsigned long*)
 .text._ZN22csr__cpu_fifo__tx_vp_tC2EPm
                0x0000054c      0x154 /tmp/ccjUXxFM.o
                0x0000054c                csr__cpu_fifo__tx_vp_t::csr__cpu_fifo__tx_vp_t(unsigned long*)
                0x0000054c                csr__cpu_fifo__tx_vp_t::csr__cpu_fifo__tx_vp_t(unsigned long*)
 .text._ZN18csr__cpu_fifo_vp_tC2EPm
                0x000006a0       0x78 /tmp/ccjUXxFM.o
                0x000006a0                csr__cpu_fifo_vp_t::csr__cpu_fifo_vp_t(unsigned long*)
                0x000006a0                csr__cpu_fifo_vp_t::csr__cpu_fifo_vp_t(unsigned long*)
 .text._ZN18csr__uart__rx_vp_tC2EPm
                0x00000718       0x24 /tmp/ccjUXxFM.o
                0x00000718                csr__uart__rx_vp_t::csr__uart__rx_vp_t(unsigned long*)
                0x00000718                csr__uart__rx_vp_t::csr__uart__rx_vp_t(unsigned long*)
 .text._ZN40csr__uart__rx_trigger_read_2925067f_vp_tC2EPm
                0x0000073c       0x24 /tmp/ccjUXxFM.o
                0x0000073c                csr__uart__rx_trigger_read_2925067f_vp_t::csr__uart__rx_trigger_read_2925067f_vp_t(unsigned long*)
                0x0000073c                csr__uart__rx_trigger_read_2925067f_vp_t::csr__uart__rx_trigger_read_2925067f_vp_t(unsigned long*)
 .text._ZN18csr__uart__tx_vp_tC2EPm
                0x00000760       0x24 /tmp/ccjUXxFM.o
                0x00000760                csr__uart__tx_vp_t::csr__uart__tx_vp_t(unsigned long*)
                0x00000760                csr__uart__tx_vp_t::csr__uart__tx_vp_t(unsigned long*)
 .text._ZN41csr__uart__tx_trigger_write_d2a2fe0e_vp_tC2EPm
                0x00000784       0x24 /tmp/ccjUXxFM.o
                0x00000784                csr__uart__tx_trigger_write_d2a2fe0e_vp_t::csr__uart__tx_trigger_write_d2a2fe0e_vp_t(unsigned long*)
                0x00000784                csr__uart__tx_trigger_write_d2a2fe0e_vp_t::csr__uart__tx_trigger_write_d2a2fe0e_vp_t(unsigned long*)
 .text._ZN14csr__uart_vp_tC2EPm
                0x000007a8       0xd0 /tmp/ccjUXxFM.o
                0x000007a8                csr__uart_vp_t::csr__uart_vp_t(unsigned long*)
                0x000007a8                csr__uart_vp_t::csr__uart_vp_t(unsigned long*)
 .text._ZN14csr__gpio_vp_tC2EPm
                0x00000878       0x24 /tmp/ccjUXxFM.o
                0x00000878                csr__gpio_vp_t::csr__gpio_vp_t(unsigned long*)
                0x00000878                csr__gpio_vp_t::csr__gpio_vp_t(unsigned long*)
 .text._ZN14csr__gpio_vp_t4key1Ev
                0x0000089c       0x28 /tmp/ccjUXxFM.o
                0x0000089c                csr__gpio_vp_t::key1()
 .text._ZN14csr__gpio_vp_t4led1Em
                0x000008c4       0x44 /tmp/ccjUXxFM.o
                0x000008c4                csr__gpio_vp_t::led1(unsigned long)
 .text._ZN14csr__gpio_vp_t4led2Em
                0x00000908       0x44 /tmp/ccjUXxFM.o
                0x00000908                csr__gpio_vp_t::led2(unsigned long)
 .text._ZN26csr__ethernet__status_vp_tC2EPm
                0x0000094c       0x24 /tmp/ccjUXxFM.o
                0x0000094c                csr__ethernet__status_vp_t::csr__ethernet__status_vp_t(unsigned long*)
                0x0000094c                csr__ethernet__status_vp_t::csr__ethernet__status_vp_t(unsigned long*)
 .text._ZN18csr__ethernet_vp_tC2EPm
                0x00000970       0x4c /tmp/ccjUXxFM.o
                0x00000970                csr__ethernet_vp_t::csr__ethernet_vp_t(unsigned long*)
                0x00000970                csr__ethernet_vp_t::csr__ethernet_vp_t(unsigned long*)
 .text._ZN18csr__dpe__fcr_vp_tC2EPm
                0x000009bc       0x24 /tmp/ccjUXxFM.o
                0x000009bc                csr__dpe__fcr_vp_t::csr__dpe__fcr_vp_t(unsigned long*)
                0x000009bc                csr__dpe__fcr_vp_t::csr__dpe__fcr_vp_t(unsigned long*)
 .text._ZN13csr__dpe_vp_tC2EPm
                0x000009e0       0x4c /tmp/ccjUXxFM.o
                0x000009e0                csr__dpe_vp_t::csr__dpe_vp_t(unsigned long*)
                0x000009e0                csr__dpe_vp_t::csr__dpe_vp_t(unsigned long*)
 .text._ZN14csr__hwid_vp_tC2EPm
                0x00000a2c       0x24 /tmp/ccjUXxFM.o
                0x00000a2c                csr__hwid_vp_t::csr__hwid_vp_t(unsigned long*)
                0x00000a2c                csr__hwid_vp_t::csr__hwid_vp_t(unsigned long*)
 .text._ZN8csr_vp_tC2EPm
                0x00000a50      0x160 /tmp/ccjUXxFM.o
                0x00000a50                csr_vp_t::csr_vp_t(unsigned long*)
                0x00000a50                csr_vp_t::csr_vp_t(unsigned long*)
 *(.rodata .rodata.*)
 *(.srodata .srodata.*)
                0x00000bb0                        . = ALIGN (0x4)
                0x00000bb0                        _text_end = .
                0x00000bb0                        _idata_start = _text_end

.rela.dyn       0x00000bb0        0x0
 .rela.text     0x00000bb0        0x0 /tmp/cc4obWd7.o

.data           0x10000000        0x0 load address 0x00000bb0
                0x10000000                        _data_start = .
 *(.data .data.*)
 .data          0x10000000        0x0 /tmp/cc4obWd7.o
 .data          0x10000000        0x0 /tmp/ccjUXxFM.o
                0x10000000                        . = ALIGN (0x8)
                0x10000800                        PROVIDE (__global_pointer$ = (. + 0x800))
 *(.sdata .sdata.*)
                0x10000000                        . = ALIGN (0x4)
                0x10000000                        _data_end = .

.bss            0x10000000      0x804 load address 0x00000bb0
                0x10000000                        _bss_start = .
 *(.bss .bss.*)
 .bss           0x10000000        0x0 /tmp/cc4obWd7.o
 .bss           0x10000000      0x804 /tmp/ccjUXxFM.o
 *(.sbss .sbss.*)
 *(COMMON)
                0x10000804                        . = ALIGN (0x4)
                0x10000804                        _bss_end = .
                0x10000810                        . = ALIGN (0x10)

.heap           0x10000804      0x40c load address 0x000013b4
                0x10000804                        _heap_start = .
                0x10000c04                        . = (. + _HEAP_SIZE)
 *fill*         0x10000804      0x400 
                0x10000c10                        . = ALIGN (0x10)
 *fill*         0x10000c04        0xc 
                0x10000c10                        _heap_end = .
                0x10000c10                        . = ALIGN (0x8)
                [!provide]                        PROVIDE (_end = .)
                [!provide]                        PROVIDE (end = .)
                0x10008000                        PROVIDE (_stack_start = (ORIGIN (DMEM) + LENGTH (DMEM)))

.stack          0x10007e00      0x200
                0x10008000                        . = (. + _STACK_SIZE)
 *fill*         0x10007e00      0x200 
                0x10007e00                        _stack_end = (_stack_start - SIZEOF (.stack))
LOAD /tmp/cc4obWd7.o
LOAD /tmp/ccjUXxFM.o
OUTPUT(/mnt/c/Users/azuni/Documents/Projects/wireguard-fpga/2.sw/app/csr_gpio_test/main.elf elf32-littleriscv)

.riscv.attributes
                0x00000000       0x2a
 .riscv.attributes
                0x00000000       0x28 /tmp/cc4obWd7.o
 .riscv.attributes
                0x00000028       0x2a /tmp/ccjUXxFM.o

.comment        0x00000000       0x22
 .comment       0x00000000       0x22 /tmp/ccjUXxFM.o
                                 0x23 (size before relaxing)
