vhdl work "ipcore_dir/memControllerBlock/user_design/rtl/iodrp_mcb_controller.vhd"
vhdl work "ipcore_dir/memControllerBlock/user_design/rtl/iodrp_controller.vhd"
vhdl work "ipcore_dir/memControllerBlock/user_design/rtl/mcb_soft_calibration.vhd"
vhdl work "ipcore_dir/memControllerBlock/user_design/rtl/mcb_soft_calibration_top.vhd"
vhdl work "ipcore_dir/memControllerBlock/user_design/rtl/mcb_raw_wrapper.vhd"
vhdl work "ipcore_dir/memControllerBlock/user_design/rtl/memc3_wrapper.vhd"
vhdl work "ipcore_dir/memControllerBlock/user_design/rtl/memc3_infrastructure.vhd"
vhdl work "ipcore_dir/memControllerBlock/user_design/rtl/memControllerBlock.vhd"
verilog work "ddr2_model_c3.v"
vhdl work "colorBarGenerator.vhd"
vhdl work "colorBarGenerator_tb.vhd"
verilog work "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v"
