INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ammar/Vivado_Programs/Memories/RAM_8_8/RAM_8_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_8_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ammar/Vivado_Programs/Memories/RAM_8_8/RAM_8_8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
