2
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 265 io_buf_opdrn
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 273 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 241 io_buf_tri
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 250 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 215 mux21
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 225 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 23 oper_add
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 41 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 120 oper_addsub
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 137 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 1187 oper_bus_mux
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 1204 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 1136 oper_decoder
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 1149 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 420 oper_div
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 436 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 1246 oper_latch
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 1257 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 591 oper_left_shift
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 608 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 916 oper_less_than
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 932 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 507 oper_mod
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 523 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 339 oper_mult
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 355 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 1001 oper_mux
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 1016 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 1104 oper_prio_selector
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 1119 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 671 oper_right_shift
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 688 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 760 oper_rotate_left
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 776 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 839 oper_rotate_right
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 855 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 1048 oper_selector
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 1062 sim_arch
~E 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 291 tri_bus
~A 1 "../../../../../../../../intelfpga_lite/23.1std/quartus/eda/sim_lib/sgate.vhd" 305 sim_arch
