{
  "module_name": "aw88395_reg.h",
  "hash_id": "6fc1b36858c7a4f8e1622f3ab5e7b19bc894af5165c0460ddd03c24b8f7060df",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/aw88395/aw88395_reg.h",
  "human_readable_source": "\n\n\n\n\n\n\n\n\n#ifndef __AW88395_REG_H__\n#define __AW88395_REG_H__\n\n#define AW88395_ID_REG\t\t\t(0x00)\n#define AW88395_SYSST_REG\t\t(0x01)\n#define AW88395_SYSINT_REG\t\t(0x02)\n#define AW88395_SYSINTM_REG\t\t(0x03)\n#define AW88395_SYSCTRL_REG\t\t(0x04)\n#define AW88395_SYSCTRL2_REG\t\t(0x05)\n#define AW88395_I2SCTRL_REG\t\t(0x06)\n#define AW88395_I2SCFG1_REG\t\t(0x07)\n#define AW88395_I2SCFG2_REG\t\t(0x08)\n#define AW88395_HAGCCFG1_REG\t\t(0x09)\n#define AW88395_HAGCCFG2_REG\t\t(0x0A)\n#define AW88395_HAGCCFG3_REG\t\t(0x0B)\n#define AW88395_HAGCCFG4_REG\t\t(0x0C)\n#define AW88395_HAGCCFG5_REG\t\t(0x0D)\n#define AW88395_HAGCCFG6_REG\t\t(0x0E)\n#define AW88395_HAGCCFG7_REG\t\t(0x0F)\n#define AW88395_MPDCFG_REG\t\t(0x10)\n#define AW88395_PWMCTRL_REG\t\t(0x11)\n#define AW88395_I2SCFG3_REG\t\t(0x12)\n#define AW88395_DBGCTRL_REG\t\t(0x13)\n#define AW88395_HAGCST_REG\t\t(0x20)\n#define AW88395_VBAT_REG\t\t(0x21)\n#define AW88395_TEMP_REG\t\t(0x22)\n#define AW88395_PVDD_REG\t\t(0x23)\n#define AW88395_ISNDAT_REG\t\t(0x24)\n#define AW88395_VSNDAT_REG\t\t(0x25)\n#define AW88395_I2SINT_REG\t\t(0x26)\n#define AW88395_I2SCAPCNT_REG\t\t(0x27)\n#define AW88395_ANASTA1_REG\t\t(0x28)\n#define AW88395_ANASTA2_REG\t\t(0x29)\n#define AW88395_ANASTA3_REG\t\t(0x2A)\n#define AW88395_ANASTA4_REG\t\t(0x2B)\n#define AW88395_TESTDET_REG\t\t(0x2C)\n#define AW88395_TESTIN_REG\t\t(0x38)\n#define AW88395_TESTOUT_REG\t\t(0x39)\n#define AW88395_DSPMADD_REG\t\t(0x40)\n#define AW88395_DSPMDAT_REG\t\t(0x41)\n#define AW88395_WDT_REG\t\t(0x42)\n#define AW88395_ACR1_REG\t\t(0x43)\n#define AW88395_ACR2_REG\t\t(0x44)\n#define AW88395_ASR1_REG\t\t(0x45)\n#define AW88395_ASR2_REG\t\t(0x46)\n#define AW88395_DSPCFG_REG\t\t(0x47)\n#define AW88395_ASR3_REG\t\t(0x48)\n#define AW88395_ASR4_REG\t\t(0x49)\n#define AW88395_VSNCTRL1_REG\t\t(0x50)\n#define AW88395_ISNCTRL1_REG\t\t(0x51)\n#define AW88395_PLLCTRL1_REG\t\t(0x52)\n#define AW88395_PLLCTRL2_REG\t\t(0x53)\n#define AW88395_PLLCTRL3_REG\t\t(0x54)\n#define AW88395_CDACTRL1_REG\t\t(0x55)\n#define AW88395_CDACTRL2_REG\t\t(0x56)\n#define AW88395_SADCCTRL1_REG\t\t(0x57)\n#define AW88395_SADCCTRL2_REG\t\t(0x58)\n#define AW88395_CPCTRL1_REG\t\t(0x59)\n#define AW88395_BSTCTRL1_REG\t\t(0x60)\n#define AW88395_BSTCTRL2_REG\t\t(0x61)\n#define AW88395_BSTCTRL3_REG\t\t(0x62)\n#define AW88395_BSTCTRL4_REG\t\t(0x63)\n#define AW88395_BSTCTRL5_REG\t\t(0x64)\n#define AW88395_BSTCTRL6_REG\t\t(0x65)\n#define AW88395_BSTCTRL7_REG\t\t(0x66)\n#define AW88395_DSMCFG1_REG\t\t(0x67)\n#define AW88395_DSMCFG2_REG\t\t(0x68)\n#define AW88395_DSMCFG3_REG\t\t(0x69)\n#define AW88395_DSMCFG4_REG\t\t(0x6A)\n#define AW88395_DSMCFG5_REG\t\t(0x6B)\n#define AW88395_DSMCFG6_REG\t\t(0x6C)\n#define AW88395_DSMCFG7_REG\t\t(0x6D)\n#define AW88395_DSMCFG8_REG\t\t(0x6E)\n#define AW88395_TESTCTRL1_REG\t\t(0x70)\n#define AW88395_TESTCTRL2_REG\t\t(0x71)\n#define AW88395_EFCTRL1_REG\t\t(0x72)\n#define AW88395_EFCTRL2_REG\t\t(0x73)\n#define AW88395_EFWH_REG\t\t(0x74)\n#define AW88395_EFWM2_REG\t\t(0x75)\n#define AW88395_EFWM1_REG\t\t(0x76)\n#define AW88395_EFWL_REG\t\t(0x77)\n#define AW88395_EFRH_REG\t\t(0x78)\n#define AW88395_EFRM2_REG\t\t(0x79)\n#define AW88395_EFRM1_REG\t\t(0x7A)\n#define AW88395_EFRL_REG\t\t(0x7B)\n#define AW88395_TM_REG\t\t\t(0x7C)\n\nenum aw88395_id {\n\tAW88395_CHIP_ID = 0x2049,\n\tAW88261_CHIP_ID = 0x2113,\n};\n\n#define AW88395_REG_MAX\t\t(0x7D)\n\n#define AW88395_VOLUME_STEP_DB\t\t(6 * 8)\n\n#define AW88395_UVLS_START_BIT\t\t(14)\n#define AW88395_UVLS_NORMAL\t\t(0)\n#define AW88395_UVLS_NORMAL_VALUE\t\\\n\t(AW88395_UVLS_NORMAL << AW88395_UVLS_START_BIT)\n\n#define AW88395_DSPS_START_BIT\t\t(12)\n#define AW88395_DSPS_BITS_LEN\t\t(1)\n#define AW88395_DSPS_MASK\t\t\\\n\t(~(((1<<AW88395_DSPS_BITS_LEN)-1) << AW88395_DSPS_START_BIT))\n\n#define AW88395_DSPS_NORMAL\t\t(0)\n#define AW88395_DSPS_NORMAL_VALUE\t\\\n\t(AW88395_DSPS_NORMAL << AW88395_DSPS_START_BIT)\n\n#define AW88395_BSTOCS_START_BIT\t(11)\n#define AW88395_BSTOCS_OVER_CURRENT\t(1)\n#define AW88395_BSTOCS_OVER_CURRENT_VALUE\t\\\n\t(AW88395_BSTOCS_OVER_CURRENT << AW88395_BSTOCS_START_BIT)\n\n#define AW88395_BSTS_START_BIT\t\t(9)\n#define AW88395_BSTS_FINISHED\t\t(1)\n#define AW88395_BSTS_FINISHED_VALUE\t\\\n\t(AW88395_BSTS_FINISHED << AW88395_BSTS_START_BIT)\n\n#define AW88395_SWS_START_BIT\t\t(8)\n#define AW88395_SWS_SWITCHING\t\t(1)\n#define AW88395_SWS_SWITCHING_VALUE\t\\\n\t(AW88395_SWS_SWITCHING << AW88395_SWS_START_BIT)\n\n#define AW88395_NOCLKS_START_BIT\t(5)\n#define AW88395_NOCLKS_NO_CLOCK\t(1)\n#define AW88395_NOCLKS_NO_CLOCK_VALUE\t\\\n\t(AW88395_NOCLKS_NO_CLOCK << AW88395_NOCLKS_START_BIT)\n\n#define AW88395_CLKS_START_BIT\t\t(4)\n#define AW88395_CLKS_STABLE\t\t(1)\n#define AW88395_CLKS_STABLE_VALUE\t\\\n\t(AW88395_CLKS_STABLE << AW88395_CLKS_START_BIT)\n\n#define AW88395_OCDS_START_BIT\t\t(3)\n#define AW88395_OCDS_OC\t\t(1)\n#define AW88395_OCDS_OC_VALUE\t\t\\\n\t(AW88395_OCDS_OC << AW88395_OCDS_START_BIT)\n\n#define AW88395_OTHS_START_BIT\t\t(1)\n#define AW88395_OTHS_OT\t\t(1)\n#define AW88395_OTHS_OT_VALUE\t\t\\\n\t(AW88395_OTHS_OT << AW88395_OTHS_START_BIT)\n\n#define AW88395_PLLS_START_BIT\t\t(0)\n#define AW88395_PLLS_LOCKED\t\t(1)\n#define AW88395_PLLS_LOCKED_VALUE\t\\\n\t(AW88395_PLLS_LOCKED << AW88395_PLLS_START_BIT)\n\n#define AW88395_BIT_PLL_CHECK \\\n\t\t(AW88395_CLKS_STABLE_VALUE | \\\n\t\tAW88395_PLLS_LOCKED_VALUE)\n\n#define AW88395_BIT_SYSST_CHECK_MASK \\\n\t\t(~(AW88395_UVLS_NORMAL_VALUE | \\\n\t\tAW88395_BSTOCS_OVER_CURRENT_VALUE | \\\n\t\tAW88395_BSTS_FINISHED_VALUE | \\\n\t\tAW88395_SWS_SWITCHING_VALUE | \\\n\t\tAW88395_NOCLKS_NO_CLOCK_VALUE | \\\n\t\tAW88395_CLKS_STABLE_VALUE | \\\n\t\tAW88395_OCDS_OC_VALUE | \\\n\t\tAW88395_OTHS_OT_VALUE | \\\n\t\tAW88395_PLLS_LOCKED_VALUE))\n\n#define AW88395_BIT_SYSST_CHECK \\\n\t\t(AW88395_BSTS_FINISHED_VALUE | \\\n\t\tAW88395_SWS_SWITCHING_VALUE | \\\n\t\tAW88395_CLKS_STABLE_VALUE | \\\n\t\tAW88395_PLLS_LOCKED_VALUE)\n\n#define AW88395_WDI_START_BIT\t\t(6)\n#define AW88395_WDI_INT_VALUE\t\t(1)\n#define AW88395_WDI_INTERRUPT\t\t\\\n\t(AW88395_WDI_INT_VALUE << AW88395_WDI_START_BIT)\n\n#define AW88395_NOCLKI_START_BIT\t(5)\n#define AW88395_NOCLKI_INT_VALUE\t(1)\n#define AW88395_NOCLKI_INTERRUPT\t\\\n\t(AW88395_NOCLKI_INT_VALUE << AW88395_NOCLKI_START_BIT)\n\n#define AW88395_CLKI_START_BIT\t\t(4)\n#define AW88395_CLKI_INT_VALUE\t\t(1)\n#define AW88395_CLKI_INTERRUPT\t\t\\\n\t(AW88395_CLKI_INT_VALUE << AW88395_CLKI_START_BIT)\n\n#define AW88395_PLLI_START_BIT\t\t(0)\n#define AW88395_PLLI_INT_VALUE\t\t(1)\n#define AW88395_PLLI_INTERRUPT\t\t\\\n\t(AW88395_PLLI_INT_VALUE << AW88395_PLLI_START_BIT)\n\n#define AW88395_BIT_SYSINT_CHECK \\\n\t\t(AW88395_WDI_INTERRUPT | \\\n\t\tAW88395_CLKI_INTERRUPT | \\\n\t\tAW88395_NOCLKI_INTERRUPT | \\\n\t\tAW88395_PLLI_INTERRUPT)\n\n#define AW88395_HMUTE_START_BIT\t(8)\n#define AW88395_HMUTE_BITS_LEN\t\t(1)\n#define AW88395_HMUTE_MASK\t\t\\\n\t(~(((1<<AW88395_HMUTE_BITS_LEN)-1) << AW88395_HMUTE_START_BIT))\n\n#define AW88395_HMUTE_DISABLE\t\t(0)\n#define AW88395_HMUTE_DISABLE_VALUE\t\\\n\t(AW88395_HMUTE_DISABLE << AW88395_HMUTE_START_BIT)\n\n#define AW88395_HMUTE_ENABLE\t\t(1)\n#define AW88395_HMUTE_ENABLE_VALUE\t\\\n\t(AW88395_HMUTE_ENABLE << AW88395_HMUTE_START_BIT)\n\n#define AW88395_RCV_MODE_START_BIT\t(7)\n#define AW88395_RCV_MODE_BITS_LEN\t(1)\n#define AW88395_RCV_MODE_MASK\t\t\\\n\t(~(((1<<AW88395_RCV_MODE_BITS_LEN)-1) << AW88395_RCV_MODE_START_BIT))\n\n#define AW88395_RCV_MODE_RECEIVER\t(1)\n#define AW88395_RCV_MODE_RECEIVER_VALUE\t\\\n\t(AW88395_RCV_MODE_RECEIVER << AW88395_RCV_MODE_START_BIT)\n\n#define AW88395_DSPBY_START_BIT\t(2)\n#define AW88395_DSPBY_BITS_LEN\t\t(1)\n#define AW88395_DSPBY_MASK\t\t\\\n\t(~(((1<<AW88395_DSPBY_BITS_LEN)-1) << AW88395_DSPBY_START_BIT))\n\n#define AW88395_DSPBY_WORKING\t\t(0)\n#define AW88395_DSPBY_WORKING_VALUE\t\\\n\t(AW88395_DSPBY_WORKING << AW88395_DSPBY_START_BIT)\n\n#define AW88395_DSPBY_BYPASS\t\t(1)\n#define AW88395_DSPBY_BYPASS_VALUE\t\\\n\t(AW88395_DSPBY_BYPASS << AW88395_DSPBY_START_BIT)\n\n#define AW88395_AMPPD_START_BIT\t(1)\n#define AW88395_AMPPD_BITS_LEN\t\t(1)\n#define AW88395_AMPPD_MASK\t\t\\\n\t(~(((1<<AW88395_AMPPD_BITS_LEN)-1) << AW88395_AMPPD_START_BIT))\n\n#define AW88395_AMPPD_WORKING\t\t(0)\n#define AW88395_AMPPD_WORKING_VALUE\t\\\n\t(AW88395_AMPPD_WORKING << AW88395_AMPPD_START_BIT)\n\n#define AW88395_AMPPD_POWER_DOWN\t(1)\n#define AW88395_AMPPD_POWER_DOWN_VALUE\t\\\n\t(AW88395_AMPPD_POWER_DOWN << AW88395_AMPPD_START_BIT)\n\n#define AW88395_PWDN_START_BIT\t\t(0)\n#define AW88395_PWDN_BITS_LEN\t\t(1)\n#define AW88395_PWDN_MASK\t\t\\\n\t(~(((1<<AW88395_PWDN_BITS_LEN)-1) << AW88395_PWDN_START_BIT))\n\n#define AW88395_PWDN_WORKING\t\t(0)\n#define AW88395_PWDN_WORKING_VALUE\t\\\n\t(AW88395_PWDN_WORKING << AW88395_PWDN_START_BIT)\n\n#define AW88395_PWDN_POWER_DOWN\t(1)\n#define AW88395_PWDN_POWER_DOWN_VALUE\t\\\n\t(AW88395_PWDN_POWER_DOWN << AW88395_PWDN_START_BIT)\n\n#define AW88395_MUTE_VOL\t\t(90 * 8)\n#define AW88395_VOLUME_STEP_DB\t\t(6 * 8)\n\n#define AW88395_VOL_6DB_START\t\t(6)\n#define AW88395_VOL_START_BIT\t\t(6)\n#define AW88395_VOL_BITS_LEN\t\t(10)\n#define AW88395_VOL_MASK\t\t\\\n\t(~(((1<<AW88395_VOL_BITS_LEN)-1) << AW88395_VOL_START_BIT))\n\n#define AW88395_VOL_DEFAULT_VALUE\t(0)\n\n#define AW88395_I2STXEN_START_BIT\t(0)\n#define AW88395_I2STXEN_BITS_LEN\t(1)\n#define AW88395_I2STXEN_MASK\t\t\\\n\t(~(((1<<AW88395_I2STXEN_BITS_LEN)-1) << AW88395_I2STXEN_START_BIT))\n\n#define AW88395_I2STXEN_DISABLE\t(0)\n#define AW88395_I2STXEN_DISABLE_VALUE\t\\\n\t(AW88395_I2STXEN_DISABLE << AW88395_I2STXEN_START_BIT)\n\n#define AW88395_I2STXEN_ENABLE\t\t(1)\n#define AW88395_I2STXEN_ENABLE_VALUE\t\\\n\t(AW88395_I2STXEN_ENABLE << AW88395_I2STXEN_START_BIT)\n\n#define AW88395_AGC_DSP_CTL_START_BIT\t(15)\n#define AW88395_AGC_DSP_CTL_BITS_LEN\t(1)\n#define AW88395_AGC_DSP_CTL_MASK\t\\\n\t(~(((1<<AW88395_AGC_DSP_CTL_BITS_LEN)-1) << AW88395_AGC_DSP_CTL_START_BIT))\n\n#define AW88395_AGC_DSP_CTL_DISABLE\t(0)\n#define AW88395_AGC_DSP_CTL_DISABLE_VALUE\t\\\n\t(AW88395_AGC_DSP_CTL_DISABLE << AW88395_AGC_DSP_CTL_START_BIT)\n\n#define AW88395_AGC_DSP_CTL_ENABLE\t(1)\n#define AW88395_AGC_DSP_CTL_ENABLE_VALUE\t\\\n\t(AW88395_AGC_DSP_CTL_ENABLE << AW88395_AGC_DSP_CTL_START_BIT)\n\n#define AW88395_VDSEL_START_BIT\t(0)\n#define AW88395_VDSEL_BITS_LEN\t\t(1)\n#define AW88395_VDSEL_MASK\t\t\\\n\t(~(((1<<AW88395_VDSEL_BITS_LEN)-1) << AW88395_VDSEL_START_BIT))\n\n#define AW88395_MEM_CLKSEL_START_BIT\t(3)\n#define AW88395_MEM_CLKSEL_BITS_LEN\t(1)\n#define AW88395_MEM_CLKSEL_MASK\t\t\\\n\t(~(((1<<AW88395_MEM_CLKSEL_BITS_LEN)-1) << AW88395_MEM_CLKSEL_START_BIT))\n\n#define AW88395_MEM_CLKSEL_OSC_CLK\t(0)\n#define AW88395_MEM_CLKSEL_OSC_CLK_VALUE\t\\\n\t(AW88395_MEM_CLKSEL_OSC_CLK << AW88395_MEM_CLKSEL_START_BIT)\n\n#define AW88395_MEM_CLKSEL_DAP_HCLK\t(1)\n#define AW88395_MEM_CLKSEL_DAP_HCLK_VALUE\t\\\n\t(AW88395_MEM_CLKSEL_DAP_HCLK << AW88395_MEM_CLKSEL_START_BIT)\n\n#define AW88395_CCO_MUX_START_BIT\t(14)\n#define AW88395_CCO_MUX_BITS_LEN\t(1)\n#define AW88395_CCO_MUX_MASK\t\t\\\n\t(~(((1<<AW88395_CCO_MUX_BITS_LEN)-1) << AW88395_CCO_MUX_START_BIT))\n\n#define AW88395_CCO_MUX_DIVIDED\t(0)\n#define AW88395_CCO_MUX_DIVIDED_VALUE\t\\\n\t(AW88395_CCO_MUX_DIVIDED << AW88395_CCO_MUX_START_BIT)\n\n#define AW88395_CCO_MUX_BYPASS\t\t(1)\n#define AW88395_CCO_MUX_BYPASS_VALUE\t\\\n\t(AW88395_CCO_MUX_BYPASS << AW88395_CCO_MUX_START_BIT)\n\n#define AW88395_EF_VSN_GESLP_START_BIT\t(0)\n#define AW88395_EF_VSN_GESLP_BITS_LEN\t(10)\n#define AW88395_EF_VSN_GESLP_MASK\t\\\n\t(~(((1<<AW88395_EF_VSN_GESLP_BITS_LEN)-1) << AW88395_EF_VSN_GESLP_START_BIT))\n\n#define AW88395_EF_VSN_GESLP_SIGN_MASK\t(~(1 << 9))\n#define AW88395_EF_VSN_GESLP_SIGN_NEG\t(0xfe00)\n\n#define AW88395_EF_ISN_GESLP_START_BIT\t(0)\n#define AW88395_EF_ISN_GESLP_BITS_LEN\t(10)\n#define AW88395_EF_ISN_GESLP_MASK\t\\\n\t(~(((1<<AW88395_EF_ISN_GESLP_BITS_LEN)-1) << AW88395_EF_ISN_GESLP_START_BIT))\n\n#define AW88395_EF_ISN_GESLP_SIGN_MASK\t(~(1 << 9))\n#define AW88395_EF_ISN_GESLP_SIGN_NEG\t(0xfe00)\n\n#define AW88395_CABL_BASE_VALUE\t(1000)\n#define AW88395_ICABLK_FACTOR\t\t(1)\n#define AW88395_VCABLK_FACTOR\t\t(1)\n#define AW88395_VCAL_FACTOR\t\t(1 << 12)\n#define AW88395_VSCAL_FACTOR\t\t(16500)\n#define AW88395_ISCAL_FACTOR\t\t(3667)\n#define AW88395_EF_VSENSE_GAIN_SHIFT\t(0)\n\n#define AW88395_VCABLK_FACTOR_DAC\t(2)\n#define AW88395_VSCAL_FACTOR_DAC\t(11790)\n#define AW88395_EF_DAC_GESLP_SHIFT\t(10)\n#define AW88395_EF_DAC_GESLP_SIGN_MASK\t(1 << 5)\n#define AW88395_EF_DAC_GESLP_SIGN_NEG\t(0xffc0)\n\n#define AW88395_VCALB_ADJ_FACTOR\t(12)\n\n#define AW88395_WDT_CNT_START_BIT\t(0)\n#define AW88395_WDT_CNT_BITS_LEN\t(8)\n#define AW88395_WDT_CNT_MASK\t\t\\\n\t(~(((1<<AW88395_WDT_CNT_BITS_LEN)-1) << AW88395_WDT_CNT_START_BIT))\n\n#define AW88395_DSP_CFG_ADDR\t\t(0x9C80)\n#define AW88395_DSP_FW_ADDR\t\t(0x8C00)\n#define AW88395_DSP_REG_VMAX\t\t(0x9C94)\n#define AW88395_DSP_REG_CFG_ADPZ_RE\t(0x9D00)\n#define AW88395_DSP_REG_VCALB\t\t(0x9CF7)\n#define AW88395_DSP_RE_SHIFT\t\t(12)\n\n#define AW88395_DSP_REG_CFG_ADPZ_RA\t(0x9D02)\n#define AW88395_DSP_REG_CRC_ADDR\t(0x9F42)\n#define AW88395_DSP_CALI_F0_DELAY\t(0x9CFD)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}