Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe -top CIC_FREQS_TB -snapshot CIC_SIM 
Multi-threading is on. Using 10 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.NCO_V4(DITHER_EN=0)
Compiling module work.CIC_V5(R=32)
Compiling module work.CIC_FREQS_TB
Built simulation snapshot CIC_SIM
