// Seed: 249979648
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  integer id_7;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wand id_3,
    input supply1 id_4,
    input wire id_5,
    output tri1 id_6,
    input supply0 id_7,
    input wand id_8
);
  uwire id_10 = 1;
  wire  id_11;
  genvar id_12;
  always id_3 = -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11,
      id_12,
      id_11
  );
endmodule
