// Seed: 1647205941
module module_0 (
    output tri1 id_0,
    input tri1 id_1,
    input wand id_2,
    input wor id_3,
    input uwire id_4,
    output tri0 id_5,
    output supply0 id_6,
    input tri1 id_7,
    output wor id_8,
    output uwire id_9
);
  wire id_11;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1,
    input  uwire id_2,
    output logic id_3,
    output tri1  id_4
);
  always @(1'h0 or posedge id_2) begin
    id_3 <= 1;
  end
  wire id_6;
  wire id_7;
  module_0(
      id_4, id_1, id_0, id_2, id_2, id_4, id_4, id_1, id_4, id_4
  );
endmodule
