<profile>

<section name = "Vitis HLS Report for 'A_IO_L3_in_serialize'" level="0">
<item name = "Date">Sat Oct 15 11:10:34 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.650 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1035, 1035, 5.175 us, 5.175 us, 1035, 1035, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1_fu_51">A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1, 1027, 1027, 5.135 us, 5.135 us, 1027, 1027, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 528, 127, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 222, -</column>
<column name="Register">-, -, 70, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1_fu_51">A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1, 0, 0, 528, 127, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="fifo_A_A_IO_L3_in_serialize69_write">9, 2, 1, 2</column>
<column name="gmem_A_blk_n_AR">9, 2, 1, 2</column>
<column name="m_axi_gmem_A_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem_A_ARBURST">9, 2, 2, 4</column>
<column name="m_axi_gmem_A_ARCACHE">9, 2, 4, 8</column>
<column name="m_axi_gmem_A_ARID">9, 2, 1, 2</column>
<column name="m_axi_gmem_A_ARLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem_A_ARLOCK">9, 2, 2, 4</column>
<column name="m_axi_gmem_A_ARPROT">9, 2, 3, 6</column>
<column name="m_axi_gmem_A_ARQOS">9, 2, 4, 8</column>
<column name="m_axi_gmem_A_ARREGION">9, 2, 4, 8</column>
<column name="m_axi_gmem_A_ARSIZE">9, 2, 3, 6</column>
<column name="m_axi_gmem_A_ARUSER">9, 2, 1, 2</column>
<column name="m_axi_gmem_A_ARVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem_A_RREADY">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_A_IO_L3_in_serialize_Pipeline_VITIS_LOOP_45_1_fu_51_ap_start_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln_reg_81">58, 0, 58, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, A_IO_L3_in_serialize, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, A_IO_L3_in_serialize, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, A_IO_L3_in_serialize, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, A_IO_L3_in_serialize, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, A_IO_L3_in_serialize, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, A_IO_L3_in_serialize, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, A_IO_L3_in_serialize, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, A_IO_L3_in_serialize, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, A_IO_L3_in_serialize, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, A_IO_L3_in_serialize, return value</column>
<column name="m_axi_gmem_A_AWVALID">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWREADY">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWADDR">out, 64, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWID">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWLEN">out, 32, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWSIZE">out, 3, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWBURST">out, 2, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWLOCK">out, 2, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWCACHE">out, 4, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWPROT">out, 3, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWQOS">out, 4, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWREGION">out, 4, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_AWUSER">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_WVALID">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_WREADY">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_WDATA">out, 512, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_WSTRB">out, 64, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_WLAST">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_WID">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_WUSER">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARVALID">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARREADY">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARADDR">out, 64, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARID">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARLEN">out, 32, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARSIZE">out, 3, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARBURST">out, 2, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARLOCK">out, 2, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARCACHE">out, 4, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARPROT">out, 3, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARQOS">out, 4, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARREGION">out, 4, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_ARUSER">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_RVALID">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_RREADY">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_RDATA">in, 512, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_RLAST">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_RID">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_RUSER">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_RRESP">in, 2, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_BVALID">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_BREADY">out, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_BRESP">in, 2, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_BID">in, 1, m_axi, gmem_A, pointer</column>
<column name="m_axi_gmem_A_BUSER">in, 1, m_axi, gmem_A, pointer</column>
<column name="A">in, 64, ap_none, A, scalar</column>
<column name="fifo_A_A_IO_L3_in_serialize69_din">out, 256, ap_fifo, fifo_A_A_IO_L3_in_serialize69, pointer</column>
<column name="fifo_A_A_IO_L3_in_serialize69_full_n">in, 1, ap_fifo, fifo_A_A_IO_L3_in_serialize69, pointer</column>
<column name="fifo_A_A_IO_L3_in_serialize69_write">out, 1, ap_fifo, fifo_A_A_IO_L3_in_serialize69, pointer</column>
</table>
</item>
</section>
</profile>
