# SIMD_ComputerArchietecture

The aim of this project was to build a SIMD processor using Verilog in Quartus and analyse the simulation results. 

The following is a group project.

For further information use the report and presentation. 

Happy learning :)
