Release 10.1 Map K.31 (lin)
Xilinx Map Application Log File for Design 'nf2_top'

Design Information
------------------
Command Line   : map -intstyle ise -timing -detail -ol high -cm speed
-register_duplication -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off
nf2_top.ngd 
Target Device  : xc2vp50
Target Package : ff1152
Target Speed   : -7
Mapper Version : virtex2p -- $Revision: 1.46 $
Mapped Date    : Mon Nov 18 14:45:49 2013

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...

Phase 1.1
Phase 1.1 (Checksum:a8222f) REAL time: 47 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 47 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 47 secs 

Phase 4.2

.
Phase 4.2 (Checksum:26259fc) REAL time: 59 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 59 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 1 mins 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 mins 

Phase 8.4
........................................
...................
.........
Phase 8.4 (Checksum:a1c277) REAL time: 1 mins 37 secs 

Phase 9.28
Phase 9.28 (Checksum:55d4a77) REAL time: 1 mins 39 secs 

Phase 10.8
........................................
...................
...........................
....
......................................
...............
...............
...............
..........................................................................................
Phase 10.8 (Checksum:5f65ae0) REAL time: 2 mins 52 secs 

Phase 11.29
Phase 11.29 (Checksum:68e7775) REAL time: 2 mins 52 secs 

Phase 12.5
Phase 12.5 (Checksum:7270df4) REAL time: 2 mins 53 secs 

Phase 13.18
Phase 13.18 (Checksum:7bfa473) REAL time: 4 mins 43 secs 

Phase 14.5
Phase 14.5 (Checksum:8583af2) REAL time: 4 mins 44 secs 

Phase 15.27
Phase 15.27 (Checksum:8f0d171) REAL time: 4 mins 50 secs 

Phase 16.24
Phase 16.24 (Checksum:98967f0) REAL time: 4 mins 54 secs 

REAL time consumed by placer: 4 mins 55 secs 
CPU  time consumed by placer: 4 mins 55 secs 
Invoking physical synthesis ...

Physical synthesis completed.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings: 2400
Logic Utilization:
  Total Number Slice Registers:      16,675 out of  47,232   35%
    Number used as Flip Flops:       16,531
    Number used as Latches:             144
  Number of 4 input LUTs:            20,039 out of  47,232   42%
Logic Distribution:
  Number of occupied Slices:         14,765 out of  23,616   62%
    Number of Slices containing only related logic:  14,765 out of  14,765 100%
    Number of Slices containing unrelated logic:          0 out of  14,765   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      21,529 out of  47,232   45%
    Number used as logic:            17,742
    Number used as a route-thru:      1,490
    Number used for Dual Port RAMs:   1,822
      (Two LUTs used per Dual Port RAM)
    Number used for 32x1 RAMs:          256
      (Two LUTs used per 32x1 RAM)
    Number used as 16x1 RAMs:           160
    Number used as Shift registers:      59
  Number of bonded IOBs:                356 out of     692   51%
    IOB Flip Flops:                     651
  Number of RAMB16s:                    105 out of     232   45%
  Number of BUFGMUXs:                     8 out of      16   50%
  Number of DCMs:                         6 out of       8   75%

Peak Memory Usage:  865 MB
Total REAL time to MAP completion:  6 mins 51 secs 
Total CPU time to MAP completion:   6 mins 51 secs 

Mapping completed.
See MAP report file "nf2_top.mrp" for details.
