blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
BRAM64.v,verilog,xil_defaultlib,../../../ip/BRAM64/sim/BRAM64.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
