{"vcs1":{"timestamp_begin":1737964038.477136344, "rt":0.24, "ut":0.11, "st":0.09}}
{"vcselab":{"timestamp_begin":1737964038.791610978, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1737964039.090658528, "rt":0.15, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737964038.253041059}
{"VCS_COMP_START_TIME": 1737964038.253041059}
{"VCS_COMP_END_TIME": 1737964039.303075605}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150348}}
