Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okCoreHarness.ngc ...
WARNING:NetListWriters:298 - No output is written to okCoreHarness.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okCoreHarness.edif ...
ngc2edif: Total memory usage is 77616 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okWireIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okWireIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okWireIn.edif ...
ngc2edif: Total memory usage is 76528 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okTriggerIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okTriggerIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okTriggerIn.edif ...
ngc2edif: Total memory usage is 76528 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okWireOut.ngc ...
WARNING:NetListWriters:298 - No output is written to okWireOut.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okWireOut.edif ...
ngc2edif: Total memory usage is 76528 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okBTPipeIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okBTPipeIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okBTPipeIn.edif ...
ngc2edif: Total memory usage is 76528 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okBTPipeOut.ngc ...
WARNING:NetListWriters:298 - No output is written to okBTPipeOut.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okBTPipeOut.edif ...
ngc2edif: Total memory usage is 76528 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design photon.ngc ...
WARNING:NetListWriters:298 - No output is written to photon.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ep00wire[7 : 0] on block photon is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus master_logic[31 : 0] on block photon is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ram_data_out_2[61 : 0] on block photon
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ram_data_out_1[31 : 0] on block photon
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus pulser_ram_doutb[61 : 0] on block photon
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus blocks_written[3]_GND_8_o_mux_15_OUT[3 :
   0] on block photon is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus _n1137[31 : 0] on block photon is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Madd_ram_read_address[9]_GND_8_o_add_111_OUT_cy[7 : 4] on block photon is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file photon.edif ...
ngc2edif: Total memory usage is 91560 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okWireIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okWireIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okWireIn.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okWireOut.ngc ...
WARNING:NetListWriters:298 - No output is written to okWireOut.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okWireOut.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okCoreHarness.ngc ...
WARNING:NetListWriters:298 - No output is written to okCoreHarness.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okCoreHarness.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TFIFO64x8a_64x8b.ngc ...
WARNING:NetListWriters:298 - No output is written to TFIFO64x8a_64x8b.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 : 0> on block
   TFIFO64x8a_64x8b_fifo_generator_v6_2_xst_1 is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TFIFO64x8a_64x8b.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okTriggerIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okTriggerIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okTriggerIn.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okBTPipeIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okBTPipeIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okBTPipeIn.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okBTPipeOut.ngc ...
WARNING:NetListWriters:298 - No output is written to okBTPipeOut.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okBTPipeOut.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo_photon.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_photon.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_photon.edif ...
ngc2edif: Total memory usage is 91076 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design pulse_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to pulse_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file pulse_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design normal_pmt_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to normal_pmt_fifo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file normal_pmt_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design dds_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to dds_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dds_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design readout_count_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to readout_count_fifo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file readout_count_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design usb_dds_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to usb_dds_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file usb_dds_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design pulser_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to pulser_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file pulser_ram.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design usb_dds_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to usb_dds_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file usb_dds_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okCoreHarness.ngc ...
WARNING:NetListWriters:298 - No output is written to okCoreHarness.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okCoreHarness.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okWireIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okWireIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okWireIn.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okTriggerIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okTriggerIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okTriggerIn.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okWireOut.ngc ...
WARNING:NetListWriters:298 - No output is written to okWireOut.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okWireOut.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okBTPipeIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okBTPipeIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okBTPipeIn.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okBTPipeOut.ngc ...
WARNING:NetListWriters:298 - No output is written to okBTPipeOut.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okBTPipeOut.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design photon.ngc ...
WARNING:NetListWriters:298 - No output is written to photon.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ep00wire[7 : 0] on block photon is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus master_logic[31 : 0] on block photon is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ram_data_out_2[61 : 0] on block photon
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ram_data_out_1[31 : 0] on block photon
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus pulser_ram_doutb[61 : 0] on block photon
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus blocks_written[3]_GND_8_o_mux_24_OUT[3 :
   0] on block photon is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus _n1218[31 : 0] on block photon is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Madd_ram_read_address[9]_GND_8_o_add_129_OUT_cy[7 : 4] on block photon is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file photon.edif ...
ngc2edif: Total memory usage is 91076 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okWireIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okWireIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okWireIn.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okWireOut.ngc ...
WARNING:NetListWriters:298 - No output is written to okWireOut.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okWireOut.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okCoreHarness.ngc ...
WARNING:NetListWriters:298 - No output is written to okCoreHarness.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okCoreHarness.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TFIFO64x8a_64x8b.ngc ...
WARNING:NetListWriters:298 - No output is written to TFIFO64x8a_64x8b.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 : 0> on block
   TFIFO64x8a_64x8b_fifo_generator_v6_2_xst_1 is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TFIFO64x8a_64x8b.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okTriggerIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okTriggerIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okTriggerIn.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okBTPipeIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okBTPipeIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okBTPipeIn.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okBTPipeOut.ngc ...
WARNING:NetListWriters:298 - No output is written to okBTPipeOut.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okBTPipeOut.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo_photon.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_photon.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_photon.edif ...
ngc2edif: Total memory usage is 91076 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design pulse_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to pulse_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file pulse_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design normal_pmt_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to normal_pmt_fifo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file normal_pmt_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design dds_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to dds_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dds_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design readout_count_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to readout_count_fifo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file readout_count_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design usb_dds_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to usb_dds_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file usb_dds_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design pulser_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to pulser_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file pulser_ram.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design photon.ngc ...
WARNING:NetListWriters:298 - No output is written to photon.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ep00wire[7 : 0] on block photon is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus master_logic[31 : 0] on block photon is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ram_data_out_2[61 : 0] on block photon
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ram_data_out_1[31 : 0] on block photon
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus metablock_counter_data[15 : 0] on block
   photon is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus main_count[3]_X_8_o_wide_mux_103_OUT[15
   : 0] on block photon is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus pulser_ram_doutb[61 : 0] on block photon
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus _n1549[31 : 0] on block photon is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus blocks_written[3]_GND_8_o_mux_76_OUT[3 :
   0] on block photon is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   Madd_ram_read_address[9]_GND_8_o_add_202_OUT_cy[7 : 4] on block photon is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file photon.edif ...
ngc2edif: Total memory usage is 91076 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okWireIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okWireIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okWireIn.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okWireOut.ngc ...
WARNING:NetListWriters:298 - No output is written to okWireOut.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okWireOut.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okCoreHarness.ngc ...
WARNING:NetListWriters:298 - No output is written to okCoreHarness.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okCoreHarness.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TFIFO64x8a_64x8b.ngc ...
WARNING:NetListWriters:298 - No output is written to TFIFO64x8a_64x8b.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 : 0> on block
   TFIFO64x8a_64x8b_fifo_generator_v6_2_xst_1 is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TFIFO64x8a_64x8b.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okTriggerIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okTriggerIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okTriggerIn.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okBTPipeIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okBTPipeIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okBTPipeIn.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okBTPipeOut.ngc ...
WARNING:NetListWriters:298 - No output is written to okBTPipeOut.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okBTPipeOut.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo_photon.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_photon.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_photon.edif ...
ngc2edif: Total memory usage is 91076 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design pulse_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to pulse_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file pulse_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design normal_pmt_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to normal_pmt_fifo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file normal_pmt_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design dds_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to dds_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dds_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design readout_count_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to readout_count_fifo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file readout_count_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design usb_dds_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to usb_dds_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file usb_dds_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design pulser_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to pulser_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file pulser_ram.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design photon.ngc ...
WARNING:NetListWriters:298 - No output is written to photon.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ep00wire[7 : 0] on block photon is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus master_logic[31 : 0] on block photon is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ram_data_out_2[61 : 0] on block photon
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ram_data_out_1[31 : 0] on block photon
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus pulser_ram_doutb[61 : 0] on block photon
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus blocks_written[3]_GND_8_o_mux_21_OUT[3 :
   0] on block photon is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus _n1345[31 : 0] on block photon is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Madd_ram_read_address[9]_GND_8_o_add_130_OUT_cy[7 : 4] on block photon is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file photon.edif ...
ngc2edif: Total memory usage is 91076 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okWireIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okWireIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okWireIn.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okWireOut.ngc ...
WARNING:NetListWriters:298 - No output is written to okWireOut.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okWireOut.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okCoreHarness.ngc ...
WARNING:NetListWriters:298 - No output is written to okCoreHarness.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okCoreHarness.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design TFIFO64x8a_64x8b.ngc ...
WARNING:NetListWriters:298 - No output is written to TFIFO64x8a_64x8b.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2 : 0> on block
   TFIFO64x8a_64x8b_fifo_generator_v6_2_xst_1 is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file TFIFO64x8a_64x8b.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okTriggerIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okTriggerIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okTriggerIn.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okBTPipeIn.ngc ...
WARNING:NetListWriters:298 - No output is written to okBTPipeIn.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okBTPipeIn.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design okBTPipeOut.ngc ...
WARNING:NetListWriters:298 - No output is written to okBTPipeOut.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file okBTPipeOut.edif ...
ngc2edif: Total memory usage is 78788 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fifo_photon.ngc ...
WARNING:NetListWriters:298 - No output is written to fifo_photon.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fifo_photon.edif ...
ngc2edif: Total memory usage is 91076 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design pulse_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to pulse_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file pulse_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design normal_pmt_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to normal_pmt_fifo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file normal_pmt_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design dds_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to dds_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dds_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design readout_count_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to readout_count_fifo.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file readout_count_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design usb_dds_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to usb_dds_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file usb_dds_fifo.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design pulser_ram.ngc ...
WARNING:NetListWriters:298 - No output is written to pulser_ram.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file pulser_ram.edif ...
ngc2edif: Total memory usage is 82884 kilobytes

