# Reading E:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do decoder3_8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/decoder3_8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:19 on Jun 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/decoder3_8.v 
# -- Compiling module decoder3_8
# 
# Top level modules:
# 	decoder3_8
# End time: 14:24:19 on Jun 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/../testbendch {H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/../testbendch/decoder3_8_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:19 on Jun 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/../testbendch" H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/../testbendch/decoder3_8_tb.v 
# -- Compiling module decoder3_8_tb
# 
# Top level modules:
# 	decoder3_8_tb
# End time: 14:24:19 on Jun 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  decoder3_8_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" decoder3_8_tb 
# Start time: 14:24:19 on Jun 28,2021
# Loading work.decoder3_8_tb
# Loading work.decoder3_8
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/../testbendch/decoder3_8_tb.v(51)
#    Time: 1400 ns  Iteration: 0  Instance: /decoder3_8_tb
# Break in Module decoder3_8_tb at H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/../testbendch/decoder3_8_tb.v line 51
# End time: 16:15:02 on Jun 28,2021, Elapsed time: 1:50:43
# Errors: 0, Warnings: 0
