# Design-and-Verification-of-Synchronous-FIFO-using-SystemVerilog