Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jul 16 17:42:09 2021
| Host         : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file temp_test_control_sets_placed.rpt
| Design       : temp_test
| Device       : xcku040
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           12 |
| No           | No                    | Yes                    |             111 |           32 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              87 |           24 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------------------------------+-------------------+------------------+----------------+
|    Clock Signal   |                    Enable Signal                   |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+----------------------------------------------------+-------------------+------------------+----------------+
|  U2/inst/clk_out1 | U0/scl_r_i_1_n_0                                   | rst_n_IBUF_inst/O |                0 |              1 |
|  U2/inst/clk_out1 | uart_send_m0/uart_rx_inst/rx_bits[4]_i_1_n_0       | rst_n_IBUF_inst/O |                0 |              1 |
|  U2/inst/clk_out1 | uart_send_m0/uart_rx_inst/rx_bits[2]_i_1_n_0       | rst_n_IBUF_inst/O |                0 |              1 |
|  U2/inst/clk_out1 | uart_send_m0/uart_rx_inst/rx_bits[5]_i_1_n_0       | rst_n_IBUF_inst/O |                0 |              1 |
|  U2/inst/clk_out1 | uart_send_m0/uart_rx_inst/rx_bits[7]_i_1_n_0       | rst_n_IBUF_inst/O |                0 |              1 |
|  U2/inst/clk_out1 | uart_send_m0/uart_rx_inst/rx_bits[1]_i_1_n_0       | rst_n_IBUF_inst/O |                1 |              1 |
|  U2/inst/clk_out1 | uart_send_m0/uart_rx_inst/rx_bits[3]_i_1_n_0       | rst_n_IBUF_inst/O |                0 |              1 |
|  U2/inst/clk_out1 | uart_send_m0/uart_rx_inst/rx_bits[6]_i_1_n_0       | rst_n_IBUF_inst/O |                0 |              1 |
|  U2/inst/clk_out1 | uart_send_m0/uart_rx_inst/rx_bits[0]_i_1_n_0       | rst_n_IBUF_inst/O |                1 |              1 |
|  U2/inst/clk_out1 | uart_send_m0/uart_tx_inst/state_reg[0][0]          | rst_n_IBUF_inst/O |                2 |              2 |
|  U2/inst/clk_out1 | uart_send_m0/uart_rx_inst/bit_cnt[2]_i_1_n_0       | rst_n_IBUF_inst/O |                2 |              3 |
|  U2/inst/clk_out1 | uart_send_m0/uart_tx_inst/bit_cnt[2]_i_1__0_n_0    | rst_n_IBUF_inst/O |                0 |              3 |
|  U2/inst/clk_out1 | U0/cstate[3]_i_1_n_0                               | rst_n_IBUF_inst/O |                3 |              4 |
|  U2/inst/clk_out1 | U0/num                                             | rst_n_IBUF_inst/O |                2 |              4 |
|  U2/inst/clk_out1 | uart_send_m0/uart_tx_inst/E[0]                     | rst_n_IBUF_inst/O |                2 |              6 |
|  U2/inst/clk_out1 | uart_send_m0/uart_rx_inst/rx_data_valid01_out      | rst_n_IBUF_inst/O |                1 |              8 |
|  U2/inst/clk_out1 | uart_send_m0/uart_rx_inst/E[0]                     | rst_n_IBUF_inst/O |                4 |              8 |
|  U2/inst/clk_out1 | uart_send_m0/uart_tx_inst/tx_data_latch[7]_i_1_n_0 | rst_n_IBUF_inst/O |                1 |              8 |
|  U2/inst/clk_out1 | uart_send_m0/wait_cnt[31]_i_1_n_0                  | rst_n_IBUF_inst/O |                5 |             32 |
|  U2/inst/clk_out1 |                                                    |                   |               13 |             50 |
|  U2/inst/clk_out1 |                                                    | rst_n_IBUF_inst/O |               32 |            111 |
+-------------------+----------------------------------------------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     9 |
| 2      |                     1 |
| 3      |                     2 |
| 4      |                     2 |
| 6      |                     1 |
| 8      |                     3 |
| 16+    |                     3 |
+--------+-----------------------+


