[{"name":"吳昭正","email":"ccwu@ntut.edu.tw","latestUpdate":"2021-06-05 12:57:13","objective":"布林代數與邏輯閘，組合邏輯，算術演算邏輯，同步循序邏輯，演繹狀態機，非同步循序邏輯。","schedule":"Week 1. Introduction\nWeek 2. Boolean Algebra &amp; Logical Gates (I)\nWeek 3. Boolean Algebra &amp; Logical Gates (II)\nWeek 4. Minterm and Maxterm Expansions\nWeek 5. Karnaugh Maps\nWeek 6. Quine-McClusky Method\nWeek 7. Multi-Level Gate Circuits\nWeek 8. Combinational Circuit Design and Simulation Using Gates\nWeek 9. Midterm Exam\nWeek 10. Multiplexers, Decoders, and Programmable Logic Devices\nWeek 11. Latches and Flip-Flops (I)\nWeek 12. Latches and Flip-Flops (II)\nWeek 13. Registers and Counters (I)\nWeek 14. Registers and Counters (II)\nWeek 15. Analysis of Clocked Sequential Circuits\nWeek 16. Derivation of State Graphs and Tables (I)\nWeek 17. Derivation of State Graphs and Tables (II)\nWeek 18. Final Exam","scorePolicy":"Homework exams 30%\nMidterm 30%\nFinal 30%\nAttendance 10%\nClass Participation 10%","materials":"Textbook: Fundamentals of Logic Design, 6th Edition, by Charles H. Roth, Jr. &amp; Larry L. Kinney, Cengage, 2010","foreignLanguageTextbooks":true}]
