
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//elfedit_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401118 <.init>:
  401118:	stp	x29, x30, [sp, #-16]!
  40111c:	mov	x29, sp
  401120:	bl	401480 <ferror@plt+0x60>
  401124:	ldp	x29, x30, [sp], #16
  401128:	ret

Disassembly of section .plt:

0000000000401130 <memcpy@plt-0x20>:
  401130:	stp	x16, x30, [sp, #-16]!
  401134:	adrp	x16, 418000 <warn@@Base+0x141e8>
  401138:	ldr	x17, [x16, #4088]
  40113c:	add	x16, x16, #0xff8
  401140:	br	x17
  401144:	nop
  401148:	nop
  40114c:	nop

0000000000401150 <memcpy@plt>:
  401150:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401154:	ldr	x17, [x16]
  401158:	add	x16, x16, #0x0
  40115c:	br	x17

0000000000401160 <memmove@plt>:
  401160:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401164:	ldr	x17, [x16, #8]
  401168:	add	x16, x16, #0x8
  40116c:	br	x17

0000000000401170 <strtoul@plt>:
  401170:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401174:	ldr	x17, [x16, #16]
  401178:	add	x16, x16, #0x10
  40117c:	br	x17

0000000000401180 <strlen@plt>:
  401180:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401184:	ldr	x17, [x16, #24]
  401188:	add	x16, x16, #0x18
  40118c:	br	x17

0000000000401190 <exit@plt>:
  401190:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401194:	ldr	x17, [x16, #32]
  401198:	add	x16, x16, #0x20
  40119c:	br	x17

00000000004011a0 <sbrk@plt>:
  4011a0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4011a4:	ldr	x17, [x16, #40]
  4011a8:	add	x16, x16, #0x28
  4011ac:	br	x17

00000000004011b0 <ftell@plt>:
  4011b0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4011b4:	ldr	x17, [x16, #48]
  4011b8:	add	x16, x16, #0x30
  4011bc:	br	x17

00000000004011c0 <fputc@plt>:
  4011c0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4011c4:	ldr	x17, [x16, #56]
  4011c8:	add	x16, x16, #0x38
  4011cc:	br	x17

00000000004011d0 <snprintf@plt>:
  4011d0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4011d4:	ldr	x17, [x16, #64]
  4011d8:	add	x16, x16, #0x40
  4011dc:	br	x17

00000000004011e0 <fileno@plt>:
  4011e0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4011e4:	ldr	x17, [x16, #72]
  4011e8:	add	x16, x16, #0x48
  4011ec:	br	x17

00000000004011f0 <fclose@plt>:
  4011f0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4011f4:	ldr	x17, [x16, #80]
  4011f8:	add	x16, x16, #0x50
  4011fc:	br	x17

0000000000401200 <fopen@plt>:
  401200:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401204:	ldr	x17, [x16, #88]
  401208:	add	x16, x16, #0x58
  40120c:	br	x17

0000000000401210 <malloc@plt>:
  401210:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401214:	ldr	x17, [x16, #96]
  401218:	add	x16, x16, #0x60
  40121c:	br	x17

0000000000401220 <strncmp@plt>:
  401220:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401224:	ldr	x17, [x16, #104]
  401228:	add	x16, x16, #0x68
  40122c:	br	x17

0000000000401230 <bindtextdomain@plt>:
  401230:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401234:	ldr	x17, [x16, #112]
  401238:	add	x16, x16, #0x70
  40123c:	br	x17

0000000000401240 <__libc_start_main@plt>:
  401240:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401244:	ldr	x17, [x16, #120]
  401248:	add	x16, x16, #0x78
  40124c:	br	x17

0000000000401250 <calloc@plt>:
  401250:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401254:	ldr	x17, [x16, #128]
  401258:	add	x16, x16, #0x80
  40125c:	br	x17

0000000000401260 <strcasecmp@plt>:
  401260:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401264:	ldr	x17, [x16, #136]
  401268:	add	x16, x16, #0x88
  40126c:	br	x17

0000000000401270 <realloc@plt>:
  401270:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401274:	ldr	x17, [x16, #144]
  401278:	add	x16, x16, #0x90
  40127c:	br	x17

0000000000401280 <rewind@plt>:
  401280:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401284:	ldr	x17, [x16, #152]
  401288:	add	x16, x16, #0x98
  40128c:	br	x17

0000000000401290 <getc@plt>:
  401290:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401294:	ldr	x17, [x16, #160]
  401298:	add	x16, x16, #0xa0
  40129c:	br	x17

00000000004012a0 <strdup@plt>:
  4012a0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4012a4:	ldr	x17, [x16, #168]
  4012a8:	add	x16, x16, #0xa8
  4012ac:	br	x17

00000000004012b0 <strerror@plt>:
  4012b0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4012b4:	ldr	x17, [x16, #176]
  4012b8:	add	x16, x16, #0xb0
  4012bc:	br	x17

00000000004012c0 <__gmon_start__@plt>:
  4012c0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4012c4:	ldr	x17, [x16, #184]
  4012c8:	add	x16, x16, #0xb8
  4012cc:	br	x17

00000000004012d0 <fseek@plt>:
  4012d0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4012d4:	ldr	x17, [x16, #192]
  4012d8:	add	x16, x16, #0xc0
  4012dc:	br	x17

00000000004012e0 <abort@plt>:
  4012e0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4012e4:	ldr	x17, [x16, #200]
  4012e8:	add	x16, x16, #0xc8
  4012ec:	br	x17

00000000004012f0 <memcmp@plt>:
  4012f0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4012f4:	ldr	x17, [x16, #208]
  4012f8:	add	x16, x16, #0xd0
  4012fc:	br	x17

0000000000401300 <textdomain@plt>:
  401300:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401304:	ldr	x17, [x16, #216]
  401308:	add	x16, x16, #0xd8
  40130c:	br	x17

0000000000401310 <getopt_long@plt>:
  401310:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401314:	ldr	x17, [x16, #224]
  401318:	add	x16, x16, #0xe0
  40131c:	br	x17

0000000000401320 <strcmp@plt>:
  401320:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401324:	ldr	x17, [x16, #232]
  401328:	add	x16, x16, #0xe8
  40132c:	br	x17

0000000000401330 <mmap@plt>:
  401330:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401334:	ldr	x17, [x16, #240]
  401338:	add	x16, x16, #0xf0
  40133c:	br	x17

0000000000401340 <fread@plt>:
  401340:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401344:	ldr	x17, [x16, #248]
  401348:	add	x16, x16, #0xf8
  40134c:	br	x17

0000000000401350 <free@plt>:
  401350:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401354:	ldr	x17, [x16, #256]
  401358:	add	x16, x16, #0x100
  40135c:	br	x17

0000000000401360 <fwrite@plt>:
  401360:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401364:	ldr	x17, [x16, #264]
  401368:	add	x16, x16, #0x108
  40136c:	br	x17

0000000000401370 <munmap@plt>:
  401370:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401374:	ldr	x17, [x16, #272]
  401378:	add	x16, x16, #0x110
  40137c:	br	x17

0000000000401380 <fflush@plt>:
  401380:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401384:	ldr	x17, [x16, #280]
  401388:	add	x16, x16, #0x118
  40138c:	br	x17

0000000000401390 <__fxstat@plt>:
  401390:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401394:	ldr	x17, [x16, #288]
  401398:	add	x16, x16, #0x120
  40139c:	br	x17

00000000004013a0 <vfprintf@plt>:
  4013a0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4013a4:	ldr	x17, [x16, #296]
  4013a8:	add	x16, x16, #0x128
  4013ac:	br	x17

00000000004013b0 <printf@plt>:
  4013b0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4013b4:	ldr	x17, [x16, #304]
  4013b8:	add	x16, x16, #0x130
  4013bc:	br	x17

00000000004013c0 <__assert_fail@plt>:
  4013c0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4013c4:	ldr	x17, [x16, #312]
  4013c8:	add	x16, x16, #0x138
  4013cc:	br	x17

00000000004013d0 <__errno_location@plt>:
  4013d0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4013d4:	ldr	x17, [x16, #320]
  4013d8:	add	x16, x16, #0x140
  4013dc:	br	x17

00000000004013e0 <__xstat@plt>:
  4013e0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16, #328]
  4013e8:	add	x16, x16, #0x148
  4013ec:	br	x17

00000000004013f0 <gettext@plt>:
  4013f0:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #336]
  4013f8:	add	x16, x16, #0x150
  4013fc:	br	x17

0000000000401400 <fprintf@plt>:
  401400:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #344]
  401408:	add	x16, x16, #0x158
  40140c:	br	x17

0000000000401410 <setlocale@plt>:
  401410:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #352]
  401418:	add	x16, x16, #0x160
  40141c:	br	x17

0000000000401420 <ferror@plt>:
  401420:	adrp	x16, 419000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #360]
  401428:	add	x16, x16, #0x168
  40142c:	br	x17

Disassembly of section .text:

0000000000401430 <error@@Base-0x28d4>:
  401430:	mov	x29, #0x0                   	// #0
  401434:	mov	x30, #0x0                   	// #0
  401438:	mov	x5, x0
  40143c:	ldr	x1, [sp]
  401440:	add	x2, sp, #0x8
  401444:	mov	x6, sp
  401448:	movz	x0, #0x0, lsl #48
  40144c:	movk	x0, #0x0, lsl #32
  401450:	movk	x0, #0x40, lsl #16
  401454:	movk	x0, #0x153c
  401458:	movz	x3, #0x0, lsl #48
  40145c:	movk	x3, #0x0, lsl #32
  401460:	movk	x3, #0x40, lsl #16
  401464:	movk	x3, #0x6930
  401468:	movz	x4, #0x0, lsl #48
  40146c:	movk	x4, #0x0, lsl #32
  401470:	movk	x4, #0x40, lsl #16
  401474:	movk	x4, #0x69b0
  401478:	bl	401240 <__libc_start_main@plt>
  40147c:	bl	4012e0 <abort@plt>
  401480:	adrp	x0, 418000 <warn@@Base+0x141e8>
  401484:	ldr	x0, [x0, #4064]
  401488:	cbz	x0, 401490 <ferror@plt+0x70>
  40148c:	b	4012c0 <__gmon_start__@plt>
  401490:	ret
  401494:	nop
  401498:	adrp	x0, 419000 <warn@@Base+0x151e8>
  40149c:	add	x0, x0, #0x310
  4014a0:	adrp	x1, 419000 <warn@@Base+0x151e8>
  4014a4:	add	x1, x1, #0x310
  4014a8:	cmp	x1, x0
  4014ac:	b.eq	4014c4 <ferror@plt+0xa4>  // b.none
  4014b0:	adrp	x1, 406000 <warn@@Base+0x21e8>
  4014b4:	ldr	x1, [x1, #2544]
  4014b8:	cbz	x1, 4014c4 <ferror@plt+0xa4>
  4014bc:	mov	x16, x1
  4014c0:	br	x16
  4014c4:	ret
  4014c8:	adrp	x0, 419000 <warn@@Base+0x151e8>
  4014cc:	add	x0, x0, #0x310
  4014d0:	adrp	x1, 419000 <warn@@Base+0x151e8>
  4014d4:	add	x1, x1, #0x310
  4014d8:	sub	x1, x1, x0
  4014dc:	lsr	x2, x1, #63
  4014e0:	add	x1, x2, x1, asr #3
  4014e4:	cmp	xzr, x1, asr #1
  4014e8:	asr	x1, x1, #1
  4014ec:	b.eq	401504 <ferror@plt+0xe4>  // b.none
  4014f0:	adrp	x2, 406000 <warn@@Base+0x21e8>
  4014f4:	ldr	x2, [x2, #2552]
  4014f8:	cbz	x2, 401504 <ferror@plt+0xe4>
  4014fc:	mov	x16, x2
  401500:	br	x16
  401504:	ret
  401508:	stp	x29, x30, [sp, #-32]!
  40150c:	mov	x29, sp
  401510:	str	x19, [sp, #16]
  401514:	adrp	x19, 419000 <warn@@Base+0x151e8>
  401518:	ldrb	w0, [x19, #824]
  40151c:	cbnz	w0, 40152c <ferror@plt+0x10c>
  401520:	bl	401498 <ferror@plt+0x78>
  401524:	mov	w0, #0x1                   	// #1
  401528:	strb	w0, [x19, #824]
  40152c:	ldr	x19, [sp, #16]
  401530:	ldp	x29, x30, [sp], #32
  401534:	ret
  401538:	b	4014c8 <ferror@plt+0xa8>
  40153c:	sub	sp, sp, #0x90
  401540:	stp	x29, x30, [sp, #128]
  401544:	add	x29, sp, #0x80
  401548:	mov	w8, wzr
  40154c:	mov	w9, #0x5                   	// #5
  401550:	adrp	x10, 407000 <warn@@Base+0x31e8>
  401554:	add	x10, x10, #0x6bd
  401558:	adrp	x11, 406000 <warn@@Base+0x21e8>
  40155c:	add	x11, x11, #0xbe0
  401560:	adrp	x12, 406000 <warn@@Base+0x21e8>
  401564:	add	x12, x12, #0xbe9
  401568:	adrp	x13, 419000 <warn@@Base+0x151e8>
  40156c:	add	x13, x13, #0x320
  401570:	adrp	x14, 419000 <warn@@Base+0x151e8>
  401574:	add	x14, x14, #0x2f0
  401578:	adrp	x15, 419000 <warn@@Base+0x151e8>
  40157c:	add	x15, x15, #0x2fc
  401580:	adrp	x16, 419000 <warn@@Base+0x151e8>
  401584:	add	x16, x16, #0x304
  401588:	adrp	x17, 419000 <warn@@Base+0x151e8>
  40158c:	add	x17, x17, #0x318
  401590:	adrp	x18, 419000 <warn@@Base+0x151e8>
  401594:	add	x18, x18, #0x2e8
  401598:	sub	x2, x29, #0x8
  40159c:	sub	x3, x29, #0x10
  4015a0:	stur	wzr, [x29, #-4]
  4015a4:	stur	w0, [x29, #-8]
  4015a8:	stur	x1, [x29, #-16]
  4015ac:	mov	w0, w9
  4015b0:	mov	x1, x10
  4015b4:	stur	w8, [x29, #-28]
  4015b8:	stur	x10, [x29, #-40]
  4015bc:	stur	x11, [x29, #-48]
  4015c0:	stur	x12, [x29, #-56]
  4015c4:	str	x13, [sp, #64]
  4015c8:	str	x14, [sp, #56]
  4015cc:	str	x15, [sp, #48]
  4015d0:	str	x16, [sp, #40]
  4015d4:	str	x17, [sp, #32]
  4015d8:	str	x18, [sp, #24]
  4015dc:	str	x2, [sp, #16]
  4015e0:	str	x3, [sp, #8]
  4015e4:	bl	401410 <setlocale@plt>
  4015e8:	ldur	w8, [x29, #-28]
  4015ec:	mov	w0, w8
  4015f0:	ldur	x1, [x29, #-40]
  4015f4:	bl	401410 <setlocale@plt>
  4015f8:	ldur	x10, [x29, #-48]
  4015fc:	mov	x0, x10
  401600:	ldur	x1, [x29, #-56]
  401604:	bl	401230 <bindtextdomain@plt>
  401608:	ldur	x10, [x29, #-48]
  40160c:	mov	x0, x10
  401610:	bl	401300 <textdomain@plt>
  401614:	ldr	x10, [sp, #16]
  401618:	mov	x0, x10
  40161c:	ldr	x1, [sp, #8]
  401620:	bl	406070 <warn@@Base+0x2258>
  401624:	ldur	w0, [x29, #-8]
  401628:	ldur	x1, [x29, #-16]
  40162c:	adrp	x2, 406000 <warn@@Base+0x21e8>
  401630:	add	x2, x2, #0xbfb
  401634:	adrp	x3, 419000 <warn@@Base+0x151e8>
  401638:	add	x3, x3, #0x188
  40163c:	mov	x8, xzr
  401640:	mov	x4, x8
  401644:	bl	401310 <getopt_long@plt>
  401648:	stur	w0, [x29, #-20]
  40164c:	mov	w9, #0xffffffff            	// #-1
  401650:	cmp	w0, w9
  401654:	b.eq	4018d4 <ferror@plt+0x4b4>  // b.none
  401658:	ldur	w8, [x29, #-20]
  40165c:	subs	w8, w8, #0x68
  401660:	mov	w9, w8
  401664:	ubfx	x9, x9, #0, #32
  401668:	cmp	x9, #0x35
  40166c:	str	x9, [sp]
  401670:	b.hi	4018bc <ferror@plt+0x49c>  // b.pmore
  401674:	adrp	x8, 406000 <warn@@Base+0x21e8>
  401678:	add	x8, x8, #0xa00
  40167c:	ldr	x11, [sp]
  401680:	ldrsw	x10, [x8, x11, lsl #2]
  401684:	add	x9, x8, x10
  401688:	br	x9
  40168c:	ldr	x8, [sp, #32]
  401690:	ldr	x0, [x8]
  401694:	bl	4019c4 <ferror@plt+0x5a4>
  401698:	ldr	x8, [sp, #24]
  40169c:	str	w0, [x8]
  4016a0:	ldr	w9, [x8]
  4016a4:	cmp	w9, #0x0
  4016a8:	cset	w9, ge  // ge = tcont
  4016ac:	tbnz	w9, #0, 4016bc <ferror@plt+0x29c>
  4016b0:	mov	w8, #0x1                   	// #1
  4016b4:	stur	w8, [x29, #-4]
  4016b8:	b	4019b4 <ferror@plt+0x594>
  4016bc:	ldr	x8, [sp, #24]
  4016c0:	ldr	w0, [x8]
  4016c4:	bl	401adc <ferror@plt+0x6bc>
  4016c8:	adrp	x8, 419000 <warn@@Base+0x151e8>
  4016cc:	add	x8, x8, #0x2ec
  4016d0:	str	w0, [x8]
  4016d4:	ldr	w9, [x8]
  4016d8:	mov	w10, #0xffffffff            	// #-1
  4016dc:	cmp	w9, w10
  4016e0:	b.ne	4016f0 <ferror@plt+0x2d0>  // b.any
  4016e4:	mov	w8, #0x1                   	// #1
  4016e8:	stur	w8, [x29, #-4]
  4016ec:	b	4019b4 <ferror@plt+0x594>
  4016f0:	b	4018d0 <ferror@plt+0x4b0>
  4016f4:	ldr	x8, [sp, #32]
  4016f8:	ldr	x0, [x8]
  4016fc:	bl	4019c4 <ferror@plt+0x5a4>
  401700:	ldr	x8, [sp, #56]
  401704:	str	w0, [x8]
  401708:	ldr	w9, [x8]
  40170c:	cmp	w9, #0x0
  401710:	cset	w9, ge  // ge = tcont
  401714:	tbnz	w9, #0, 401724 <ferror@plt+0x304>
  401718:	mov	w8, #0x1                   	// #1
  40171c:	stur	w8, [x29, #-4]
  401720:	b	4019b4 <ferror@plt+0x594>
  401724:	ldr	x8, [sp, #56]
  401728:	ldr	w0, [x8]
  40172c:	bl	401adc <ferror@plt+0x6bc>
  401730:	adrp	x8, 419000 <warn@@Base+0x151e8>
  401734:	add	x8, x8, #0x2f4
  401738:	str	w0, [x8]
  40173c:	ldr	w9, [x8]
  401740:	mov	w10, #0xffffffff            	// #-1
  401744:	cmp	w9, w10
  401748:	b.ne	401758 <ferror@plt+0x338>  // b.any
  40174c:	mov	w8, #0x1                   	// #1
  401750:	stur	w8, [x29, #-4]
  401754:	b	4019b4 <ferror@plt+0x594>
  401758:	b	4018d0 <ferror@plt+0x4b0>
  40175c:	ldr	x8, [sp, #32]
  401760:	ldr	x0, [x8]
  401764:	bl	401b70 <ferror@plt+0x750>
  401768:	adrp	x8, 419000 <warn@@Base+0x151e8>
  40176c:	add	x8, x8, #0x2f8
  401770:	str	w0, [x8]
  401774:	ldr	w9, [x8]
  401778:	cmp	w9, #0x0
  40177c:	cset	w9, ge  // ge = tcont
  401780:	tbnz	w9, #0, 401790 <ferror@plt+0x370>
  401784:	mov	w8, #0x1                   	// #1
  401788:	stur	w8, [x29, #-4]
  40178c:	b	4019b4 <ferror@plt+0x594>
  401790:	b	4018d0 <ferror@plt+0x4b0>
  401794:	ldr	x8, [sp, #32]
  401798:	ldr	x0, [x8]
  40179c:	bl	401b70 <ferror@plt+0x750>
  4017a0:	ldr	x8, [sp, #48]
  4017a4:	str	w0, [x8]
  4017a8:	ldr	w9, [x8]
  4017ac:	cmp	w9, #0x0
  4017b0:	cset	w9, ge  // ge = tcont
  4017b4:	tbnz	w9, #0, 4017c4 <ferror@plt+0x3a4>
  4017b8:	mov	w8, #0x1                   	// #1
  4017bc:	stur	w8, [x29, #-4]
  4017c0:	b	4019b4 <ferror@plt+0x594>
  4017c4:	b	4018d0 <ferror@plt+0x4b0>
  4017c8:	ldr	x8, [sp, #32]
  4017cc:	ldr	x0, [x8]
  4017d0:	bl	401c28 <ferror@plt+0x808>
  4017d4:	adrp	x8, 419000 <warn@@Base+0x151e8>
  4017d8:	add	x8, x8, #0x300
  4017dc:	str	w0, [x8]
  4017e0:	ldr	w9, [x8]
  4017e4:	cmp	w9, #0x0
  4017e8:	cset	w9, ge  // ge = tcont
  4017ec:	tbnz	w9, #0, 4017fc <ferror@plt+0x3dc>
  4017f0:	mov	w8, #0x1                   	// #1
  4017f4:	stur	w8, [x29, #-4]
  4017f8:	b	4019b4 <ferror@plt+0x594>
  4017fc:	b	4018d0 <ferror@plt+0x4b0>
  401800:	ldr	x8, [sp, #32]
  401804:	ldr	x0, [x8]
  401808:	bl	401c28 <ferror@plt+0x808>
  40180c:	ldr	x8, [sp, #40]
  401810:	str	w0, [x8]
  401814:	ldr	w9, [x8]
  401818:	cmp	w9, #0x0
  40181c:	cset	w9, ge  // ge = tcont
  401820:	tbnz	w9, #0, 401830 <ferror@plt+0x410>
  401824:	mov	w8, #0x1                   	// #1
  401828:	stur	w8, [x29, #-4]
  40182c:	b	4019b4 <ferror@plt+0x594>
  401830:	b	4018d0 <ferror@plt+0x4b0>
  401834:	ldr	x8, [sp, #32]
  401838:	ldr	x0, [x8]
  40183c:	mov	w1, #0x1                   	// #1
  401840:	bl	401cd8 <ferror@plt+0x8b8>
  401844:	cmp	w0, #0x0
  401848:	cset	w9, ge  // ge = tcont
  40184c:	tbnz	w9, #0, 40185c <ferror@plt+0x43c>
  401850:	mov	w8, #0x1                   	// #1
  401854:	stur	w8, [x29, #-4]
  401858:	b	4019b4 <ferror@plt+0x594>
  40185c:	b	4018d0 <ferror@plt+0x4b0>
  401860:	ldr	x8, [sp, #32]
  401864:	ldr	x0, [x8]
  401868:	mov	w9, wzr
  40186c:	mov	w1, w9
  401870:	bl	401cd8 <ferror@plt+0x8b8>
  401874:	cmp	w0, #0x0
  401878:	cset	w9, ge  // ge = tcont
  40187c:	tbnz	w9, #0, 40188c <ferror@plt+0x46c>
  401880:	mov	w8, #0x1                   	// #1
  401884:	stur	w8, [x29, #-4]
  401888:	b	4019b4 <ferror@plt+0x594>
  40188c:	b	4018d0 <ferror@plt+0x4b0>
  401890:	adrp	x8, 419000 <warn@@Base+0x151e8>
  401894:	add	x8, x8, #0x328
  401898:	ldr	x0, [x8]
  40189c:	mov	w9, wzr
  4018a0:	mov	w1, w9
  4018a4:	bl	401dd8 <ferror@plt+0x9b8>
  4018a8:	adrp	x8, 419000 <warn@@Base+0x151e8>
  4018ac:	add	x8, x8, #0x180
  4018b0:	ldr	x0, [x8]
  4018b4:	bl	403c8c <ferror@plt+0x286c>
  4018b8:	b	4018d0 <ferror@plt+0x4b0>
  4018bc:	adrp	x8, 419000 <warn@@Base+0x151e8>
  4018c0:	add	x8, x8, #0x310
  4018c4:	ldr	x0, [x8]
  4018c8:	mov	w1, #0x1                   	// #1
  4018cc:	bl	401dd8 <ferror@plt+0x9b8>
  4018d0:	b	401624 <ferror@plt+0x204>
  4018d4:	ldr	x8, [sp, #64]
  4018d8:	ldr	w9, [x8]
  4018dc:	ldur	w10, [x29, #-8]
  4018e0:	cmp	w9, w10
  4018e4:	b.eq	401944 <ferror@plt+0x524>  // b.none
  4018e8:	ldr	x8, [sp, #56]
  4018ec:	ldr	w9, [x8]
  4018f0:	mov	w10, #0xffffffff            	// #-1
  4018f4:	cmp	w9, w10
  4018f8:	b.ne	401958 <ferror@plt+0x538>  // b.any
  4018fc:	adrp	x8, 419000 <warn@@Base+0x151e8>
  401900:	add	x8, x8, #0x340
  401904:	ldr	w9, [x8]
  401908:	cbnz	w9, 401958 <ferror@plt+0x538>
  40190c:	adrp	x8, 419000 <warn@@Base+0x151e8>
  401910:	add	x8, x8, #0x344
  401914:	ldr	w9, [x8]
  401918:	cbnz	w9, 401958 <ferror@plt+0x538>
  40191c:	ldr	x8, [sp, #48]
  401920:	ldr	w9, [x8]
  401924:	mov	w10, #0xffffffff            	// #-1
  401928:	cmp	w9, w10
  40192c:	b.ne	401958 <ferror@plt+0x538>  // b.any
  401930:	ldr	x8, [sp, #40]
  401934:	ldr	w9, [x8]
  401938:	mov	w10, #0xffffffff            	// #-1
  40193c:	cmp	w9, w10
  401940:	b.ne	401958 <ferror@plt+0x538>  // b.any
  401944:	adrp	x8, 419000 <warn@@Base+0x151e8>
  401948:	add	x8, x8, #0x310
  40194c:	ldr	x0, [x8]
  401950:	mov	w1, #0x1                   	// #1
  401954:	bl	401dd8 <ferror@plt+0x9b8>
  401958:	stur	wzr, [x29, #-24]
  40195c:	ldr	x8, [sp, #64]
  401960:	ldr	w9, [x8]
  401964:	ldur	w10, [x29, #-8]
  401968:	cmp	w9, w10
  40196c:	b.ge	4019ac <ferror@plt+0x58c>  // b.tcont
  401970:	ldur	x8, [x29, #-16]
  401974:	ldr	x9, [sp, #64]
  401978:	ldrsw	x10, [x9]
  40197c:	mov	w11, w10
  401980:	add	w11, w11, #0x1
  401984:	str	w11, [x9]
  401988:	mov	x12, #0x8                   	// #8
  40198c:	mul	x10, x12, x10
  401990:	add	x8, x8, x10
  401994:	ldr	x0, [x8]
  401998:	bl	401f7c <ferror@plt+0xb5c>
  40199c:	ldur	w11, [x29, #-24]
  4019a0:	orr	w11, w11, w0
  4019a4:	stur	w11, [x29, #-24]
  4019a8:	b	40195c <ferror@plt+0x53c>
  4019ac:	ldur	w8, [x29, #-24]
  4019b0:	stur	w8, [x29, #-4]
  4019b4:	ldur	w0, [x29, #-4]
  4019b8:	ldp	x29, x30, [sp, #128]
  4019bc:	add	sp, sp, #0x90
  4019c0:	ret
  4019c4:	sub	sp, sp, #0x20
  4019c8:	stp	x29, x30, [sp, #16]
  4019cc:	add	x29, sp, #0x10
  4019d0:	adrp	x1, 406000 <warn@@Base+0x21e8>
  4019d4:	add	x1, x1, #0xc79
  4019d8:	str	x0, [sp]
  4019dc:	ldr	x0, [sp]
  4019e0:	bl	401260 <strcasecmp@plt>
  4019e4:	cbnz	w0, 4019f4 <ferror@plt+0x5d4>
  4019e8:	mov	w8, #0x3                   	// #3
  4019ec:	stur	w8, [x29, #-4]
  4019f0:	b	401acc <ferror@plt+0x6ac>
  4019f4:	ldr	x0, [sp]
  4019f8:	adrp	x1, 406000 <warn@@Base+0x21e8>
  4019fc:	add	x1, x1, #0xc7e
  401a00:	bl	401260 <strcasecmp@plt>
  401a04:	cbnz	w0, 401a14 <ferror@plt+0x5f4>
  401a08:	mov	w8, #0x6                   	// #6
  401a0c:	stur	w8, [x29, #-4]
  401a10:	b	401acc <ferror@plt+0x6ac>
  401a14:	ldr	x0, [sp]
  401a18:	adrp	x1, 406000 <warn@@Base+0x21e8>
  401a1c:	add	x1, x1, #0xc84
  401a20:	bl	401260 <strcasecmp@plt>
  401a24:	cbnz	w0, 401a34 <ferror@plt+0x614>
  401a28:	mov	w8, #0xb4                  	// #180
  401a2c:	stur	w8, [x29, #-4]
  401a30:	b	401acc <ferror@plt+0x6ac>
  401a34:	ldr	x0, [sp]
  401a38:	adrp	x1, 406000 <warn@@Base+0x21e8>
  401a3c:	add	x1, x1, #0xc89
  401a40:	bl	401260 <strcasecmp@plt>
  401a44:	cbnz	w0, 401a54 <ferror@plt+0x634>
  401a48:	mov	w8, #0xb5                  	// #181
  401a4c:	stur	w8, [x29, #-4]
  401a50:	b	401acc <ferror@plt+0x6ac>
  401a54:	ldr	x0, [sp]
  401a58:	adrp	x1, 406000 <warn@@Base+0x21e8>
  401a5c:	add	x1, x1, #0xc8e
  401a60:	bl	401260 <strcasecmp@plt>
  401a64:	cbnz	w0, 401a74 <ferror@plt+0x654>
  401a68:	mov	w8, #0x3e                  	// #62
  401a6c:	stur	w8, [x29, #-4]
  401a70:	b	401acc <ferror@plt+0x6ac>
  401a74:	ldr	x0, [sp]
  401a78:	adrp	x1, 406000 <warn@@Base+0x21e8>
  401a7c:	add	x1, x1, #0xc95
  401a80:	bl	401260 <strcasecmp@plt>
  401a84:	cbnz	w0, 401a94 <ferror@plt+0x674>
  401a88:	mov	w8, #0x3e                  	// #62
  401a8c:	stur	w8, [x29, #-4]
  401a90:	b	401acc <ferror@plt+0x6ac>
  401a94:	ldr	x0, [sp]
  401a98:	adrp	x1, 406000 <warn@@Base+0x21e8>
  401a9c:	add	x1, x1, #0xc9c
  401aa0:	bl	401260 <strcasecmp@plt>
  401aa4:	cbnz	w0, 401ab0 <ferror@plt+0x690>
  401aa8:	stur	wzr, [x29, #-4]
  401aac:	b	401acc <ferror@plt+0x6ac>
  401ab0:	adrp	x0, 406000 <warn@@Base+0x21e8>
  401ab4:	add	x0, x0, #0xca1
  401ab8:	bl	4013f0 <gettext@plt>
  401abc:	ldr	x1, [sp]
  401ac0:	bl	403d04 <error@@Base>
  401ac4:	mov	w8, #0xffffffff            	// #-1
  401ac8:	stur	w8, [x29, #-4]
  401acc:	ldur	w0, [x29, #-4]
  401ad0:	ldp	x29, x30, [sp, #16]
  401ad4:	add	sp, sp, #0x20
  401ad8:	ret
  401adc:	sub	sp, sp, #0x10
  401ae0:	str	w0, [sp, #8]
  401ae4:	ldr	w8, [sp, #8]
  401ae8:	str	w8, [sp, #4]
  401aec:	cbz	w8, 401b50 <ferror@plt+0x730>
  401af0:	b	401af4 <ferror@plt+0x6d4>
  401af4:	ldr	w8, [sp, #4]
  401af8:	cmp	w8, #0x3
  401afc:	b.eq	401b38 <ferror@plt+0x718>  // b.none
  401b00:	b	401b04 <ferror@plt+0x6e4>
  401b04:	ldr	w8, [sp, #4]
  401b08:	cmp	w8, #0x6
  401b0c:	b.eq	401b38 <ferror@plt+0x718>  // b.none
  401b10:	b	401b14 <ferror@plt+0x6f4>
  401b14:	ldr	w8, [sp, #4]
  401b18:	cmp	w8, #0x3e
  401b1c:	b.eq	401b50 <ferror@plt+0x730>  // b.none
  401b20:	b	401b24 <ferror@plt+0x704>
  401b24:	ldr	w8, [sp, #4]
  401b28:	subs	w9, w8, #0xb4
  401b2c:	cmp	w9, #0x1
  401b30:	b.ls	401b44 <ferror@plt+0x724>  // b.plast
  401b34:	b	401b5c <ferror@plt+0x73c>
  401b38:	mov	w8, #0x1                   	// #1
  401b3c:	str	w8, [sp, #12]
  401b40:	b	401b64 <ferror@plt+0x744>
  401b44:	mov	w8, #0x2                   	// #2
  401b48:	str	w8, [sp, #12]
  401b4c:	b	401b64 <ferror@plt+0x744>
  401b50:	mov	w8, #0x3                   	// #3
  401b54:	str	w8, [sp, #12]
  401b58:	b	401b64 <ferror@plt+0x744>
  401b5c:	mov	w8, #0x3                   	// #3
  401b60:	str	w8, [sp, #12]
  401b64:	ldr	w0, [sp, #12]
  401b68:	add	sp, sp, #0x10
  401b6c:	ret
  401b70:	sub	sp, sp, #0x20
  401b74:	stp	x29, x30, [sp, #16]
  401b78:	add	x29, sp, #0x10
  401b7c:	adrp	x1, 406000 <warn@@Base+0x21e8>
  401b80:	add	x1, x1, #0xcbb
  401b84:	str	x0, [sp]
  401b88:	ldr	x0, [sp]
  401b8c:	bl	401260 <strcasecmp@plt>
  401b90:	cbnz	w0, 401ba0 <ferror@plt+0x780>
  401b94:	mov	w8, #0x1                   	// #1
  401b98:	stur	w8, [x29, #-4]
  401b9c:	b	401c18 <ferror@plt+0x7f8>
  401ba0:	ldr	x0, [sp]
  401ba4:	adrp	x1, 406000 <warn@@Base+0x21e8>
  401ba8:	add	x1, x1, #0xcbf
  401bac:	bl	401260 <strcasecmp@plt>
  401bb0:	cbnz	w0, 401bc0 <ferror@plt+0x7a0>
  401bb4:	mov	w8, #0x2                   	// #2
  401bb8:	stur	w8, [x29, #-4]
  401bbc:	b	401c18 <ferror@plt+0x7f8>
  401bc0:	ldr	x0, [sp]
  401bc4:	adrp	x1, 406000 <warn@@Base+0x21e8>
  401bc8:	add	x1, x1, #0xcc4
  401bcc:	bl	401260 <strcasecmp@plt>
  401bd0:	cbnz	w0, 401be0 <ferror@plt+0x7c0>
  401bd4:	mov	w8, #0x3                   	// #3
  401bd8:	stur	w8, [x29, #-4]
  401bdc:	b	401c18 <ferror@plt+0x7f8>
  401be0:	ldr	x0, [sp]
  401be4:	adrp	x1, 406000 <warn@@Base+0x21e8>
  401be8:	add	x1, x1, #0xc9c
  401bec:	bl	401260 <strcasecmp@plt>
  401bf0:	cbnz	w0, 401bfc <ferror@plt+0x7dc>
  401bf4:	stur	wzr, [x29, #-4]
  401bf8:	b	401c18 <ferror@plt+0x7f8>
  401bfc:	adrp	x0, 406000 <warn@@Base+0x21e8>
  401c00:	add	x0, x0, #0xcc8
  401c04:	bl	4013f0 <gettext@plt>
  401c08:	ldr	x1, [sp]
  401c0c:	bl	403d04 <error@@Base>
  401c10:	mov	w8, #0xffffffff            	// #-1
  401c14:	stur	w8, [x29, #-4]
  401c18:	ldur	w0, [x29, #-4]
  401c1c:	ldp	x29, x30, [sp, #16]
  401c20:	add	sp, sp, #0x20
  401c24:	ret
  401c28:	sub	sp, sp, #0x30
  401c2c:	stp	x29, x30, [sp, #32]
  401c30:	add	x29, sp, #0x20
  401c34:	str	x0, [sp, #16]
  401c38:	str	wzr, [sp, #12]
  401c3c:	ldr	w8, [sp, #12]
  401c40:	mov	w9, w8
  401c44:	cmp	x9, #0x10
  401c48:	b.cs	401cac <ferror@plt+0x88c>  // b.hs, b.nlast
  401c4c:	ldr	x0, [sp, #16]
  401c50:	ldr	w8, [sp, #12]
  401c54:	mov	w9, w8
  401c58:	mov	x10, #0x10                  	// #16
  401c5c:	mul	x9, x10, x9
  401c60:	adrp	x10, 406000 <warn@@Base+0x21e8>
  401c64:	add	x10, x10, #0xad8
  401c68:	add	x9, x10, x9
  401c6c:	ldr	x1, [x9, #8]
  401c70:	bl	401260 <strcasecmp@plt>
  401c74:	cbnz	w0, 401c9c <ferror@plt+0x87c>
  401c78:	ldr	w8, [sp, #12]
  401c7c:	mov	w9, w8
  401c80:	mov	x10, #0x10                  	// #16
  401c84:	mul	x9, x10, x9
  401c88:	adrp	x10, 406000 <warn@@Base+0x21e8>
  401c8c:	add	x10, x10, #0xad8
  401c90:	ldr	w8, [x10, x9]
  401c94:	stur	w8, [x29, #-4]
  401c98:	b	401cc8 <ferror@plt+0x8a8>
  401c9c:	ldr	w8, [sp, #12]
  401ca0:	add	w8, w8, #0x1
  401ca4:	str	w8, [sp, #12]
  401ca8:	b	401c3c <ferror@plt+0x81c>
  401cac:	adrp	x0, 406000 <warn@@Base+0x21e8>
  401cb0:	add	x0, x0, #0xcda
  401cb4:	bl	4013f0 <gettext@plt>
  401cb8:	ldr	x1, [sp, #16]
  401cbc:	bl	403d04 <error@@Base>
  401cc0:	mov	w8, #0xffffffff            	// #-1
  401cc4:	stur	w8, [x29, #-4]
  401cc8:	ldur	w0, [x29, #-4]
  401ccc:	ldp	x29, x30, [sp, #32]
  401cd0:	add	sp, sp, #0x30
  401cd4:	ret
  401cd8:	sub	sp, sp, #0x40
  401cdc:	stp	x29, x30, [sp, #48]
  401ce0:	add	x29, sp, #0x30
  401ce4:	adrp	x8, 406000 <warn@@Base+0x21e8>
  401ce8:	add	x8, x8, #0xd4b
  401cec:	adrp	x9, 419000 <warn@@Base+0x151e8>
  401cf0:	add	x9, x9, #0x344
  401cf4:	adrp	x10, 419000 <warn@@Base+0x151e8>
  401cf8:	add	x10, x10, #0x340
  401cfc:	stur	x0, [x29, #-16]
  401d00:	stur	w1, [x29, #-20]
  401d04:	ldur	x0, [x29, #-16]
  401d08:	mov	x1, x8
  401d0c:	str	x9, [sp, #16]
  401d10:	str	x10, [sp, #8]
  401d14:	bl	401260 <strcasecmp@plt>
  401d18:	cbnz	w0, 401d28 <ferror@plt+0x908>
  401d1c:	mov	w8, #0x1                   	// #1
  401d20:	str	w8, [sp, #24]
  401d24:	b	401d68 <ferror@plt+0x948>
  401d28:	ldur	x0, [x29, #-16]
  401d2c:	adrp	x1, 406000 <warn@@Base+0x21e8>
  401d30:	add	x1, x1, #0xd4f
  401d34:	bl	401260 <strcasecmp@plt>
  401d38:	cbnz	w0, 401d48 <ferror@plt+0x928>
  401d3c:	mov	w8, #0x2                   	// #2
  401d40:	str	w8, [sp, #24]
  401d44:	b	401d68 <ferror@plt+0x948>
  401d48:	adrp	x0, 406000 <warn@@Base+0x21e8>
  401d4c:	add	x0, x0, #0xd55
  401d50:	bl	4013f0 <gettext@plt>
  401d54:	ldur	x1, [x29, #-16]
  401d58:	bl	403d04 <error@@Base>
  401d5c:	mov	w8, #0xffffffff            	// #-1
  401d60:	stur	w8, [x29, #-4]
  401d64:	b	401dc8 <ferror@plt+0x9a8>
  401d68:	ldur	w8, [x29, #-20]
  401d6c:	cbz	w8, 401d9c <ferror@plt+0x97c>
  401d70:	ldr	w8, [sp, #24]
  401d74:	ldr	x9, [sp, #8]
  401d78:	ldr	w10, [x9]
  401d7c:	orr	w8, w10, w8
  401d80:	str	w8, [x9]
  401d84:	ldr	w8, [sp, #24]
  401d88:	ldr	x11, [sp, #16]
  401d8c:	ldr	w10, [x11]
  401d90:	bic	w8, w10, w8
  401d94:	str	w8, [x11]
  401d98:	b	401dc4 <ferror@plt+0x9a4>
  401d9c:	ldr	w8, [sp, #24]
  401da0:	ldr	x9, [sp, #16]
  401da4:	ldr	w10, [x9]
  401da8:	orr	w8, w10, w8
  401dac:	str	w8, [x9]
  401db0:	ldr	w8, [sp, #24]
  401db4:	ldr	x11, [sp, #8]
  401db8:	ldr	w10, [x11]
  401dbc:	bic	w8, w10, w8
  401dc0:	str	w8, [x11]
  401dc4:	stur	wzr, [x29, #-4]
  401dc8:	ldur	w0, [x29, #-4]
  401dcc:	ldp	x29, x30, [sp, #48]
  401dd0:	add	sp, sp, #0x40
  401dd4:	ret
  401dd8:	sub	sp, sp, #0xc0
  401ddc:	stp	x29, x30, [sp, #176]
  401de0:	add	x29, sp, #0xb0
  401de4:	adrp	x8, 406000 <warn@@Base+0x21e8>
  401de8:	add	x8, x8, #0xd6e
  401dec:	adrp	x9, 419000 <warn@@Base+0x151e8>
  401df0:	add	x9, x9, #0x180
  401df4:	adrp	x10, 406000 <warn@@Base+0x21e8>
  401df8:	add	x10, x10, #0xd90
  401dfc:	adrp	x11, 406000 <warn@@Base+0x21e8>
  401e00:	add	x11, x11, #0xdb5
  401e04:	adrp	x12, 406000 <warn@@Base+0x21e8>
  401e08:	add	x12, x12, #0xdc8
  401e0c:	adrp	x13, 406000 <warn@@Base+0x21e8>
  401e10:	add	x13, x13, #0xf3a
  401e14:	adrp	x14, 406000 <warn@@Base+0x21e8>
  401e18:	add	x14, x14, #0xff5
  401e1c:	stur	x0, [x29, #-8]
  401e20:	stur	w1, [x29, #-12]
  401e24:	ldur	x0, [x29, #-8]
  401e28:	stur	x0, [x29, #-24]
  401e2c:	mov	x0, x8
  401e30:	stur	x9, [x29, #-32]
  401e34:	stur	x10, [x29, #-40]
  401e38:	stur	x11, [x29, #-48]
  401e3c:	stur	x12, [x29, #-56]
  401e40:	stur	x13, [x29, #-64]
  401e44:	stur	x14, [x29, #-72]
  401e48:	bl	4013f0 <gettext@plt>
  401e4c:	ldur	x8, [x29, #-32]
  401e50:	ldr	x2, [x8]
  401e54:	ldur	x9, [x29, #-24]
  401e58:	stur	x0, [x29, #-80]
  401e5c:	mov	x0, x9
  401e60:	ldur	x1, [x29, #-80]
  401e64:	bl	401400 <fprintf@plt>
  401e68:	ldur	x8, [x29, #-8]
  401e6c:	ldur	x9, [x29, #-40]
  401e70:	mov	x0, x9
  401e74:	str	x8, [sp, #88]
  401e78:	bl	4013f0 <gettext@plt>
  401e7c:	ldr	x8, [sp, #88]
  401e80:	str	x0, [sp, #80]
  401e84:	mov	x0, x8
  401e88:	ldr	x1, [sp, #80]
  401e8c:	bl	401400 <fprintf@plt>
  401e90:	ldur	x8, [x29, #-8]
  401e94:	ldur	x9, [x29, #-48]
  401e98:	mov	x0, x9
  401e9c:	str	x8, [sp, #72]
  401ea0:	bl	4013f0 <gettext@plt>
  401ea4:	ldr	x8, [sp, #72]
  401ea8:	str	x0, [sp, #64]
  401eac:	mov	x0, x8
  401eb0:	ldr	x1, [sp, #64]
  401eb4:	bl	401400 <fprintf@plt>
  401eb8:	ldur	x8, [x29, #-8]
  401ebc:	ldur	x9, [x29, #-56]
  401ec0:	mov	x0, x9
  401ec4:	str	x8, [sp, #56]
  401ec8:	bl	4013f0 <gettext@plt>
  401ecc:	ldr	x8, [sp, #56]
  401ed0:	str	x0, [sp, #48]
  401ed4:	mov	x0, x8
  401ed8:	ldr	x1, [sp, #48]
  401edc:	bl	401400 <fprintf@plt>
  401ee0:	ldur	x8, [x29, #-8]
  401ee4:	ldur	x9, [x29, #-64]
  401ee8:	mov	x0, x9
  401eec:	str	x8, [sp, #40]
  401ef0:	bl	4013f0 <gettext@plt>
  401ef4:	ldr	x8, [sp, #40]
  401ef8:	str	x0, [sp, #32]
  401efc:	mov	x0, x8
  401f00:	ldr	x1, [sp, #32]
  401f04:	bl	401400 <fprintf@plt>
  401f08:	ldur	x8, [x29, #-8]
  401f0c:	ldur	x9, [x29, #-72]
  401f10:	mov	x0, x9
  401f14:	str	x8, [sp, #24]
  401f18:	bl	4013f0 <gettext@plt>
  401f1c:	ldur	x8, [x29, #-32]
  401f20:	ldr	x2, [x8]
  401f24:	ldr	x9, [sp, #24]
  401f28:	str	x0, [sp, #16]
  401f2c:	mov	x0, x9
  401f30:	ldr	x1, [sp, #16]
  401f34:	bl	401400 <fprintf@plt>
  401f38:	ldur	w15, [x29, #-12]
  401f3c:	cbnz	w15, 401f74 <ferror@plt+0xb54>
  401f40:	ldur	x0, [x29, #-8]
  401f44:	adrp	x8, 407000 <warn@@Base+0x31e8>
  401f48:	add	x8, x8, #0x6c
  401f4c:	str	x0, [sp, #8]
  401f50:	mov	x0, x8
  401f54:	bl	4013f0 <gettext@plt>
  401f58:	ldr	x8, [sp, #8]
  401f5c:	str	x0, [sp]
  401f60:	mov	x0, x8
  401f64:	ldr	x1, [sp]
  401f68:	adrp	x2, 407000 <warn@@Base+0x31e8>
  401f6c:	add	x2, x2, #0x7f
  401f70:	bl	401400 <fprintf@plt>
  401f74:	ldur	w0, [x29, #-12]
  401f78:	bl	401190 <exit@plt>
  401f7c:	sub	sp, sp, #0x40
  401f80:	stp	x29, x30, [sp, #48]
  401f84:	add	x29, sp, #0x30
  401f88:	mov	x8, xzr
  401f8c:	adrp	x9, 419000 <warn@@Base+0x151e8>
  401f90:	add	x9, x9, #0x358
  401f94:	stur	x0, [x29, #-16]
  401f98:	ldur	x0, [x29, #-16]
  401f9c:	mov	x1, x8
  401fa0:	str	x9, [sp]
  401fa4:	bl	402124 <ferror@plt+0xd04>
  401fa8:	cbz	w0, 401fb8 <ferror@plt+0xb98>
  401fac:	mov	w8, #0x1                   	// #1
  401fb0:	stur	w8, [x29, #-4]
  401fb4:	b	402114 <ferror@plt+0xcf4>
  401fb8:	ldur	x0, [x29, #-16]
  401fbc:	adrp	x1, 407000 <warn@@Base+0x31e8>
  401fc0:	add	x1, x1, #0xa5
  401fc4:	bl	401200 <fopen@plt>
  401fc8:	str	x0, [sp, #24]
  401fcc:	ldr	x8, [sp, #24]
  401fd0:	cbnz	x8, 401ff4 <ferror@plt+0xbd4>
  401fd4:	adrp	x0, 407000 <warn@@Base+0x31e8>
  401fd8:	add	x0, x0, #0xa9
  401fdc:	bl	4013f0 <gettext@plt>
  401fe0:	ldur	x1, [x29, #-16]
  401fe4:	bl	403d04 <error@@Base>
  401fe8:	mov	w8, #0x1                   	// #1
  401fec:	stur	w8, [x29, #-4]
  401ff0:	b	402114 <ferror@plt+0xcf4>
  401ff4:	ldr	x3, [sp, #24]
  401ff8:	add	x0, sp, #0x10
  401ffc:	mov	x1, #0x8                   	// #8
  402000:	mov	x2, #0x1                   	// #1
  402004:	bl	401340 <fread@plt>
  402008:	cmp	x0, #0x1
  40200c:	b.eq	402038 <ferror@plt+0xc18>  // b.none
  402010:	adrp	x0, 407000 <warn@@Base+0x31e8>
  402014:	add	x0, x0, #0xca
  402018:	bl	4013f0 <gettext@plt>
  40201c:	ldur	x1, [x29, #-16]
  402020:	bl	403d04 <error@@Base>
  402024:	ldr	x0, [sp, #24]
  402028:	bl	4011f0 <fclose@plt>
  40202c:	mov	w8, #0x1                   	// #1
  402030:	stur	w8, [x29, #-4]
  402034:	b	402114 <ferror@plt+0xcf4>
  402038:	add	x0, sp, #0x10
  40203c:	adrp	x1, 407000 <warn@@Base+0x31e8>
  402040:	add	x1, x1, #0xf2
  402044:	mov	x2, #0x8                   	// #8
  402048:	bl	4012f0 <memcmp@plt>
  40204c:	cbnz	w0, 40206c <ferror@plt+0xc4c>
  402050:	ldur	x0, [x29, #-16]
  402054:	ldr	x1, [sp, #24]
  402058:	mov	w8, wzr
  40205c:	mov	w2, w8
  402060:	bl	402218 <ferror@plt+0xdf8>
  402064:	str	w0, [sp, #12]
  402068:	b	402104 <ferror@plt+0xce4>
  40206c:	add	x0, sp, #0x10
  402070:	adrp	x1, 407000 <warn@@Base+0x31e8>
  402074:	add	x1, x1, #0xfb
  402078:	mov	x2, #0x8                   	// #8
  40207c:	bl	4012f0 <memcmp@plt>
  402080:	cbnz	w0, 40209c <ferror@plt+0xc7c>
  402084:	ldur	x0, [x29, #-16]
  402088:	ldr	x1, [sp, #24]
  40208c:	mov	w2, #0x1                   	// #1
  402090:	bl	402218 <ferror@plt+0xdf8>
  402094:	str	w0, [sp, #12]
  402098:	b	402104 <ferror@plt+0xce4>
  40209c:	ldr	x0, [sp, #24]
  4020a0:	bl	401280 <rewind@plt>
  4020a4:	adrp	x8, 419000 <warn@@Base+0x151e8>
  4020a8:	add	x8, x8, #0x348
  4020ac:	str	xzr, [x8]
  4020b0:	adrp	x8, 419000 <warn@@Base+0x151e8>
  4020b4:	add	x8, x8, #0x350
  4020b8:	str	xzr, [x8]
  4020bc:	ldur	x0, [x29, #-16]
  4020c0:	ldr	x1, [sp, #24]
  4020c4:	bl	4025f4 <ferror@plt+0x11d4>
  4020c8:	str	w0, [sp, #12]
  4020cc:	ldr	w9, [sp, #12]
  4020d0:	cbnz	w9, 402104 <ferror@plt+0xce4>
  4020d4:	ldr	x8, [sp]
  4020d8:	ldrh	w9, [x8, #56]
  4020dc:	cmp	w9, #0x2
  4020e0:	b.eq	4020f4 <ferror@plt+0xcd4>  // b.none
  4020e4:	ldr	x8, [sp]
  4020e8:	ldrh	w9, [x8, #56]
  4020ec:	cmp	w9, #0x3
  4020f0:	b.ne	402104 <ferror@plt+0xce4>  // b.any
  4020f4:	ldur	x0, [x29, #-16]
  4020f8:	ldr	x1, [sp, #24]
  4020fc:	bl	40269c <ferror@plt+0x127c>
  402100:	str	w0, [sp, #12]
  402104:	ldr	x0, [sp, #24]
  402108:	bl	4011f0 <fclose@plt>
  40210c:	ldr	w8, [sp, #12]
  402110:	stur	w8, [x29, #-4]
  402114:	ldur	w0, [x29, #-4]
  402118:	ldp	x29, x30, [sp, #48]
  40211c:	add	sp, sp, #0x40
  402120:	ret
  402124:	sub	sp, sp, #0xc0
  402128:	stp	x29, x30, [sp, #176]
  40212c:	add	x29, sp, #0xb0
  402130:	stur	x0, [x29, #-16]
  402134:	stur	x1, [x29, #-24]
  402138:	ldur	x8, [x29, #-24]
  40213c:	cbnz	x8, 402148 <ferror@plt+0xd28>
  402140:	add	x8, sp, #0x18
  402144:	stur	x8, [x29, #-24]
  402148:	ldur	x0, [x29, #-16]
  40214c:	ldur	x1, [x29, #-24]
  402150:	bl	4069b8 <warn@@Base+0x2ba0>
  402154:	cmp	w0, #0x0
  402158:	cset	w8, ge  // ge = tcont
  40215c:	tbnz	w8, #0, 4021d0 <ferror@plt+0xdb0>
  402160:	bl	4013d0 <__errno_location@plt>
  402164:	ldr	w8, [x0]
  402168:	cmp	w8, #0x2
  40216c:	b.ne	402188 <ferror@plt+0xd68>  // b.any
  402170:	adrp	x0, 407000 <warn@@Base+0x31e8>
  402174:	add	x0, x0, #0x104
  402178:	bl	4013f0 <gettext@plt>
  40217c:	ldur	x1, [x29, #-16]
  402180:	bl	403d04 <error@@Base>
  402184:	b	4021c4 <ferror@plt+0xda4>
  402188:	adrp	x0, 407000 <warn@@Base+0x31e8>
  40218c:	add	x0, x0, #0x118
  402190:	bl	4013f0 <gettext@plt>
  402194:	ldur	x1, [x29, #-16]
  402198:	str	x0, [sp, #16]
  40219c:	str	x1, [sp, #8]
  4021a0:	bl	4013d0 <__errno_location@plt>
  4021a4:	ldr	w0, [x0]
  4021a8:	bl	4012b0 <strerror@plt>
  4021ac:	ldr	x1, [sp, #16]
  4021b0:	str	x0, [sp]
  4021b4:	mov	x0, x1
  4021b8:	ldr	x1, [sp, #8]
  4021bc:	ldr	x2, [sp]
  4021c0:	bl	403d04 <error@@Base>
  4021c4:	mov	w8, #0x1                   	// #1
  4021c8:	stur	w8, [x29, #-4]
  4021cc:	b	402208 <ferror@plt+0xde8>
  4021d0:	ldur	x8, [x29, #-24]
  4021d4:	ldr	w9, [x8, #16]
  4021d8:	and	w9, w9, #0xf000
  4021dc:	cmp	w9, #0x8, lsl #12
  4021e0:	b.eq	402204 <ferror@plt+0xde4>  // b.none
  4021e4:	adrp	x0, 407000 <warn@@Base+0x31e8>
  4021e8:	add	x0, x0, #0x14a
  4021ec:	bl	4013f0 <gettext@plt>
  4021f0:	ldur	x1, [x29, #-16]
  4021f4:	bl	403d04 <error@@Base>
  4021f8:	mov	w8, #0x1                   	// #1
  4021fc:	stur	w8, [x29, #-4]
  402200:	b	402208 <ferror@plt+0xde8>
  402204:	stur	wzr, [x29, #-4]
  402208:	ldur	w0, [x29, #-4]
  40220c:	ldp	x29, x30, [sp, #176]
  402210:	add	sp, sp, #0xc0
  402214:	ret
  402218:	sub	sp, sp, #0x1c0
  40221c:	stp	x29, x30, [sp, #416]
  402220:	str	x28, [sp, #432]
  402224:	add	x29, sp, #0x1a0
  402228:	mov	x8, xzr
  40222c:	mov	w9, wzr
  402230:	adrp	x10, 419000 <warn@@Base+0x151e8>
  402234:	add	x10, x10, #0x350
  402238:	adrp	x11, 419000 <warn@@Base+0x151e8>
  40223c:	add	x11, x11, #0x348
  402240:	sub	x12, x29, #0xb8
  402244:	add	x13, sp, #0x50
  402248:	stur	x0, [x29, #-16]
  40224c:	stur	x1, [x29, #-24]
  402250:	stur	w2, [x29, #-28]
  402254:	stur	x8, [x29, #-184]
  402258:	str	x8, [x12, #8]
  40225c:	str	x8, [x12, #24]
  402260:	str	x8, [x12, #32]
  402264:	str	x8, [x12, #48]
  402268:	str	x8, [sp, #80]
  40226c:	str	x8, [x13, #8]
  402270:	str	x8, [x13, #24]
  402274:	str	x8, [x13, #32]
  402278:	str	x8, [x13, #48]
  40227c:	ldur	x1, [x29, #-16]
  402280:	ldur	x2, [x29, #-24]
  402284:	ldur	w3, [x29, #-28]
  402288:	mov	x0, x12
  40228c:	mov	w4, w9
  402290:	str	x10, [sp, #16]
  402294:	str	x11, [sp, #8]
  402298:	bl	404aa0 <warn@@Base+0xc88>
  40229c:	cbz	w0, 4022ac <ferror@plt+0xe8c>
  4022a0:	mov	w8, #0x1                   	// #1
  4022a4:	str	w8, [sp, #68]
  4022a8:	b	4025b0 <ferror@plt+0x1190>
  4022ac:	str	wzr, [sp, #68]
  4022b0:	ldur	x0, [x29, #-24]
  4022b4:	ldur	x1, [x29, #-112]
  4022b8:	mov	w8, wzr
  4022bc:	mov	w2, w8
  4022c0:	bl	4012d0 <fseek@plt>
  4022c4:	cbz	w0, 4022e8 <ferror@plt+0xec8>
  4022c8:	adrp	x0, 407000 <warn@@Base+0x31e8>
  4022cc:	add	x0, x0, #0x168
  4022d0:	bl	4013f0 <gettext@plt>
  4022d4:	ldur	x1, [x29, #-16]
  4022d8:	bl	403d04 <error@@Base>
  4022dc:	mov	w8, #0x1                   	// #1
  4022e0:	stur	w8, [x29, #-4]
  4022e4:	b	4025e0 <ferror@plt+0x11c0>
  4022e8:	sub	x8, x29, #0xb8
  4022ec:	add	x0, x8, #0x58
  4022f0:	ldur	x3, [x29, #-24]
  4022f4:	mov	x1, #0x1                   	// #1
  4022f8:	mov	x2, #0x3c                  	// #60
  4022fc:	bl	401340 <fread@plt>
  402300:	str	x0, [sp, #72]
  402304:	ldr	x8, [sp, #72]
  402308:	cmp	x8, #0x3c
  40230c:	b.eq	40233c <ferror@plt+0xf1c>  // b.none
  402310:	ldr	x8, [sp, #72]
  402314:	cbnz	x8, 40231c <ferror@plt+0xefc>
  402318:	b	4025b0 <ferror@plt+0x1190>
  40231c:	adrp	x0, 407000 <warn@@Base+0x31e8>
  402320:	add	x0, x0, #0x193
  402324:	bl	4013f0 <gettext@plt>
  402328:	ldur	x1, [x29, #-16]
  40232c:	bl	403d04 <error@@Base>
  402330:	mov	w8, #0x1                   	// #1
  402334:	str	w8, [sp, #68]
  402338:	b	4025b0 <ferror@plt+0x1190>
  40233c:	sub	x8, x29, #0xb8
  402340:	add	x0, x8, #0x92
  402344:	adrp	x1, 407000 <warn@@Base+0x31e8>
  402348:	add	x1, x1, #0x1b6
  40234c:	mov	x2, #0x2                   	// #2
  402350:	bl	4012f0 <memcmp@plt>
  402354:	cbz	w0, 402378 <ferror@plt+0xf58>
  402358:	adrp	x0, 407000 <warn@@Base+0x31e8>
  40235c:	add	x0, x0, #0x1b9
  402360:	bl	4013f0 <gettext@plt>
  402364:	ldur	x1, [x29, #-184]
  402368:	bl	403d04 <error@@Base>
  40236c:	mov	w8, #0x1                   	// #1
  402370:	str	w8, [sp, #68]
  402374:	b	4025b0 <ferror@plt+0x1190>
  402378:	sub	x8, x29, #0xb8
  40237c:	ldur	x9, [x29, #-112]
  402380:	add	x9, x9, #0x3c
  402384:	stur	x9, [x29, #-112]
  402388:	add	x0, x8, #0x88
  40238c:	mov	x8, xzr
  402390:	mov	x1, x8
  402394:	mov	w2, #0xa                   	// #10
  402398:	bl	401170 <strtoul@plt>
  40239c:	ldr	x8, [sp, #16]
  4023a0:	str	x0, [x8]
  4023a4:	ldr	x9, [x8]
  4023a8:	and	x9, x9, #0x1
  4023ac:	cbz	x9, 4023c0 <ferror@plt+0xfa0>
  4023b0:	ldr	x8, [sp, #16]
  4023b4:	ldr	x9, [x8]
  4023b8:	add	x9, x9, #0x1
  4023bc:	str	x9, [x8]
  4023c0:	sub	x0, x29, #0xb8
  4023c4:	add	x1, sp, #0x50
  4023c8:	bl	40545c <warn@@Base+0x1644>
  4023cc:	str	x0, [sp, #56]
  4023d0:	ldr	x8, [sp, #56]
  4023d4:	cbnz	x8, 4023f8 <ferror@plt+0xfd8>
  4023d8:	adrp	x0, 407000 <warn@@Base+0x31e8>
  4023dc:	add	x0, x0, #0x1e2
  4023e0:	bl	4013f0 <gettext@plt>
  4023e4:	ldur	x1, [x29, #-16]
  4023e8:	bl	403d04 <error@@Base>
  4023ec:	mov	w8, #0x1                   	// #1
  4023f0:	str	w8, [sp, #68]
  4023f4:	b	4025b0 <ferror@plt+0x1190>
  4023f8:	ldr	x0, [sp, #56]
  4023fc:	bl	401180 <strlen@plt>
  402400:	str	x0, [sp, #48]
  402404:	ldr	x2, [sp, #56]
  402408:	sub	x0, x29, #0xb8
  40240c:	add	x1, sp, #0x50
  402410:	bl	4058f8 <warn@@Base+0x1ae0>
  402414:	str	x0, [sp, #40]
  402418:	ldr	x8, [sp, #40]
  40241c:	cbnz	x8, 402440 <ferror@plt+0x1020>
  402420:	adrp	x0, 407000 <warn@@Base+0x31e8>
  402424:	add	x0, x0, #0x1e2
  402428:	bl	4013f0 <gettext@plt>
  40242c:	ldur	x1, [x29, #-16]
  402430:	bl	403d04 <error@@Base>
  402434:	mov	w8, #0x1                   	// #1
  402438:	str	w8, [sp, #68]
  40243c:	b	4025b0 <ferror@plt+0x1190>
  402440:	ldur	w8, [x29, #-28]
  402444:	cbz	w8, 4024f8 <ferror@plt+0x10d8>
  402448:	ldur	x8, [x29, #-120]
  40244c:	cbnz	x8, 4024f8 <ferror@plt+0x10d8>
  402450:	ldur	x0, [x29, #-16]
  402454:	ldr	x1, [sp, #56]
  402458:	ldr	x2, [sp, #48]
  40245c:	bl	4048b0 <warn@@Base+0xa98>
  402460:	str	x0, [sp, #24]
  402464:	ldr	x8, [sp, #24]
  402468:	cbnz	x8, 402478 <ferror@plt+0x1058>
  40246c:	mov	w8, #0x1                   	// #1
  402470:	str	w8, [sp, #68]
  402474:	b	4025b0 <ferror@plt+0x1190>
  402478:	ldr	x0, [sp, #24]
  40247c:	adrp	x1, 407000 <warn@@Base+0x31e8>
  402480:	add	x1, x1, #0xa5
  402484:	bl	401200 <fopen@plt>
  402488:	str	x0, [sp, #32]
  40248c:	ldr	x8, [sp, #32]
  402490:	cbnz	x8, 4024bc <ferror@plt+0x109c>
  402494:	adrp	x0, 407000 <warn@@Base+0x31e8>
  402498:	add	x0, x0, #0xa9
  40249c:	bl	4013f0 <gettext@plt>
  4024a0:	ldr	x1, [sp, #24]
  4024a4:	bl	403d04 <error@@Base>
  4024a8:	ldr	x0, [sp, #24]
  4024ac:	bl	401350 <free@plt>
  4024b0:	mov	w8, #0x1                   	// #1
  4024b4:	str	w8, [sp, #68]
  4024b8:	b	4025b0 <ferror@plt+0x1190>
  4024bc:	ldur	x8, [x29, #-120]
  4024c0:	ldr	x9, [sp, #8]
  4024c4:	str	x8, [x9]
  4024c8:	ldr	x0, [sp, #40]
  4024cc:	ldr	x1, [sp, #32]
  4024d0:	bl	4025f4 <ferror@plt+0x11d4>
  4024d4:	ldr	w10, [sp, #68]
  4024d8:	orr	w10, w10, w0
  4024dc:	str	w10, [sp, #68]
  4024e0:	ldr	x0, [sp, #32]
  4024e4:	bl	4011f0 <fclose@plt>
  4024e8:	ldr	x8, [sp, #24]
  4024ec:	mov	x0, x8
  4024f0:	bl	401350 <free@plt>
  4024f4:	b	4025a4 <ferror@plt+0x1184>
  4024f8:	ldur	w8, [x29, #-28]
  4024fc:	cbz	w8, 40256c <ferror@plt+0x114c>
  402500:	ldur	x8, [x29, #-120]
  402504:	add	x8, x8, #0x3c
  402508:	ldr	x9, [sp, #8]
  40250c:	str	x8, [x9]
  402510:	add	x8, sp, #0x50
  402514:	ldr	x0, [x8, #8]
  402518:	ldr	x1, [x9]
  40251c:	mov	w10, wzr
  402520:	mov	w2, w10
  402524:	bl	4012d0 <fseek@plt>
  402528:	cbz	w0, 40254c <ferror@plt+0x112c>
  40252c:	adrp	x0, 407000 <warn@@Base+0x31e8>
  402530:	add	x0, x0, #0x1fd
  402534:	bl	4013f0 <gettext@plt>
  402538:	ldr	x1, [sp, #80]
  40253c:	bl	403d04 <error@@Base>
  402540:	mov	w8, #0x1                   	// #1
  402544:	str	w8, [sp, #68]
  402548:	b	4025b0 <ferror@plt+0x1190>
  40254c:	ldr	x0, [sp, #40]
  402550:	add	x8, sp, #0x50
  402554:	ldr	x1, [x8, #8]
  402558:	bl	4025f4 <ferror@plt+0x11d4>
  40255c:	ldr	w9, [sp, #68]
  402560:	orr	w9, w9, w0
  402564:	str	w9, [sp, #68]
  402568:	b	4025a4 <ferror@plt+0x1184>
  40256c:	ldur	x8, [x29, #-112]
  402570:	ldr	x9, [sp, #8]
  402574:	str	x8, [x9]
  402578:	ldr	x8, [sp, #16]
  40257c:	ldr	x10, [x8]
  402580:	ldur	x11, [x29, #-112]
  402584:	add	x10, x11, x10
  402588:	stur	x10, [x29, #-112]
  40258c:	ldr	x0, [sp, #40]
  402590:	ldur	x1, [x29, #-24]
  402594:	bl	4025f4 <ferror@plt+0x11d4>
  402598:	ldr	w12, [sp, #68]
  40259c:	orr	w12, w12, w0
  4025a0:	str	w12, [sp, #68]
  4025a4:	ldr	x0, [sp, #40]
  4025a8:	bl	401350 <free@plt>
  4025ac:	b	4022b0 <ferror@plt+0xe90>
  4025b0:	add	x8, sp, #0x50
  4025b4:	ldr	x8, [x8, #8]
  4025b8:	cbz	x8, 4025c8 <ferror@plt+0x11a8>
  4025bc:	add	x8, sp, #0x50
  4025c0:	ldr	x0, [x8, #8]
  4025c4:	bl	4011f0 <fclose@plt>
  4025c8:	add	x0, sp, #0x50
  4025cc:	bl	4053e0 <warn@@Base+0x15c8>
  4025d0:	sub	x0, x29, #0xb8
  4025d4:	bl	4053e0 <warn@@Base+0x15c8>
  4025d8:	ldr	w8, [sp, #68]
  4025dc:	stur	w8, [x29, #-4]
  4025e0:	ldur	w0, [x29, #-4]
  4025e4:	ldr	x28, [sp, #432]
  4025e8:	ldp	x29, x30, [sp, #416]
  4025ec:	add	sp, sp, #0x1c0
  4025f0:	ret
  4025f4:	sub	sp, sp, #0x30
  4025f8:	stp	x29, x30, [sp, #32]
  4025fc:	add	x29, sp, #0x20
  402600:	str	x0, [sp, #16]
  402604:	str	x1, [sp, #8]
  402608:	ldr	x0, [sp, #8]
  40260c:	bl	4011b0 <ftell@plt>
  402610:	str	x0, [sp]
  402614:	ldr	x0, [sp, #8]
  402618:	bl	4031e8 <ferror@plt+0x1dc8>
  40261c:	cbnz	w0, 402640 <ferror@plt+0x1220>
  402620:	adrp	x0, 407000 <warn@@Base+0x31e8>
  402624:	add	x0, x0, #0x223
  402628:	bl	4013f0 <gettext@plt>
  40262c:	ldr	x1, [sp, #16]
  402630:	bl	403d04 <error@@Base>
  402634:	mov	w8, #0x1                   	// #1
  402638:	stur	w8, [x29, #-4]
  40263c:	b	40268c <ferror@plt+0x126c>
  402640:	ldr	x0, [sp, #8]
  402644:	ldr	x1, [sp]
  402648:	mov	w8, wzr
  40264c:	mov	w2, w8
  402650:	bl	4012d0 <fseek@plt>
  402654:	cbz	w0, 40266c <ferror@plt+0x124c>
  402658:	adrp	x0, 407000 <warn@@Base+0x31e8>
  40265c:	add	x0, x0, #0x242
  402660:	bl	4013f0 <gettext@plt>
  402664:	ldr	x1, [sp, #16]
  402668:	bl	403d04 <error@@Base>
  40266c:	ldr	x0, [sp, #16]
  402670:	ldr	x1, [sp, #8]
  402674:	bl	4037bc <ferror@plt+0x239c>
  402678:	cbnz	w0, 402688 <ferror@plt+0x1268>
  40267c:	mov	w8, #0x1                   	// #1
  402680:	stur	w8, [x29, #-4]
  402684:	b	40268c <ferror@plt+0x126c>
  402688:	stur	wzr, [x29, #-4]
  40268c:	ldur	w0, [x29, #-4]
  402690:	ldp	x29, x30, [sp, #32]
  402694:	add	sp, sp, #0x30
  402698:	ret
  40269c:	sub	sp, sp, #0x1e0
  4026a0:	stp	x29, x30, [sp, #448]
  4026a4:	str	x28, [sp, #464]
  4026a8:	add	x29, sp, #0x1c0
  4026ac:	adrp	x8, 419000 <warn@@Base+0x151e8>
  4026b0:	add	x8, x8, #0x340
  4026b4:	adrp	x9, 419000 <warn@@Base+0x151e8>
  4026b8:	add	x9, x9, #0x344
  4026bc:	adrp	x10, 419000 <warn@@Base+0x151e8>
  4026c0:	add	x10, x10, #0x358
  4026c4:	adrp	x11, 419000 <warn@@Base+0x151e8>
  4026c8:	add	x11, x11, #0x430
  4026cc:	stur	x0, [x29, #-16]
  4026d0:	stur	x1, [x29, #-24]
  4026d4:	ldr	w12, [x8]
  4026d8:	str	x8, [sp, #120]
  4026dc:	str	x9, [sp, #112]
  4026e0:	str	x10, [sp, #104]
  4026e4:	str	x11, [sp, #96]
  4026e8:	cbnz	w12, 402700 <ferror@plt+0x12e0>
  4026ec:	ldr	x8, [sp, #112]
  4026f0:	ldr	w9, [x8]
  4026f4:	cbnz	w9, 402700 <ferror@plt+0x12e0>
  4026f8:	stur	wzr, [x29, #-4]
  4026fc:	b	4031d4 <ferror@plt+0x1db4>
  402700:	ldr	x8, [sp, #104]
  402704:	ldrh	w9, [x8, #58]
  402708:	cmp	w9, #0x3
  40270c:	b.eq	40273c <ferror@plt+0x131c>  // b.none
  402710:	ldr	x8, [sp, #104]
  402714:	ldrh	w9, [x8, #58]
  402718:	cmp	w9, #0x3e
  40271c:	b.eq	40273c <ferror@plt+0x131c>  // b.none
  402720:	adrp	x0, 407000 <warn@@Base+0x31e8>
  402724:	add	x0, x0, #0x37d
  402728:	bl	4013f0 <gettext@plt>
  40272c:	ldur	x1, [x29, #-16]
  402730:	bl	403d04 <error@@Base>
  402734:	stur	wzr, [x29, #-4]
  402738:	b	4031d4 <ferror@plt+0x1db4>
  40273c:	ldur	x0, [x29, #-24]
  402740:	bl	4011e0 <fileno@plt>
  402744:	sub	x1, x29, #0xa8
  402748:	bl	4069c8 <warn@@Base+0x2bb0>
  40274c:	cmp	w0, #0x0
  402750:	cset	w8, ge  // ge = tcont
  402754:	tbnz	w8, #0, 402778 <ferror@plt+0x1358>
  402758:	adrp	x0, 407000 <warn@@Base+0x31e8>
  40275c:	add	x0, x0, #0x3a2
  402760:	bl	4013f0 <gettext@plt>
  402764:	ldur	x1, [x29, #-16]
  402768:	bl	403d04 <error@@Base>
  40276c:	mov	w8, #0x1                   	// #1
  402770:	stur	w8, [x29, #-4]
  402774:	b	4031d4 <ferror@plt+0x1db4>
  402778:	ldur	x1, [x29, #-120]
  40277c:	ldur	x0, [x29, #-24]
  402780:	str	x1, [sp, #88]
  402784:	bl	4011e0 <fileno@plt>
  402788:	mov	x8, xzr
  40278c:	mov	x1, x8
  402790:	str	w0, [sp, #84]
  402794:	mov	x0, x1
  402798:	ldr	x1, [sp, #88]
  40279c:	mov	w2, #0x3                   	// #3
  4027a0:	mov	w3, #0x1                   	// #1
  4027a4:	ldr	w4, [sp, #84]
  4027a8:	mov	x5, x8
  4027ac:	bl	401330 <mmap@plt>
  4027b0:	stur	x0, [x29, #-32]
  4027b4:	ldur	x8, [x29, #-32]
  4027b8:	mov	x9, #0xffffffffffffffff    	// #-1
  4027bc:	cmp	x8, x9
  4027c0:	b.ne	4027e0 <ferror@plt+0x13c0>  // b.any
  4027c4:	adrp	x0, 407000 <warn@@Base+0x31e8>
  4027c8:	add	x0, x0, #0x3b6
  4027cc:	bl	4013f0 <gettext@plt>
  4027d0:	ldur	x1, [x29, #-16]
  4027d4:	bl	403d04 <error@@Base>
  4027d8:	stur	wzr, [x29, #-4]
  4027dc:	b	4031d4 <ferror@plt+0x1db4>
  4027e0:	ldr	x8, [sp, #104]
  4027e4:	ldr	w9, [x8, #68]
  4027e8:	mov	w10, w9
  4027ec:	mov	x11, #0x40                  	// #64
  4027f0:	mul	x0, x10, x11
  4027f4:	bl	4067a8 <warn@@Base+0x2990>
  4027f8:	stur	x0, [x29, #-40]
  4027fc:	ldr	x8, [sp, #104]
  402800:	ldrb	w9, [x8, #4]
  402804:	cmp	w9, #0x1
  402808:	b.ne	402a94 <ferror@plt+0x1674>  // b.any
  40280c:	ldur	x8, [x29, #-32]
  402810:	ldr	x9, [sp, #104]
  402814:	ldr	x10, [x9, #24]
  402818:	add	x8, x8, x10
  40281c:	stur	x8, [x29, #-184]
  402820:	stur	wzr, [x29, #-172]
  402824:	ldur	w8, [x29, #-172]
  402828:	ldr	x9, [sp, #104]
  40282c:	ldr	w10, [x9, #68]
  402830:	cmp	w8, w10
  402834:	b.cs	402a90 <ferror@plt+0x1670>  // b.hs, b.nlast
  402838:	ldr	x8, [sp, #96]
  40283c:	ldr	x9, [x8]
  402840:	ldur	x10, [x29, #-184]
  402844:	ldur	w11, [x29, #-172]
  402848:	mov	w12, w11
  40284c:	mov	x13, #0x20                  	// #32
  402850:	mul	x12, x13, x12
  402854:	add	x0, x10, x12
  402858:	mov	w11, #0x4                   	// #4
  40285c:	mov	w1, w11
  402860:	str	x13, [sp, #72]
  402864:	str	w11, [sp, #68]
  402868:	blr	x9
  40286c:	ldur	x8, [x29, #-40]
  402870:	ldur	w11, [x29, #-172]
  402874:	mov	w9, w11
  402878:	mov	x10, #0x40                  	// #64
  40287c:	mul	x9, x10, x9
  402880:	str	x0, [x8, x9]
  402884:	ldr	x8, [sp, #96]
  402888:	ldr	x9, [x8]
  40288c:	ldur	x12, [x29, #-184]
  402890:	ldur	w11, [x29, #-172]
  402894:	mov	w13, w11
  402898:	ldr	x14, [sp, #72]
  40289c:	mul	x13, x14, x13
  4028a0:	add	x12, x12, x13
  4028a4:	add	x0, x12, #0x4
  4028a8:	ldr	w1, [sp, #68]
  4028ac:	str	x10, [sp, #56]
  4028b0:	blr	x9
  4028b4:	ldur	x8, [x29, #-40]
  4028b8:	ldur	w11, [x29, #-172]
  4028bc:	mov	w9, w11
  4028c0:	ldr	x10, [sp, #56]
  4028c4:	mul	x9, x10, x9
  4028c8:	add	x8, x8, x9
  4028cc:	str	x0, [x8, #16]
  4028d0:	ldr	x8, [sp, #96]
  4028d4:	ldr	x9, [x8]
  4028d8:	ldur	x12, [x29, #-184]
  4028dc:	ldur	w11, [x29, #-172]
  4028e0:	mov	w13, w11
  4028e4:	ldr	x14, [sp, #72]
  4028e8:	mul	x13, x14, x13
  4028ec:	add	x12, x12, x13
  4028f0:	add	x0, x12, #0x8
  4028f4:	ldr	w1, [sp, #68]
  4028f8:	blr	x9
  4028fc:	ldur	x8, [x29, #-40]
  402900:	ldur	w11, [x29, #-172]
  402904:	mov	w9, w11
  402908:	ldr	x10, [sp, #56]
  40290c:	mul	x9, x10, x9
  402910:	add	x8, x8, x9
  402914:	str	x0, [x8, #24]
  402918:	ldr	x8, [sp, #96]
  40291c:	ldr	x9, [x8]
  402920:	ldur	x12, [x29, #-184]
  402924:	ldur	w11, [x29, #-172]
  402928:	mov	w13, w11
  40292c:	ldr	x14, [sp, #72]
  402930:	mul	x13, x14, x13
  402934:	add	x12, x12, x13
  402938:	add	x0, x12, #0xc
  40293c:	ldr	w1, [sp, #68]
  402940:	blr	x9
  402944:	ldur	x8, [x29, #-40]
  402948:	ldur	w11, [x29, #-172]
  40294c:	mov	w9, w11
  402950:	ldr	x10, [sp, #56]
  402954:	mul	x9, x10, x9
  402958:	add	x8, x8, x9
  40295c:	str	x0, [x8, #32]
  402960:	ldr	x8, [sp, #96]
  402964:	ldr	x9, [x8]
  402968:	ldur	x12, [x29, #-184]
  40296c:	ldur	w11, [x29, #-172]
  402970:	mov	w13, w11
  402974:	ldr	x14, [sp, #72]
  402978:	mul	x13, x14, x13
  40297c:	add	x12, x12, x13
  402980:	add	x0, x12, #0x10
  402984:	ldr	w1, [sp, #68]
  402988:	blr	x9
  40298c:	ldur	x8, [x29, #-40]
  402990:	ldur	w11, [x29, #-172]
  402994:	mov	w9, w11
  402998:	ldr	x10, [sp, #56]
  40299c:	mul	x9, x10, x9
  4029a0:	add	x8, x8, x9
  4029a4:	str	x0, [x8, #40]
  4029a8:	ldr	x8, [sp, #96]
  4029ac:	ldr	x9, [x8]
  4029b0:	ldur	x12, [x29, #-184]
  4029b4:	ldur	w11, [x29, #-172]
  4029b8:	mov	w13, w11
  4029bc:	ldr	x14, [sp, #72]
  4029c0:	mul	x13, x14, x13
  4029c4:	add	x12, x12, x13
  4029c8:	add	x0, x12, #0x14
  4029cc:	ldr	w1, [sp, #68]
  4029d0:	blr	x9
  4029d4:	ldur	x8, [x29, #-40]
  4029d8:	ldur	w11, [x29, #-172]
  4029dc:	mov	w9, w11
  4029e0:	ldr	x10, [sp, #56]
  4029e4:	mul	x9, x10, x9
  4029e8:	add	x8, x8, x9
  4029ec:	str	x0, [x8, #48]
  4029f0:	ldr	x8, [sp, #96]
  4029f4:	ldr	x9, [x8]
  4029f8:	ldur	x12, [x29, #-184]
  4029fc:	ldur	w11, [x29, #-172]
  402a00:	mov	w13, w11
  402a04:	ldr	x14, [sp, #72]
  402a08:	mul	x13, x14, x13
  402a0c:	add	x12, x12, x13
  402a10:	add	x0, x12, #0x18
  402a14:	ldr	w1, [sp, #68]
  402a18:	blr	x9
  402a1c:	ldur	x8, [x29, #-40]
  402a20:	ldur	w11, [x29, #-172]
  402a24:	mov	w9, w11
  402a28:	ldr	x10, [sp, #56]
  402a2c:	mul	x9, x10, x9
  402a30:	add	x8, x8, x9
  402a34:	str	x0, [x8, #8]
  402a38:	ldr	x8, [sp, #96]
  402a3c:	ldr	x9, [x8]
  402a40:	ldur	x12, [x29, #-184]
  402a44:	ldur	w11, [x29, #-172]
  402a48:	mov	w13, w11
  402a4c:	ldr	x14, [sp, #72]
  402a50:	mul	x13, x14, x13
  402a54:	add	x12, x12, x13
  402a58:	add	x0, x12, #0x1c
  402a5c:	ldr	w1, [sp, #68]
  402a60:	blr	x9
  402a64:	ldur	x8, [x29, #-40]
  402a68:	ldur	w11, [x29, #-172]
  402a6c:	mov	w9, w11
  402a70:	ldr	x10, [sp, #56]
  402a74:	mul	x9, x10, x9
  402a78:	add	x8, x8, x9
  402a7c:	str	x0, [x8, #56]
  402a80:	ldur	w8, [x29, #-172]
  402a84:	add	w8, w8, #0x1
  402a88:	stur	w8, [x29, #-172]
  402a8c:	b	402824 <ferror@plt+0x1404>
  402a90:	b	402d20 <ferror@plt+0x1900>
  402a94:	ldur	x8, [x29, #-32]
  402a98:	ldr	x9, [sp, #104]
  402a9c:	ldr	x10, [x9, #24]
  402aa0:	add	x8, x8, x10
  402aa4:	stur	x8, [x29, #-192]
  402aa8:	stur	wzr, [x29, #-172]
  402aac:	ldur	w8, [x29, #-172]
  402ab0:	ldr	x9, [sp, #104]
  402ab4:	ldr	w10, [x9, #68]
  402ab8:	cmp	w8, w10
  402abc:	b.cs	402d20 <ferror@plt+0x1900>  // b.hs, b.nlast
  402ac0:	ldr	x8, [sp, #96]
  402ac4:	ldr	x9, [x8]
  402ac8:	ldur	x10, [x29, #-192]
  402acc:	ldur	w11, [x29, #-172]
  402ad0:	mov	w12, w11
  402ad4:	mov	x13, #0x38                  	// #56
  402ad8:	mul	x12, x13, x12
  402adc:	add	x0, x10, x12
  402ae0:	mov	w11, #0x4                   	// #4
  402ae4:	mov	w1, w11
  402ae8:	str	x13, [sp, #48]
  402aec:	str	w11, [sp, #44]
  402af0:	blr	x9
  402af4:	ldur	x8, [x29, #-40]
  402af8:	ldur	w11, [x29, #-172]
  402afc:	mov	w9, w11
  402b00:	mov	x10, #0x40                  	// #64
  402b04:	mul	x9, x10, x9
  402b08:	str	x0, [x8, x9]
  402b0c:	ldr	x8, [sp, #96]
  402b10:	ldr	x9, [x8]
  402b14:	ldur	x12, [x29, #-192]
  402b18:	ldur	w11, [x29, #-172]
  402b1c:	mov	w13, w11
  402b20:	ldr	x14, [sp, #48]
  402b24:	mul	x13, x14, x13
  402b28:	add	x12, x12, x13
  402b2c:	add	x0, x12, #0x8
  402b30:	mov	w11, #0x8                   	// #8
  402b34:	mov	w1, w11
  402b38:	str	x10, [sp, #32]
  402b3c:	str	w11, [sp, #28]
  402b40:	blr	x9
  402b44:	ldur	x8, [x29, #-40]
  402b48:	ldur	w11, [x29, #-172]
  402b4c:	mov	w9, w11
  402b50:	ldr	x10, [sp, #32]
  402b54:	mul	x9, x10, x9
  402b58:	add	x8, x8, x9
  402b5c:	str	x0, [x8, #16]
  402b60:	ldr	x8, [sp, #96]
  402b64:	ldr	x9, [x8]
  402b68:	ldur	x12, [x29, #-192]
  402b6c:	ldur	w11, [x29, #-172]
  402b70:	mov	w13, w11
  402b74:	ldr	x14, [sp, #48]
  402b78:	mul	x13, x14, x13
  402b7c:	add	x12, x12, x13
  402b80:	add	x0, x12, #0x10
  402b84:	ldr	w1, [sp, #28]
  402b88:	blr	x9
  402b8c:	ldur	x8, [x29, #-40]
  402b90:	ldur	w11, [x29, #-172]
  402b94:	mov	w9, w11
  402b98:	ldr	x10, [sp, #32]
  402b9c:	mul	x9, x10, x9
  402ba0:	add	x8, x8, x9
  402ba4:	str	x0, [x8, #24]
  402ba8:	ldr	x8, [sp, #96]
  402bac:	ldr	x9, [x8]
  402bb0:	ldur	x12, [x29, #-192]
  402bb4:	ldur	w11, [x29, #-172]
  402bb8:	mov	w13, w11
  402bbc:	ldr	x14, [sp, #48]
  402bc0:	mul	x13, x14, x13
  402bc4:	add	x12, x12, x13
  402bc8:	add	x0, x12, #0x18
  402bcc:	ldr	w1, [sp, #28]
  402bd0:	blr	x9
  402bd4:	ldur	x8, [x29, #-40]
  402bd8:	ldur	w11, [x29, #-172]
  402bdc:	mov	w9, w11
  402be0:	ldr	x10, [sp, #32]
  402be4:	mul	x9, x10, x9
  402be8:	add	x8, x8, x9
  402bec:	str	x0, [x8, #32]
  402bf0:	ldr	x8, [sp, #96]
  402bf4:	ldr	x9, [x8]
  402bf8:	ldur	x12, [x29, #-192]
  402bfc:	ldur	w11, [x29, #-172]
  402c00:	mov	w13, w11
  402c04:	ldr	x14, [sp, #48]
  402c08:	mul	x13, x14, x13
  402c0c:	add	x12, x12, x13
  402c10:	add	x0, x12, #0x20
  402c14:	ldr	w1, [sp, #28]
  402c18:	blr	x9
  402c1c:	ldur	x8, [x29, #-40]
  402c20:	ldur	w11, [x29, #-172]
  402c24:	mov	w9, w11
  402c28:	ldr	x10, [sp, #32]
  402c2c:	mul	x9, x10, x9
  402c30:	add	x8, x8, x9
  402c34:	str	x0, [x8, #40]
  402c38:	ldr	x8, [sp, #96]
  402c3c:	ldr	x9, [x8]
  402c40:	ldur	x12, [x29, #-192]
  402c44:	ldur	w11, [x29, #-172]
  402c48:	mov	w13, w11
  402c4c:	ldr	x14, [sp, #48]
  402c50:	mul	x13, x14, x13
  402c54:	add	x12, x12, x13
  402c58:	add	x0, x12, #0x28
  402c5c:	ldr	w1, [sp, #28]
  402c60:	blr	x9
  402c64:	ldur	x8, [x29, #-40]
  402c68:	ldur	w11, [x29, #-172]
  402c6c:	mov	w9, w11
  402c70:	ldr	x10, [sp, #32]
  402c74:	mul	x9, x10, x9
  402c78:	add	x8, x8, x9
  402c7c:	str	x0, [x8, #48]
  402c80:	ldr	x8, [sp, #96]
  402c84:	ldr	x9, [x8]
  402c88:	ldur	x12, [x29, #-192]
  402c8c:	ldur	w11, [x29, #-172]
  402c90:	mov	w13, w11
  402c94:	ldr	x14, [sp, #48]
  402c98:	mul	x13, x14, x13
  402c9c:	add	x12, x12, x13
  402ca0:	add	x0, x12, #0x4
  402ca4:	ldr	w1, [sp, #44]
  402ca8:	blr	x9
  402cac:	ldur	x8, [x29, #-40]
  402cb0:	ldur	w11, [x29, #-172]
  402cb4:	mov	w9, w11
  402cb8:	ldr	x10, [sp, #32]
  402cbc:	mul	x9, x10, x9
  402cc0:	add	x8, x8, x9
  402cc4:	str	x0, [x8, #8]
  402cc8:	ldr	x8, [sp, #96]
  402ccc:	ldr	x9, [x8]
  402cd0:	ldur	x12, [x29, #-192]
  402cd4:	ldur	w11, [x29, #-172]
  402cd8:	mov	w13, w11
  402cdc:	ldr	x14, [sp, #48]
  402ce0:	mul	x13, x14, x13
  402ce4:	add	x12, x12, x13
  402ce8:	add	x0, x12, #0x30
  402cec:	ldr	w1, [sp, #28]
  402cf0:	blr	x9
  402cf4:	ldur	x8, [x29, #-40]
  402cf8:	ldur	w11, [x29, #-172]
  402cfc:	mov	w9, w11
  402d00:	ldr	x10, [sp, #32]
  402d04:	mul	x9, x10, x9
  402d08:	add	x8, x8, x9
  402d0c:	str	x0, [x8, #56]
  402d10:	ldur	w8, [x29, #-172]
  402d14:	add	w8, w8, #0x1
  402d18:	stur	w8, [x29, #-172]
  402d1c:	b	402aac <ferror@plt+0x168c>
  402d20:	stur	wzr, [x29, #-176]
  402d24:	stur	wzr, [x29, #-172]
  402d28:	ldur	w8, [x29, #-172]
  402d2c:	ldr	x9, [sp, #104]
  402d30:	ldr	w10, [x9, #68]
  402d34:	cmp	w8, w10
  402d38:	b.cs	40319c <ferror@plt+0x1d7c>  // b.hs, b.nlast
  402d3c:	ldur	x8, [x29, #-40]
  402d40:	ldur	w9, [x29, #-172]
  402d44:	mov	w10, w9
  402d48:	mov	x11, #0x40                  	// #64
  402d4c:	mul	x10, x11, x10
  402d50:	ldr	x8, [x8, x10]
  402d54:	cmp	x8, #0x4
  402d58:	b.ne	40318c <ferror@plt+0x1d6c>  // b.any
  402d5c:	ldur	x8, [x29, #-40]
  402d60:	ldur	w9, [x29, #-172]
  402d64:	mov	w10, w9
  402d68:	mov	x11, #0x40                  	// #64
  402d6c:	mul	x10, x11, x10
  402d70:	add	x8, x8, x10
  402d74:	ldr	x8, [x8, #16]
  402d78:	stur	x8, [x29, #-200]
  402d7c:	ldur	x8, [x29, #-40]
  402d80:	ldur	w9, [x29, #-172]
  402d84:	mov	w10, w9
  402d88:	mul	x10, x11, x10
  402d8c:	add	x8, x8, x10
  402d90:	ldr	x8, [x8, #40]
  402d94:	stur	x8, [x29, #-208]
  402d98:	ldur	x8, [x29, #-40]
  402d9c:	ldur	w9, [x29, #-172]
  402da0:	mov	w10, w9
  402da4:	mul	x10, x11, x10
  402da8:	add	x8, x8, x10
  402dac:	ldr	x8, [x8, #56]
  402db0:	stur	x8, [x29, #-216]
  402db4:	ldur	x8, [x29, #-32]
  402db8:	ldur	x10, [x29, #-200]
  402dbc:	add	x8, x8, x10
  402dc0:	str	x8, [sp, #224]
  402dc4:	ldr	x8, [sp, #224]
  402dc8:	str	x8, [sp, #216]
  402dcc:	ldr	x8, [sp, #216]
  402dd0:	ldr	x9, [sp, #224]
  402dd4:	ldur	x10, [x29, #-208]
  402dd8:	add	x9, x9, x10
  402ddc:	cmp	x8, x9
  402de0:	b.cs	40318c <ferror@plt+0x1d6c>  // b.hs, b.nlast
  402de4:	ldr	x8, [sp, #216]
  402de8:	str	x8, [sp, #208]
  402dec:	ldr	x8, [sp, #224]
  402df0:	ldr	x9, [sp, #216]
  402df4:	subs	x8, x8, x9
  402df8:	ldur	x9, [x29, #-208]
  402dfc:	add	x8, x8, x9
  402e00:	mov	x9, #0xc                   	// #12
  402e04:	cmp	x9, x8
  402e08:	b.ls	402e18 <ferror@plt+0x19f8>  // b.plast
  402e0c:	mov	w8, #0x1                   	// #1
  402e10:	stur	w8, [x29, #-176]
  402e14:	b	40319c <ferror@plt+0x1d7c>
  402e18:	ldr	x8, [sp, #96]
  402e1c:	ldr	x9, [x8]
  402e20:	ldr	x10, [sp, #208]
  402e24:	add	x0, x10, #0x8
  402e28:	mov	w11, #0x4                   	// #4
  402e2c:	mov	w1, w11
  402e30:	str	w11, [sp, #24]
  402e34:	blr	x9
  402e38:	add	x8, sp, #0xa0
  402e3c:	str	x0, [sp, #176]
  402e40:	ldr	x9, [sp, #96]
  402e44:	ldr	x10, [x9]
  402e48:	ldr	x0, [sp, #208]
  402e4c:	ldr	w1, [sp, #24]
  402e50:	str	x8, [sp, #16]
  402e54:	blr	x10
  402e58:	str	x0, [sp, #160]
  402e5c:	ldr	x8, [sp, #208]
  402e60:	add	x8, x8, #0xc
  402e64:	ldr	x9, [sp, #16]
  402e68:	str	x8, [x9, #24]
  402e6c:	ldr	x8, [sp, #160]
  402e70:	ldr	x10, [sp, #224]
  402e74:	ldr	x12, [x9, #24]
  402e78:	subs	x10, x10, x12
  402e7c:	ldur	x12, [x29, #-208]
  402e80:	add	x10, x10, x12
  402e84:	cmp	x8, x10
  402e88:	b.ls	402e98 <ferror@plt+0x1a78>  // b.plast
  402e8c:	mov	w8, #0x1                   	// #1
  402e90:	stur	w8, [x29, #-176]
  402e94:	b	40319c <ferror@plt+0x1d7c>
  402e98:	ldr	x8, [sp, #96]
  402e9c:	ldr	x9, [x8]
  402ea0:	ldr	x10, [sp, #208]
  402ea4:	add	x0, x10, #0x4
  402ea8:	mov	w1, #0x4                   	// #4
  402eac:	blr	x9
  402eb0:	add	x8, sp, #0xa0
  402eb4:	str	x0, [sp, #168]
  402eb8:	ldr	x9, [sp, #216]
  402ebc:	ldr	x10, [sp, #160]
  402ec0:	add	x10, x10, #0xc
  402ec4:	ldur	x11, [x29, #-216]
  402ec8:	subs	x11, x11, #0x1
  402ecc:	add	x10, x10, x11
  402ed0:	ldur	x11, [x29, #-216]
  402ed4:	subs	x11, x11, #0x1
  402ed8:	bic	x10, x10, x11
  402edc:	add	x9, x9, x10
  402ee0:	str	x9, [x8, #32]
  402ee4:	ldur	x9, [x29, #-200]
  402ee8:	ldr	x8, [x8, #32]
  402eec:	ldr	x10, [sp, #224]
  402ef0:	subs	x8, x8, x10
  402ef4:	add	x8, x9, x8
  402ef8:	str	x8, [sp, #200]
  402efc:	ldr	x8, [sp, #168]
  402f00:	cbz	x8, 402f50 <ferror@plt+0x1b30>
  402f04:	add	x8, sp, #0xa0
  402f08:	ldr	x8, [x8, #32]
  402f0c:	ldr	x9, [sp, #224]
  402f10:	ldur	x10, [x29, #-208]
  402f14:	add	x9, x9, x10
  402f18:	cmp	x8, x9
  402f1c:	b.cs	402f44 <ferror@plt+0x1b24>  // b.hs, b.nlast
  402f20:	add	x8, sp, #0xa0
  402f24:	ldr	x9, [sp, #168]
  402f28:	ldr	x10, [sp, #224]
  402f2c:	ldr	x8, [x8, #32]
  402f30:	subs	x8, x10, x8
  402f34:	ldur	x10, [x29, #-208]
  402f38:	add	x8, x8, x10
  402f3c:	cmp	x9, x8
  402f40:	b.ls	402f50 <ferror@plt+0x1b30>  // b.plast
  402f44:	mov	w8, #0x1                   	// #1
  402f48:	stur	w8, [x29, #-176]
  402f4c:	b	40319c <ferror@plt+0x1d7c>
  402f50:	ldr	x8, [sp, #160]
  402f54:	cmp	x8, #0x4
  402f58:	b.ne	40313c <ferror@plt+0x1d1c>  // b.any
  402f5c:	add	x8, sp, #0xa0
  402f60:	ldr	x0, [x8, #24]
  402f64:	adrp	x1, 406000 <warn@@Base+0x21e8>
  402f68:	add	x1, x1, #0xcf9
  402f6c:	bl	401320 <strcmp@plt>
  402f70:	cbnz	w0, 40313c <ferror@plt+0x1d1c>
  402f74:	ldr	x8, [sp, #176]
  402f78:	cmp	x8, #0x5
  402f7c:	b.ne	40313c <ferror@plt+0x1d1c>  // b.any
  402f80:	ldr	x8, [sp, #168]
  402f84:	cmp	x8, #0x8
  402f88:	b.cc	402fa4 <ferror@plt+0x1b84>  // b.lo, b.ul, b.last
  402f8c:	ldr	x8, [sp, #168]
  402f90:	ldur	x9, [x29, #-216]
  402f94:	udiv	x10, x8, x9
  402f98:	mul	x9, x10, x9
  402f9c:	subs	x8, x8, x9
  402fa0:	cbz	x8, 402fb0 <ferror@plt+0x1b90>
  402fa4:	mov	w8, #0x1                   	// #1
  402fa8:	stur	w8, [x29, #-176]
  402fac:	b	40319c <ferror@plt+0x1d7c>
  402fb0:	add	x8, sp, #0xa0
  402fb4:	ldr	x8, [x8, #32]
  402fb8:	str	x8, [sp, #152]
  402fbc:	ldr	x8, [sp, #152]
  402fc0:	ldr	x9, [sp, #168]
  402fc4:	add	x8, x8, x9
  402fc8:	str	x8, [sp, #144]
  402fcc:	ldr	x8, [sp, #96]
  402fd0:	ldr	x9, [x8]
  402fd4:	ldr	x0, [sp, #152]
  402fd8:	mov	w10, #0x4                   	// #4
  402fdc:	mov	w1, w10
  402fe0:	str	w10, [sp, #12]
  402fe4:	blr	x9
  402fe8:	str	w0, [sp, #140]
  402fec:	ldr	x8, [sp, #96]
  402ff0:	ldr	x9, [x8]
  402ff4:	ldr	x11, [sp, #152]
  402ff8:	add	x0, x11, #0x4
  402ffc:	ldr	w1, [sp, #12]
  403000:	blr	x9
  403004:	str	w0, [sp, #136]
  403008:	ldr	x8, [sp, #152]
  40300c:	add	x8, x8, #0x8
  403010:	str	x8, [sp, #152]
  403014:	ldr	x8, [sp, #152]
  403018:	ldr	w10, [sp, #136]
  40301c:	mov	w9, w10
  403020:	add	x8, x8, x9
  403024:	ldr	x9, [sp, #144]
  403028:	cmp	x8, x9
  40302c:	b.ls	40303c <ferror@plt+0x1c1c>  // b.plast
  403030:	mov	w8, #0x1                   	// #1
  403034:	stur	w8, [x29, #-176]
  403038:	b	40319c <ferror@plt+0x1d7c>
  40303c:	ldr	w8, [sp, #140]
  403040:	mov	w9, #0x2                   	// #2
  403044:	movk	w9, #0xc000, lsl #16
  403048:	cmp	w8, w9
  40304c:	b.ne	4030fc <ferror@plt+0x1cdc>  // b.any
  403050:	ldr	w8, [sp, #136]
  403054:	cmp	w8, #0x4
  403058:	b.eq	403068 <ferror@plt+0x1c48>  // b.none
  40305c:	mov	w8, #0x1                   	// #1
  403060:	stur	w8, [x29, #-176]
  403064:	b	40319c <ferror@plt+0x1d7c>
  403068:	ldr	x8, [sp, #96]
  40306c:	ldr	x9, [x8]
  403070:	ldr	x0, [sp, #152]
  403074:	mov	w1, #0x4                   	// #4
  403078:	blr	x9
  40307c:	str	w0, [sp, #128]
  403080:	ldr	w10, [sp, #128]
  403084:	str	w10, [sp, #132]
  403088:	ldr	x8, [sp, #120]
  40308c:	ldr	w10, [x8]
  403090:	cbz	w10, 4030a8 <ferror@plt+0x1c88>
  403094:	ldr	x8, [sp, #120]
  403098:	ldr	w9, [x8]
  40309c:	ldr	w10, [sp, #132]
  4030a0:	orr	w9, w10, w9
  4030a4:	str	w9, [sp, #132]
  4030a8:	ldr	x8, [sp, #112]
  4030ac:	ldr	w9, [x8]
  4030b0:	cbz	w9, 4030c8 <ferror@plt+0x1ca8>
  4030b4:	ldr	x8, [sp, #112]
  4030b8:	ldr	w9, [x8]
  4030bc:	ldr	w10, [sp, #132]
  4030c0:	bic	w9, w10, w9
  4030c4:	str	w9, [sp, #132]
  4030c8:	ldr	w8, [sp, #128]
  4030cc:	ldr	w9, [sp, #132]
  4030d0:	cmp	w8, w9
  4030d4:	b.eq	4030f8 <ferror@plt+0x1cd8>  // b.none
  4030d8:	adrp	x8, 419000 <warn@@Base+0x151e8>
  4030dc:	add	x8, x8, #0x438
  4030e0:	ldr	x8, [x8]
  4030e4:	ldr	x0, [sp, #152]
  4030e8:	ldr	w9, [sp, #132]
  4030ec:	mov	w1, w9
  4030f0:	mov	w2, #0x4                   	// #4
  4030f4:	blr	x8
  4030f8:	b	40319c <ferror@plt+0x1d7c>
  4030fc:	ldr	w8, [sp, #136]
  403100:	mov	w9, w8
  403104:	ldur	x10, [x29, #-216]
  403108:	subs	x10, x10, #0x1
  40310c:	add	x9, x9, x10
  403110:	ldur	x10, [x29, #-216]
  403114:	subs	x10, x10, #0x1
  403118:	bic	x9, x9, x10
  40311c:	ldr	x10, [sp, #152]
  403120:	add	x9, x10, x9
  403124:	str	x9, [sp, #152]
  403128:	ldr	x8, [sp, #144]
  40312c:	ldr	x9, [sp, #152]
  403130:	subs	x8, x8, x9
  403134:	cmp	x8, #0x8
  403138:	b.ge	402fcc <ferror@plt+0x1bac>  // b.tcont
  40313c:	ldr	x8, [sp, #160]
  403140:	add	x8, x8, #0xc
  403144:	ldur	x9, [x29, #-216]
  403148:	subs	x9, x9, #0x1
  40314c:	add	x8, x8, x9
  403150:	ldur	x9, [x29, #-216]
  403154:	subs	x9, x9, #0x1
  403158:	bic	x8, x8, x9
  40315c:	ldr	x9, [sp, #168]
  403160:	add	x8, x8, x9
  403164:	ldur	x9, [x29, #-216]
  403168:	subs	x9, x9, #0x1
  40316c:	add	x8, x8, x9
  403170:	ldur	x9, [x29, #-216]
  403174:	subs	x9, x9, #0x1
  403178:	bic	x8, x8, x9
  40317c:	ldr	x9, [sp, #216]
  403180:	add	x8, x9, x8
  403184:	str	x8, [sp, #216]
  403188:	b	402dcc <ferror@plt+0x19ac>
  40318c:	ldur	w8, [x29, #-172]
  403190:	add	w8, w8, #0x1
  403194:	stur	w8, [x29, #-172]
  403198:	b	402d28 <ferror@plt+0x1908>
  40319c:	ldur	w8, [x29, #-176]
  4031a0:	cbz	w8, 4031b8 <ferror@plt+0x1d98>
  4031a4:	adrp	x0, 407000 <warn@@Base+0x31e8>
  4031a8:	add	x0, x0, #0x3ca
  4031ac:	bl	4013f0 <gettext@plt>
  4031b0:	ldur	x1, [x29, #-16]
  4031b4:	bl	403d04 <error@@Base>
  4031b8:	ldur	x0, [x29, #-40]
  4031bc:	bl	401350 <free@plt>
  4031c0:	ldur	x0, [x29, #-32]
  4031c4:	ldur	x1, [x29, #-120]
  4031c8:	bl	401370 <munmap@plt>
  4031cc:	ldur	w8, [x29, #-176]
  4031d0:	stur	w8, [x29, #-4]
  4031d4:	ldur	w0, [x29, #-4]
  4031d8:	ldr	x28, [sp, #464]
  4031dc:	ldp	x29, x30, [sp, #448]
  4031e0:	add	sp, sp, #0x1e0
  4031e4:	ret
  4031e8:	sub	sp, sp, #0x190
  4031ec:	stp	x29, x30, [sp, #304]
  4031f0:	stp	x28, x27, [sp, #320]
  4031f4:	stp	x26, x25, [sp, #336]
  4031f8:	stp	x24, x23, [sp, #352]
  4031fc:	stp	x22, x21, [sp, #368]
  403200:	stp	x20, x19, [sp, #384]
  403204:	add	x29, sp, #0x130
  403208:	adrp	x8, 419000 <warn@@Base+0x151e8>
  40320c:	add	x8, x8, #0x358
  403210:	mov	x1, #0x10                  	// #16
  403214:	mov	x2, #0x1                   	// #1
  403218:	adrp	x9, 419000 <warn@@Base+0x151e8>
  40321c:	add	x9, x9, #0x430
  403220:	adrp	x10, 419000 <warn@@Base+0x151e8>
  403224:	add	x10, x10, #0x3e4
  403228:	add	x11, x10, #0x10
  40322c:	add	x12, x10, #0x12
  403230:	add	x13, x10, #0x14
  403234:	add	x14, x10, #0x18
  403238:	add	x15, x10, #0x20
  40323c:	add	x16, x10, #0x28
  403240:	add	x17, x10, #0x30
  403244:	add	x18, x10, #0x34
  403248:	add	x3, x10, #0x36
  40324c:	add	x4, x10, #0x38
  403250:	add	x5, x10, #0x3a
  403254:	add	x6, x10, #0x3c
  403258:	add	x7, x10, #0x3e
  40325c:	adrp	x19, 419000 <warn@@Base+0x151e8>
  403260:	add	x19, x19, #0x3b0
  403264:	add	x20, x19, #0x10
  403268:	add	x21, x19, #0x12
  40326c:	add	x22, x19, #0x14
  403270:	add	x23, x19, #0x18
  403274:	add	x24, x19, #0x1c
  403278:	add	x25, x19, #0x20
  40327c:	add	x26, x19, #0x24
  403280:	add	x27, x19, #0x28
  403284:	add	x28, x19, #0x2a
  403288:	add	x30, x19, #0x2c
  40328c:	stur	x0, [x29, #-32]
  403290:	add	x0, x19, #0x2e
  403294:	stur	x0, [x29, #-40]
  403298:	add	x0, x19, #0x30
  40329c:	stur	x0, [x29, #-48]
  4032a0:	add	x0, x19, #0x32
  4032a4:	stur	x8, [x29, #-56]
  4032a8:	ldur	x8, [x29, #-32]
  4032ac:	stur	x8, [x29, #-24]
  4032b0:	ldur	x8, [x29, #-24]
  4032b4:	stur	x0, [x29, #-64]
  4032b8:	ldur	x0, [x29, #-56]
  4032bc:	stur	x3, [x29, #-72]
  4032c0:	mov	x3, x8
  4032c4:	stur	x9, [x29, #-80]
  4032c8:	stur	x10, [x29, #-88]
  4032cc:	stur	x11, [x29, #-96]
  4032d0:	stur	x12, [x29, #-104]
  4032d4:	stur	x13, [x29, #-112]
  4032d8:	stur	x14, [x29, #-120]
  4032dc:	stur	x15, [x29, #-128]
  4032e0:	stur	x16, [x29, #-136]
  4032e4:	stur	x17, [x29, #-144]
  4032e8:	str	x18, [sp, #152]
  4032ec:	str	x4, [sp, #144]
  4032f0:	str	x5, [sp, #136]
  4032f4:	str	x6, [sp, #128]
  4032f8:	str	x7, [sp, #120]
  4032fc:	str	x19, [sp, #112]
  403300:	str	x20, [sp, #104]
  403304:	str	x21, [sp, #96]
  403308:	str	x22, [sp, #88]
  40330c:	str	x23, [sp, #80]
  403310:	str	x24, [sp, #72]
  403314:	str	x25, [sp, #64]
  403318:	str	x26, [sp, #56]
  40331c:	str	x27, [sp, #48]
  403320:	str	x28, [sp, #40]
  403324:	str	x30, [sp, #32]
  403328:	bl	401340 <fread@plt>
  40332c:	cmp	x0, #0x1
  403330:	b.eq	40333c <ferror@plt+0x1f1c>  // b.none
  403334:	stur	wzr, [x29, #-12]
  403338:	b	403798 <ferror@plt+0x2378>
  40333c:	ldur	x8, [x29, #-56]
  403340:	ldrb	w9, [x8]
  403344:	cmp	w9, #0x7f
  403348:	b.ne	40337c <ferror@plt+0x1f5c>  // b.any
  40334c:	ldur	x8, [x29, #-56]
  403350:	ldrb	w9, [x8, #1]
  403354:	cmp	w9, #0x45
  403358:	b.ne	40337c <ferror@plt+0x1f5c>  // b.any
  40335c:	ldur	x8, [x29, #-56]
  403360:	ldrb	w9, [x8, #2]
  403364:	cmp	w9, #0x4c
  403368:	b.ne	40337c <ferror@plt+0x1f5c>  // b.any
  40336c:	ldur	x8, [x29, #-56]
  403370:	ldrb	w9, [x8, #3]
  403374:	cmp	w9, #0x46
  403378:	b.eq	403384 <ferror@plt+0x1f64>  // b.none
  40337c:	stur	wzr, [x29, #-12]
  403380:	b	403798 <ferror@plt+0x2378>
  403384:	ldur	x8, [x29, #-56]
  403388:	ldrb	w9, [x8, #5]
  40338c:	subs	w10, w9, #0x0
  403390:	cmp	w10, #0x1
  403394:	str	w9, [sp, #28]
  403398:	b.ls	4033b0 <ferror@plt+0x1f90>  // b.plast
  40339c:	b	4033a0 <ferror@plt+0x1f80>
  4033a0:	ldr	w8, [sp, #28]
  4033a4:	cmp	w8, #0x2
  4033a8:	b.eq	4033d8 <ferror@plt+0x1fb8>  // b.none
  4033ac:	b	4033b0 <ferror@plt+0x1f90>
  4033b0:	adrp	x8, 404000 <warn@@Base+0x1e8>
  4033b4:	add	x8, x8, #0x18c
  4033b8:	ldur	x9, [x29, #-80]
  4033bc:	str	x8, [x9]
  4033c0:	adrp	x8, 403000 <ferror@plt+0x1be0>
  4033c4:	add	x8, x8, #0xf2c
  4033c8:	adrp	x10, 419000 <warn@@Base+0x151e8>
  4033cc:	add	x10, x10, #0x438
  4033d0:	str	x8, [x10]
  4033d4:	b	4033fc <ferror@plt+0x1fdc>
  4033d8:	adrp	x8, 404000 <warn@@Base+0x1e8>
  4033dc:	add	x8, x8, #0x45c
  4033e0:	ldur	x9, [x29, #-80]
  4033e4:	str	x8, [x9]
  4033e8:	adrp	x8, 419000 <warn@@Base+0x151e8>
  4033ec:	add	x8, x8, #0x438
  4033f0:	adrp	x10, 404000 <warn@@Base+0x1e8>
  4033f4:	add	x10, x10, #0x50
  4033f8:	str	x10, [x8]
  4033fc:	ldur	x8, [x29, #-56]
  403400:	ldrb	w9, [x8, #4]
  403404:	cmp	w9, #0x1
  403408:	str	w9, [sp, #24]
  40340c:	b.eq	40342c <ferror@plt+0x200c>  // b.none
  403410:	b	403414 <ferror@plt+0x1ff4>
  403414:	ldr	w8, [sp, #24]
  403418:	cmp	w8, #0x2
  40341c:	b.eq	4035dc <ferror@plt+0x21bc>  // b.none
  403420:	b	403424 <ferror@plt+0x2004>
  403424:	stur	wzr, [x29, #-12]
  403428:	b	403798 <ferror@plt+0x2378>
  40342c:	ldur	x3, [x29, #-24]
  403430:	ldr	x0, [sp, #104]
  403434:	mov	x1, #0x24                  	// #36
  403438:	mov	x2, #0x1                   	// #1
  40343c:	bl	401340 <fread@plt>
  403440:	cmp	x0, #0x1
  403444:	b.eq	403450 <ferror@plt+0x2030>  // b.none
  403448:	stur	wzr, [x29, #-12]
  40344c:	b	403798 <ferror@plt+0x2378>
  403450:	ldur	x8, [x29, #-80]
  403454:	ldr	x9, [x8]
  403458:	ldr	x0, [sp, #104]
  40345c:	mov	w10, #0x2                   	// #2
  403460:	mov	w1, w10
  403464:	str	w10, [sp, #20]
  403468:	blr	x9
  40346c:	ldur	x8, [x29, #-56]
  403470:	strh	w0, [x8, #56]
  403474:	ldur	x9, [x29, #-80]
  403478:	ldr	x11, [x9]
  40347c:	ldr	x0, [sp, #96]
  403480:	ldr	w1, [sp, #20]
  403484:	blr	x11
  403488:	ldur	x8, [x29, #-56]
  40348c:	strh	w0, [x8, #58]
  403490:	ldur	x9, [x29, #-80]
  403494:	ldr	x11, [x9]
  403498:	ldr	x0, [sp, #88]
  40349c:	mov	w10, #0x4                   	// #4
  4034a0:	mov	w1, w10
  4034a4:	str	w10, [sp, #16]
  4034a8:	blr	x11
  4034ac:	ldur	x8, [x29, #-56]
  4034b0:	str	x0, [x8, #40]
  4034b4:	ldur	x9, [x29, #-80]
  4034b8:	ldr	x11, [x9]
  4034bc:	ldr	x0, [sp, #80]
  4034c0:	ldr	w1, [sp, #16]
  4034c4:	blr	x11
  4034c8:	ldur	x8, [x29, #-56]
  4034cc:	str	x0, [x8, #16]
  4034d0:	ldur	x9, [x29, #-80]
  4034d4:	ldr	x11, [x9]
  4034d8:	ldr	x0, [sp, #72]
  4034dc:	ldr	w1, [sp, #16]
  4034e0:	blr	x11
  4034e4:	ldur	x8, [x29, #-56]
  4034e8:	str	x0, [x8, #24]
  4034ec:	ldur	x9, [x29, #-80]
  4034f0:	ldr	x11, [x9]
  4034f4:	ldr	x0, [sp, #64]
  4034f8:	ldr	w1, [sp, #16]
  4034fc:	blr	x11
  403500:	ldur	x8, [x29, #-56]
  403504:	str	x0, [x8, #32]
  403508:	ldur	x9, [x29, #-80]
  40350c:	ldr	x11, [x9]
  403510:	ldr	x0, [sp, #56]
  403514:	ldr	w1, [sp, #16]
  403518:	blr	x11
  40351c:	ldur	x8, [x29, #-56]
  403520:	str	x0, [x8, #48]
  403524:	ldur	x9, [x29, #-80]
  403528:	ldr	x11, [x9]
  40352c:	ldr	x0, [sp, #48]
  403530:	ldr	w1, [sp, #20]
  403534:	blr	x11
  403538:	ldur	x8, [x29, #-56]
  40353c:	str	w0, [x8, #60]
  403540:	ldur	x9, [x29, #-80]
  403544:	ldr	x11, [x9]
  403548:	ldr	x0, [sp, #40]
  40354c:	ldr	w1, [sp, #20]
  403550:	blr	x11
  403554:	ldur	x8, [x29, #-56]
  403558:	str	w0, [x8, #64]
  40355c:	ldur	x9, [x29, #-80]
  403560:	ldr	x11, [x9]
  403564:	ldr	x0, [sp, #32]
  403568:	ldr	w1, [sp, #20]
  40356c:	blr	x11
  403570:	ldur	x8, [x29, #-56]
  403574:	str	w0, [x8, #68]
  403578:	ldur	x9, [x29, #-80]
  40357c:	ldr	x11, [x9]
  403580:	ldur	x0, [x29, #-40]
  403584:	ldr	w1, [sp, #20]
  403588:	blr	x11
  40358c:	ldur	x8, [x29, #-56]
  403590:	str	w0, [x8, #72]
  403594:	ldur	x9, [x29, #-80]
  403598:	ldr	x11, [x9]
  40359c:	ldur	x0, [x29, #-48]
  4035a0:	ldr	w1, [sp, #20]
  4035a4:	blr	x11
  4035a8:	ldur	x8, [x29, #-56]
  4035ac:	str	w0, [x8, #76]
  4035b0:	ldur	x9, [x29, #-80]
  4035b4:	ldr	x11, [x9]
  4035b8:	ldur	x0, [x29, #-64]
  4035bc:	ldr	w1, [sp, #20]
  4035c0:	blr	x11
  4035c4:	ldur	x8, [x29, #-56]
  4035c8:	str	w0, [x8, #80]
  4035cc:	ldr	q0, [x8]
  4035d0:	ldr	x9, [sp, #112]
  4035d4:	str	q0, [x9]
  4035d8:	b	403790 <ferror@plt+0x2370>
  4035dc:	ldur	x3, [x29, #-24]
  4035e0:	ldur	x0, [x29, #-96]
  4035e4:	mov	x1, #0x30                  	// #48
  4035e8:	mov	x2, #0x1                   	// #1
  4035ec:	bl	401340 <fread@plt>
  4035f0:	cmp	x0, #0x1
  4035f4:	b.eq	403600 <ferror@plt+0x21e0>  // b.none
  4035f8:	stur	wzr, [x29, #-12]
  4035fc:	b	403798 <ferror@plt+0x2378>
  403600:	ldur	x8, [x29, #-80]
  403604:	ldr	x9, [x8]
  403608:	ldur	x0, [x29, #-96]
  40360c:	mov	w10, #0x2                   	// #2
  403610:	mov	w1, w10
  403614:	str	w10, [sp, #12]
  403618:	blr	x9
  40361c:	ldur	x8, [x29, #-56]
  403620:	strh	w0, [x8, #56]
  403624:	ldur	x9, [x29, #-80]
  403628:	ldr	x11, [x9]
  40362c:	ldur	x0, [x29, #-104]
  403630:	ldr	w1, [sp, #12]
  403634:	blr	x11
  403638:	ldur	x8, [x29, #-56]
  40363c:	strh	w0, [x8, #58]
  403640:	ldur	x9, [x29, #-80]
  403644:	ldr	x11, [x9]
  403648:	ldur	x0, [x29, #-112]
  40364c:	mov	w10, #0x4                   	// #4
  403650:	mov	w1, w10
  403654:	str	w10, [sp, #8]
  403658:	blr	x11
  40365c:	ldur	x8, [x29, #-56]
  403660:	str	x0, [x8, #40]
  403664:	ldur	x9, [x29, #-80]
  403668:	ldr	x11, [x9]
  40366c:	ldur	x0, [x29, #-120]
  403670:	mov	w10, #0x8                   	// #8
  403674:	mov	w1, w10
  403678:	str	w10, [sp, #4]
  40367c:	blr	x11
  403680:	ldur	x8, [x29, #-56]
  403684:	str	x0, [x8, #16]
  403688:	ldur	x9, [x29, #-80]
  40368c:	ldr	x11, [x9]
  403690:	ldur	x0, [x29, #-128]
  403694:	ldr	w1, [sp, #4]
  403698:	blr	x11
  40369c:	ldur	x8, [x29, #-56]
  4036a0:	str	x0, [x8, #24]
  4036a4:	ldur	x9, [x29, #-80]
  4036a8:	ldr	x11, [x9]
  4036ac:	ldur	x0, [x29, #-136]
  4036b0:	ldr	w1, [sp, #4]
  4036b4:	blr	x11
  4036b8:	ldur	x8, [x29, #-56]
  4036bc:	str	x0, [x8, #32]
  4036c0:	ldur	x9, [x29, #-80]
  4036c4:	ldr	x11, [x9]
  4036c8:	ldur	x0, [x29, #-144]
  4036cc:	ldr	w1, [sp, #8]
  4036d0:	blr	x11
  4036d4:	ldur	x8, [x29, #-56]
  4036d8:	str	x0, [x8, #48]
  4036dc:	ldur	x9, [x29, #-80]
  4036e0:	ldr	x11, [x9]
  4036e4:	ldr	x0, [sp, #152]
  4036e8:	ldr	w1, [sp, #12]
  4036ec:	blr	x11
  4036f0:	ldur	x8, [x29, #-56]
  4036f4:	str	w0, [x8, #60]
  4036f8:	ldur	x9, [x29, #-80]
  4036fc:	ldr	x11, [x9]
  403700:	ldur	x0, [x29, #-72]
  403704:	ldr	w1, [sp, #12]
  403708:	blr	x11
  40370c:	ldur	x8, [x29, #-56]
  403710:	str	w0, [x8, #64]
  403714:	ldur	x9, [x29, #-80]
  403718:	ldr	x11, [x9]
  40371c:	ldr	x0, [sp, #144]
  403720:	ldr	w1, [sp, #12]
  403724:	blr	x11
  403728:	ldur	x8, [x29, #-56]
  40372c:	str	w0, [x8, #68]
  403730:	ldur	x9, [x29, #-80]
  403734:	ldr	x11, [x9]
  403738:	ldr	x0, [sp, #136]
  40373c:	ldr	w1, [sp, #12]
  403740:	blr	x11
  403744:	ldur	x8, [x29, #-56]
  403748:	str	w0, [x8, #72]
  40374c:	ldur	x9, [x29, #-80]
  403750:	ldr	x11, [x9]
  403754:	ldr	x0, [sp, #128]
  403758:	ldr	w1, [sp, #12]
  40375c:	blr	x11
  403760:	ldur	x8, [x29, #-56]
  403764:	str	w0, [x8, #76]
  403768:	ldur	x9, [x29, #-80]
  40376c:	ldr	x11, [x9]
  403770:	ldr	x0, [sp, #120]
  403774:	ldr	w1, [sp, #12]
  403778:	blr	x11
  40377c:	ldur	x8, [x29, #-56]
  403780:	str	w0, [x8, #80]
  403784:	ldr	q0, [x8]
  403788:	ldur	x9, [x29, #-88]
  40378c:	str	q0, [x9]
  403790:	mov	w8, #0x1                   	// #1
  403794:	stur	w8, [x29, #-12]
  403798:	ldur	w0, [x29, #-12]
  40379c:	ldp	x20, x19, [sp, #384]
  4037a0:	ldp	x22, x21, [sp, #368]
  4037a4:	ldp	x24, x23, [sp, #352]
  4037a8:	ldp	x26, x25, [sp, #336]
  4037ac:	ldp	x28, x27, [sp, #320]
  4037b0:	ldp	x29, x30, [sp, #304]
  4037b4:	add	sp, sp, #0x190
  4037b8:	ret
  4037bc:	sub	sp, sp, #0xe0
  4037c0:	stp	x29, x30, [sp, #208]
  4037c4:	add	x29, sp, #0xd0
  4037c8:	adrp	x8, 419000 <warn@@Base+0x151e8>
  4037cc:	add	x8, x8, #0x358
  4037d0:	adrp	x9, 419000 <warn@@Base+0x151e8>
  4037d4:	add	x9, x9, #0x2f0
  4037d8:	adrp	x10, 419000 <warn@@Base+0x151e8>
  4037dc:	add	x10, x10, #0x2ec
  4037e0:	adrp	x11, 419000 <warn@@Base+0x151e8>
  4037e4:	add	x11, x11, #0x2f4
  4037e8:	adrp	x12, 419000 <warn@@Base+0x151e8>
  4037ec:	add	x12, x12, #0x2e8
  4037f0:	adrp	x13, 419000 <warn@@Base+0x151e8>
  4037f4:	add	x13, x13, #0x2f8
  4037f8:	adrp	x14, 419000 <warn@@Base+0x151e8>
  4037fc:	add	x14, x14, #0x300
  403800:	adrp	x15, 419000 <warn@@Base+0x151e8>
  403804:	add	x15, x15, #0x438
  403808:	adrp	x16, 419000 <warn@@Base+0x151e8>
  40380c:	add	x16, x16, #0x3e4
  403810:	add	x17, x16, #0x12
  403814:	adrp	x18, 419000 <warn@@Base+0x151e8>
  403818:	add	x18, x18, #0x2fc
  40381c:	add	x2, x16, #0x10
  403820:	adrp	x3, 419000 <warn@@Base+0x151e8>
  403824:	add	x3, x3, #0x304
  403828:	adrp	x4, 419000 <warn@@Base+0x151e8>
  40382c:	add	x4, x4, #0x3b0
  403830:	add	x5, x4, #0x12
  403834:	add	x6, x4, #0x10
  403838:	stur	x0, [x29, #-16]
  40383c:	stur	x1, [x29, #-24]
  403840:	ldrb	w7, [x8, #6]
  403844:	cmp	w7, #0x1
  403848:	stur	x8, [x29, #-56]
  40384c:	stur	x9, [x29, #-64]
  403850:	stur	x10, [x29, #-72]
  403854:	stur	x11, [x29, #-80]
  403858:	stur	x12, [x29, #-88]
  40385c:	stur	x13, [x29, #-96]
  403860:	str	x14, [sp, #104]
  403864:	str	x15, [sp, #96]
  403868:	str	x16, [sp, #88]
  40386c:	str	x17, [sp, #80]
  403870:	str	x18, [sp, #72]
  403874:	str	x2, [sp, #64]
  403878:	str	x3, [sp, #56]
  40387c:	str	x4, [sp, #48]
  403880:	str	x5, [sp, #40]
  403884:	str	x6, [sp, #32]
  403888:	b.eq	4038b4 <ferror@plt+0x2494>  // b.none
  40388c:	adrp	x0, 407000 <warn@@Base+0x31e8>
  403890:	add	x0, x0, #0x264
  403894:	bl	4013f0 <gettext@plt>
  403898:	ldur	x1, [x29, #-16]
  40389c:	ldur	x8, [x29, #-56]
  4038a0:	ldrb	w2, [x8, #6]
  4038a4:	mov	w3, #0x1                   	// #1
  4038a8:	bl	403d04 <error@@Base>
  4038ac:	stur	wzr, [x29, #-4]
  4038b0:	b	403c7c <ferror@plt+0x285c>
  4038b4:	ldur	x8, [x29, #-64]
  4038b8:	ldr	w9, [x8]
  4038bc:	ldur	x10, [x29, #-56]
  4038c0:	ldrh	w11, [x10, #58]
  4038c4:	cmp	w9, w11
  4038c8:	b.ne	4038d8 <ferror@plt+0x24b8>  // b.any
  4038cc:	mov	w8, #0x1                   	// #1
  4038d0:	stur	w8, [x29, #-4]
  4038d4:	b	403c7c <ferror@plt+0x285c>
  4038d8:	ldur	x8, [x29, #-56]
  4038dc:	ldrb	w9, [x8, #4]
  4038e0:	stur	w9, [x29, #-28]
  4038e4:	ldrh	w9, [x8, #58]
  4038e8:	stur	w9, [x29, #-32]
  4038ec:	ldur	x10, [x29, #-72]
  4038f0:	ldr	w9, [x10]
  4038f4:	mov	w11, #0xffffffff            	// #-1
  4038f8:	cmp	w9, w11
  4038fc:	b.ne	403910 <ferror@plt+0x24f0>  // b.any
  403900:	ldur	w0, [x29, #-32]
  403904:	bl	401adc <ferror@plt+0x6bc>
  403908:	ldur	x8, [x29, #-72]
  40390c:	str	w0, [x8]
  403910:	ldur	x8, [x29, #-72]
  403914:	ldr	w9, [x8]
  403918:	cmp	w9, #0x3
  40391c:	b.eq	40395c <ferror@plt+0x253c>  // b.none
  403920:	ldur	x8, [x29, #-72]
  403924:	ldr	w9, [x8]
  403928:	ldur	w10, [x29, #-28]
  40392c:	cmp	w9, w10
  403930:	b.eq	40395c <ferror@plt+0x253c>  // b.none
  403934:	adrp	x0, 407000 <warn@@Base+0x31e8>
  403938:	add	x0, x0, #0x28e
  40393c:	bl	4013f0 <gettext@plt>
  403940:	ldur	x1, [x29, #-16]
  403944:	ldur	w2, [x29, #-28]
  403948:	ldur	x8, [x29, #-72]
  40394c:	ldr	w3, [x8]
  403950:	bl	403d04 <error@@Base>
  403954:	stur	wzr, [x29, #-4]
  403958:	b	403c7c <ferror@plt+0x285c>
  40395c:	ldur	x8, [x29, #-80]
  403960:	ldr	w9, [x8]
  403964:	cmp	w9, #0x3
  403968:	b.eq	4039a8 <ferror@plt+0x2588>  // b.none
  40396c:	ldur	x8, [x29, #-80]
  403970:	ldr	w9, [x8]
  403974:	ldur	w10, [x29, #-28]
  403978:	cmp	w9, w10
  40397c:	b.eq	4039a8 <ferror@plt+0x2588>  // b.none
  403980:	adrp	x0, 407000 <warn@@Base+0x31e8>
  403984:	add	x0, x0, #0x2ba
  403988:	bl	4013f0 <gettext@plt>
  40398c:	ldur	x1, [x29, #-16]
  403990:	ldur	w2, [x29, #-28]
  403994:	ldur	x8, [x29, #-80]
  403998:	ldr	w3, [x8]
  40399c:	bl	403d04 <error@@Base>
  4039a0:	stur	wzr, [x29, #-4]
  4039a4:	b	403c7c <ferror@plt+0x285c>
  4039a8:	ldur	x8, [x29, #-88]
  4039ac:	ldr	w9, [x8]
  4039b0:	mov	w10, #0xffffffff            	// #-1
  4039b4:	cmp	w9, w10
  4039b8:	b.eq	4039f8 <ferror@plt+0x25d8>  // b.none
  4039bc:	ldur	w8, [x29, #-32]
  4039c0:	ldur	x9, [x29, #-88]
  4039c4:	ldr	w10, [x9]
  4039c8:	cmp	w8, w10
  4039cc:	b.eq	4039f8 <ferror@plt+0x25d8>  // b.none
  4039d0:	adrp	x0, 407000 <warn@@Base+0x31e8>
  4039d4:	add	x0, x0, #0x2e7
  4039d8:	bl	4013f0 <gettext@plt>
  4039dc:	ldur	x1, [x29, #-16]
  4039e0:	ldur	w2, [x29, #-32]
  4039e4:	ldur	x8, [x29, #-88]
  4039e8:	ldr	w3, [x8]
  4039ec:	bl	403d04 <error@@Base>
  4039f0:	stur	wzr, [x29, #-4]
  4039f4:	b	403c7c <ferror@plt+0x285c>
  4039f8:	ldur	x8, [x29, #-56]
  4039fc:	ldrh	w9, [x8, #56]
  403a00:	stur	w9, [x29, #-36]
  403a04:	ldur	x10, [x29, #-96]
  403a08:	ldr	w9, [x10]
  403a0c:	mov	w11, #0xffffffff            	// #-1
  403a10:	cmp	w9, w11
  403a14:	b.eq	403a54 <ferror@plt+0x2634>  // b.none
  403a18:	ldur	w8, [x29, #-36]
  403a1c:	ldur	x9, [x29, #-96]
  403a20:	ldr	w10, [x9]
  403a24:	cmp	w8, w10
  403a28:	b.eq	403a54 <ferror@plt+0x2634>  // b.none
  403a2c:	adrp	x0, 407000 <warn@@Base+0x31e8>
  403a30:	add	x0, x0, #0x30e
  403a34:	bl	4013f0 <gettext@plt>
  403a38:	ldur	x1, [x29, #-16]
  403a3c:	ldur	w2, [x29, #-36]
  403a40:	ldur	x8, [x29, #-96]
  403a44:	ldr	w3, [x8]
  403a48:	bl	403d04 <error@@Base>
  403a4c:	stur	wzr, [x29, #-4]
  403a50:	b	403c7c <ferror@plt+0x285c>
  403a54:	ldur	x8, [x29, #-56]
  403a58:	ldrb	w9, [x8, #7]
  403a5c:	stur	w9, [x29, #-44]
  403a60:	ldr	x10, [sp, #104]
  403a64:	ldr	w9, [x10]
  403a68:	mov	w11, #0xffffffff            	// #-1
  403a6c:	cmp	w9, w11
  403a70:	b.eq	403ab0 <ferror@plt+0x2690>  // b.none
  403a74:	ldur	w8, [x29, #-44]
  403a78:	ldr	x9, [sp, #104]
  403a7c:	ldr	w10, [x9]
  403a80:	cmp	w8, w10
  403a84:	b.eq	403ab0 <ferror@plt+0x2690>  // b.none
  403a88:	adrp	x0, 407000 <warn@@Base+0x31e8>
  403a8c:	add	x0, x0, #0x332
  403a90:	bl	4013f0 <gettext@plt>
  403a94:	ldur	x1, [x29, #-16]
  403a98:	ldur	w2, [x29, #-44]
  403a9c:	ldr	x8, [sp, #104]
  403aa0:	ldr	w3, [x8]
  403aa4:	bl	403d04 <error@@Base>
  403aa8:	stur	wzr, [x29, #-4]
  403aac:	b	403c7c <ferror@plt+0x285c>
  403ab0:	ldur	w8, [x29, #-28]
  403ab4:	cmp	w8, #0x1
  403ab8:	str	w8, [sp, #28]
  403abc:	b.eq	403ad8 <ferror@plt+0x26b8>  // b.none
  403ac0:	b	403ac4 <ferror@plt+0x26a4>
  403ac4:	ldr	w8, [sp, #28]
  403ac8:	cmp	w8, #0x2
  403acc:	b.eq	403b84 <ferror@plt+0x2764>  // b.none
  403ad0:	b	403ad4 <ferror@plt+0x26b4>
  403ad4:	bl	4012e0 <abort@plt>
  403ad8:	ldur	x8, [x29, #-64]
  403adc:	ldr	w9, [x8]
  403ae0:	mov	w10, #0xffffffff            	// #-1
  403ae4:	cmp	w9, w10
  403ae8:	b.eq	403b08 <ferror@plt+0x26e8>  // b.none
  403aec:	ldr	x8, [sp, #96]
  403af0:	ldr	x9, [x8]
  403af4:	ldur	x10, [x29, #-64]
  403af8:	ldrsw	x1, [x10]
  403afc:	ldr	x0, [sp, #40]
  403b00:	mov	w2, #0x2                   	// #2
  403b04:	blr	x9
  403b08:	ldr	x8, [sp, #72]
  403b0c:	ldr	w9, [x8]
  403b10:	mov	w10, #0xffffffff            	// #-1
  403b14:	cmp	w9, w10
  403b18:	b.eq	403b38 <ferror@plt+0x2718>  // b.none
  403b1c:	ldr	x8, [sp, #96]
  403b20:	ldr	x9, [x8]
  403b24:	ldr	x10, [sp, #72]
  403b28:	ldrsw	x1, [x10]
  403b2c:	ldr	x0, [sp, #32]
  403b30:	mov	w2, #0x2                   	// #2
  403b34:	blr	x9
  403b38:	ldr	x8, [sp, #56]
  403b3c:	ldr	w9, [x8]
  403b40:	mov	w10, #0xffffffff            	// #-1
  403b44:	cmp	w9, w10
  403b48:	b.eq	403b5c <ferror@plt+0x273c>  // b.none
  403b4c:	ldr	x8, [sp, #56]
  403b50:	ldr	w9, [x8]
  403b54:	ldr	x10, [sp, #48]
  403b58:	strb	w9, [x10, #7]
  403b5c:	ldur	x3, [x29, #-24]
  403b60:	ldr	x0, [sp, #48]
  403b64:	mov	x1, #0x34                  	// #52
  403b68:	mov	x2, #0x1                   	// #1
  403b6c:	bl	401360 <fwrite@plt>
  403b70:	cmp	x0, #0x1
  403b74:	cset	w8, eq  // eq = none
  403b78:	and	w8, w8, #0x1
  403b7c:	stur	w8, [x29, #-40]
  403b80:	b	403c2c <ferror@plt+0x280c>
  403b84:	ldur	x8, [x29, #-64]
  403b88:	ldr	w9, [x8]
  403b8c:	mov	w10, #0xffffffff            	// #-1
  403b90:	cmp	w9, w10
  403b94:	b.eq	403bb4 <ferror@plt+0x2794>  // b.none
  403b98:	ldr	x8, [sp, #96]
  403b9c:	ldr	x9, [x8]
  403ba0:	ldur	x10, [x29, #-64]
  403ba4:	ldrsw	x1, [x10]
  403ba8:	ldr	x0, [sp, #80]
  403bac:	mov	w2, #0x2                   	// #2
  403bb0:	blr	x9
  403bb4:	ldr	x8, [sp, #72]
  403bb8:	ldr	w9, [x8]
  403bbc:	mov	w10, #0xffffffff            	// #-1
  403bc0:	cmp	w9, w10
  403bc4:	b.eq	403be4 <ferror@plt+0x27c4>  // b.none
  403bc8:	ldr	x8, [sp, #96]
  403bcc:	ldr	x9, [x8]
  403bd0:	ldr	x10, [sp, #72]
  403bd4:	ldrsw	x1, [x10]
  403bd8:	ldr	x0, [sp, #64]
  403bdc:	mov	w2, #0x2                   	// #2
  403be0:	blr	x9
  403be4:	ldr	x8, [sp, #56]
  403be8:	ldr	w9, [x8]
  403bec:	mov	w10, #0xffffffff            	// #-1
  403bf0:	cmp	w9, w10
  403bf4:	b.eq	403c08 <ferror@plt+0x27e8>  // b.none
  403bf8:	ldr	x8, [sp, #56]
  403bfc:	ldr	w9, [x8]
  403c00:	ldr	x10, [sp, #88]
  403c04:	strb	w9, [x10, #7]
  403c08:	ldur	x3, [x29, #-24]
  403c0c:	ldr	x0, [sp, #88]
  403c10:	mov	x1, #0x40                  	// #64
  403c14:	mov	x2, #0x1                   	// #1
  403c18:	bl	401360 <fwrite@plt>
  403c1c:	cmp	x0, #0x1
  403c20:	cset	w8, eq  // eq = none
  403c24:	and	w8, w8, #0x1
  403c28:	stur	w8, [x29, #-40]
  403c2c:	ldur	w8, [x29, #-40]
  403c30:	cmp	w8, #0x1
  403c34:	b.eq	403c74 <ferror@plt+0x2854>  // b.none
  403c38:	adrp	x0, 407000 <warn@@Base+0x31e8>
  403c3c:	add	x0, x0, #0x358
  403c40:	bl	4013f0 <gettext@plt>
  403c44:	ldur	x1, [x29, #-16]
  403c48:	str	x0, [sp, #16]
  403c4c:	str	x1, [sp, #8]
  403c50:	bl	4013d0 <__errno_location@plt>
  403c54:	ldr	w0, [x0]
  403c58:	bl	4012b0 <strerror@plt>
  403c5c:	ldr	x1, [sp, #16]
  403c60:	str	x0, [sp]
  403c64:	mov	x0, x1
  403c68:	ldr	x1, [sp, #8]
  403c6c:	ldr	x2, [sp]
  403c70:	bl	403d04 <error@@Base>
  403c74:	ldur	w8, [x29, #-40]
  403c78:	stur	w8, [x29, #-4]
  403c7c:	ldur	w0, [x29, #-4]
  403c80:	ldp	x29, x30, [sp, #208]
  403c84:	add	sp, sp, #0xe0
  403c88:	ret
  403c8c:	sub	sp, sp, #0x30
  403c90:	stp	x29, x30, [sp, #32]
  403c94:	add	x29, sp, #0x20
  403c98:	adrp	x8, 407000 <warn@@Base+0x31e8>
  403c9c:	add	x8, x8, #0x3e7
  403ca0:	adrp	x2, 407000 <warn@@Base+0x31e8>
  403ca4:	add	x2, x2, #0x3f2
  403ca8:	adrp	x9, 407000 <warn@@Base+0x31e8>
  403cac:	add	x9, x9, #0x406
  403cb0:	adrp	x10, 407000 <warn@@Base+0x31e8>
  403cb4:	add	x10, x10, #0x439
  403cb8:	mov	w11, wzr
  403cbc:	stur	x0, [x29, #-8]
  403cc0:	ldur	x1, [x29, #-8]
  403cc4:	mov	x0, x8
  403cc8:	str	x9, [sp, #16]
  403ccc:	str	x10, [sp, #8]
  403cd0:	str	w11, [sp, #4]
  403cd4:	bl	4013b0 <printf@plt>
  403cd8:	ldr	x8, [sp, #16]
  403cdc:	mov	x0, x8
  403ce0:	bl	4013f0 <gettext@plt>
  403ce4:	bl	4013b0 <printf@plt>
  403ce8:	ldr	x8, [sp, #8]
  403cec:	mov	x0, x8
  403cf0:	bl	4013f0 <gettext@plt>
  403cf4:	bl	4013b0 <printf@plt>
  403cf8:	ldr	w11, [sp, #4]
  403cfc:	mov	w0, w11
  403d00:	bl	401190 <exit@plt>

0000000000403d04 <error@@Base>:
  403d04:	sub	sp, sp, #0x160
  403d08:	stp	x29, x30, [sp, #320]
  403d0c:	str	x28, [sp, #336]
  403d10:	add	x29, sp, #0x140
  403d14:	sub	x8, x29, #0x28
  403d18:	str	q7, [sp, #160]
  403d1c:	str	q6, [sp, #144]
  403d20:	str	q5, [sp, #128]
  403d24:	str	q4, [sp, #112]
  403d28:	str	q3, [sp, #96]
  403d2c:	str	q2, [sp, #80]
  403d30:	str	q1, [sp, #64]
  403d34:	str	q0, [sp, #48]
  403d38:	stur	x7, [x29, #-88]
  403d3c:	stur	x6, [x29, #-96]
  403d40:	stur	x5, [x29, #-104]
  403d44:	stur	x4, [x29, #-112]
  403d48:	stur	x3, [x29, #-120]
  403d4c:	stur	x2, [x29, #-128]
  403d50:	stur	x1, [x29, #-136]
  403d54:	stur	x0, [x29, #-8]
  403d58:	adrp	x9, 419000 <warn@@Base+0x151e8>
  403d5c:	ldr	x0, [x9, #808]
  403d60:	str	x8, [sp, #40]
  403d64:	bl	401380 <fflush@plt>
  403d68:	mov	w10, #0xffffff80            	// #-128
  403d6c:	stur	w10, [x29, #-12]
  403d70:	mov	w10, #0xffffffc8            	// #-56
  403d74:	stur	w10, [x29, #-16]
  403d78:	add	x8, sp, #0x30
  403d7c:	add	x8, x8, #0x80
  403d80:	stur	x8, [x29, #-24]
  403d84:	sub	x8, x29, #0x88
  403d88:	add	x8, x8, #0x38
  403d8c:	stur	x8, [x29, #-32]
  403d90:	add	x8, x29, #0x20
  403d94:	stur	x8, [x29, #-40]
  403d98:	adrp	x8, 419000 <warn@@Base+0x151e8>
  403d9c:	ldr	x9, [x8, #784]
  403da0:	adrp	x11, 407000 <warn@@Base+0x31e8>
  403da4:	add	x11, x11, #0x5a0
  403da8:	str	w0, [sp, #36]
  403dac:	mov	x0, x11
  403db0:	str	x8, [sp, #24]
  403db4:	str	x9, [sp, #16]
  403db8:	bl	4013f0 <gettext@plt>
  403dbc:	adrp	x8, 419000 <warn@@Base+0x151e8>
  403dc0:	ldr	x2, [x8, #384]
  403dc4:	ldr	x8, [sp, #16]
  403dc8:	str	x0, [sp, #8]
  403dcc:	mov	x0, x8
  403dd0:	ldr	x1, [sp, #8]
  403dd4:	bl	401400 <fprintf@plt>
  403dd8:	ldr	x8, [sp, #24]
  403ddc:	ldr	x9, [x8, #784]
  403de0:	ldur	x1, [x29, #-8]
  403de4:	ldr	x11, [sp, #40]
  403de8:	ldr	q0, [x11]
  403dec:	ldr	q1, [x11, #16]
  403df0:	stur	q1, [x29, #-64]
  403df4:	stur	q0, [x29, #-80]
  403df8:	sub	x2, x29, #0x50
  403dfc:	str	w0, [sp, #4]
  403e00:	mov	x0, x9
  403e04:	bl	4013a0 <vfprintf@plt>
  403e08:	ldr	x28, [sp, #336]
  403e0c:	ldp	x29, x30, [sp, #320]
  403e10:	add	sp, sp, #0x160
  403e14:	ret

0000000000403e18 <warn@@Base>:
  403e18:	sub	sp, sp, #0x160
  403e1c:	stp	x29, x30, [sp, #320]
  403e20:	str	x28, [sp, #336]
  403e24:	add	x29, sp, #0x140
  403e28:	sub	x8, x29, #0x28
  403e2c:	str	q7, [sp, #160]
  403e30:	str	q6, [sp, #144]
  403e34:	str	q5, [sp, #128]
  403e38:	str	q4, [sp, #112]
  403e3c:	str	q3, [sp, #96]
  403e40:	str	q2, [sp, #80]
  403e44:	str	q1, [sp, #64]
  403e48:	str	q0, [sp, #48]
  403e4c:	stur	x7, [x29, #-88]
  403e50:	stur	x6, [x29, #-96]
  403e54:	stur	x5, [x29, #-104]
  403e58:	stur	x4, [x29, #-112]
  403e5c:	stur	x3, [x29, #-120]
  403e60:	stur	x2, [x29, #-128]
  403e64:	stur	x1, [x29, #-136]
  403e68:	stur	x0, [x29, #-8]
  403e6c:	adrp	x9, 419000 <warn@@Base+0x151e8>
  403e70:	ldr	x0, [x9, #808]
  403e74:	str	x8, [sp, #40]
  403e78:	bl	401380 <fflush@plt>
  403e7c:	mov	w10, #0xffffff80            	// #-128
  403e80:	stur	w10, [x29, #-12]
  403e84:	mov	w10, #0xffffffc8            	// #-56
  403e88:	stur	w10, [x29, #-16]
  403e8c:	add	x8, sp, #0x30
  403e90:	add	x8, x8, #0x80
  403e94:	stur	x8, [x29, #-24]
  403e98:	sub	x8, x29, #0x88
  403e9c:	add	x8, x8, #0x38
  403ea0:	stur	x8, [x29, #-32]
  403ea4:	add	x8, x29, #0x20
  403ea8:	stur	x8, [x29, #-40]
  403eac:	adrp	x8, 419000 <warn@@Base+0x151e8>
  403eb0:	ldr	x9, [x8, #784]
  403eb4:	adrp	x11, 407000 <warn@@Base+0x31e8>
  403eb8:	add	x11, x11, #0x5ac
  403ebc:	str	w0, [sp, #36]
  403ec0:	mov	x0, x11
  403ec4:	str	x8, [sp, #24]
  403ec8:	str	x9, [sp, #16]
  403ecc:	bl	4013f0 <gettext@plt>
  403ed0:	adrp	x8, 419000 <warn@@Base+0x151e8>
  403ed4:	ldr	x2, [x8, #384]
  403ed8:	ldr	x8, [sp, #16]
  403edc:	str	x0, [sp, #8]
  403ee0:	mov	x0, x8
  403ee4:	ldr	x1, [sp, #8]
  403ee8:	bl	401400 <fprintf@plt>
  403eec:	ldr	x8, [sp, #24]
  403ef0:	ldr	x9, [x8, #784]
  403ef4:	ldur	x1, [x29, #-8]
  403ef8:	ldr	x11, [sp, #40]
  403efc:	ldr	q0, [x11]
  403f00:	ldr	q1, [x11, #16]
  403f04:	stur	q1, [x29, #-64]
  403f08:	stur	q0, [x29, #-80]
  403f0c:	sub	x2, x29, #0x50
  403f10:	str	w0, [sp, #4]
  403f14:	mov	x0, x9
  403f18:	bl	4013a0 <vfprintf@plt>
  403f1c:	ldr	x28, [sp, #336]
  403f20:	ldp	x29, x30, [sp, #320]
  403f24:	add	sp, sp, #0x160
  403f28:	ret
  403f2c:	sub	sp, sp, #0x30
  403f30:	stp	x29, x30, [sp, #32]
  403f34:	add	x29, sp, #0x20
  403f38:	stur	x0, [x29, #-8]
  403f3c:	str	x1, [sp, #16]
  403f40:	str	w2, [sp, #12]
  403f44:	ldr	w8, [sp, #12]
  403f48:	subs	w8, w8, #0x1
  403f4c:	mov	w9, w8
  403f50:	ubfx	x9, x9, #0, #32
  403f54:	cmp	x9, #0x7
  403f58:	str	x9, [sp]
  403f5c:	b.hi	40402c <warn@@Base+0x214>  // b.pmore
  403f60:	adrp	x8, 407000 <warn@@Base+0x31e8>
  403f64:	add	x8, x8, #0x500
  403f68:	ldr	x11, [sp]
  403f6c:	ldrsw	x10, [x8, x11, lsl #2]
  403f70:	add	x9, x8, x10
  403f74:	br	x9
  403f78:	ldr	x8, [sp, #16]
  403f7c:	lsr	x8, x8, #24
  403f80:	lsr	x8, x8, #24
  403f84:	lsr	x8, x8, #8
  403f88:	and	x8, x8, #0xff
  403f8c:	ldur	x9, [x29, #-8]
  403f90:	strb	w8, [x9, #7]
  403f94:	ldr	x9, [sp, #16]
  403f98:	lsr	x9, x9, #24
  403f9c:	lsr	x9, x9, #24
  403fa0:	and	x9, x9, #0xff
  403fa4:	ldur	x10, [x29, #-8]
  403fa8:	strb	w9, [x10, #6]
  403fac:	ldr	x10, [sp, #16]
  403fb0:	lsr	x10, x10, #24
  403fb4:	lsr	x10, x10, #16
  403fb8:	and	x10, x10, #0xff
  403fbc:	ldur	x11, [x29, #-8]
  403fc0:	strb	w10, [x11, #5]
  403fc4:	ldr	x11, [sp, #16]
  403fc8:	lsr	x11, x11, #24
  403fcc:	lsr	x11, x11, #8
  403fd0:	and	x11, x11, #0xff
  403fd4:	ldur	x12, [x29, #-8]
  403fd8:	strb	w11, [x12, #4]
  403fdc:	ldr	x8, [sp, #16]
  403fe0:	lsr	x8, x8, #24
  403fe4:	and	x8, x8, #0xff
  403fe8:	ldur	x9, [x29, #-8]
  403fec:	strb	w8, [x9, #3]
  403ff0:	ldr	x8, [sp, #16]
  403ff4:	lsr	x8, x8, #16
  403ff8:	and	x8, x8, #0xff
  403ffc:	ldur	x9, [x29, #-8]
  404000:	strb	w8, [x9, #2]
  404004:	ldr	x8, [sp, #16]
  404008:	lsr	x8, x8, #8
  40400c:	and	x8, x8, #0xff
  404010:	ldur	x9, [x29, #-8]
  404014:	strb	w8, [x9, #1]
  404018:	ldr	x8, [sp, #16]
  40401c:	and	x8, x8, #0xff
  404020:	ldur	x9, [x29, #-8]
  404024:	strb	w8, [x9]
  404028:	b	404044 <warn@@Base+0x22c>
  40402c:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404030:	add	x0, x0, #0x5ba
  404034:	bl	4013f0 <gettext@plt>
  404038:	ldr	w1, [sp, #12]
  40403c:	bl	403d04 <error@@Base>
  404040:	bl	4012e0 <abort@plt>
  404044:	ldp	x29, x30, [sp, #32]
  404048:	add	sp, sp, #0x30
  40404c:	ret
  404050:	sub	sp, sp, #0x30
  404054:	stp	x29, x30, [sp, #32]
  404058:	add	x29, sp, #0x20
  40405c:	stur	x0, [x29, #-8]
  404060:	str	x1, [sp, #16]
  404064:	str	w2, [sp, #12]
  404068:	ldr	w8, [sp, #12]
  40406c:	subs	w8, w8, #0x1
  404070:	mov	w9, w8
  404074:	ubfx	x9, x9, #0, #32
  404078:	cmp	x9, #0x7
  40407c:	str	x9, [sp]
  404080:	b.hi	404168 <warn@@Base+0x350>  // b.pmore
  404084:	adrp	x8, 407000 <warn@@Base+0x31e8>
  404088:	add	x8, x8, #0x520
  40408c:	ldr	x11, [sp]
  404090:	ldrsw	x10, [x8, x11, lsl #2]
  404094:	add	x9, x8, x10
  404098:	br	x9
  40409c:	ldr	x8, [sp, #16]
  4040a0:	and	x8, x8, #0xff
  4040a4:	ldur	x9, [x29, #-8]
  4040a8:	strb	w8, [x9, #7]
  4040ac:	ldr	x9, [sp, #16]
  4040b0:	lsr	x9, x9, #8
  4040b4:	and	x9, x9, #0xff
  4040b8:	ldur	x10, [x29, #-8]
  4040bc:	strb	w9, [x10, #6]
  4040c0:	ldr	x10, [sp, #16]
  4040c4:	lsr	x10, x10, #16
  4040c8:	and	x10, x10, #0xff
  4040cc:	ldur	x11, [x29, #-8]
  4040d0:	strb	w10, [x11, #5]
  4040d4:	ldr	x11, [sp, #16]
  4040d8:	lsr	x11, x11, #24
  4040dc:	and	x11, x11, #0xff
  4040e0:	ldur	x12, [x29, #-8]
  4040e4:	strb	w11, [x12, #4]
  4040e8:	ldr	x12, [sp, #16]
  4040ec:	lsr	x12, x12, #16
  4040f0:	str	x12, [sp, #16]
  4040f4:	ldr	x12, [sp, #16]
  4040f8:	lsr	x12, x12, #16
  4040fc:	str	x12, [sp, #16]
  404100:	ldr	x8, [sp, #16]
  404104:	and	x8, x8, #0xff
  404108:	ldur	x9, [x29, #-8]
  40410c:	strb	w8, [x9, #3]
  404110:	ldr	x9, [sp, #16]
  404114:	lsr	x9, x9, #8
  404118:	str	x9, [sp, #16]
  40411c:	ldr	x8, [sp, #16]
  404120:	and	x8, x8, #0xff
  404124:	ldur	x9, [x29, #-8]
  404128:	strb	w8, [x9, #2]
  40412c:	ldr	x9, [sp, #16]
  404130:	lsr	x9, x9, #8
  404134:	str	x9, [sp, #16]
  404138:	ldr	x8, [sp, #16]
  40413c:	and	x8, x8, #0xff
  404140:	ldur	x9, [x29, #-8]
  404144:	strb	w8, [x9, #1]
  404148:	ldr	x9, [sp, #16]
  40414c:	lsr	x9, x9, #8
  404150:	str	x9, [sp, #16]
  404154:	ldr	x8, [sp, #16]
  404158:	and	x8, x8, #0xff
  40415c:	ldur	x9, [x29, #-8]
  404160:	strb	w8, [x9]
  404164:	b	404180 <warn@@Base+0x368>
  404168:	adrp	x0, 407000 <warn@@Base+0x31e8>
  40416c:	add	x0, x0, #0x5ba
  404170:	bl	4013f0 <gettext@plt>
  404174:	ldr	w1, [sp, #12]
  404178:	bl	403d04 <error@@Base>
  40417c:	bl	4012e0 <abort@plt>
  404180:	ldp	x29, x30, [sp, #32]
  404184:	add	sp, sp, #0x30
  404188:	ret
  40418c:	sub	sp, sp, #0x30
  404190:	stp	x29, x30, [sp, #32]
  404194:	add	x29, sp, #0x20
  404198:	str	x0, [sp, #16]
  40419c:	str	w1, [sp, #12]
  4041a0:	ldr	w8, [sp, #12]
  4041a4:	subs	w8, w8, #0x1
  4041a8:	mov	w9, w8
  4041ac:	ubfx	x9, x9, #0, #32
  4041b0:	cmp	x9, #0x7
  4041b4:	str	x9, [sp]
  4041b8:	b.hi	404434 <warn@@Base+0x61c>  // b.pmore
  4041bc:	adrp	x8, 407000 <warn@@Base+0x31e8>
  4041c0:	add	x8, x8, #0x540
  4041c4:	ldr	x11, [sp]
  4041c8:	ldrsw	x10, [x8, x11, lsl #2]
  4041cc:	add	x9, x8, x10
  4041d0:	br	x9
  4041d4:	ldr	x8, [sp, #16]
  4041d8:	ldrb	w9, [x8]
  4041dc:	mov	w8, w9
  4041e0:	stur	x8, [x29, #-8]
  4041e4:	b	40444c <warn@@Base+0x634>
  4041e8:	ldr	x8, [sp, #16]
  4041ec:	ldrb	w9, [x8]
  4041f0:	ldr	x8, [sp, #16]
  4041f4:	ldrb	w10, [x8, #1]
  4041f8:	orr	w9, w9, w10, lsl #8
  4041fc:	mov	w8, w9
  404200:	ubfx	x8, x8, #0, #32
  404204:	stur	x8, [x29, #-8]
  404208:	b	40444c <warn@@Base+0x634>
  40420c:	ldr	x8, [sp, #16]
  404210:	ldrb	w9, [x8]
  404214:	mov	w8, w9
  404218:	ldr	x10, [sp, #16]
  40421c:	ldrb	w9, [x10, #1]
  404220:	mov	w10, w9
  404224:	orr	x8, x8, x10, lsl #8
  404228:	ldr	x10, [sp, #16]
  40422c:	ldrb	w9, [x10, #2]
  404230:	mov	w10, w9
  404234:	orr	x8, x8, x10, lsl #16
  404238:	stur	x8, [x29, #-8]
  40423c:	b	40444c <warn@@Base+0x634>
  404240:	ldr	x8, [sp, #16]
  404244:	ldrb	w9, [x8]
  404248:	mov	w8, w9
  40424c:	ldr	x10, [sp, #16]
  404250:	ldrb	w9, [x10, #1]
  404254:	mov	w10, w9
  404258:	orr	x8, x8, x10, lsl #8
  40425c:	ldr	x10, [sp, #16]
  404260:	ldrb	w9, [x10, #2]
  404264:	mov	w10, w9
  404268:	orr	x8, x8, x10, lsl #16
  40426c:	ldr	x10, [sp, #16]
  404270:	ldrb	w9, [x10, #3]
  404274:	mov	w10, w9
  404278:	orr	x8, x8, x10, lsl #24
  40427c:	stur	x8, [x29, #-8]
  404280:	b	40444c <warn@@Base+0x634>
  404284:	ldr	x8, [sp, #16]
  404288:	ldrb	w9, [x8]
  40428c:	mov	w8, w9
  404290:	ldr	x10, [sp, #16]
  404294:	ldrb	w9, [x10, #1]
  404298:	mov	w10, w9
  40429c:	orr	x8, x8, x10, lsl #8
  4042a0:	ldr	x10, [sp, #16]
  4042a4:	ldrb	w9, [x10, #2]
  4042a8:	mov	w10, w9
  4042ac:	orr	x8, x8, x10, lsl #16
  4042b0:	ldr	x10, [sp, #16]
  4042b4:	ldrb	w9, [x10, #3]
  4042b8:	mov	w10, w9
  4042bc:	orr	x8, x8, x10, lsl #24
  4042c0:	ldr	x10, [sp, #16]
  4042c4:	ldrb	w9, [x10, #4]
  4042c8:	mov	w10, w9
  4042cc:	orr	x8, x8, x10, lsl #32
  4042d0:	stur	x8, [x29, #-8]
  4042d4:	b	40444c <warn@@Base+0x634>
  4042d8:	ldr	x8, [sp, #16]
  4042dc:	ldrb	w9, [x8]
  4042e0:	mov	w8, w9
  4042e4:	ldr	x10, [sp, #16]
  4042e8:	ldrb	w9, [x10, #1]
  4042ec:	mov	w10, w9
  4042f0:	orr	x8, x8, x10, lsl #8
  4042f4:	ldr	x10, [sp, #16]
  4042f8:	ldrb	w9, [x10, #2]
  4042fc:	mov	w10, w9
  404300:	orr	x8, x8, x10, lsl #16
  404304:	ldr	x10, [sp, #16]
  404308:	ldrb	w9, [x10, #3]
  40430c:	mov	w10, w9
  404310:	orr	x8, x8, x10, lsl #24
  404314:	ldr	x10, [sp, #16]
  404318:	ldrb	w9, [x10, #4]
  40431c:	mov	w10, w9
  404320:	orr	x8, x8, x10, lsl #32
  404324:	ldr	x10, [sp, #16]
  404328:	ldrb	w9, [x10, #5]
  40432c:	mov	w10, w9
  404330:	orr	x8, x8, x10, lsl #40
  404334:	stur	x8, [x29, #-8]
  404338:	b	40444c <warn@@Base+0x634>
  40433c:	ldr	x8, [sp, #16]
  404340:	ldrb	w9, [x8]
  404344:	mov	w8, w9
  404348:	ldr	x10, [sp, #16]
  40434c:	ldrb	w9, [x10, #1]
  404350:	mov	w10, w9
  404354:	orr	x8, x8, x10, lsl #8
  404358:	ldr	x10, [sp, #16]
  40435c:	ldrb	w9, [x10, #2]
  404360:	mov	w10, w9
  404364:	orr	x8, x8, x10, lsl #16
  404368:	ldr	x10, [sp, #16]
  40436c:	ldrb	w9, [x10, #3]
  404370:	mov	w10, w9
  404374:	orr	x8, x8, x10, lsl #24
  404378:	ldr	x10, [sp, #16]
  40437c:	ldrb	w9, [x10, #4]
  404380:	mov	w10, w9
  404384:	orr	x8, x8, x10, lsl #32
  404388:	ldr	x10, [sp, #16]
  40438c:	ldrb	w9, [x10, #5]
  404390:	mov	w10, w9
  404394:	orr	x8, x8, x10, lsl #40
  404398:	ldr	x10, [sp, #16]
  40439c:	ldrb	w9, [x10, #6]
  4043a0:	mov	w10, w9
  4043a4:	orr	x8, x8, x10, lsl #48
  4043a8:	stur	x8, [x29, #-8]
  4043ac:	b	40444c <warn@@Base+0x634>
  4043b0:	ldr	x8, [sp, #16]
  4043b4:	ldrb	w9, [x8]
  4043b8:	mov	w8, w9
  4043bc:	ldr	x10, [sp, #16]
  4043c0:	ldrb	w9, [x10, #1]
  4043c4:	mov	w10, w9
  4043c8:	orr	x8, x8, x10, lsl #8
  4043cc:	ldr	x10, [sp, #16]
  4043d0:	ldrb	w9, [x10, #2]
  4043d4:	mov	w10, w9
  4043d8:	orr	x8, x8, x10, lsl #16
  4043dc:	ldr	x10, [sp, #16]
  4043e0:	ldrb	w9, [x10, #3]
  4043e4:	mov	w10, w9
  4043e8:	orr	x8, x8, x10, lsl #24
  4043ec:	ldr	x10, [sp, #16]
  4043f0:	ldrb	w9, [x10, #4]
  4043f4:	mov	w10, w9
  4043f8:	orr	x8, x8, x10, lsl #32
  4043fc:	ldr	x10, [sp, #16]
  404400:	ldrb	w9, [x10, #5]
  404404:	mov	w10, w9
  404408:	orr	x8, x8, x10, lsl #40
  40440c:	ldr	x10, [sp, #16]
  404410:	ldrb	w9, [x10, #6]
  404414:	mov	w10, w9
  404418:	orr	x8, x8, x10, lsl #48
  40441c:	ldr	x10, [sp, #16]
  404420:	ldrb	w9, [x10, #7]
  404424:	mov	w10, w9
  404428:	orr	x8, x8, x10, lsl #56
  40442c:	stur	x8, [x29, #-8]
  404430:	b	40444c <warn@@Base+0x634>
  404434:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404438:	add	x0, x0, #0x5ba
  40443c:	bl	4013f0 <gettext@plt>
  404440:	ldr	w1, [sp, #12]
  404444:	bl	403d04 <error@@Base>
  404448:	bl	4012e0 <abort@plt>
  40444c:	ldur	x0, [x29, #-8]
  404450:	ldp	x29, x30, [sp, #32]
  404454:	add	sp, sp, #0x30
  404458:	ret
  40445c:	sub	sp, sp, #0x30
  404460:	stp	x29, x30, [sp, #32]
  404464:	add	x29, sp, #0x20
  404468:	str	x0, [sp, #16]
  40446c:	str	w1, [sp, #12]
  404470:	ldr	w8, [sp, #12]
  404474:	subs	w8, w8, #0x1
  404478:	mov	w9, w8
  40447c:	ubfx	x9, x9, #0, #32
  404480:	cmp	x9, #0x7
  404484:	str	x9, [sp]
  404488:	b.hi	404704 <warn@@Base+0x8ec>  // b.pmore
  40448c:	adrp	x8, 407000 <warn@@Base+0x31e8>
  404490:	add	x8, x8, #0x560
  404494:	ldr	x11, [sp]
  404498:	ldrsw	x10, [x8, x11, lsl #2]
  40449c:	add	x9, x8, x10
  4044a0:	br	x9
  4044a4:	ldr	x8, [sp, #16]
  4044a8:	ldrb	w9, [x8]
  4044ac:	mov	w8, w9
  4044b0:	stur	x8, [x29, #-8]
  4044b4:	b	40471c <warn@@Base+0x904>
  4044b8:	ldr	x8, [sp, #16]
  4044bc:	ldrb	w9, [x8, #1]
  4044c0:	ldr	x8, [sp, #16]
  4044c4:	ldrb	w10, [x8]
  4044c8:	orr	w9, w9, w10, lsl #8
  4044cc:	mov	w8, w9
  4044d0:	ubfx	x8, x8, #0, #32
  4044d4:	stur	x8, [x29, #-8]
  4044d8:	b	40471c <warn@@Base+0x904>
  4044dc:	ldr	x8, [sp, #16]
  4044e0:	ldrb	w9, [x8, #2]
  4044e4:	mov	w8, w9
  4044e8:	ldr	x10, [sp, #16]
  4044ec:	ldrb	w9, [x10, #1]
  4044f0:	mov	w10, w9
  4044f4:	orr	x8, x8, x10, lsl #8
  4044f8:	ldr	x10, [sp, #16]
  4044fc:	ldrb	w9, [x10]
  404500:	mov	w10, w9
  404504:	orr	x8, x8, x10, lsl #16
  404508:	stur	x8, [x29, #-8]
  40450c:	b	40471c <warn@@Base+0x904>
  404510:	ldr	x8, [sp, #16]
  404514:	ldrb	w9, [x8, #3]
  404518:	mov	w8, w9
  40451c:	ldr	x10, [sp, #16]
  404520:	ldrb	w9, [x10, #2]
  404524:	mov	w10, w9
  404528:	orr	x8, x8, x10, lsl #8
  40452c:	ldr	x10, [sp, #16]
  404530:	ldrb	w9, [x10, #1]
  404534:	mov	w10, w9
  404538:	orr	x8, x8, x10, lsl #16
  40453c:	ldr	x10, [sp, #16]
  404540:	ldrb	w9, [x10]
  404544:	mov	w10, w9
  404548:	orr	x8, x8, x10, lsl #24
  40454c:	stur	x8, [x29, #-8]
  404550:	b	40471c <warn@@Base+0x904>
  404554:	ldr	x8, [sp, #16]
  404558:	ldrb	w9, [x8, #4]
  40455c:	mov	w8, w9
  404560:	ldr	x10, [sp, #16]
  404564:	ldrb	w9, [x10, #3]
  404568:	mov	w10, w9
  40456c:	orr	x8, x8, x10, lsl #8
  404570:	ldr	x10, [sp, #16]
  404574:	ldrb	w9, [x10, #2]
  404578:	mov	w10, w9
  40457c:	orr	x8, x8, x10, lsl #16
  404580:	ldr	x10, [sp, #16]
  404584:	ldrb	w9, [x10, #1]
  404588:	mov	w10, w9
  40458c:	orr	x8, x8, x10, lsl #24
  404590:	ldr	x10, [sp, #16]
  404594:	ldrb	w9, [x10]
  404598:	mov	w10, w9
  40459c:	orr	x8, x8, x10, lsl #32
  4045a0:	stur	x8, [x29, #-8]
  4045a4:	b	40471c <warn@@Base+0x904>
  4045a8:	ldr	x8, [sp, #16]
  4045ac:	ldrb	w9, [x8, #5]
  4045b0:	mov	w8, w9
  4045b4:	ldr	x10, [sp, #16]
  4045b8:	ldrb	w9, [x10, #4]
  4045bc:	mov	w10, w9
  4045c0:	orr	x8, x8, x10, lsl #8
  4045c4:	ldr	x10, [sp, #16]
  4045c8:	ldrb	w9, [x10, #3]
  4045cc:	mov	w10, w9
  4045d0:	orr	x8, x8, x10, lsl #16
  4045d4:	ldr	x10, [sp, #16]
  4045d8:	ldrb	w9, [x10, #2]
  4045dc:	mov	w10, w9
  4045e0:	orr	x8, x8, x10, lsl #24
  4045e4:	ldr	x10, [sp, #16]
  4045e8:	ldrb	w9, [x10, #1]
  4045ec:	mov	w10, w9
  4045f0:	orr	x8, x8, x10, lsl #32
  4045f4:	ldr	x10, [sp, #16]
  4045f8:	ldrb	w9, [x10]
  4045fc:	mov	w10, w9
  404600:	orr	x8, x8, x10, lsl #40
  404604:	stur	x8, [x29, #-8]
  404608:	b	40471c <warn@@Base+0x904>
  40460c:	ldr	x8, [sp, #16]
  404610:	ldrb	w9, [x8, #6]
  404614:	mov	w8, w9
  404618:	ldr	x10, [sp, #16]
  40461c:	ldrb	w9, [x10, #5]
  404620:	mov	w10, w9
  404624:	orr	x8, x8, x10, lsl #8
  404628:	ldr	x10, [sp, #16]
  40462c:	ldrb	w9, [x10, #4]
  404630:	mov	w10, w9
  404634:	orr	x8, x8, x10, lsl #16
  404638:	ldr	x10, [sp, #16]
  40463c:	ldrb	w9, [x10, #3]
  404640:	mov	w10, w9
  404644:	orr	x8, x8, x10, lsl #24
  404648:	ldr	x10, [sp, #16]
  40464c:	ldrb	w9, [x10, #2]
  404650:	mov	w10, w9
  404654:	orr	x8, x8, x10, lsl #32
  404658:	ldr	x10, [sp, #16]
  40465c:	ldrb	w9, [x10, #1]
  404660:	mov	w10, w9
  404664:	orr	x8, x8, x10, lsl #40
  404668:	ldr	x10, [sp, #16]
  40466c:	ldrb	w9, [x10]
  404670:	mov	w10, w9
  404674:	orr	x8, x8, x10, lsl #48
  404678:	stur	x8, [x29, #-8]
  40467c:	b	40471c <warn@@Base+0x904>
  404680:	ldr	x8, [sp, #16]
  404684:	ldrb	w9, [x8, #7]
  404688:	mov	w8, w9
  40468c:	ldr	x10, [sp, #16]
  404690:	ldrb	w9, [x10, #6]
  404694:	mov	w10, w9
  404698:	orr	x8, x8, x10, lsl #8
  40469c:	ldr	x10, [sp, #16]
  4046a0:	ldrb	w9, [x10, #5]
  4046a4:	mov	w10, w9
  4046a8:	orr	x8, x8, x10, lsl #16
  4046ac:	ldr	x10, [sp, #16]
  4046b0:	ldrb	w9, [x10, #4]
  4046b4:	mov	w10, w9
  4046b8:	orr	x8, x8, x10, lsl #24
  4046bc:	ldr	x10, [sp, #16]
  4046c0:	ldrb	w9, [x10, #3]
  4046c4:	mov	w10, w9
  4046c8:	orr	x8, x8, x10, lsl #32
  4046cc:	ldr	x10, [sp, #16]
  4046d0:	ldrb	w9, [x10, #2]
  4046d4:	mov	w10, w9
  4046d8:	orr	x8, x8, x10, lsl #40
  4046dc:	ldr	x10, [sp, #16]
  4046e0:	ldrb	w9, [x10, #1]
  4046e4:	mov	w10, w9
  4046e8:	orr	x8, x8, x10, lsl #48
  4046ec:	ldr	x10, [sp, #16]
  4046f0:	ldrb	w9, [x10]
  4046f4:	mov	w10, w9
  4046f8:	orr	x8, x8, x10, lsl #56
  4046fc:	stur	x8, [x29, #-8]
  404700:	b	40471c <warn@@Base+0x904>
  404704:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404708:	add	x0, x0, #0x5ba
  40470c:	bl	4013f0 <gettext@plt>
  404710:	ldr	w1, [sp, #12]
  404714:	bl	403d04 <error@@Base>
  404718:	bl	4012e0 <abort@plt>
  40471c:	ldur	x0, [x29, #-8]
  404720:	ldp	x29, x30, [sp, #32]
  404724:	add	sp, sp, #0x30
  404728:	ret
  40472c:	sub	sp, sp, #0x40
  404730:	stp	x29, x30, [sp, #48]
  404734:	add	x29, sp, #0x30
  404738:	adrp	x8, 419000 <warn@@Base+0x151e8>
  40473c:	add	x8, x8, #0x430
  404740:	stur	x0, [x29, #-16]
  404744:	stur	w1, [x29, #-20]
  404748:	ldr	x8, [x8]
  40474c:	ldur	x0, [x29, #-16]
  404750:	ldur	w1, [x29, #-20]
  404754:	blr	x8
  404758:	str	x0, [sp, #16]
  40475c:	ldur	w9, [x29, #-20]
  404760:	subs	w9, w9, #0x1
  404764:	mov	w8, w9
  404768:	ubfx	x8, x8, #0, #32
  40476c:	cmp	x8, #0x7
  404770:	str	x8, [sp, #8]
  404774:	b.hi	4047f0 <warn@@Base+0x9d8>  // b.pmore
  404778:	adrp	x8, 407000 <warn@@Base+0x31e8>
  40477c:	add	x8, x8, #0x580
  404780:	ldr	x11, [sp, #8]
  404784:	ldrsw	x10, [x8, x11, lsl #2]
  404788:	add	x9, x8, x10
  40478c:	br	x9
  404790:	ldr	x8, [sp, #16]
  404794:	eor	x8, x8, #0x80
  404798:	subs	x8, x8, #0x80
  40479c:	stur	x8, [x29, #-8]
  4047a0:	b	4047f4 <warn@@Base+0x9dc>
  4047a4:	ldr	x8, [sp, #16]
  4047a8:	eor	x8, x8, #0x8000
  4047ac:	subs	x8, x8, #0x8, lsl #12
  4047b0:	stur	x8, [x29, #-8]
  4047b4:	b	4047f4 <warn@@Base+0x9dc>
  4047b8:	ldr	x8, [sp, #16]
  4047bc:	eor	x8, x8, #0x800000
  4047c0:	subs	x8, x8, #0x800, lsl #12
  4047c4:	stur	x8, [x29, #-8]
  4047c8:	b	4047f4 <warn@@Base+0x9dc>
  4047cc:	ldr	x8, [sp, #16]
  4047d0:	mov	x9, #0x80000000            	// #2147483648
  4047d4:	eor	x8, x8, #0x80000000
  4047d8:	subs	x8, x8, x9
  4047dc:	stur	x8, [x29, #-8]
  4047e0:	b	4047f4 <warn@@Base+0x9dc>
  4047e4:	ldr	x8, [sp, #16]
  4047e8:	stur	x8, [x29, #-8]
  4047ec:	b	4047f4 <warn@@Base+0x9dc>
  4047f0:	bl	4012e0 <abort@plt>
  4047f4:	ldur	x0, [x29, #-8]
  4047f8:	ldp	x29, x30, [sp, #48]
  4047fc:	add	sp, sp, #0x40
  404800:	ret
  404804:	sub	sp, sp, #0x30
  404808:	stp	x29, x30, [sp, #32]
  40480c:	add	x29, sp, #0x20
  404810:	adrp	x8, 419000 <warn@@Base+0x151e8>
  404814:	add	x8, x8, #0x430
  404818:	adrp	x9, 404000 <warn@@Base+0x1e8>
  40481c:	add	x9, x9, #0x45c
  404820:	stur	x0, [x29, #-8]
  404824:	str	x1, [sp, #16]
  404828:	str	x2, [sp, #8]
  40482c:	ldr	x8, [x8]
  404830:	cmp	x8, x9
  404834:	b.ne	404870 <warn@@Base+0xa58>  // b.any
  404838:	ldur	x0, [x29, #-8]
  40483c:	mov	w8, #0x4                   	// #4
  404840:	mov	w1, w8
  404844:	str	w8, [sp, #4]
  404848:	bl	40445c <warn@@Base+0x644>
  40484c:	ldr	x9, [sp, #16]
  404850:	str	x0, [x9]
  404854:	ldur	x9, [x29, #-8]
  404858:	add	x0, x9, #0x4
  40485c:	ldr	w1, [sp, #4]
  404860:	bl	40445c <warn@@Base+0x644>
  404864:	ldr	x9, [sp, #8]
  404868:	str	x0, [x9]
  40486c:	b	4048a4 <warn@@Base+0xa8c>
  404870:	ldur	x8, [x29, #-8]
  404874:	add	x0, x8, #0x4
  404878:	mov	w9, #0x4                   	// #4
  40487c:	mov	w1, w9
  404880:	str	w9, [sp]
  404884:	bl	40418c <warn@@Base+0x374>
  404888:	ldr	x8, [sp, #16]
  40488c:	str	x0, [x8]
  404890:	ldur	x0, [x29, #-8]
  404894:	ldr	w1, [sp]
  404898:	bl	40418c <warn@@Base+0x374>
  40489c:	ldr	x8, [sp, #8]
  4048a0:	str	x0, [x8]
  4048a4:	ldp	x29, x30, [sp, #32]
  4048a8:	add	sp, sp, #0x30
  4048ac:	ret
  4048b0:	sub	sp, sp, #0x60
  4048b4:	stp	x29, x30, [sp, #80]
  4048b8:	add	x29, sp, #0x50
  4048bc:	mov	w8, #0x0                   	// #0
  4048c0:	stur	x0, [x29, #-16]
  4048c4:	stur	x1, [x29, #-24]
  4048c8:	stur	x2, [x29, #-32]
  4048cc:	ldur	x0, [x29, #-16]
  4048d0:	str	w8, [sp, #12]
  4048d4:	bl	406638 <warn@@Base+0x2820>
  4048d8:	str	x0, [sp, #32]
  4048dc:	ldur	x9, [x29, #-24]
  4048e0:	ldrb	w8, [x9]
  4048e4:	cmp	w8, #0x2f
  4048e8:	b.eq	404938 <warn@@Base+0xb20>  // b.none
  4048ec:	ldur	x8, [x29, #-24]
  4048f0:	ldrb	w9, [x8]
  4048f4:	cmp	w9, #0x5c
  4048f8:	b.ne	404904 <warn@@Base+0xaec>  // b.any
  4048fc:	ldr	w8, [sp, #12]
  404900:	tbnz	w8, #0, 404938 <warn@@Base+0xb20>
  404904:	ldur	x8, [x29, #-24]
  404908:	ldrb	w9, [x8]
  40490c:	cbz	w9, 404928 <warn@@Base+0xb10>
  404910:	ldur	x8, [x29, #-24]
  404914:	ldrb	w9, [x8, #1]
  404918:	cmp	w9, #0x3a
  40491c:	b.ne	404928 <warn@@Base+0xb10>  // b.any
  404920:	ldr	w8, [sp, #12]
  404924:	tbnz	w8, #0, 404938 <warn@@Base+0xb20>
  404928:	ldr	x8, [sp, #32]
  40492c:	ldur	x9, [x29, #-16]
  404930:	cmp	x8, x9
  404934:	b.ne	4049b0 <warn@@Base+0xb98>  // b.any
  404938:	ldur	x8, [x29, #-32]
  40493c:	add	x8, x8, #0x1
  404940:	str	x8, [sp, #24]
  404944:	ldr	x8, [sp, #24]
  404948:	cbnz	x8, 404958 <warn@@Base+0xb40>
  40494c:	mov	x8, xzr
  404950:	stur	x8, [x29, #-8]
  404954:	b	404a90 <warn@@Base+0xc78>
  404958:	ldr	x0, [sp, #24]
  40495c:	bl	401210 <malloc@plt>
  404960:	str	x0, [sp, #40]
  404964:	ldr	x8, [sp, #40]
  404968:	cbnz	x8, 404988 <warn@@Base+0xb70>
  40496c:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404970:	add	x0, x0, #0x5d5
  404974:	bl	4013f0 <gettext@plt>
  404978:	bl	403d04 <error@@Base>
  40497c:	mov	x8, xzr
  404980:	stur	x8, [x29, #-8]
  404984:	b	404a90 <warn@@Base+0xc78>
  404988:	ldr	x0, [sp, #40]
  40498c:	ldur	x1, [x29, #-24]
  404990:	ldur	x2, [x29, #-32]
  404994:	bl	401150 <memcpy@plt>
  404998:	ldr	x8, [sp, #40]
  40499c:	ldur	x9, [x29, #-32]
  4049a0:	add	x8, x8, x9
  4049a4:	mov	w10, #0x0                   	// #0
  4049a8:	strb	w10, [x8]
  4049ac:	b	404a88 <warn@@Base+0xc70>
  4049b0:	ldr	x8, [sp, #32]
  4049b4:	ldur	x9, [x29, #-16]
  4049b8:	subs	x8, x8, x9
  4049bc:	str	x8, [sp, #16]
  4049c0:	ldr	x8, [sp, #16]
  4049c4:	ldur	x9, [x29, #-32]
  4049c8:	add	x8, x8, x9
  4049cc:	add	x8, x8, #0x1
  4049d0:	str	x8, [sp, #24]
  4049d4:	ldr	x8, [sp, #24]
  4049d8:	ldr	x9, [sp, #16]
  4049dc:	cmp	x8, x9
  4049e0:	b.cc	4049f4 <warn@@Base+0xbdc>  // b.lo, b.ul, b.last
  4049e4:	ldr	x8, [sp, #24]
  4049e8:	ldur	x9, [x29, #-32]
  4049ec:	cmp	x8, x9
  4049f0:	b.cs	404a14 <warn@@Base+0xbfc>  // b.hs, b.nlast
  4049f4:	adrp	x0, 407000 <warn@@Base+0x31e8>
  4049f8:	add	x0, x0, #0x5e4
  4049fc:	bl	4013f0 <gettext@plt>
  404a00:	ldur	x1, [x29, #-32]
  404a04:	bl	403d04 <error@@Base>
  404a08:	mov	x8, xzr
  404a0c:	stur	x8, [x29, #-8]
  404a10:	b	404a90 <warn@@Base+0xc78>
  404a14:	ldr	x0, [sp, #24]
  404a18:	bl	401210 <malloc@plt>
  404a1c:	str	x0, [sp, #40]
  404a20:	ldr	x8, [sp, #40]
  404a24:	cbnz	x8, 404a44 <warn@@Base+0xc2c>
  404a28:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404a2c:	add	x0, x0, #0x5d5
  404a30:	bl	4013f0 <gettext@plt>
  404a34:	bl	403d04 <error@@Base>
  404a38:	mov	x8, xzr
  404a3c:	stur	x8, [x29, #-8]
  404a40:	b	404a90 <warn@@Base+0xc78>
  404a44:	ldr	x0, [sp, #40]
  404a48:	ldur	x1, [x29, #-16]
  404a4c:	ldr	x2, [sp, #16]
  404a50:	bl	401150 <memcpy@plt>
  404a54:	ldr	x8, [sp, #40]
  404a58:	ldr	x9, [sp, #16]
  404a5c:	add	x0, x8, x9
  404a60:	ldur	x1, [x29, #-24]
  404a64:	ldur	x2, [x29, #-32]
  404a68:	bl	401150 <memcpy@plt>
  404a6c:	ldr	x8, [sp, #40]
  404a70:	ldr	x9, [sp, #16]
  404a74:	ldur	x10, [x29, #-32]
  404a78:	add	x9, x9, x10
  404a7c:	add	x8, x8, x9
  404a80:	mov	w11, #0x0                   	// #0
  404a84:	strb	w11, [x8]
  404a88:	ldr	x8, [sp, #40]
  404a8c:	stur	x8, [x29, #-8]
  404a90:	ldur	x0, [x29, #-8]
  404a94:	ldp	x29, x30, [sp, #80]
  404a98:	add	sp, sp, #0x60
  404a9c:	ret
  404aa0:	sub	sp, sp, #0x60
  404aa4:	stp	x29, x30, [sp, #80]
  404aa8:	add	x29, sp, #0x50
  404aac:	mov	x8, xzr
  404ab0:	mov	w9, wzr
  404ab4:	mov	x10, #0x8                   	// #8
  404ab8:	stur	x0, [x29, #-16]
  404abc:	stur	x1, [x29, #-24]
  404ac0:	stur	x2, [x29, #-32]
  404ac4:	stur	w3, [x29, #-36]
  404ac8:	str	w4, [sp, #40]
  404acc:	ldur	x0, [x29, #-24]
  404ad0:	str	x8, [sp, #16]
  404ad4:	str	w9, [sp, #12]
  404ad8:	str	x10, [sp]
  404adc:	bl	4012a0 <strdup@plt>
  404ae0:	ldur	x8, [x29, #-16]
  404ae4:	str	x0, [x8]
  404ae8:	ldur	x8, [x29, #-32]
  404aec:	ldur	x10, [x29, #-16]
  404af0:	str	x8, [x10, #8]
  404af4:	ldur	x8, [x29, #-16]
  404af8:	str	xzr, [x8, #16]
  404afc:	ldur	x8, [x29, #-16]
  404b00:	ldr	x10, [sp, #16]
  404b04:	str	x10, [x8, #24]
  404b08:	ldur	x8, [x29, #-16]
  404b0c:	str	x10, [x8, #32]
  404b10:	ldur	x8, [x29, #-16]
  404b14:	str	xzr, [x8, #40]
  404b18:	ldur	x8, [x29, #-16]
  404b1c:	str	x10, [x8, #48]
  404b20:	ldur	x8, [x29, #-16]
  404b24:	str	xzr, [x8, #56]
  404b28:	ldur	x8, [x29, #-16]
  404b2c:	str	xzr, [x8, #64]
  404b30:	ldur	w9, [x29, #-36]
  404b34:	ldur	x8, [x29, #-16]
  404b38:	str	w9, [x8, #80]
  404b3c:	ldur	x8, [x29, #-16]
  404b40:	str	wzr, [x8, #84]
  404b44:	ldur	x8, [x29, #-16]
  404b48:	ldr	x11, [sp]
  404b4c:	str	x11, [x8, #72]
  404b50:	ldur	x0, [x29, #-32]
  404b54:	mov	x1, x11
  404b58:	ldr	w2, [sp, #12]
  404b5c:	bl	4012d0 <fseek@plt>
  404b60:	cbz	w0, 404b84 <warn@@Base+0xd6c>
  404b64:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404b68:	add	x0, x0, #0x616
  404b6c:	bl	4013f0 <gettext@plt>
  404b70:	ldur	x1, [x29, #-24]
  404b74:	bl	403d04 <error@@Base>
  404b78:	mov	w8, #0x1                   	// #1
  404b7c:	stur	w8, [x29, #-4]
  404b80:	b	404e48 <warn@@Base+0x1030>
  404b84:	ldur	x8, [x29, #-16]
  404b88:	add	x0, x8, #0x58
  404b8c:	ldur	x3, [x29, #-32]
  404b90:	mov	x1, #0x1                   	// #1
  404b94:	mov	x2, #0x3c                  	// #60
  404b98:	bl	401340 <fread@plt>
  404b9c:	str	x0, [sp, #32]
  404ba0:	ldr	x8, [sp, #32]
  404ba4:	cmp	x8, #0x3c
  404ba8:	b.eq	404bdc <warn@@Base+0xdc4>  // b.none
  404bac:	ldr	x8, [sp, #32]
  404bb0:	cbnz	x8, 404bbc <warn@@Base+0xda4>
  404bb4:	stur	wzr, [x29, #-4]
  404bb8:	b	404e48 <warn@@Base+0x1030>
  404bbc:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404bc0:	add	x0, x0, #0x193
  404bc4:	bl	4013f0 <gettext@plt>
  404bc8:	ldur	x1, [x29, #-24]
  404bcc:	bl	403d04 <error@@Base>
  404bd0:	mov	w8, #0x1                   	// #1
  404bd4:	stur	w8, [x29, #-4]
  404bd8:	b	404e48 <warn@@Base+0x1030>
  404bdc:	ldur	x8, [x29, #-16]
  404be0:	add	x0, x8, #0x58
  404be4:	adrp	x1, 407000 <warn@@Base+0x31e8>
  404be8:	add	x1, x1, #0x642
  404bec:	mov	x2, #0x10                  	// #16
  404bf0:	bl	401220 <strncmp@plt>
  404bf4:	cbnz	w0, 404c1c <warn@@Base+0xe04>
  404bf8:	ldur	x0, [x29, #-16]
  404bfc:	ldr	w2, [sp, #40]
  404c00:	mov	w1, #0x4                   	// #4
  404c04:	bl	404e58 <warn@@Base+0x1040>
  404c08:	cbnz	w0, 404c18 <warn@@Base+0xe00>
  404c0c:	mov	w8, #0x1                   	// #1
  404c10:	stur	w8, [x29, #-4]
  404c14:	b	404e48 <warn@@Base+0x1030>
  404c18:	b	404c84 <warn@@Base+0xe6c>
  404c1c:	ldur	x8, [x29, #-16]
  404c20:	add	x0, x8, #0x58
  404c24:	adrp	x1, 407000 <warn@@Base+0x31e8>
  404c28:	add	x1, x1, #0x653
  404c2c:	mov	x2, #0x10                  	// #16
  404c30:	bl	401220 <strncmp@plt>
  404c34:	cbnz	w0, 404c68 <warn@@Base+0xe50>
  404c38:	ldur	x8, [x29, #-16]
  404c3c:	mov	w9, #0x1                   	// #1
  404c40:	str	w9, [x8, #84]
  404c44:	ldur	x0, [x29, #-16]
  404c48:	ldr	w2, [sp, #40]
  404c4c:	mov	w1, #0x8                   	// #8
  404c50:	bl	404e58 <warn@@Base+0x1040>
  404c54:	cbnz	w0, 404c64 <warn@@Base+0xe4c>
  404c58:	mov	w8, #0x1                   	// #1
  404c5c:	stur	w8, [x29, #-4]
  404c60:	b	404e48 <warn@@Base+0x1030>
  404c64:	b	404c84 <warn@@Base+0xe6c>
  404c68:	ldr	w8, [sp, #40]
  404c6c:	cbz	w8, 404c84 <warn@@Base+0xe6c>
  404c70:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404c74:	add	x0, x0, #0x664
  404c78:	bl	4013f0 <gettext@plt>
  404c7c:	ldur	x1, [x29, #-24]
  404c80:	bl	4013b0 <printf@plt>
  404c84:	ldur	x8, [x29, #-16]
  404c88:	add	x0, x8, #0x58
  404c8c:	adrp	x1, 407000 <warn@@Base+0x31e8>
  404c90:	add	x1, x1, #0x67d
  404c94:	mov	x2, #0x10                  	// #16
  404c98:	bl	401220 <strncmp@plt>
  404c9c:	cbnz	w0, 404e44 <warn@@Base+0x102c>
  404ca0:	ldur	x8, [x29, #-16]
  404ca4:	ldrb	w9, [x8, #146]
  404ca8:	strb	w9, [sp, #31]
  404cac:	ldur	x8, [x29, #-16]
  404cb0:	mov	w9, #0x0                   	// #0
  404cb4:	strb	w9, [x8, #146]
  404cb8:	ldur	x8, [x29, #-16]
  404cbc:	add	x0, x8, #0x88
  404cc0:	mov	x8, xzr
  404cc4:	mov	x1, x8
  404cc8:	mov	w2, #0xa                   	// #10
  404ccc:	bl	401170 <strtoul@plt>
  404cd0:	ldur	x8, [x29, #-16]
  404cd4:	str	x0, [x8, #56]
  404cd8:	ldrb	w9, [sp, #31]
  404cdc:	ldur	x8, [x29, #-16]
  404ce0:	strb	w9, [x8, #146]
  404ce4:	ldur	x8, [x29, #-16]
  404ce8:	ldr	x8, [x8, #56]
  404cec:	cmp	x8, #0x8
  404cf0:	b.cs	404d1c <warn@@Base+0xf04>  // b.hs, b.nlast
  404cf4:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404cf8:	add	x0, x0, #0x68e
  404cfc:	bl	4013f0 <gettext@plt>
  404d00:	ldur	x1, [x29, #-24]
  404d04:	ldur	x8, [x29, #-16]
  404d08:	ldr	x2, [x8, #56]
  404d0c:	bl	403d04 <error@@Base>
  404d10:	mov	w9, #0x1                   	// #1
  404d14:	stur	w9, [x29, #-4]
  404d18:	b	404e48 <warn@@Base+0x1030>
  404d1c:	ldur	x8, [x29, #-16]
  404d20:	ldr	x8, [x8, #56]
  404d24:	cmp	x8, #0x0
  404d28:	cset	w9, ge  // ge = tcont
  404d2c:	tbnz	w9, #0, 404d58 <warn@@Base+0xf40>
  404d30:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404d34:	add	x0, x0, #0x6be
  404d38:	bl	4013f0 <gettext@plt>
  404d3c:	ldur	x1, [x29, #-24]
  404d40:	ldur	x8, [x29, #-16]
  404d44:	ldr	x2, [x8, #56]
  404d48:	bl	403d04 <error@@Base>
  404d4c:	mov	w9, #0x1                   	// #1
  404d50:	stur	w9, [x29, #-4]
  404d54:	b	404e48 <warn@@Base+0x1030>
  404d58:	ldur	x8, [x29, #-16]
  404d5c:	ldr	x8, [x8, #56]
  404d60:	add	x8, x8, #0x3c
  404d64:	ldur	x9, [x29, #-16]
  404d68:	ldr	x10, [x9, #72]
  404d6c:	add	x8, x10, x8
  404d70:	str	x8, [x9, #72]
  404d74:	ldur	x8, [x29, #-16]
  404d78:	ldr	x8, [x8, #56]
  404d7c:	add	x0, x8, #0x1
  404d80:	bl	401210 <malloc@plt>
  404d84:	ldur	x8, [x29, #-16]
  404d88:	str	x0, [x8, #48]
  404d8c:	ldur	x8, [x29, #-16]
  404d90:	ldr	x8, [x8, #48]
  404d94:	cbnz	x8, 404db4 <warn@@Base+0xf9c>
  404d98:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404d9c:	add	x0, x0, #0x6ee
  404da0:	bl	4013f0 <gettext@plt>
  404da4:	bl	403d04 <error@@Base>
  404da8:	mov	w8, #0x1                   	// #1
  404dac:	stur	w8, [x29, #-4]
  404db0:	b	404e48 <warn@@Base+0x1030>
  404db4:	ldur	x8, [x29, #-16]
  404db8:	ldr	x0, [x8, #48]
  404dbc:	ldur	x8, [x29, #-16]
  404dc0:	ldr	x1, [x8, #56]
  404dc4:	ldur	x3, [x29, #-32]
  404dc8:	mov	x2, #0x1                   	// #1
  404dcc:	bl	401340 <fread@plt>
  404dd0:	cmp	x0, #0x1
  404dd4:	b.eq	404e10 <warn@@Base+0xff8>  // b.none
  404dd8:	ldur	x8, [x29, #-16]
  404ddc:	ldr	x0, [x8, #48]
  404de0:	bl	401350 <free@plt>
  404de4:	ldur	x8, [x29, #-16]
  404de8:	mov	x9, xzr
  404dec:	str	x9, [x8, #48]
  404df0:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404df4:	add	x0, x0, #0x722
  404df8:	bl	4013f0 <gettext@plt>
  404dfc:	ldur	x1, [x29, #-24]
  404e00:	bl	403d04 <error@@Base>
  404e04:	mov	w10, #0x1                   	// #1
  404e08:	stur	w10, [x29, #-4]
  404e0c:	b	404e48 <warn@@Base+0x1030>
  404e10:	ldur	x8, [x29, #-16]
  404e14:	ldr	x8, [x8, #56]
  404e18:	and	x8, x8, #0x1
  404e1c:	cbz	x8, 404e28 <warn@@Base+0x1010>
  404e20:	ldur	x0, [x29, #-32]
  404e24:	bl	401290 <getc@plt>
  404e28:	ldur	x8, [x29, #-16]
  404e2c:	ldr	x8, [x8, #48]
  404e30:	ldur	x9, [x29, #-16]
  404e34:	ldr	x9, [x9, #56]
  404e38:	add	x8, x8, x9
  404e3c:	mov	w10, #0x0                   	// #0
  404e40:	strb	w10, [x8]
  404e44:	stur	wzr, [x29, #-4]
  404e48:	ldur	w0, [x29, #-4]
  404e4c:	ldp	x29, x30, [sp, #80]
  404e50:	add	sp, sp, #0x60
  404e54:	ret
  404e58:	sub	sp, sp, #0x60
  404e5c:	stp	x29, x30, [sp, #80]
  404e60:	add	x29, sp, #0x50
  404e64:	mov	w8, #0x0                   	// #0
  404e68:	mov	x9, xzr
  404e6c:	mov	w10, #0xa                   	// #10
  404e70:	stur	x0, [x29, #-16]
  404e74:	stur	w1, [x29, #-20]
  404e78:	stur	w2, [x29, #-24]
  404e7c:	ldur	x11, [x29, #-16]
  404e80:	ldrb	w12, [x11, #146]
  404e84:	strb	w12, [sp, #39]
  404e88:	ldur	x11, [x29, #-16]
  404e8c:	strb	w8, [x11, #146]
  404e90:	ldur	x11, [x29, #-16]
  404e94:	add	x0, x11, #0x88
  404e98:	mov	x1, x9
  404e9c:	mov	w2, w10
  404ea0:	bl	401170 <strtoul@plt>
  404ea4:	str	x0, [sp, #40]
  404ea8:	ldrb	w8, [sp, #39]
  404eac:	ldur	x9, [x29, #-16]
  404eb0:	strb	w8, [x9, #146]
  404eb4:	ldr	x9, [sp, #40]
  404eb8:	cmp	x9, #0x0
  404ebc:	cset	w8, ge  // ge = tcont
  404ec0:	tbnz	w8, #0, 404ee8 <warn@@Base+0x10d0>
  404ec4:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404ec8:	add	x0, x0, #0x83a
  404ecc:	bl	4013f0 <gettext@plt>
  404ed0:	ldur	x8, [x29, #-16]
  404ed4:	ldr	x1, [x8]
  404ed8:	ldr	x2, [sp, #40]
  404edc:	bl	403d04 <error@@Base>
  404ee0:	stur	wzr, [x29, #-4]
  404ee4:	b	40531c <warn@@Base+0x1504>
  404ee8:	ldr	x8, [sp, #40]
  404eec:	ldr	x9, [sp, #40]
  404ef0:	and	x9, x9, #0x1
  404ef4:	add	x8, x8, x9
  404ef8:	str	x8, [sp, #40]
  404efc:	ldr	x8, [sp, #40]
  404f00:	add	x8, x8, #0x3c
  404f04:	ldur	x9, [x29, #-16]
  404f08:	ldr	x10, [x9, #72]
  404f0c:	add	x8, x10, x8
  404f10:	str	x8, [x9, #72]
  404f14:	ldur	w11, [x29, #-24]
  404f18:	cbnz	w11, 404f58 <warn@@Base+0x1140>
  404f1c:	ldur	x8, [x29, #-16]
  404f20:	ldr	x0, [x8, #8]
  404f24:	ldr	x1, [sp, #40]
  404f28:	mov	w2, #0x1                   	// #1
  404f2c:	bl	4012d0 <fseek@plt>
  404f30:	cbz	w0, 404f54 <warn@@Base+0x113c>
  404f34:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404f38:	add	x0, x0, #0x860
  404f3c:	bl	4013f0 <gettext@plt>
  404f40:	ldur	x8, [x29, #-16]
  404f44:	ldr	x1, [x8]
  404f48:	bl	403d04 <error@@Base>
  404f4c:	stur	wzr, [x29, #-4]
  404f50:	b	40531c <warn@@Base+0x1504>
  404f54:	b	4052c0 <warn@@Base+0x14a8>
  404f58:	ldur	w8, [x29, #-20]
  404f5c:	mov	w9, w8
  404f60:	cmp	x9, #0x8
  404f64:	b.hi	404f6c <warn@@Base+0x1154>  // b.pmore
  404f68:	b	404f8c <warn@@Base+0x1174>
  404f6c:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404f70:	add	x0, x0, #0x889
  404f74:	adrp	x1, 407000 <warn@@Base+0x31e8>
  404f78:	add	x1, x1, #0x8b2
  404f7c:	mov	w2, #0x1f9                 	// #505
  404f80:	adrp	x3, 407000 <warn@@Base+0x31e8>
  404f84:	add	x3, x3, #0x8cb
  404f88:	bl	4013c0 <__assert_fail@plt>
  404f8c:	ldr	x8, [sp, #40]
  404f90:	ldur	w9, [x29, #-20]
  404f94:	mov	w10, w9
  404f98:	cmp	x8, x10
  404f9c:	b.cs	404fc0 <warn@@Base+0x11a8>  // b.hs, b.nlast
  404fa0:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404fa4:	add	x0, x0, #0x92b
  404fa8:	bl	4013f0 <gettext@plt>
  404fac:	ldur	x8, [x29, #-16]
  404fb0:	ldr	x1, [x8]
  404fb4:	bl	403d04 <error@@Base>
  404fb8:	stur	wzr, [x29, #-4]
  404fbc:	b	40531c <warn@@Base+0x1504>
  404fc0:	ldur	w8, [x29, #-20]
  404fc4:	mov	w2, w8
  404fc8:	ldur	x9, [x29, #-16]
  404fcc:	ldr	x3, [x9, #8]
  404fd0:	add	x0, sp, #0x10
  404fd4:	mov	x1, #0x1                   	// #1
  404fd8:	bl	401340 <fread@plt>
  404fdc:	stur	x0, [x29, #-32]
  404fe0:	ldur	x9, [x29, #-32]
  404fe4:	ldur	w8, [x29, #-20]
  404fe8:	mov	w10, w8
  404fec:	cmp	x9, x10
  404ff0:	b.eq	405014 <warn@@Base+0x11fc>  // b.none
  404ff4:	adrp	x0, 407000 <warn@@Base+0x31e8>
  404ff8:	add	x0, x0, #0x94b
  404ffc:	bl	4013f0 <gettext@plt>
  405000:	ldur	x8, [x29, #-16]
  405004:	ldr	x1, [x8]
  405008:	bl	403d04 <error@@Base>
  40500c:	stur	wzr, [x29, #-4]
  405010:	b	40531c <warn@@Base+0x1504>
  405014:	ldur	w1, [x29, #-20]
  405018:	add	x0, sp, #0x10
  40501c:	bl	40445c <warn@@Base+0x644>
  405020:	ldur	x8, [x29, #-16]
  405024:	str	x0, [x8, #16]
  405028:	ldur	w9, [x29, #-20]
  40502c:	mov	w8, w9
  405030:	ldr	x10, [sp, #40]
  405034:	subs	x8, x10, x8
  405038:	str	x8, [sp, #40]
  40503c:	ldr	x8, [sp, #40]
  405040:	ldur	x10, [x29, #-16]
  405044:	ldr	x10, [x10, #16]
  405048:	ldur	w9, [x29, #-20]
  40504c:	mov	w11, w9
  405050:	mul	x10, x10, x11
  405054:	cmp	x8, x10
  405058:	b.cc	405070 <warn@@Base+0x1258>  // b.lo, b.ul, b.last
  40505c:	ldr	x8, [sp, #40]
  405060:	ldur	x9, [x29, #-16]
  405064:	ldr	x9, [x9, #16]
  405068:	cmp	x8, x9
  40506c:	b.cs	4050a0 <warn@@Base+0x1288>  // b.hs, b.nlast
  405070:	adrp	x0, 407000 <warn@@Base+0x31e8>
  405074:	add	x0, x0, #0x96d
  405078:	bl	4013f0 <gettext@plt>
  40507c:	ldur	x8, [x29, #-16]
  405080:	ldr	x1, [x8]
  405084:	ldur	x8, [x29, #-16]
  405088:	ldr	x2, [x8, #16]
  40508c:	ldur	w3, [x29, #-20]
  405090:	ldr	x4, [sp, #40]
  405094:	bl	403d04 <error@@Base>
  405098:	stur	wzr, [x29, #-4]
  40509c:	b	40531c <warn@@Base+0x1504>
  4050a0:	ldur	x8, [x29, #-16]
  4050a4:	ldr	x8, [x8, #16]
  4050a8:	ldur	w9, [x29, #-20]
  4050ac:	mov	w10, w9
  4050b0:	mul	x0, x8, x10
  4050b4:	bl	401210 <malloc@plt>
  4050b8:	str	x0, [sp, #8]
  4050bc:	ldr	x8, [sp, #8]
  4050c0:	cbnz	x8, 4050dc <warn@@Base+0x12c4>
  4050c4:	adrp	x0, 407000 <warn@@Base+0x31e8>
  4050c8:	add	x0, x0, #0x9ce
  4050cc:	bl	4013f0 <gettext@plt>
  4050d0:	bl	403d04 <error@@Base>
  4050d4:	stur	wzr, [x29, #-4]
  4050d8:	b	40531c <warn@@Base+0x1504>
  4050dc:	ldr	x0, [sp, #8]
  4050e0:	ldur	w8, [x29, #-20]
  4050e4:	mov	w1, w8
  4050e8:	ldur	x9, [x29, #-16]
  4050ec:	ldr	x2, [x9, #16]
  4050f0:	ldur	x9, [x29, #-16]
  4050f4:	ldr	x3, [x9, #8]
  4050f8:	bl	401340 <fread@plt>
  4050fc:	stur	x0, [x29, #-32]
  405100:	ldur	x9, [x29, #-32]
  405104:	ldur	x10, [x29, #-16]
  405108:	ldr	x10, [x10, #16]
  40510c:	cmp	x9, x10
  405110:	b.eq	40513c <warn@@Base+0x1324>  // b.none
  405114:	ldr	x0, [sp, #8]
  405118:	bl	401350 <free@plt>
  40511c:	adrp	x0, 407000 <warn@@Base+0x31e8>
  405120:	add	x0, x0, #0x94b
  405124:	bl	4013f0 <gettext@plt>
  405128:	ldur	x8, [x29, #-16]
  40512c:	ldr	x1, [x8]
  405130:	bl	403d04 <error@@Base>
  405134:	stur	wzr, [x29, #-4]
  405138:	b	40531c <warn@@Base+0x1504>
  40513c:	ldur	x8, [x29, #-16]
  405140:	ldr	x8, [x8, #16]
  405144:	ldur	w9, [x29, #-20]
  405148:	mov	w10, w9
  40514c:	mul	x8, x8, x10
  405150:	ldr	x10, [sp, #40]
  405154:	subs	x8, x10, x8
  405158:	str	x8, [sp, #40]
  40515c:	ldur	x8, [x29, #-16]
  405160:	ldr	x8, [x8, #16]
  405164:	mov	x10, #0x8                   	// #8
  405168:	mul	x0, x8, x10
  40516c:	bl	401210 <malloc@plt>
  405170:	ldur	x8, [x29, #-16]
  405174:	str	x0, [x8, #24]
  405178:	ldur	x8, [x29, #-16]
  40517c:	ldr	x8, [x8, #24]
  405180:	cbnz	x8, 4051a4 <warn@@Base+0x138c>
  405184:	ldr	x0, [sp, #8]
  405188:	bl	401350 <free@plt>
  40518c:	adrp	x0, 407000 <warn@@Base+0x31e8>
  405190:	add	x0, x0, #0xa08
  405194:	bl	4013f0 <gettext@plt>
  405198:	bl	403d04 <error@@Base>
  40519c:	stur	wzr, [x29, #-4]
  4051a0:	b	40531c <warn@@Base+0x1504>
  4051a4:	str	xzr, [sp, #24]
  4051a8:	ldr	x8, [sp, #24]
  4051ac:	ldur	x9, [x29, #-16]
  4051b0:	ldr	x9, [x9, #16]
  4051b4:	cmp	x8, x9
  4051b8:	b.cs	4051fc <warn@@Base+0x13e4>  // b.hs, b.nlast
  4051bc:	ldr	x8, [sp, #8]
  4051c0:	ldr	x9, [sp, #24]
  4051c4:	ldur	w10, [x29, #-20]
  4051c8:	mov	w11, w10
  4051cc:	mul	x9, x9, x11
  4051d0:	add	x0, x8, x9
  4051d4:	ldur	w1, [x29, #-20]
  4051d8:	bl	40445c <warn@@Base+0x644>
  4051dc:	ldur	x8, [x29, #-16]
  4051e0:	ldr	x8, [x8, #24]
  4051e4:	ldr	x9, [sp, #24]
  4051e8:	str	x0, [x8, x9, lsl #3]
  4051ec:	ldr	x8, [sp, #24]
  4051f0:	add	x8, x8, #0x1
  4051f4:	str	x8, [sp, #24]
  4051f8:	b	4051a8 <warn@@Base+0x1390>
  4051fc:	ldr	x0, [sp, #8]
  405200:	bl	401350 <free@plt>
  405204:	ldr	x8, [sp, #40]
  405208:	cmp	x8, #0x1
  40520c:	b.cs	405230 <warn@@Base+0x1418>  // b.hs, b.nlast
  405210:	adrp	x0, 407000 <warn@@Base+0x31e8>
  405214:	add	x0, x0, #0xa49
  405218:	bl	4013f0 <gettext@plt>
  40521c:	ldur	x8, [x29, #-16]
  405220:	ldr	x1, [x8]
  405224:	bl	403d04 <error@@Base>
  405228:	stur	wzr, [x29, #-4]
  40522c:	b	40531c <warn@@Base+0x1504>
  405230:	ldr	x0, [sp, #40]
  405234:	bl	401210 <malloc@plt>
  405238:	ldur	x8, [x29, #-16]
  40523c:	str	x0, [x8, #32]
  405240:	ldur	x8, [x29, #-16]
  405244:	ldr	x8, [x8, #32]
  405248:	cbnz	x8, 405264 <warn@@Base+0x144c>
  40524c:	adrp	x0, 407000 <warn@@Base+0x31e8>
  405250:	add	x0, x0, #0xa76
  405254:	bl	4013f0 <gettext@plt>
  405258:	bl	403d04 <error@@Base>
  40525c:	stur	wzr, [x29, #-4]
  405260:	b	40531c <warn@@Base+0x1504>
  405264:	ldr	x8, [sp, #40]
  405268:	ldur	x9, [x29, #-16]
  40526c:	str	x8, [x9, #40]
  405270:	ldur	x8, [x29, #-16]
  405274:	ldr	x0, [x8, #32]
  405278:	ldr	x2, [sp, #40]
  40527c:	ldur	x8, [x29, #-16]
  405280:	ldr	x3, [x8, #8]
  405284:	mov	x1, #0x1                   	// #1
  405288:	bl	401340 <fread@plt>
  40528c:	stur	x0, [x29, #-32]
  405290:	ldur	x8, [x29, #-32]
  405294:	ldr	x9, [sp, #40]
  405298:	cmp	x8, x9
  40529c:	b.eq	4052c0 <warn@@Base+0x14a8>  // b.none
  4052a0:	adrp	x0, 407000 <warn@@Base+0x31e8>
  4052a4:	add	x0, x0, #0xab6
  4052a8:	bl	4013f0 <gettext@plt>
  4052ac:	ldur	x8, [x29, #-16]
  4052b0:	ldr	x1, [x8]
  4052b4:	bl	403d04 <error@@Base>
  4052b8:	stur	wzr, [x29, #-4]
  4052bc:	b	40531c <warn@@Base+0x1504>
  4052c0:	ldur	x8, [x29, #-16]
  4052c4:	add	x0, x8, #0x58
  4052c8:	ldur	x8, [x29, #-16]
  4052cc:	ldr	x3, [x8, #8]
  4052d0:	mov	x1, #0x1                   	// #1
  4052d4:	mov	x2, #0x3c                  	// #60
  4052d8:	bl	401340 <fread@plt>
  4052dc:	stur	x0, [x29, #-32]
  4052e0:	ldur	x8, [x29, #-32]
  4052e4:	cmp	x8, #0x3c
  4052e8:	b.eq	405314 <warn@@Base+0x14fc>  // b.none
  4052ec:	ldur	x8, [x29, #-32]
  4052f0:	cbz	x8, 405314 <warn@@Base+0x14fc>
  4052f4:	adrp	x0, 407000 <warn@@Base+0x31e8>
  4052f8:	add	x0, x0, #0xae5
  4052fc:	bl	4013f0 <gettext@plt>
  405300:	ldur	x8, [x29, #-16]
  405304:	ldr	x1, [x8]
  405308:	bl	403d04 <error@@Base>
  40530c:	stur	wzr, [x29, #-4]
  405310:	b	40531c <warn@@Base+0x1504>
  405314:	mov	w8, #0x1                   	// #1
  405318:	stur	w8, [x29, #-4]
  40531c:	ldur	w0, [x29, #-4]
  405320:	ldp	x29, x30, [sp, #80]
  405324:	add	sp, sp, #0x60
  405328:	ret
  40532c:	sub	sp, sp, #0x30
  405330:	stp	x29, x30, [sp, #32]
  405334:	add	x29, sp, #0x20
  405338:	str	x0, [sp, #16]
  40533c:	str	x1, [sp, #8]
  405340:	ldr	x8, [sp, #16]
  405344:	ldr	x8, [x8]
  405348:	cbz	x8, 405368 <warn@@Base+0x1550>
  40534c:	ldr	x8, [sp, #16]
  405350:	ldr	x0, [x8]
  405354:	ldr	x1, [sp, #8]
  405358:	bl	401320 <strcmp@plt>
  40535c:	cbnz	w0, 405368 <warn@@Base+0x1550>
  405360:	stur	wzr, [x29, #-4]
  405364:	b	4053d0 <warn@@Base+0x15b8>
  405368:	ldr	x8, [sp, #16]
  40536c:	ldr	x8, [x8, #8]
  405370:	cbz	x8, 405380 <warn@@Base+0x1568>
  405374:	ldr	x8, [sp, #16]
  405378:	ldr	x0, [x8, #8]
  40537c:	bl	4011f0 <fclose@plt>
  405380:	ldr	x0, [sp, #16]
  405384:	bl	4053e0 <warn@@Base+0x15c8>
  405388:	ldr	x0, [sp, #8]
  40538c:	adrp	x1, 407000 <warn@@Base+0x31e8>
  405390:	add	x1, x1, #0x754
  405394:	bl	401200 <fopen@plt>
  405398:	str	x0, [sp]
  40539c:	ldr	x8, [sp]
  4053a0:	cbnz	x8, 4053b0 <warn@@Base+0x1598>
  4053a4:	mov	w8, #0x1                   	// #1
  4053a8:	stur	w8, [x29, #-4]
  4053ac:	b	4053d0 <warn@@Base+0x15b8>
  4053b0:	ldr	x0, [sp, #16]
  4053b4:	ldr	x1, [sp, #8]
  4053b8:	ldr	x2, [sp]
  4053bc:	mov	w8, wzr
  4053c0:	mov	w3, w8
  4053c4:	mov	w4, w8
  4053c8:	bl	404aa0 <warn@@Base+0xc88>
  4053cc:	stur	w0, [x29, #-4]
  4053d0:	ldur	w0, [x29, #-4]
  4053d4:	ldp	x29, x30, [sp, #32]
  4053d8:	add	sp, sp, #0x30
  4053dc:	ret
  4053e0:	sub	sp, sp, #0x20
  4053e4:	stp	x29, x30, [sp, #16]
  4053e8:	add	x29, sp, #0x10
  4053ec:	str	x0, [sp, #8]
  4053f0:	ldr	x8, [sp, #8]
  4053f4:	ldr	x8, [x8]
  4053f8:	cbz	x8, 405408 <warn@@Base+0x15f0>
  4053fc:	ldr	x8, [sp, #8]
  405400:	ldr	x0, [x8]
  405404:	bl	401350 <free@plt>
  405408:	ldr	x8, [sp, #8]
  40540c:	ldr	x8, [x8, #24]
  405410:	cbz	x8, 405420 <warn@@Base+0x1608>
  405414:	ldr	x8, [sp, #8]
  405418:	ldr	x0, [x8, #24]
  40541c:	bl	401350 <free@plt>
  405420:	ldr	x8, [sp, #8]
  405424:	ldr	x8, [x8, #32]
  405428:	cbz	x8, 405438 <warn@@Base+0x1620>
  40542c:	ldr	x8, [sp, #8]
  405430:	ldr	x0, [x8, #32]
  405434:	bl	401350 <free@plt>
  405438:	ldr	x8, [sp, #8]
  40543c:	ldr	x8, [x8, #48]
  405440:	cbz	x8, 405450 <warn@@Base+0x1638>
  405444:	ldr	x8, [sp, #8]
  405448:	ldr	x0, [x8, #48]
  40544c:	bl	401350 <free@plt>
  405450:	ldp	x29, x30, [sp, #16]
  405454:	add	sp, sp, #0x20
  405458:	ret
  40545c:	sub	sp, sp, #0x70
  405460:	stp	x29, x30, [sp, #96]
  405464:	add	x29, sp, #0x60
  405468:	stur	x0, [x29, #-16]
  40546c:	stur	x1, [x29, #-24]
  405470:	ldur	x8, [x29, #-16]
  405474:	ldrb	w9, [x8, #88]
  405478:	cmp	w9, #0x2f
  40547c:	b.ne	405750 <warn@@Base+0x1938>  // b.any
  405480:	ldur	x8, [x29, #-16]
  405484:	ldr	x8, [x8, #48]
  405488:	cbz	x8, 405498 <warn@@Base+0x1680>
  40548c:	ldur	x8, [x29, #-16]
  405490:	ldr	x8, [x8, #56]
  405494:	cbnz	x8, 4054b4 <warn@@Base+0x169c>
  405498:	adrp	x0, 407000 <warn@@Base+0x31e8>
  40549c:	add	x0, x0, #0x757
  4054a0:	bl	4013f0 <gettext@plt>
  4054a4:	bl	403d04 <error@@Base>
  4054a8:	mov	x8, xzr
  4054ac:	stur	x8, [x29, #-8]
  4054b0:	b	4057e0 <warn@@Base+0x19c8>
  4054b4:	ldur	x8, [x29, #-16]
  4054b8:	str	xzr, [x8, #64]
  4054bc:	ldur	x8, [x29, #-16]
  4054c0:	ldrb	w9, [x8, #146]
  4054c4:	strb	w9, [sp, #31]
  4054c8:	ldur	x8, [x29, #-16]
  4054cc:	mov	w9, #0x0                   	// #0
  4054d0:	strb	w9, [x8, #146]
  4054d4:	ldur	x8, [x29, #-16]
  4054d8:	add	x0, x8, #0x59
  4054dc:	add	x1, sp, #0x30
  4054e0:	mov	w2, #0xa                   	// #10
  4054e4:	bl	401170 <strtoul@plt>
  4054e8:	stur	x0, [x29, #-32]
  4054ec:	stur	x0, [x29, #-40]
  4054f0:	ldur	x8, [x29, #-16]
  4054f4:	ldr	w9, [x8, #80]
  4054f8:	cbz	w9, 405534 <warn@@Base+0x171c>
  4054fc:	ldr	x8, [sp, #48]
  405500:	cbz	x8, 405534 <warn@@Base+0x171c>
  405504:	ldr	x8, [sp, #48]
  405508:	ldrb	w9, [x8]
  40550c:	cmp	w9, #0x3a
  405510:	b.ne	405534 <warn@@Base+0x171c>  // b.any
  405514:	ldr	x8, [sp, #48]
  405518:	add	x0, x8, #0x1
  40551c:	mov	x8, xzr
  405520:	mov	x1, x8
  405524:	mov	w2, #0xa                   	// #10
  405528:	bl	401170 <strtoul@plt>
  40552c:	ldur	x8, [x29, #-16]
  405530:	str	x0, [x8, #64]
  405534:	ldrb	w8, [sp, #31]
  405538:	ldur	x9, [x29, #-16]
  40553c:	strb	w8, [x9, #146]
  405540:	ldur	x9, [x29, #-32]
  405544:	ldur	x10, [x29, #-16]
  405548:	ldr	x10, [x10, #56]
  40554c:	cmp	x9, x10
  405550:	b.ls	405574 <warn@@Base+0x175c>  // b.plast
  405554:	adrp	x0, 407000 <warn@@Base+0x31e8>
  405558:	add	x0, x0, #0x794
  40555c:	bl	4013f0 <gettext@plt>
  405560:	ldur	x1, [x29, #-32]
  405564:	bl	403d04 <error@@Base>
  405568:	mov	x8, xzr
  40556c:	stur	x8, [x29, #-8]
  405570:	b	4057e0 <warn@@Base+0x19c8>
  405574:	ldur	x8, [x29, #-32]
  405578:	ldur	x9, [x29, #-16]
  40557c:	ldr	x9, [x9, #56]
  405580:	mov	w10, #0x0                   	// #0
  405584:	cmp	x8, x9
  405588:	str	w10, [sp, #12]
  40558c:	b.cs	4055cc <warn@@Base+0x17b4>  // b.hs, b.nlast
  405590:	ldur	x8, [x29, #-16]
  405594:	ldr	x8, [x8, #48]
  405598:	ldur	x9, [x29, #-32]
  40559c:	ldrb	w10, [x8, x9]
  4055a0:	mov	w11, #0x0                   	// #0
  4055a4:	cmp	w10, #0xa
  4055a8:	str	w11, [sp, #12]
  4055ac:	b.eq	4055cc <warn@@Base+0x17b4>  // b.none
  4055b0:	ldur	x8, [x29, #-16]
  4055b4:	ldr	x8, [x8, #48]
  4055b8:	ldur	x9, [x29, #-32]
  4055bc:	ldrb	w10, [x8, x9]
  4055c0:	cmp	w10, #0x0
  4055c4:	cset	w10, ne  // ne = any
  4055c8:	str	w10, [sp, #12]
  4055cc:	ldr	w8, [sp, #12]
  4055d0:	tbnz	w8, #0, 4055d8 <warn@@Base+0x17c0>
  4055d4:	b	4055e8 <warn@@Base+0x17d0>
  4055d8:	ldur	x8, [x29, #-32]
  4055dc:	add	x8, x8, #0x1
  4055e0:	stur	x8, [x29, #-32]
  4055e4:	b	405574 <warn@@Base+0x175c>
  4055e8:	ldur	x8, [x29, #-32]
  4055ec:	cmp	x8, #0x0
  4055f0:	cset	w9, ls  // ls = plast
  4055f4:	tbnz	w9, #0, 405620 <warn@@Base+0x1808>
  4055f8:	ldur	x8, [x29, #-16]
  4055fc:	ldr	x8, [x8, #48]
  405600:	ldur	x9, [x29, #-32]
  405604:	subs	x9, x9, #0x1
  405608:	ldrb	w10, [x8, x9]
  40560c:	cmp	w10, #0x2f
  405610:	b.ne	405620 <warn@@Base+0x1808>  // b.any
  405614:	ldur	x8, [x29, #-32]
  405618:	subs	x8, x8, #0x1
  40561c:	stur	x8, [x29, #-32]
  405620:	ldur	x8, [x29, #-32]
  405624:	ldur	x9, [x29, #-16]
  405628:	ldr	x9, [x9, #56]
  40562c:	cmp	x8, x9
  405630:	b.ls	405640 <warn@@Base+0x1828>  // b.plast
  405634:	ldur	x8, [x29, #-16]
  405638:	ldr	x8, [x8, #56]
  40563c:	stur	x8, [x29, #-32]
  405640:	ldur	x8, [x29, #-16]
  405644:	ldr	x8, [x8, #48]
  405648:	ldur	x9, [x29, #-32]
  40564c:	add	x8, x8, x9
  405650:	mov	w10, #0x0                   	// #0
  405654:	strb	w10, [x8]
  405658:	ldur	x8, [x29, #-16]
  40565c:	ldr	w10, [x8, #80]
  405660:	cbz	w10, 405670 <warn@@Base+0x1858>
  405664:	ldur	x8, [x29, #-16]
  405668:	ldr	x8, [x8, #64]
  40566c:	cbnz	x8, 405688 <warn@@Base+0x1870>
  405670:	ldur	x8, [x29, #-16]
  405674:	ldr	x8, [x8, #48]
  405678:	ldur	x9, [x29, #-40]
  40567c:	add	x8, x8, x9
  405680:	stur	x8, [x29, #-8]
  405684:	b	4057e0 <warn@@Base+0x19c8>
  405688:	ldur	x8, [x29, #-40]
  40568c:	ldur	x9, [x29, #-32]
  405690:	cmp	x8, x9
  405694:	b.cc	4056b4 <warn@@Base+0x189c>  // b.lo, b.ul, b.last
  405698:	adrp	x0, 407000 <warn@@Base+0x31e8>
  40569c:	add	x0, x0, #0x7cf
  4056a0:	bl	4013f0 <gettext@plt>
  4056a4:	bl	403d04 <error@@Base>
  4056a8:	mov	x8, xzr
  4056ac:	stur	x8, [x29, #-8]
  4056b0:	b	4057e0 <warn@@Base+0x19c8>
  4056b4:	ldur	x8, [x29, #-16]
  4056b8:	ldr	x0, [x8]
  4056bc:	ldur	x8, [x29, #-16]
  4056c0:	ldr	x8, [x8, #48]
  4056c4:	ldur	x9, [x29, #-40]
  4056c8:	add	x1, x8, x9
  4056cc:	ldur	x8, [x29, #-32]
  4056d0:	ldur	x9, [x29, #-40]
  4056d4:	subs	x2, x8, x9
  4056d8:	bl	4048b0 <warn@@Base+0xa98>
  4056dc:	str	x0, [sp, #40]
  4056e0:	ldr	x8, [sp, #40]
  4056e4:	cbz	x8, 405730 <warn@@Base+0x1918>
  4056e8:	ldur	x0, [x29, #-24]
  4056ec:	ldr	x1, [sp, #40]
  4056f0:	bl	40532c <warn@@Base+0x1514>
  4056f4:	cbnz	w0, 405730 <warn@@Base+0x1918>
  4056f8:	ldur	x0, [x29, #-24]
  4056fc:	ldur	x8, [x29, #-16]
  405700:	ldr	x1, [x8, #64]
  405704:	mov	x8, xzr
  405708:	mov	x2, x8
  40570c:	bl	4057f0 <warn@@Base+0x19d8>
  405710:	str	x0, [sp, #32]
  405714:	ldr	x8, [sp, #32]
  405718:	cbz	x8, 405730 <warn@@Base+0x1918>
  40571c:	ldr	x0, [sp, #40]
  405720:	bl	401350 <free@plt>
  405724:	ldr	x8, [sp, #32]
  405728:	stur	x8, [x29, #-8]
  40572c:	b	4057e0 <warn@@Base+0x19c8>
  405730:	ldr	x0, [sp, #40]
  405734:	bl	401350 <free@plt>
  405738:	ldur	x8, [x29, #-16]
  40573c:	ldr	x8, [x8, #48]
  405740:	ldur	x9, [x29, #-40]
  405744:	add	x8, x8, x9
  405748:	stur	x8, [x29, #-8]
  40574c:	b	4057e0 <warn@@Base+0x19c8>
  405750:	stur	xzr, [x29, #-32]
  405754:	ldur	x8, [x29, #-32]
  405758:	cmp	x8, #0x10
  40575c:	b.cs	4057b0 <warn@@Base+0x1998>  // b.hs, b.nlast
  405760:	ldur	x8, [x29, #-16]
  405764:	add	x8, x8, #0x58
  405768:	ldur	x9, [x29, #-32]
  40576c:	ldrb	w10, [x8, x9]
  405770:	cmp	w10, #0x2f
  405774:	b.ne	4057a0 <warn@@Base+0x1988>  // b.any
  405778:	ldur	x8, [x29, #-16]
  40577c:	add	x8, x8, #0x58
  405780:	ldur	x9, [x29, #-32]
  405784:	add	x8, x8, x9
  405788:	mov	w10, #0x0                   	// #0
  40578c:	strb	w10, [x8]
  405790:	ldur	x8, [x29, #-16]
  405794:	add	x8, x8, #0x58
  405798:	stur	x8, [x29, #-8]
  40579c:	b	4057e0 <warn@@Base+0x19c8>
  4057a0:	ldur	x8, [x29, #-32]
  4057a4:	add	x8, x8, #0x1
  4057a8:	stur	x8, [x29, #-32]
  4057ac:	b	405754 <warn@@Base+0x193c>
  4057b0:	mov	x0, #0x11                  	// #17
  4057b4:	bl	4067a8 <warn@@Base+0x2990>
  4057b8:	str	x0, [sp, #16]
  4057bc:	ldr	x8, [sp, #16]
  4057c0:	ldur	x9, [x29, #-16]
  4057c4:	ldur	q0, [x9, #88]
  4057c8:	str	q0, [x8]
  4057cc:	ldr	x8, [sp, #16]
  4057d0:	mov	w10, #0x0                   	// #0
  4057d4:	strb	w10, [x8, #16]
  4057d8:	ldr	x8, [sp, #16]
  4057dc:	stur	x8, [x29, #-8]
  4057e0:	ldur	x0, [x29, #-8]
  4057e4:	ldp	x29, x30, [sp, #96]
  4057e8:	add	sp, sp, #0x70
  4057ec:	ret
  4057f0:	sub	sp, sp, #0x40
  4057f4:	stp	x29, x30, [sp, #48]
  4057f8:	add	x29, sp, #0x30
  4057fc:	mov	w8, wzr
  405800:	stur	x0, [x29, #-16]
  405804:	str	x1, [sp, #24]
  405808:	str	x2, [sp, #16]
  40580c:	ldur	x9, [x29, #-16]
  405810:	ldr	x0, [x9, #8]
  405814:	ldr	x1, [sp, #24]
  405818:	mov	w2, w8
  40581c:	bl	4012d0 <fseek@plt>
  405820:	cbz	w0, 405848 <warn@@Base+0x1a30>
  405824:	adrp	x0, 407000 <warn@@Base+0x31e8>
  405828:	add	x0, x0, #0x7f1
  40582c:	bl	4013f0 <gettext@plt>
  405830:	ldur	x8, [x29, #-16]
  405834:	ldr	x1, [x8]
  405838:	bl	403d04 <error@@Base>
  40583c:	mov	x8, xzr
  405840:	stur	x8, [x29, #-8]
  405844:	b	4058e8 <warn@@Base+0x1ad0>
  405848:	ldur	x8, [x29, #-16]
  40584c:	add	x0, x8, #0x58
  405850:	ldur	x8, [x29, #-16]
  405854:	ldr	x3, [x8, #8]
  405858:	mov	x1, #0x1                   	// #1
  40585c:	mov	x2, #0x3c                  	// #60
  405860:	bl	401340 <fread@plt>
  405864:	str	x0, [sp, #8]
  405868:	ldr	x8, [sp, #8]
  40586c:	cmp	x8, #0x3c
  405870:	b.eq	405898 <warn@@Base+0x1a80>  // b.none
  405874:	adrp	x0, 407000 <warn@@Base+0x31e8>
  405878:	add	x0, x0, #0x193
  40587c:	bl	4013f0 <gettext@plt>
  405880:	ldur	x8, [x29, #-16]
  405884:	ldr	x1, [x8]
  405888:	bl	403d04 <error@@Base>
  40588c:	mov	x8, xzr
  405890:	stur	x8, [x29, #-8]
  405894:	b	4058e8 <warn@@Base+0x1ad0>
  405898:	ldur	x8, [x29, #-16]
  40589c:	add	x0, x8, #0x92
  4058a0:	adrp	x1, 407000 <warn@@Base+0x31e8>
  4058a4:	add	x1, x1, #0x1b6
  4058a8:	mov	x2, #0x2                   	// #2
  4058ac:	bl	4012f0 <memcmp@plt>
  4058b0:	cbz	w0, 4058d8 <warn@@Base+0x1ac0>
  4058b4:	adrp	x0, 407000 <warn@@Base+0x31e8>
  4058b8:	add	x0, x0, #0x1b9
  4058bc:	bl	4013f0 <gettext@plt>
  4058c0:	ldur	x8, [x29, #-16]
  4058c4:	ldr	x1, [x8]
  4058c8:	bl	403d04 <error@@Base>
  4058cc:	mov	x8, xzr
  4058d0:	stur	x8, [x29, #-8]
  4058d4:	b	4058e8 <warn@@Base+0x1ad0>
  4058d8:	ldur	x0, [x29, #-16]
  4058dc:	ldr	x1, [sp, #16]
  4058e0:	bl	40545c <warn@@Base+0x1644>
  4058e4:	stur	x0, [x29, #-8]
  4058e8:	ldur	x0, [x29, #-8]
  4058ec:	ldp	x29, x30, [sp, #48]
  4058f0:	add	sp, sp, #0x40
  4058f4:	ret
  4058f8:	sub	sp, sp, #0x50
  4058fc:	stp	x29, x30, [sp, #64]
  405900:	add	x29, sp, #0x40
  405904:	adrp	x8, 407000 <warn@@Base+0x31e8>
  405908:	add	x8, x8, #0x817
  40590c:	stur	x0, [x29, #-16]
  405910:	stur	x1, [x29, #-24]
  405914:	str	x2, [sp, #32]
  405918:	mov	x0, x8
  40591c:	bl	4013f0 <gettext@plt>
  405920:	str	x0, [sp, #24]
  405924:	ldur	x8, [x29, #-16]
  405928:	ldr	x0, [x8]
  40592c:	bl	401180 <strlen@plt>
  405930:	ldr	x8, [sp, #32]
  405934:	str	x0, [sp]
  405938:	mov	x0, x8
  40593c:	bl	401180 <strlen@plt>
  405940:	ldr	x8, [sp]
  405944:	add	x9, x8, x0
  405948:	add	x9, x9, #0x3
  40594c:	str	x9, [sp, #16]
  405950:	ldur	x9, [x29, #-16]
  405954:	ldr	w10, [x9, #80]
  405958:	cbz	w10, 4059ac <warn@@Base+0x1b94>
  40595c:	ldur	x8, [x29, #-16]
  405960:	ldr	x8, [x8, #64]
  405964:	cbz	x8, 4059ac <warn@@Base+0x1b94>
  405968:	ldur	x8, [x29, #-24]
  40596c:	ldr	x8, [x8]
  405970:	cbz	x8, 405994 <warn@@Base+0x1b7c>
  405974:	ldur	x8, [x29, #-24]
  405978:	ldr	x0, [x8]
  40597c:	bl	401180 <strlen@plt>
  405980:	add	x8, x0, #0x2
  405984:	ldr	x9, [sp, #16]
  405988:	add	x8, x9, x8
  40598c:	str	x8, [sp, #16]
  405990:	b	4059ac <warn@@Base+0x1b94>
  405994:	ldr	x0, [sp, #24]
  405998:	bl	401180 <strlen@plt>
  40599c:	add	x8, x0, #0x2
  4059a0:	ldr	x9, [sp, #16]
  4059a4:	add	x8, x9, x8
  4059a8:	str	x8, [sp, #16]
  4059ac:	ldr	x0, [sp, #16]
  4059b0:	bl	401210 <malloc@plt>
  4059b4:	str	x0, [sp, #8]
  4059b8:	ldr	x8, [sp, #8]
  4059bc:	cbnz	x8, 4059dc <warn@@Base+0x1bc4>
  4059c0:	adrp	x0, 407000 <warn@@Base+0x31e8>
  4059c4:	add	x0, x0, #0x5d5
  4059c8:	bl	4013f0 <gettext@plt>
  4059cc:	bl	403d04 <error@@Base>
  4059d0:	mov	x8, xzr
  4059d4:	stur	x8, [x29, #-8]
  4059d8:	b	405aac <warn@@Base+0x1c94>
  4059dc:	ldur	x8, [x29, #-16]
  4059e0:	ldr	w9, [x8, #80]
  4059e4:	cbz	w9, 405a54 <warn@@Base+0x1c3c>
  4059e8:	ldur	x8, [x29, #-16]
  4059ec:	ldr	x8, [x8, #64]
  4059f0:	cbz	x8, 405a54 <warn@@Base+0x1c3c>
  4059f4:	ldur	x8, [x29, #-24]
  4059f8:	ldr	x8, [x8]
  4059fc:	cbz	x8, 405a2c <warn@@Base+0x1c14>
  405a00:	ldr	x0, [sp, #8]
  405a04:	ldr	x1, [sp, #16]
  405a08:	ldur	x8, [x29, #-16]
  405a0c:	ldr	x3, [x8]
  405a10:	ldur	x8, [x29, #-24]
  405a14:	ldr	x4, [x8]
  405a18:	ldr	x5, [sp, #32]
  405a1c:	adrp	x2, 407000 <warn@@Base+0x31e8>
  405a20:	add	x2, x2, #0x821
  405a24:	bl	4011d0 <snprintf@plt>
  405a28:	b	405a50 <warn@@Base+0x1c38>
  405a2c:	ldr	x0, [sp, #8]
  405a30:	ldr	x1, [sp, #16]
  405a34:	ldur	x8, [x29, #-16]
  405a38:	ldr	x3, [x8]
  405a3c:	ldr	x4, [sp, #24]
  405a40:	ldr	x5, [sp, #32]
  405a44:	adrp	x2, 407000 <warn@@Base+0x31e8>
  405a48:	add	x2, x2, #0x821
  405a4c:	bl	4011d0 <snprintf@plt>
  405a50:	b	405aa4 <warn@@Base+0x1c8c>
  405a54:	ldur	x8, [x29, #-16]
  405a58:	ldr	w9, [x8, #80]
  405a5c:	cbz	w9, 405a84 <warn@@Base+0x1c6c>
  405a60:	ldr	x0, [sp, #8]
  405a64:	ldr	x1, [sp, #16]
  405a68:	ldur	x8, [x29, #-16]
  405a6c:	ldr	x3, [x8]
  405a70:	ldr	x4, [sp, #32]
  405a74:	adrp	x2, 407000 <warn@@Base+0x31e8>
  405a78:	add	x2, x2, #0x82c
  405a7c:	bl	4011d0 <snprintf@plt>
  405a80:	b	405aa4 <warn@@Base+0x1c8c>
  405a84:	ldr	x0, [sp, #8]
  405a88:	ldr	x1, [sp, #16]
  405a8c:	ldur	x8, [x29, #-16]
  405a90:	ldr	x3, [x8]
  405a94:	ldr	x4, [sp, #32]
  405a98:	adrp	x2, 407000 <warn@@Base+0x31e8>
  405a9c:	add	x2, x2, #0x833
  405aa0:	bl	4011d0 <snprintf@plt>
  405aa4:	ldr	x8, [sp, #8]
  405aa8:	stur	x8, [x29, #-8]
  405aac:	ldur	x0, [x29, #-8]
  405ab0:	ldp	x29, x30, [sp, #64]
  405ab4:	add	sp, sp, #0x50
  405ab8:	ret
  405abc:	sub	sp, sp, #0x40
  405ac0:	stp	x29, x30, [sp, #48]
  405ac4:	add	x29, sp, #0x30
  405ac8:	stur	x0, [x29, #-16]
  405acc:	ldur	x8, [x29, #-16]
  405ad0:	cbnz	x8, 405ae0 <warn@@Base+0x1cc8>
  405ad4:	mov	x8, xzr
  405ad8:	stur	x8, [x29, #-8]
  405adc:	b	405bb4 <warn@@Base+0x1d9c>
  405ae0:	stur	wzr, [x29, #-20]
  405ae4:	ldur	x8, [x29, #-16]
  405ae8:	ldursw	x9, [x29, #-20]
  405aec:	mov	x10, #0x8                   	// #8
  405af0:	mul	x9, x10, x9
  405af4:	add	x8, x8, x9
  405af8:	ldr	x8, [x8]
  405afc:	cbz	x8, 405b10 <warn@@Base+0x1cf8>
  405b00:	ldur	w8, [x29, #-20]
  405b04:	add	w8, w8, #0x1
  405b08:	stur	w8, [x29, #-20]
  405b0c:	b	405ae4 <warn@@Base+0x1ccc>
  405b10:	ldur	w8, [x29, #-20]
  405b14:	add	w8, w8, #0x1
  405b18:	mov	w9, #0x8                   	// #8
  405b1c:	smull	x0, w8, w9
  405b20:	bl	4067a8 <warn@@Base+0x2990>
  405b24:	str	x0, [sp, #16]
  405b28:	stur	wzr, [x29, #-20]
  405b2c:	ldur	x8, [x29, #-16]
  405b30:	ldursw	x9, [x29, #-20]
  405b34:	mov	x10, #0x8                   	// #8
  405b38:	mul	x9, x10, x9
  405b3c:	add	x8, x8, x9
  405b40:	ldr	x8, [x8]
  405b44:	cbz	x8, 405b90 <warn@@Base+0x1d78>
  405b48:	ldur	x8, [x29, #-16]
  405b4c:	ldursw	x9, [x29, #-20]
  405b50:	mov	x10, #0x8                   	// #8
  405b54:	mul	x9, x10, x9
  405b58:	add	x8, x8, x9
  405b5c:	ldr	x0, [x8]
  405b60:	str	x10, [sp, #8]
  405b64:	bl	4068c8 <warn@@Base+0x2ab0>
  405b68:	ldr	x8, [sp, #16]
  405b6c:	ldursw	x9, [x29, #-20]
  405b70:	ldr	x10, [sp, #8]
  405b74:	mul	x9, x10, x9
  405b78:	add	x8, x8, x9
  405b7c:	str	x0, [x8]
  405b80:	ldur	w8, [x29, #-20]
  405b84:	add	w8, w8, #0x1
  405b88:	stur	w8, [x29, #-20]
  405b8c:	b	405b2c <warn@@Base+0x1d14>
  405b90:	ldr	x8, [sp, #16]
  405b94:	ldursw	x9, [x29, #-20]
  405b98:	mov	x10, #0x8                   	// #8
  405b9c:	mul	x9, x10, x9
  405ba0:	add	x8, x8, x9
  405ba4:	mov	x9, xzr
  405ba8:	str	x9, [x8]
  405bac:	ldr	x8, [sp, #16]
  405bb0:	stur	x8, [x29, #-8]
  405bb4:	ldur	x0, [x29, #-8]
  405bb8:	ldp	x29, x30, [sp, #48]
  405bbc:	add	sp, sp, #0x40
  405bc0:	ret
  405bc4:	sub	sp, sp, #0x20
  405bc8:	stp	x29, x30, [sp, #16]
  405bcc:	add	x29, sp, #0x10
  405bd0:	str	x0, [sp, #8]
  405bd4:	ldr	x8, [sp, #8]
  405bd8:	cbz	x8, 405c14 <warn@@Base+0x1dfc>
  405bdc:	ldr	x8, [sp, #8]
  405be0:	str	x8, [sp]
  405be4:	ldr	x8, [sp]
  405be8:	ldr	x8, [x8]
  405bec:	cbz	x8, 405c0c <warn@@Base+0x1df4>
  405bf0:	ldr	x8, [sp]
  405bf4:	ldr	x0, [x8]
  405bf8:	bl	401350 <free@plt>
  405bfc:	ldr	x8, [sp]
  405c00:	add	x8, x8, #0x8
  405c04:	str	x8, [sp]
  405c08:	b	405be4 <warn@@Base+0x1dcc>
  405c0c:	ldr	x0, [sp, #8]
  405c10:	bl	401350 <free@plt>
  405c14:	ldp	x29, x30, [sp, #16]
  405c18:	add	sp, sp, #0x20
  405c1c:	ret
  405c20:	sub	sp, sp, #0x50
  405c24:	stp	x29, x30, [sp, #64]
  405c28:	add	x29, sp, #0x40
  405c2c:	mov	x8, xzr
  405c30:	stur	x0, [x29, #-8]
  405c34:	stur	wzr, [x29, #-28]
  405c38:	str	wzr, [sp, #32]
  405c3c:	str	wzr, [sp, #28]
  405c40:	str	wzr, [sp, #24]
  405c44:	str	wzr, [sp, #20]
  405c48:	str	x8, [sp, #8]
  405c4c:	ldur	x8, [x29, #-8]
  405c50:	cbz	x8, 405ed8 <warn@@Base+0x20c0>
  405c54:	ldur	x0, [x29, #-8]
  405c58:	bl	401180 <strlen@plt>
  405c5c:	add	x0, x0, #0x1
  405c60:	bl	4067a8 <warn@@Base+0x2990>
  405c64:	stur	x0, [x29, #-24]
  405c68:	sub	x0, x29, #0x8
  405c6c:	bl	405ee8 <warn@@Base+0x20d0>
  405c70:	ldr	w8, [sp, #20]
  405c74:	cbz	w8, 405c8c <warn@@Base+0x1e74>
  405c78:	ldr	w8, [sp, #24]
  405c7c:	ldr	w9, [sp, #20]
  405c80:	subs	w9, w9, #0x1
  405c84:	cmp	w8, w9
  405c88:	b.lt	405d00 <warn@@Base+0x1ee8>  // b.tstop
  405c8c:	ldr	x8, [sp, #8]
  405c90:	cbnz	x8, 405cb4 <warn@@Base+0x1e9c>
  405c94:	mov	w8, #0x8                   	// #8
  405c98:	str	w8, [sp, #20]
  405c9c:	ldrsw	x9, [sp, #20]
  405ca0:	mov	x10, #0x8                   	// #8
  405ca4:	mul	x0, x9, x10
  405ca8:	bl	4067a8 <warn@@Base+0x2990>
  405cac:	str	x0, [sp]
  405cb0:	b	405cdc <warn@@Base+0x1ec4>
  405cb4:	ldr	w8, [sp, #20]
  405cb8:	mov	w9, #0x2                   	// #2
  405cbc:	mul	w8, w8, w9
  405cc0:	str	w8, [sp, #20]
  405cc4:	ldr	x0, [sp, #8]
  405cc8:	ldrsw	x10, [sp, #20]
  405ccc:	mov	x11, #0x8                   	// #8
  405cd0:	mul	x1, x10, x11
  405cd4:	bl	40685c <warn@@Base+0x2a44>
  405cd8:	str	x0, [sp]
  405cdc:	ldr	x8, [sp]
  405ce0:	str	x8, [sp, #8]
  405ce4:	ldr	x8, [sp, #8]
  405ce8:	ldrsw	x9, [sp, #24]
  405cec:	mov	x10, #0x8                   	// #8
  405cf0:	mul	x9, x10, x9
  405cf4:	add	x8, x8, x9
  405cf8:	mov	x9, xzr
  405cfc:	str	x9, [x8]
  405d00:	ldur	x8, [x29, #-24]
  405d04:	stur	x8, [x29, #-16]
  405d08:	ldur	x8, [x29, #-8]
  405d0c:	ldrb	w9, [x8]
  405d10:	cbz	w9, 405e6c <warn@@Base+0x2054>
  405d14:	ldur	x8, [x29, #-8]
  405d18:	ldrb	w9, [x8]
  405d1c:	and	w9, w9, #0xff
  405d20:	adrp	x8, 407000 <warn@@Base+0x31e8>
  405d24:	add	x8, x8, #0xb72
  405d28:	ldrh	w9, [x8, w9, sxtw #1]
  405d2c:	and	w9, w9, #0x40
  405d30:	cbz	w9, 405d50 <warn@@Base+0x1f38>
  405d34:	ldur	w8, [x29, #-28]
  405d38:	cbnz	w8, 405d50 <warn@@Base+0x1f38>
  405d3c:	ldr	w8, [sp, #32]
  405d40:	cbnz	w8, 405d50 <warn@@Base+0x1f38>
  405d44:	ldr	w8, [sp, #28]
  405d48:	cbnz	w8, 405d50 <warn@@Base+0x1f38>
  405d4c:	b	405e6c <warn@@Base+0x2054>
  405d50:	ldr	w8, [sp, #28]
  405d54:	cbz	w8, 405d78 <warn@@Base+0x1f60>
  405d58:	str	wzr, [sp, #28]
  405d5c:	ldur	x8, [x29, #-8]
  405d60:	ldrb	w9, [x8]
  405d64:	ldur	x8, [x29, #-16]
  405d68:	add	x10, x8, #0x1
  405d6c:	stur	x10, [x29, #-16]
  405d70:	strb	w9, [x8]
  405d74:	b	405e5c <warn@@Base+0x2044>
  405d78:	ldur	x8, [x29, #-8]
  405d7c:	ldrb	w9, [x8]
  405d80:	cmp	w9, #0x5c
  405d84:	b.ne	405d94 <warn@@Base+0x1f7c>  // b.any
  405d88:	mov	w8, #0x1                   	// #1
  405d8c:	str	w8, [sp, #28]
  405d90:	b	405e5c <warn@@Base+0x2044>
  405d94:	ldur	w8, [x29, #-28]
  405d98:	cbz	w8, 405dd0 <warn@@Base+0x1fb8>
  405d9c:	ldur	x8, [x29, #-8]
  405da0:	ldrb	w9, [x8]
  405da4:	cmp	w9, #0x27
  405da8:	b.ne	405db4 <warn@@Base+0x1f9c>  // b.any
  405dac:	stur	wzr, [x29, #-28]
  405db0:	b	405dcc <warn@@Base+0x1fb4>
  405db4:	ldur	x8, [x29, #-8]
  405db8:	ldrb	w9, [x8]
  405dbc:	ldur	x8, [x29, #-16]
  405dc0:	add	x10, x8, #0x1
  405dc4:	stur	x10, [x29, #-16]
  405dc8:	strb	w9, [x8]
  405dcc:	b	405e5c <warn@@Base+0x2044>
  405dd0:	ldr	w8, [sp, #32]
  405dd4:	cbz	w8, 405e0c <warn@@Base+0x1ff4>
  405dd8:	ldur	x8, [x29, #-8]
  405ddc:	ldrb	w9, [x8]
  405de0:	cmp	w9, #0x22
  405de4:	b.ne	405df0 <warn@@Base+0x1fd8>  // b.any
  405de8:	str	wzr, [sp, #32]
  405dec:	b	405e08 <warn@@Base+0x1ff0>
  405df0:	ldur	x8, [x29, #-8]
  405df4:	ldrb	w9, [x8]
  405df8:	ldur	x8, [x29, #-16]
  405dfc:	add	x10, x8, #0x1
  405e00:	stur	x10, [x29, #-16]
  405e04:	strb	w9, [x8]
  405e08:	b	405e5c <warn@@Base+0x2044>
  405e0c:	ldur	x8, [x29, #-8]
  405e10:	ldrb	w9, [x8]
  405e14:	cmp	w9, #0x27
  405e18:	b.ne	405e28 <warn@@Base+0x2010>  // b.any
  405e1c:	mov	w8, #0x1                   	// #1
  405e20:	stur	w8, [x29, #-28]
  405e24:	b	405e5c <warn@@Base+0x2044>
  405e28:	ldur	x8, [x29, #-8]
  405e2c:	ldrb	w9, [x8]
  405e30:	cmp	w9, #0x22
  405e34:	b.ne	405e44 <warn@@Base+0x202c>  // b.any
  405e38:	mov	w8, #0x1                   	// #1
  405e3c:	str	w8, [sp, #32]
  405e40:	b	405e5c <warn@@Base+0x2044>
  405e44:	ldur	x8, [x29, #-8]
  405e48:	ldrb	w9, [x8]
  405e4c:	ldur	x8, [x29, #-16]
  405e50:	add	x10, x8, #0x1
  405e54:	stur	x10, [x29, #-16]
  405e58:	strb	w9, [x8]
  405e5c:	ldur	x8, [x29, #-8]
  405e60:	add	x8, x8, #0x1
  405e64:	stur	x8, [x29, #-8]
  405e68:	b	405d08 <warn@@Base+0x1ef0>
  405e6c:	ldur	x8, [x29, #-16]
  405e70:	mov	w9, #0x0                   	// #0
  405e74:	strb	w9, [x8]
  405e78:	ldur	x0, [x29, #-24]
  405e7c:	bl	4068c8 <warn@@Base+0x2ab0>
  405e80:	ldr	x8, [sp, #8]
  405e84:	ldrsw	x10, [sp, #24]
  405e88:	mov	x11, #0x8                   	// #8
  405e8c:	mul	x10, x11, x10
  405e90:	add	x8, x8, x10
  405e94:	str	x0, [x8]
  405e98:	ldr	w9, [sp, #24]
  405e9c:	add	w9, w9, #0x1
  405ea0:	str	w9, [sp, #24]
  405ea4:	ldr	x8, [sp, #8]
  405ea8:	ldrsw	x10, [sp, #24]
  405eac:	mul	x10, x11, x10
  405eb0:	add	x8, x8, x10
  405eb4:	mov	x10, xzr
  405eb8:	str	x10, [x8]
  405ebc:	sub	x0, x29, #0x8
  405ec0:	bl	405ee8 <warn@@Base+0x20d0>
  405ec4:	ldur	x8, [x29, #-8]
  405ec8:	ldrb	w9, [x8]
  405ecc:	cbnz	w9, 405c68 <warn@@Base+0x1e50>
  405ed0:	ldur	x0, [x29, #-24]
  405ed4:	bl	401350 <free@plt>
  405ed8:	ldr	x0, [sp, #8]
  405edc:	ldp	x29, x30, [sp, #64]
  405ee0:	add	sp, sp, #0x50
  405ee4:	ret
  405ee8:	sub	sp, sp, #0x10
  405eec:	str	x0, [sp, #8]
  405ef0:	ldr	x8, [sp, #8]
  405ef4:	ldr	x8, [x8]
  405ef8:	ldrb	w9, [x8]
  405efc:	and	w9, w9, #0xff
  405f00:	adrp	x8, 407000 <warn@@Base+0x31e8>
  405f04:	add	x8, x8, #0xb72
  405f08:	ldrh	w9, [x8, w9, sxtw #1]
  405f0c:	and	w9, w9, #0x40
  405f10:	cbz	w9, 405f28 <warn@@Base+0x2110>
  405f14:	ldr	x8, [sp, #8]
  405f18:	ldr	x9, [x8]
  405f1c:	add	x9, x9, #0x1
  405f20:	str	x9, [x8]
  405f24:	b	405ef0 <warn@@Base+0x20d8>
  405f28:	add	sp, sp, #0x10
  405f2c:	ret
  405f30:	sub	sp, sp, #0x40
  405f34:	stp	x29, x30, [sp, #48]
  405f38:	add	x29, sp, #0x30
  405f3c:	stur	x0, [x29, #-16]
  405f40:	str	x1, [sp, #24]
  405f44:	str	wzr, [sp, #20]
  405f48:	ldr	x8, [sp, #24]
  405f4c:	cbnz	x8, 405f5c <warn@@Base+0x2144>
  405f50:	mov	w8, #0x1                   	// #1
  405f54:	stur	w8, [x29, #-4]
  405f58:	b	406060 <warn@@Base+0x2248>
  405f5c:	ldur	x8, [x29, #-16]
  405f60:	ldr	x8, [x8]
  405f64:	cbz	x8, 406058 <warn@@Base+0x2240>
  405f68:	ldur	x8, [x29, #-16]
  405f6c:	ldr	x8, [x8]
  405f70:	str	x8, [sp, #8]
  405f74:	ldr	x8, [sp, #8]
  405f78:	ldrb	w9, [x8]
  405f7c:	cbz	w9, 406024 <warn@@Base+0x220c>
  405f80:	ldr	x8, [sp, #8]
  405f84:	ldrb	w9, [x8]
  405f88:	strb	w9, [sp, #7]
  405f8c:	ldrb	w9, [sp, #7]
  405f90:	and	w9, w9, #0xff
  405f94:	adrp	x8, 407000 <warn@@Base+0x31e8>
  405f98:	add	x8, x8, #0xb72
  405f9c:	ldrh	w9, [x8, w9, sxtw #1]
  405fa0:	and	w9, w9, #0x40
  405fa4:	cbnz	w9, 405fcc <warn@@Base+0x21b4>
  405fa8:	ldrb	w8, [sp, #7]
  405fac:	cmp	w8, #0x5c
  405fb0:	b.eq	405fcc <warn@@Base+0x21b4>  // b.none
  405fb4:	ldrb	w8, [sp, #7]
  405fb8:	cmp	w8, #0x27
  405fbc:	b.eq	405fcc <warn@@Base+0x21b4>  // b.none
  405fc0:	ldrb	w8, [sp, #7]
  405fc4:	cmp	w8, #0x22
  405fc8:	b.ne	405ff0 <warn@@Base+0x21d8>  // b.any
  405fcc:	ldr	x1, [sp, #24]
  405fd0:	mov	w0, #0x5c                  	// #92
  405fd4:	bl	4011c0 <fputc@plt>
  405fd8:	mov	w8, #0xffffffff            	// #-1
  405fdc:	cmp	w8, w0
  405fe0:	b.ne	405ff0 <warn@@Base+0x21d8>  // b.any
  405fe4:	mov	w8, #0x1                   	// #1
  405fe8:	str	w8, [sp, #20]
  405fec:	b	406058 <warn@@Base+0x2240>
  405ff0:	ldrb	w0, [sp, #7]
  405ff4:	ldr	x1, [sp, #24]
  405ff8:	bl	4011c0 <fputc@plt>
  405ffc:	mov	w8, #0xffffffff            	// #-1
  406000:	cmp	w8, w0
  406004:	b.ne	406014 <warn@@Base+0x21fc>  // b.any
  406008:	mov	w8, #0x1                   	// #1
  40600c:	str	w8, [sp, #20]
  406010:	b	406058 <warn@@Base+0x2240>
  406014:	ldr	x8, [sp, #8]
  406018:	add	x8, x8, #0x1
  40601c:	str	x8, [sp, #8]
  406020:	b	405f74 <warn@@Base+0x215c>
  406024:	ldr	x1, [sp, #24]
  406028:	mov	w0, #0xa                   	// #10
  40602c:	bl	4011c0 <fputc@plt>
  406030:	mov	w8, #0xffffffff            	// #-1
  406034:	cmp	w8, w0
  406038:	b.ne	406048 <warn@@Base+0x2230>  // b.any
  40603c:	mov	w8, #0x1                   	// #1
  406040:	str	w8, [sp, #20]
  406044:	b	406058 <warn@@Base+0x2240>
  406048:	ldur	x8, [x29, #-16]
  40604c:	add	x8, x8, #0x8
  406050:	stur	x8, [x29, #-16]
  406054:	b	405f5c <warn@@Base+0x2144>
  406058:	ldr	w8, [sp, #20]
  40605c:	stur	w8, [x29, #-4]
  406060:	ldur	w0, [x29, #-4]
  406064:	ldp	x29, x30, [sp, #48]
  406068:	add	sp, sp, #0x40
  40606c:	ret
  406070:	sub	sp, sp, #0x120
  406074:	stp	x29, x30, [sp, #256]
  406078:	str	x28, [sp, #272]
  40607c:	add	x29, sp, #0x100
  406080:	mov	w8, #0x7d0                 	// #2000
  406084:	stur	x0, [x29, #-8]
  406088:	stur	x1, [x29, #-16]
  40608c:	stur	wzr, [x29, #-20]
  406090:	ldur	x9, [x29, #-16]
  406094:	ldr	x9, [x9]
  406098:	stur	x9, [x29, #-32]
  40609c:	stur	w8, [x29, #-36]
  4060a0:	ldur	w8, [x29, #-20]
  4060a4:	add	w8, w8, #0x1
  4060a8:	stur	w8, [x29, #-20]
  4060ac:	ldur	x9, [x29, #-8]
  4060b0:	ldr	w10, [x9]
  4060b4:	cmp	w8, w10
  4060b8:	b.ge	406438 <warn@@Base+0x2620>  // b.tcont
  4060bc:	ldur	x8, [x29, #-16]
  4060c0:	ldr	x8, [x8]
  4060c4:	ldursw	x9, [x29, #-20]
  4060c8:	mov	x10, #0x8                   	// #8
  4060cc:	mul	x9, x10, x9
  4060d0:	add	x8, x8, x9
  4060d4:	ldr	x8, [x8]
  4060d8:	stur	x8, [x29, #-48]
  4060dc:	ldur	x8, [x29, #-48]
  4060e0:	ldrb	w11, [x8]
  4060e4:	cmp	w11, #0x40
  4060e8:	b.eq	4060f0 <warn@@Base+0x22d8>  // b.none
  4060ec:	b	4060a0 <warn@@Base+0x2288>
  4060f0:	ldur	w8, [x29, #-36]
  4060f4:	subs	w8, w8, #0x1
  4060f8:	stur	w8, [x29, #-36]
  4060fc:	cbnz	w8, 406130 <warn@@Base+0x2318>
  406100:	adrp	x8, 419000 <warn@@Base+0x151e8>
  406104:	add	x8, x8, #0x310
  406108:	ldr	x0, [x8]
  40610c:	ldur	x8, [x29, #-16]
  406110:	ldr	x8, [x8]
  406114:	ldr	x2, [x8]
  406118:	adrp	x1, 407000 <warn@@Base+0x31e8>
  40611c:	add	x1, x1, #0xb20
  406120:	bl	401400 <fprintf@plt>
  406124:	mov	w9, #0x1                   	// #1
  406128:	mov	w0, w9
  40612c:	bl	40665c <warn@@Base+0x2844>
  406130:	ldur	x8, [x29, #-48]
  406134:	add	x0, x8, #0x1
  406138:	add	x1, sp, #0x20
  40613c:	bl	4069b8 <warn@@Base+0x2ba0>
  406140:	cmp	w0, #0x0
  406144:	cset	w9, ge  // ge = tcont
  406148:	tbnz	w9, #0, 406150 <warn@@Base+0x2338>
  40614c:	b	4060a0 <warn@@Base+0x2288>
  406150:	ldr	w8, [sp, #48]
  406154:	and	w8, w8, #0xf000
  406158:	cmp	w8, #0x4, lsl #12
  40615c:	b.ne	406190 <warn@@Base+0x2378>  // b.any
  406160:	adrp	x8, 419000 <warn@@Base+0x151e8>
  406164:	add	x8, x8, #0x310
  406168:	ldr	x0, [x8]
  40616c:	ldur	x8, [x29, #-16]
  406170:	ldr	x8, [x8]
  406174:	ldr	x2, [x8]
  406178:	adrp	x1, 407000 <warn@@Base+0x31e8>
  40617c:	add	x1, x1, #0xb49
  406180:	bl	401400 <fprintf@plt>
  406184:	mov	w9, #0x1                   	// #1
  406188:	mov	w0, w9
  40618c:	bl	40665c <warn@@Base+0x2844>
  406190:	ldur	x8, [x29, #-48]
  406194:	add	x8, x8, #0x1
  406198:	stur	x8, [x29, #-48]
  40619c:	mov	x0, x8
  4061a0:	adrp	x1, 407000 <warn@@Base+0x31e8>
  4061a4:	add	x1, x1, #0x8b0
  4061a8:	bl	401200 <fopen@plt>
  4061ac:	stur	x0, [x29, #-56]
  4061b0:	ldur	x8, [x29, #-56]
  4061b4:	cbnz	x8, 4061bc <warn@@Base+0x23a4>
  4061b8:	b	4060a0 <warn@@Base+0x2288>
  4061bc:	ldur	x0, [x29, #-56]
  4061c0:	mov	x8, xzr
  4061c4:	mov	x1, x8
  4061c8:	mov	w2, #0x2                   	// #2
  4061cc:	bl	4012d0 <fseek@plt>
  4061d0:	mov	w9, #0xffffffff            	// #-1
  4061d4:	cmp	w0, w9
  4061d8:	b.ne	4061e0 <warn@@Base+0x23c8>  // b.any
  4061dc:	b	40642c <warn@@Base+0x2614>
  4061e0:	ldur	x0, [x29, #-56]
  4061e4:	bl	4011b0 <ftell@plt>
  4061e8:	stur	x0, [x29, #-64]
  4061ec:	ldur	x8, [x29, #-64]
  4061f0:	mov	x9, #0xffffffffffffffff    	// #-1
  4061f4:	cmp	x8, x9
  4061f8:	b.ne	406200 <warn@@Base+0x23e8>  // b.any
  4061fc:	b	40642c <warn@@Base+0x2614>
  406200:	ldur	x0, [x29, #-56]
  406204:	mov	x8, xzr
  406208:	mov	x1, x8
  40620c:	mov	w9, wzr
  406210:	mov	w2, w9
  406214:	bl	4012d0 <fseek@plt>
  406218:	mov	w9, #0xffffffff            	// #-1
  40621c:	cmp	w0, w9
  406220:	b.ne	406228 <warn@@Base+0x2410>  // b.any
  406224:	b	40642c <warn@@Base+0x2614>
  406228:	ldur	x8, [x29, #-64]
  40622c:	mov	x9, #0x1                   	// #1
  406230:	mul	x8, x8, x9
  406234:	add	x0, x8, #0x1
  406238:	str	x9, [sp, #24]
  40623c:	bl	4067a8 <warn@@Base+0x2990>
  406240:	stur	x0, [x29, #-80]
  406244:	ldur	x0, [x29, #-80]
  406248:	ldur	x2, [x29, #-64]
  40624c:	ldur	x3, [x29, #-56]
  406250:	ldr	x1, [sp, #24]
  406254:	bl	401340 <fread@plt>
  406258:	stur	x0, [x29, #-72]
  40625c:	ldur	x8, [x29, #-72]
  406260:	ldur	x9, [x29, #-64]
  406264:	cmp	x8, x9
  406268:	b.eq	40627c <warn@@Base+0x2464>  // b.none
  40626c:	ldur	x0, [x29, #-56]
  406270:	bl	401420 <ferror@plt>
  406274:	cbz	w0, 40627c <warn@@Base+0x2464>
  406278:	b	40642c <warn@@Base+0x2614>
  40627c:	ldur	x8, [x29, #-80]
  406280:	ldur	x9, [x29, #-72]
  406284:	add	x8, x8, x9
  406288:	mov	w10, #0x0                   	// #0
  40628c:	strb	w10, [x8]
  406290:	ldur	x0, [x29, #-80]
  406294:	bl	406448 <warn@@Base+0x2630>
  406298:	cbz	w0, 4062b8 <warn@@Base+0x24a0>
  40629c:	mov	x0, #0x8                   	// #8
  4062a0:	bl	4067a8 <warn@@Base+0x2990>
  4062a4:	stur	x0, [x29, #-88]
  4062a8:	ldur	x8, [x29, #-88]
  4062ac:	mov	x9, xzr
  4062b0:	str	x9, [x8]
  4062b4:	b	4062c4 <warn@@Base+0x24ac>
  4062b8:	ldur	x0, [x29, #-80]
  4062bc:	bl	405c20 <warn@@Base+0x1e08>
  4062c0:	stur	x0, [x29, #-88]
  4062c4:	ldur	x8, [x29, #-16]
  4062c8:	ldr	x8, [x8]
  4062cc:	ldur	x9, [x29, #-32]
  4062d0:	cmp	x8, x9
  4062d4:	b.ne	4062ec <warn@@Base+0x24d4>  // b.any
  4062d8:	ldur	x8, [x29, #-16]
  4062dc:	ldr	x0, [x8]
  4062e0:	bl	405abc <warn@@Base+0x1ca4>
  4062e4:	ldur	x8, [x29, #-16]
  4062e8:	str	x0, [x8]
  4062ec:	stur	xzr, [x29, #-96]
  4062f0:	ldur	x8, [x29, #-88]
  4062f4:	ldur	x9, [x29, #-96]
  4062f8:	mov	x10, #0x8                   	// #8
  4062fc:	mul	x9, x10, x9
  406300:	add	x8, x8, x9
  406304:	ldr	x8, [x8]
  406308:	cbz	x8, 40631c <warn@@Base+0x2504>
  40630c:	ldur	x8, [x29, #-96]
  406310:	add	x8, x8, #0x1
  406314:	stur	x8, [x29, #-96]
  406318:	b	4062f0 <warn@@Base+0x24d8>
  40631c:	ldur	x8, [x29, #-16]
  406320:	ldr	x8, [x8]
  406324:	ldursw	x9, [x29, #-20]
  406328:	mov	x10, #0x8                   	// #8
  40632c:	mul	x9, x10, x9
  406330:	add	x8, x8, x9
  406334:	ldr	x0, [x8]
  406338:	str	x10, [sp, #16]
  40633c:	bl	401350 <free@plt>
  406340:	ldur	x8, [x29, #-16]
  406344:	ldr	x0, [x8]
  406348:	ldur	x8, [x29, #-8]
  40634c:	ldrsw	x8, [x8]
  406350:	ldur	x9, [x29, #-96]
  406354:	add	x8, x8, x9
  406358:	add	x8, x8, #0x1
  40635c:	mov	x9, #0x8                   	// #8
  406360:	mul	x1, x8, x9
  406364:	str	x9, [sp, #8]
  406368:	bl	40685c <warn@@Base+0x2a44>
  40636c:	ldur	x8, [x29, #-16]
  406370:	str	x0, [x8]
  406374:	ldur	x8, [x29, #-16]
  406378:	ldr	x8, [x8]
  40637c:	ldursw	x9, [x29, #-20]
  406380:	ldr	x10, [sp, #16]
  406384:	mul	x9, x10, x9
  406388:	add	x8, x8, x9
  40638c:	ldur	x9, [x29, #-96]
  406390:	mul	x9, x10, x9
  406394:	add	x0, x8, x9
  406398:	ldur	x8, [x29, #-16]
  40639c:	ldr	x8, [x8]
  4063a0:	ldursw	x9, [x29, #-20]
  4063a4:	mul	x9, x10, x9
  4063a8:	add	x8, x8, x9
  4063ac:	add	x1, x8, #0x8
  4063b0:	ldur	x8, [x29, #-8]
  4063b4:	ldr	w11, [x8]
  4063b8:	ldur	w12, [x29, #-20]
  4063bc:	subs	w11, w11, w12
  4063c0:	mov	w12, #0x8                   	// #8
  4063c4:	smull	x2, w11, w12
  4063c8:	bl	401160 <memmove@plt>
  4063cc:	ldur	x8, [x29, #-16]
  4063d0:	ldr	x8, [x8]
  4063d4:	ldursw	x9, [x29, #-20]
  4063d8:	ldr	x10, [sp, #16]
  4063dc:	mul	x9, x10, x9
  4063e0:	add	x0, x8, x9
  4063e4:	ldur	x1, [x29, #-88]
  4063e8:	ldur	x8, [x29, #-96]
  4063ec:	ldr	x9, [sp, #8]
  4063f0:	mul	x2, x8, x9
  4063f4:	bl	401150 <memcpy@plt>
  4063f8:	ldur	x8, [x29, #-96]
  4063fc:	subs	x8, x8, #0x1
  406400:	ldur	x9, [x29, #-8]
  406404:	ldrsw	x10, [x9]
  406408:	add	x8, x10, x8
  40640c:	str	w8, [x9]
  406410:	ldur	x0, [x29, #-88]
  406414:	bl	401350 <free@plt>
  406418:	ldur	x0, [x29, #-80]
  40641c:	bl	401350 <free@plt>
  406420:	ldur	w8, [x29, #-20]
  406424:	subs	w8, w8, #0x1
  406428:	stur	w8, [x29, #-20]
  40642c:	ldur	x0, [x29, #-56]
  406430:	bl	4011f0 <fclose@plt>
  406434:	b	4060a0 <warn@@Base+0x2288>
  406438:	ldr	x28, [sp, #272]
  40643c:	ldp	x29, x30, [sp, #256]
  406440:	add	sp, sp, #0x120
  406444:	ret
  406448:	sub	sp, sp, #0x10
  40644c:	str	x0, [sp, #8]
  406450:	ldr	x8, [sp, #8]
  406454:	ldrb	w9, [x8]
  406458:	mov	w10, #0x0                   	// #0
  40645c:	str	w10, [sp, #4]
  406460:	cbz	w9, 406488 <warn@@Base+0x2670>
  406464:	ldr	x8, [sp, #8]
  406468:	ldrb	w9, [x8]
  40646c:	and	w9, w9, #0xff
  406470:	adrp	x8, 407000 <warn@@Base+0x31e8>
  406474:	add	x8, x8, #0xb72
  406478:	ldrh	w9, [x8, w9, sxtw #1]
  40647c:	tst	w9, #0x40
  406480:	cset	w9, ne  // ne = any
  406484:	str	w9, [sp, #4]
  406488:	ldr	w8, [sp, #4]
  40648c:	tbnz	w8, #0, 406494 <warn@@Base+0x267c>
  406490:	b	4064a4 <warn@@Base+0x268c>
  406494:	ldr	x8, [sp, #8]
  406498:	add	x8, x8, #0x1
  40649c:	str	x8, [sp, #8]
  4064a0:	b	406450 <warn@@Base+0x2638>
  4064a4:	ldr	x8, [sp, #8]
  4064a8:	ldrb	w9, [x8]
  4064ac:	cmp	w9, #0x0
  4064b0:	cset	w9, eq  // eq = none
  4064b4:	and	w0, w9, #0x1
  4064b8:	add	sp, sp, #0x10
  4064bc:	ret
  4064c0:	sub	sp, sp, #0x20
  4064c4:	str	x0, [sp, #16]
  4064c8:	ldr	x8, [sp, #16]
  4064cc:	cbnz	x8, 4064d8 <warn@@Base+0x26c0>
  4064d0:	str	wzr, [sp, #28]
  4064d4:	b	406510 <warn@@Base+0x26f8>
  4064d8:	str	wzr, [sp, #12]
  4064dc:	ldr	x8, [sp, #16]
  4064e0:	ldrsw	x9, [sp, #12]
  4064e4:	mov	x10, #0x8                   	// #8
  4064e8:	mul	x9, x10, x9
  4064ec:	add	x8, x8, x9
  4064f0:	ldr	x8, [x8]
  4064f4:	cbz	x8, 406508 <warn@@Base+0x26f0>
  4064f8:	ldr	w8, [sp, #12]
  4064fc:	add	w8, w8, #0x1
  406500:	str	w8, [sp, #12]
  406504:	b	4064dc <warn@@Base+0x26c4>
  406508:	ldr	w8, [sp, #12]
  40650c:	str	w8, [sp, #28]
  406510:	ldr	w0, [sp, #28]
  406514:	add	sp, sp, #0x20
  406518:	ret
  40651c:	sub	sp, sp, #0x20
  406520:	mov	w8, #0x0                   	// #0
  406524:	str	x0, [sp, #24]
  406528:	ldr	x9, [sp, #24]
  40652c:	str	x9, [sp, #16]
  406530:	str	w8, [sp, #12]
  406534:	ldr	x8, [sp, #24]
  406538:	ldrb	w9, [x8]
  40653c:	cbz	w9, 406588 <warn@@Base+0x2770>
  406540:	ldr	x8, [sp, #24]
  406544:	ldrb	w9, [x8]
  406548:	cmp	w9, #0x2f
  40654c:	b.eq	40656c <warn@@Base+0x2754>  // b.none
  406550:	ldr	x8, [sp, #24]
  406554:	ldrb	w9, [x8]
  406558:	cmp	w9, #0x5c
  40655c:	b.ne	406578 <warn@@Base+0x2760>  // b.any
  406560:	ldr	w8, [sp, #12]
  406564:	tbnz	w8, #0, 40656c <warn@@Base+0x2754>
  406568:	b	406578 <warn@@Base+0x2760>
  40656c:	ldr	x8, [sp, #24]
  406570:	add	x8, x8, #0x1
  406574:	str	x8, [sp, #16]
  406578:	ldr	x8, [sp, #24]
  40657c:	add	x8, x8, #0x1
  406580:	str	x8, [sp, #24]
  406584:	b	406534 <warn@@Base+0x271c>
  406588:	ldr	x0, [sp, #16]
  40658c:	add	sp, sp, #0x20
  406590:	ret
  406594:	sub	sp, sp, #0x10
  406598:	adrp	x8, 407000 <warn@@Base+0x31e8>
  40659c:	add	x8, x8, #0xb72
  4065a0:	mov	w9, #0x88                  	// #136
  4065a4:	str	x0, [sp, #8]
  4065a8:	ldr	x10, [sp, #8]
  4065ac:	ldrb	w11, [x10]
  4065b0:	and	w11, w11, #0xff
  4065b4:	ldrh	w11, [x8, w11, sxtw #1]
  4065b8:	and	w9, w11, w9
  4065bc:	cbz	w9, 4065dc <warn@@Base+0x27c4>
  4065c0:	ldr	x8, [sp, #8]
  4065c4:	ldrb	w9, [x8, #1]
  4065c8:	cmp	w9, #0x3a
  4065cc:	b.ne	4065dc <warn@@Base+0x27c4>  // b.any
  4065d0:	ldr	x8, [sp, #8]
  4065d4:	add	x8, x8, #0x2
  4065d8:	str	x8, [sp, #8]
  4065dc:	ldr	x8, [sp, #8]
  4065e0:	str	x8, [sp]
  4065e4:	ldr	x8, [sp, #8]
  4065e8:	ldrb	w9, [x8]
  4065ec:	cbz	w9, 40662c <warn@@Base+0x2814>
  4065f0:	ldr	x8, [sp, #8]
  4065f4:	ldrb	w9, [x8]
  4065f8:	cmp	w9, #0x2f
  4065fc:	b.eq	406610 <warn@@Base+0x27f8>  // b.none
  406600:	ldr	x8, [sp, #8]
  406604:	ldrb	w9, [x8]
  406608:	cmp	w9, #0x5c
  40660c:	b.ne	40661c <warn@@Base+0x2804>  // b.any
  406610:	ldr	x8, [sp, #8]
  406614:	add	x8, x8, #0x1
  406618:	str	x8, [sp]
  40661c:	ldr	x8, [sp, #8]
  406620:	add	x8, x8, #0x1
  406624:	str	x8, [sp, #8]
  406628:	b	4065e4 <warn@@Base+0x27cc>
  40662c:	ldr	x0, [sp]
  406630:	add	sp, sp, #0x10
  406634:	ret
  406638:	sub	sp, sp, #0x20
  40663c:	stp	x29, x30, [sp, #16]
  406640:	add	x29, sp, #0x10
  406644:	str	x0, [sp, #8]
  406648:	ldr	x0, [sp, #8]
  40664c:	bl	40651c <warn@@Base+0x2704>
  406650:	ldp	x29, x30, [sp, #16]
  406654:	add	sp, sp, #0x20
  406658:	ret
  40665c:	sub	sp, sp, #0x20
  406660:	stp	x29, x30, [sp, #16]
  406664:	add	x29, sp, #0x10
  406668:	adrp	x8, 419000 <warn@@Base+0x151e8>
  40666c:	add	x8, x8, #0x440
  406670:	stur	w0, [x29, #-4]
  406674:	ldr	x8, [x8]
  406678:	cbz	x8, 40668c <warn@@Base+0x2874>
  40667c:	adrp	x8, 419000 <warn@@Base+0x151e8>
  406680:	add	x8, x8, #0x440
  406684:	ldr	x8, [x8]
  406688:	blr	x8
  40668c:	ldur	w0, [x29, #-4]
  406690:	bl	401190 <exit@plt>
  406694:	sub	sp, sp, #0x20
  406698:	stp	x29, x30, [sp, #16]
  40669c:	add	x29, sp, #0x10
  4066a0:	adrp	x8, 419000 <warn@@Base+0x151e8>
  4066a4:	add	x8, x8, #0x308
  4066a8:	adrp	x9, 419000 <warn@@Base+0x151e8>
  4066ac:	add	x9, x9, #0x428
  4066b0:	str	x0, [sp, #8]
  4066b4:	ldr	x10, [sp, #8]
  4066b8:	str	x10, [x8]
  4066bc:	ldr	x8, [x9]
  4066c0:	cbnz	x8, 4066dc <warn@@Base+0x28c4>
  4066c4:	mov	x8, xzr
  4066c8:	mov	x0, x8
  4066cc:	bl	4011a0 <sbrk@plt>
  4066d0:	adrp	x8, 419000 <warn@@Base+0x151e8>
  4066d4:	add	x8, x8, #0x428
  4066d8:	str	x0, [x8]
  4066dc:	ldp	x29, x30, [sp, #16]
  4066e0:	add	sp, sp, #0x20
  4066e4:	ret
  4066e8:	sub	sp, sp, #0x30
  4066ec:	stp	x29, x30, [sp, #32]
  4066f0:	add	x29, sp, #0x20
  4066f4:	adrp	x8, 419000 <warn@@Base+0x151e8>
  4066f8:	add	x8, x8, #0x428
  4066fc:	adrp	x9, 419000 <warn@@Base+0x151e8>
  406700:	add	x9, x9, #0x330
  406704:	stur	x0, [x29, #-8]
  406708:	ldr	x8, [x8]
  40670c:	str	x9, [sp, #8]
  406710:	cbz	x8, 406738 <warn@@Base+0x2920>
  406714:	mov	x8, xzr
  406718:	mov	x0, x8
  40671c:	bl	4011a0 <sbrk@plt>
  406720:	adrp	x8, 419000 <warn@@Base+0x151e8>
  406724:	add	x8, x8, #0x428
  406728:	ldr	x8, [x8]
  40672c:	subs	x8, x0, x8
  406730:	str	x8, [sp, #16]
  406734:	b	406750 <warn@@Base+0x2938>
  406738:	mov	x8, xzr
  40673c:	mov	x0, x8
  406740:	bl	4011a0 <sbrk@plt>
  406744:	ldr	x8, [sp, #8]
  406748:	subs	x9, x0, x8
  40674c:	str	x9, [sp, #16]
  406750:	adrp	x8, 419000 <warn@@Base+0x151e8>
  406754:	add	x8, x8, #0x310
  406758:	ldr	x0, [x8]
  40675c:	adrp	x8, 419000 <warn@@Base+0x151e8>
  406760:	add	x8, x8, #0x308
  406764:	ldr	x2, [x8]
  406768:	ldr	x8, [x8]
  40676c:	ldrb	w9, [x8]
  406770:	adrp	x8, 407000 <warn@@Base+0x31e8>
  406774:	add	x8, x8, #0x6bd
  406778:	adrp	x10, 407000 <warn@@Base+0x31e8>
  40677c:	add	x10, x10, #0x5b7
  406780:	cmp	w9, #0x0
  406784:	csel	x3, x10, x8, ne  // ne = any
  406788:	ldur	x4, [x29, #-8]
  40678c:	ldr	x5, [sp, #16]
  406790:	adrp	x1, 407000 <warn@@Base+0x31e8>
  406794:	add	x1, x1, #0xf72
  406798:	bl	401400 <fprintf@plt>
  40679c:	mov	w9, #0x1                   	// #1
  4067a0:	mov	w0, w9
  4067a4:	bl	40665c <warn@@Base+0x2844>
  4067a8:	sub	sp, sp, #0x20
  4067ac:	stp	x29, x30, [sp, #16]
  4067b0:	add	x29, sp, #0x10
  4067b4:	str	x0, [sp, #8]
  4067b8:	ldr	x8, [sp, #8]
  4067bc:	cbnz	x8, 4067c8 <warn@@Base+0x29b0>
  4067c0:	mov	x8, #0x1                   	// #1
  4067c4:	str	x8, [sp, #8]
  4067c8:	ldr	x0, [sp, #8]
  4067cc:	bl	401210 <malloc@plt>
  4067d0:	str	x0, [sp]
  4067d4:	ldr	x8, [sp]
  4067d8:	cbnz	x8, 4067e4 <warn@@Base+0x29cc>
  4067dc:	ldr	x0, [sp, #8]
  4067e0:	bl	4066e8 <warn@@Base+0x28d0>
  4067e4:	ldr	x0, [sp]
  4067e8:	ldp	x29, x30, [sp, #16]
  4067ec:	add	sp, sp, #0x20
  4067f0:	ret
  4067f4:	sub	sp, sp, #0x30
  4067f8:	stp	x29, x30, [sp, #32]
  4067fc:	add	x29, sp, #0x20
  406800:	stur	x0, [x29, #-8]
  406804:	str	x1, [sp, #16]
  406808:	ldur	x8, [x29, #-8]
  40680c:	cbz	x8, 406818 <warn@@Base+0x2a00>
  406810:	ldr	x8, [sp, #16]
  406814:	cbnz	x8, 406824 <warn@@Base+0x2a0c>
  406818:	mov	x8, #0x1                   	// #1
  40681c:	str	x8, [sp, #16]
  406820:	stur	x8, [x29, #-8]
  406824:	ldur	x0, [x29, #-8]
  406828:	ldr	x1, [sp, #16]
  40682c:	bl	401250 <calloc@plt>
  406830:	str	x0, [sp, #8]
  406834:	ldr	x8, [sp, #8]
  406838:	cbnz	x8, 40684c <warn@@Base+0x2a34>
  40683c:	ldur	x8, [x29, #-8]
  406840:	ldr	x9, [sp, #16]
  406844:	mul	x0, x8, x9
  406848:	bl	4066e8 <warn@@Base+0x28d0>
  40684c:	ldr	x0, [sp, #8]
  406850:	ldp	x29, x30, [sp, #32]
  406854:	add	sp, sp, #0x30
  406858:	ret
  40685c:	sub	sp, sp, #0x30
  406860:	stp	x29, x30, [sp, #32]
  406864:	add	x29, sp, #0x20
  406868:	stur	x0, [x29, #-8]
  40686c:	str	x1, [sp, #16]
  406870:	ldr	x8, [sp, #16]
  406874:	cbnz	x8, 406880 <warn@@Base+0x2a68>
  406878:	mov	x8, #0x1                   	// #1
  40687c:	str	x8, [sp, #16]
  406880:	ldur	x8, [x29, #-8]
  406884:	cbnz	x8, 406898 <warn@@Base+0x2a80>
  406888:	ldr	x0, [sp, #16]
  40688c:	bl	401210 <malloc@plt>
  406890:	str	x0, [sp, #8]
  406894:	b	4068a8 <warn@@Base+0x2a90>
  406898:	ldur	x0, [x29, #-8]
  40689c:	ldr	x1, [sp, #16]
  4068a0:	bl	401270 <realloc@plt>
  4068a4:	str	x0, [sp, #8]
  4068a8:	ldr	x8, [sp, #8]
  4068ac:	cbnz	x8, 4068b8 <warn@@Base+0x2aa0>
  4068b0:	ldr	x0, [sp, #16]
  4068b4:	bl	4066e8 <warn@@Base+0x28d0>
  4068b8:	ldr	x0, [sp, #8]
  4068bc:	ldp	x29, x30, [sp, #32]
  4068c0:	add	sp, sp, #0x30
  4068c4:	ret
  4068c8:	sub	sp, sp, #0x40
  4068cc:	stp	x29, x30, [sp, #48]
  4068d0:	add	x29, sp, #0x30
  4068d4:	mov	x8, #0x1                   	// #1
  4068d8:	stur	x0, [x29, #-8]
  4068dc:	ldur	x0, [x29, #-8]
  4068e0:	str	x8, [sp, #16]
  4068e4:	bl	401180 <strlen@plt>
  4068e8:	add	x8, x0, #0x1
  4068ec:	stur	x8, [x29, #-16]
  4068f0:	ldur	x8, [x29, #-16]
  4068f4:	ldr	x9, [sp, #16]
  4068f8:	mul	x0, x9, x8
  4068fc:	bl	4067a8 <warn@@Base+0x2990>
  406900:	str	x0, [sp, #24]
  406904:	ldr	x8, [sp, #24]
  406908:	ldur	x1, [x29, #-8]
  40690c:	ldur	x2, [x29, #-16]
  406910:	mov	x0, x8
  406914:	str	x8, [sp, #8]
  406918:	bl	401150 <memcpy@plt>
  40691c:	ldr	x0, [sp, #8]
  406920:	ldp	x29, x30, [sp, #48]
  406924:	add	sp, sp, #0x40
  406928:	ret
  40692c:	nop
  406930:	stp	x29, x30, [sp, #-64]!
  406934:	mov	x29, sp
  406938:	stp	x19, x20, [sp, #16]
  40693c:	adrp	x20, 418000 <warn@@Base+0x141e8>
  406940:	add	x20, x20, #0xde0
  406944:	stp	x21, x22, [sp, #32]
  406948:	adrp	x21, 418000 <warn@@Base+0x141e8>
  40694c:	add	x21, x21, #0xdd8
  406950:	sub	x20, x20, x21
  406954:	mov	w22, w0
  406958:	stp	x23, x24, [sp, #48]
  40695c:	mov	x23, x1
  406960:	mov	x24, x2
  406964:	bl	401118 <memcpy@plt-0x38>
  406968:	cmp	xzr, x20, asr #3
  40696c:	b.eq	406998 <warn@@Base+0x2b80>  // b.none
  406970:	asr	x20, x20, #3
  406974:	mov	x19, #0x0                   	// #0
  406978:	ldr	x3, [x21, x19, lsl #3]
  40697c:	mov	x2, x24
  406980:	add	x19, x19, #0x1
  406984:	mov	x1, x23
  406988:	mov	w0, w22
  40698c:	blr	x3
  406990:	cmp	x20, x19
  406994:	b.ne	406978 <warn@@Base+0x2b60>  // b.any
  406998:	ldp	x19, x20, [sp, #16]
  40699c:	ldp	x21, x22, [sp, #32]
  4069a0:	ldp	x23, x24, [sp, #48]
  4069a4:	ldp	x29, x30, [sp], #64
  4069a8:	ret
  4069ac:	nop
  4069b0:	ret
  4069b4:	nop
  4069b8:	mov	x2, x1
  4069bc:	mov	x1, x0
  4069c0:	mov	w0, #0x0                   	// #0
  4069c4:	b	4013e0 <__xstat@plt>
  4069c8:	mov	x2, x1
  4069cc:	mov	w1, w0
  4069d0:	mov	w0, #0x0                   	// #0
  4069d4:	b	401390 <__fxstat@plt>

Disassembly of section .fini:

00000000004069d8 <.fini>:
  4069d8:	stp	x29, x30, [sp, #-16]!
  4069dc:	mov	x29, sp
  4069e0:	ldp	x29, x30, [sp], #16
  4069e4:	ret
