<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/media/aldi/Little Seagate/Scoala/Facultate/nesortate/verilog/rezolvare/cpu_test_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="cpu_test" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="41" />
   <wvobject fp_name="/cpu_test/uut/control/state" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">state[5:0]</obj_property>
      <obj_property name="ObjectShortName">state[5:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/fsm/cycle_count" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">cycle_count</obj_property>
      <obj_property name="ObjectShortName">cycle_count</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/program_counter" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">program_counter[9:0]</obj_property>
      <obj_property name="ObjectShortName">program_counter[9:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/instruction" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">instruction[15:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/opcode_type" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">opcode_type[5:0]</obj_property>
      <obj_property name="ObjectShortName">opcode_type[5:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/opcode_rd" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">opcode_rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">opcode_rd[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/opcode_rr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">opcode_rr[4:0]</obj_property>
      <obj_property name="ObjectShortName">opcode_rr[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/opcode_imd" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">opcode_imd[11:0]</obj_property>
      <obj_property name="ObjectShortName">opcode_imd[11:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/rr_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rr_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">rr_addr[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/rd_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rd_addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd_addr[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/rr_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rr_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">rr_data[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/rd_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rd_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/opcode_group" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">opcode_group[19:0]</obj_property>
      <obj_property name="ObjectShortName">opcode_group[19:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/writeback_value" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">writeback_value[15:0]</obj_property>
      <obj_property name="ObjectShortName">writeback_value[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/signals" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">signals[11:0]</obj_property>
      <obj_property name="ObjectShortName">signals[11:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/ual/mul_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mul_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">mul_out[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/bus_int/internal_mem_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">internal_mem_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">internal_mem_addr[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/bus_int/internal_io_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">internal_io_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">internal_io_addr[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/bus_data_buf" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">bus_data_buf[7:0]</obj_property>
      <obj_property name="ObjectShortName">bus_data_buf[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/bus_int/mem_addr_is_in_ext" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_addr_is_in_ext</obj_property>
      <obj_property name="ObjectShortName">mem_addr_is_in_ext</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/bus_int/mem_addr_is_in_mem" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_addr_is_in_mem</obj_property>
      <obj_property name="ObjectShortName">mem_addr_is_in_mem</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/bus_int/mem_addr_is_in_io" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_addr_is_in_io</obj_property>
      <obj_property name="ObjectShortName">mem_addr_is_in_io</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/alu_enable" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">alu_enable</obj_property>
      <obj_property name="ObjectShortName">alu_enable</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/rr_cs" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rr_cs</obj_property>
      <obj_property name="ObjectShortName">rr_cs</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/rd_cs" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rd_cs</obj_property>
      <obj_property name="ObjectShortName">rd_cs</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/mem_cs" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_cs</obj_property>
      <obj_property name="ObjectShortName">mem_cs</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/mem_we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_we</obj_property>
      <obj_property name="ObjectShortName">mem_we</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/io_cs" type="logic" db_ref_id="1">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">io_cs</obj_property>
      <obj_property name="ObjectShortName">io_cs</obj_property>
      <obj_property name="label">io_cs</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/ext_cs" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ext_cs</obj_property>
      <obj_property name="ObjectShortName">ext_cs</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/ext_we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ext_we</obj_property>
      <obj_property name="ObjectShortName">ext_we</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/data_to_store" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data_to_store[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_to_store[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/bus_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">bus_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">bus_addr[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/bus_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">bus_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">bus_data[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/indirect_addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">indirect_addr[15:0]</obj_property>
      <obj_property name="ObjectShortName">indirect_addr[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/uut/control/sreg" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sreg[7:0]</obj_property>
      <obj_property name="ObjectShortName">sreg[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/oc0a" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">oc0a</obj_property>
      <obj_property name="ObjectShortName">oc0a</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/oc0b" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">oc0b</obj_property>
      <obj_property name="ObjectShortName">oc0b</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/pa" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pa[7:0]</obj_property>
      <obj_property name="ObjectShortName">pa[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_test/pb" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pb[7:0]</obj_property>
      <obj_property name="ObjectShortName">pb[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
