<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIRegisterInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">SIRegisterInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="SIRegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- SIRegisterInfo.h - SI Register Info Interface ----------*- C++ -*--===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// Interface definition for SIRegisterInfo</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_SIREGISTERINFO_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_SIREGISTERINFO_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="keyword">class </span>GCNSubtarget;</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">class </span>LiveIntervals;</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">class </span>MachineRegisterInfo;</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">class </span>SIMachineFunctionInfo;</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html">   28</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> final : <span class="keyword">public</span> <a class="code hl_struct" href="structllvm_1_1AMDGPURegisterInfo.html">AMDGPURegisterInfo</a> {</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>  <span class="keywordtype">unsigned</span> SGPRSetID;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>  <span class="keywordtype">unsigned</span> VGPRSetID;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>  <span class="keywordtype">unsigned</span> AGPRSetID;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> SGPRPressureSets;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> VGPRPressureSets;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> AGPRPressureSets;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>  <span class="keywordtype">bool</span> SpillSGPRToVGPR;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>  <span class="keywordtype">bool</span> SpillSGPRToSMEM;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>  <span class="keywordtype">bool</span> isWave32;</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  <span class="keywordtype">void</span> classifyPressureSet(<span class="keywordtype">unsigned</span> PSetID, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>                           <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> &amp;PressureSets) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>  <a class="code hl_class" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST);</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aed80e0d9bfe4e57de24283efa7572eb4">   45</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aed80e0d9bfe4e57de24283efa7572eb4">spillSGPRToVGPR</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    <span class="keywordflow">return</span> SpillSGPRToVGPR;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  }</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a6d2c918340a4c353b0cc3abbd48c7ab3">   49</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a6d2c918340a4c353b0cc3abbd48c7ab3">spillSGPRToSMEM</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    <span class="keywordflow">return</span> SpillSGPRToSMEM;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  }</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"></span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">  /// Return the end register initially reserved for the scratch buffer in case</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">  /// spilling is needed.</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a9e65e7f3940616d9da8bf3920d6f468e">reservedPrivateSegmentBufferReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"></span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">  /// Return the end register initially reserved for the scratch wave offset in</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">  /// case spilling is needed.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac4be38deb867e2597a4cb76e0aeb4277">reservedPrivateSegmentWaveByteOffsetReg</a>(</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  <a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">getReservedRegs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a44684a6923b734e7d14143bf086cbb87">getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <span class="keyword">const</span> <a class="code hl_typedef" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">getCalleeSavedRegsViaCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">getCallPreservedMask</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>                                       <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <span class="comment">// Stack access is very expensive. CSRs are also the high registers, and we</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  <span class="comment">// want to minimize the number of used registers.</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aad6ed1642c7c6a0432f86928a5c102ba">   71</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aad6ed1642c7c6a0432f86928a5c102ba">getCSRFirstUseCost</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <span class="keywordflow">return</span> 100;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  }</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">getFrameRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span> </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aca1d39425a07662f25b705eea9092215">canRealignStack</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">requiresFrameIndexScavenging</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">requiresFrameIndexReplacementScavenging</a>(</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">requiresVirtualBaseRegisters</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a718ba7d18d1999d5b161496daa20239f">trackLivenessAfterRegAlloc</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  int64_t <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aada71f5b31937b5faf84dbf9d269be7b">getMUBUFInstrOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  int64_t <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">getFrameIndexInstrOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>                                   <span class="keywordtype">int</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">needsFrameBaseReg</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t Offset) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aaa5fb5a2af9dcd7d46d3cacf3e537680">materializeFrameBaseRegister</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>                                    <span class="keywordtype">unsigned</span> BaseReg, <span class="keywordtype">int</span> FrameIdx,</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>                                    int64_t Offset) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aed80a7d1037425e877ac151bb722d4dd">resolveFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> BaseReg,</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>                         int64_t Offset) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a01cc0678a57e7b457f92795a7ec9acd7">isFrameOffsetLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> BaseReg,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>                          int64_t Offset) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">getPointerRegClass</a>(</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">unsigned</span> Kind = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"></span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">  /// If \p OnlyToVGPR is true, this will only succeed if this</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aaab3536ef16e7355e009790ee51a739d">spillSGPR</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>                 <span class="keywordtype">int</span> FI, <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS,</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>                 <span class="keywordtype">bool</span> OnlyToVGPR = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac4c69168a3bc75423463b8ef9057e4ed">restoreSGPR</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>                   <span class="keywordtype">int</span> FI, <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS,</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>                   <span class="keywordtype">bool</span> OnlyToVGPR = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">eliminateFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> SPAdj,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>                           <span class="keywordtype">unsigned</span> FIOperandNum,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>                           <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae51944404e187233ccfc3fc7cead7950">eliminateSGPRToVGPRSpillFrameIndex</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>                                          <span class="keywordtype">int</span> FI, <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a09498f3a58cc6dc8555931b51a1fbc9f">getRegAsmName</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#aa40d15caedade2a1d93e28ce1532b97a">  124</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aa40d15caedade2a1d93e28ce1532b97a">getHWRegIndex</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <span class="keywordflow">return</span> getEncodingValue(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) &amp; 0xff;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  }</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"></span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">  /// Return the &#39;base&#39; register class for this register.</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">  /// e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VGPR_32 SGPR0_SGPR1 -&gt; SReg_32, etc.</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"></span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">  /// \returns true if this class contains only SGPR registers</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">  133</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="keywordflow">return</span> !<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">hasVGPRs</a>(RC) &amp;&amp; !<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(RC);</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  }</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"></span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">  /// \returns true if this class ID contains only SGPR registers</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ab664dae585bc43224746468fa919da87">  138</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ab664dae585bc43224746468fa919da87">isSGPRClassID</a>(<span class="keywordtype">unsigned</span> RCID)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(RCID));</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  }</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a62991cd0cb66809b09debf981f99892f">  142</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a62991cd0cb66809b09debf981f99892f">isSGPRReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>      RC = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>      RC = <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">getPhysRegClass</a>(<a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RC);</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  }</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"></span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">  /// \returns true if this class contains VGPR registers.</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">hasVGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"></span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">  /// \returns true if this class contains AGPR registers.</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"></span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">  /// \returns true if this class contains any vector registers.</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ae35e563143019c2afe3e3f08906a2e50">  158</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae35e563143019c2afe3e3f08906a2e50">hasVectorRegisters</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">hasVGPRs</a>(RC) || <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">hasAGPRs</a>(RC);</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  }</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"></span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">  /// \returns A VGPR reg class with the same width as \p SRC</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">getEquivalentVGPRClass</a>(</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>                                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"></span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">  /// \returns An AGPR reg class with the same width as \p SRC</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">getEquivalentAGPRClass</a>(</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>                                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"></span> </div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">  /// \returns A SGPR reg class with the same width as \p SRC</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">getEquivalentSGPRClass</a>(</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *VRC) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"></span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">  /// \returns The register class that is used for a sub-register of \p RC for</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment">  /// the given \p SubIdx.  If \p SubIdx equals NoSubRegister, \p RC will</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">  /// be returned.</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af4c798fe3098870ca930cf5f0be8e5d9">getSubRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>                                            <span class="keywordtype">unsigned</span> SubIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44">shouldRewriteCopySrc</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC,</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>                            <span class="keywordtype">unsigned</span> DefSubReg,</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>                            <span class="keywordtype">unsigned</span> SrcSubReg) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"></span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">  /// \returns True if operands defined with this operand type can accept</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">  /// a literal constant (i.e. any 32-bit immediate).</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a05cebb999986cc2038dc7cbc18e84a78">  187</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a05cebb999986cc2038dc7cbc18e84a78">opCanUseLiteralConstant</a>(<span class="keywordtype">unsigned</span> OpType)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <span class="comment">// TODO: 64-bit operands have extending behavior from 32-bit literal.</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <span class="keywordflow">return</span> OpType &gt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9">AMDGPU::OPERAND_REG_IMM_FIRST</a> &amp;&amp;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>           OpType &lt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640">AMDGPU::OPERAND_REG_IMM_LAST</a>;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  }</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"></span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">  /// \returns True if operands defined with this operand type can accept</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">  /// an inline constant. i.e. An integer value in the range (-16, 64) or</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">  /// -4.0f, -2.0f, -1.0f, -0.5f, 0.0f, 0.5f, 1.0f, 2.0f, 4.0f.</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a92bb050b17a4c412fb911395fa1d0e35">  196</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a92bb050b17a4c412fb911395fa1d0e35">opCanUseInlineConstant</a>(<span class="keywordtype">unsigned</span> OpType)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="keywordflow">return</span> OpType &gt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">AMDGPU::OPERAND_SRC_FIRST</a> &amp;&amp;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>           OpType &lt;= <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">AMDGPU::OPERAND_SRC_LAST</a>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  }</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a790015606226fba9a383789f5d615b03">findUnusedRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">  205</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">getSGPRPressureSet</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SGPRSetID; };</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">  206</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">getVGPRPressureSet</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> VGPRSetID; };</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a8751d7c078fe75fdacad2107679e8732">  207</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8751d7c078fe75fdacad2107679e8732">getAGPRPressureSet</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> AGPRSetID; };</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">getRegClassForReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>                                               <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">isVGPR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#abdf5d3d4d9caed5da3da6f958b942443">isAGPR</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ab3799e0158b86e2eb8ccb66e67f0ffd2">  213</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ab3799e0158b86e2eb8ccb66e67f0ffd2">isVectorRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">isVGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) || <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#abdf5d3d4d9caed5da3da6f958b942443">isAGPR</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  }</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ab29cc34f4aaa50f333d67283db8681d7">  218</a></span>  <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ab29cc34f4aaa50f333d67283db8681d7">isDivergentRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <span class="keywordflow">return</span> !<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">isSGPRClass</a>(RC);</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  }</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a787f5717f03fbf1fd6e4aa322fd2918b">  222</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a787f5717f03fbf1fd6e4aa322fd2918b">isSGPRPressureSet</a>(<span class="keywordtype">unsigned</span> SetID)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    <span class="keywordflow">return</span> SGPRPressureSets.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(SetID) &amp;&amp; !VGPRPressureSets.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(SetID) &amp;&amp;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>           !AGPRPressureSets.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(SetID);</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  }</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#af3bc4ad17318fa269f16c4cd62433d5f">  226</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#af3bc4ad17318fa269f16c4cd62433d5f">isVGPRPressureSet</a>(<span class="keywordtype">unsigned</span> SetID)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>    <span class="keywordflow">return</span> VGPRPressureSets.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(SetID) &amp;&amp; !SGPRPressureSets.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(SetID) &amp;&amp;</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>           !AGPRPressureSets.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(SetID);</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  }</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a976c5edd9513fe492362bb81cd85312c">  230</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a976c5edd9513fe492362bb81cd85312c">isAGPRPressureSet</a>(<span class="keywordtype">unsigned</span> SetID)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    <span class="keywordflow">return</span> AGPRPressureSets.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(SetID) &amp;&amp; !SGPRPressureSets.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(SetID) &amp;&amp;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>           !VGPRPressureSets.<a class="code hl_function" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(SetID);</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  }</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int16_t&gt;</a> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">getRegSplitParts</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>                                     <span class="keywordtype">unsigned</span> EltSize) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857">shouldCoalesce</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>                      <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC,</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>                      <span class="keywordtype">unsigned</span> DstSubReg,</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *NewRC,</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>                      <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">getRegPressureLimit</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>                               <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">getRegPressureSetLimit</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>                                  <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <span class="keyword">const</span> <span class="keywordtype">int</span> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">getRegUnitPressureSets</a>(<span class="keywordtype">unsigned</span> RegUnit) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span> </div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f">getReturnAddressReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Bank,</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#a8bebeaaa44e5522df8b680612d239980">  262</a></span>  <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a8bebeaaa44e5522df8b680612d239980">getRegClassForTypeOnBank</a>(<a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> Ty,</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Bank,</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">getRegClassForSizeOnBank</a>(Ty.<a class="code hl_function" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>(), Bank, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  }</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">getConstrainedRegClassForOperand</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">  272</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">getBoolRC</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>    <span class="keywordflow">return</span> isWave32 ? &amp;AMDGPU::SReg_32_XM0RegClass</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>                    : &amp;AMDGPU::SReg_64RegClass;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  }</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span> </div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">  277</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">getWaveMaskRegClass</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>    <span class="keywordflow">return</span> isWave32 ? &amp;AMDGPU::SReg_32_XM0_XEXECRegClass</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>                    : &amp;AMDGPU::SReg_64_XEXECRegClass;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  }</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#ab4c5b0703011de771253a0a29f38fb41">getVCC</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span> </div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(<span class="keywordtype">unsigned</span> RCID) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="comment">// Find reaching register definition</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a3c41587ea100242ed1b4c718803b3f25">findReachingDef</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>,</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>                                <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_class" href="classllvm_1_1Use.html">Use</a>,</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>                                <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>                                <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">getAllVGPRRegMask</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>  <span class="keyword">const</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> *<a class="code hl_function" href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">getAllAllocatableSRegMask</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <span class="keywordtype">void</span> buildSpillLoadStore(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>                           <span class="keywordtype">unsigned</span> LoadStoreOp,</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>                           <span class="keywordtype">int</span> Index,</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>                           <span class="keywordtype">unsigned</span> ValueReg,</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>                           <span class="keywordtype">bool</span> ValueIsKill,</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>                           <span class="keywordtype">unsigned</span> ScratchRsrcReg,</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>                           <span class="keywordtype">unsigned</span> ScratchOffsetReg,</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>                           int64_t InstrOffset,</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>                           <a class="code hl_class" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO,</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>                           <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>};</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>} <span class="comment">// End namespace llvm</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAMDGPURegisterInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a></div><div class="ttdoc">TargetRegisterInfo interface that is implemented by all hw codegen targets.</div></div>
<div class="ttc" id="aDeadArgumentElimination_8cpp_html_a39a491a969849f634027f20be70a5c57"><div class="ttname"><a href="DeadArgumentElimination_8cpp.html#a39a491a969849f634027f20be70a5c57">Idx</a></div><div class="ttdeci">Returns the sub type a function will return at a given Idx Should correspond to the result type of an ExtractValue instruction executed with just that one unsigned Idx</div><div class="ttdef"><b>Definition:</b> <a href="DeadArgumentElimination_8cpp_source.html#l00342">DeadArgumentElimination.cpp:342</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00977">MachineSink.cpp:977</a></div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="aSIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00246">AMDGPUSubtarget.h:247</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00018">Register.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a01cc0678a57e7b457f92795a7ec9acd7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a01cc0678a57e7b457f92795a7ec9acd7">llvm::SIRegisterInfo::isFrameOffsetLegal</a></div><div class="ttdeci">bool isFrameOffsetLegal(const MachineInstr *MI, unsigned BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00437">SIRegisterInfo.cpp:437</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a05cebb999986cc2038dc7cbc18e84a78"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a05cebb999986cc2038dc7cbc18e84a78">llvm::SIRegisterInfo::opCanUseLiteralConstant</a></div><div class="ttdeci">bool opCanUseLiteralConstant(unsigned OpType) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00187">SIRegisterInfo.h:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a09498f3a58cc6dc8555931b51a1fbc9f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a09498f3a58cc6dc8555931b51a1fbc9f">llvm::SIRegisterInfo::getRegAsmName</a></div><div class="ttdeci">StringRef getRegAsmName(unsigned Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01349">SIRegisterInfo.cpp:1349</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0b5fae2a4d745347222b765f0cd5d987"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">llvm::SIRegisterInfo::getSGPRPressureSet</a></div><div class="ttdeci">unsigned getSGPRPressureSet() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00205">SIRegisterInfo.h:205</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0e2008041a23dfc43ff1e90b014a2936"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">llvm::SIRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned RCID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01954">SIRegisterInfo.cpp:1954</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0fa5e07ce7e37bd495efd81e227d405d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0fa5e07ce7e37bd495efd81e227d405d">llvm::SIRegisterInfo::getPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPhysRegClass(unsigned Reg) const</div><div class="ttdoc">Return the 'base' register class for this register.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01369">SIRegisterInfo.cpp:1369</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a1509d958f5ec2cd7eb93e0ee89d1537f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a1509d958f5ec2cd7eb93e0ee89d1537f">llvm::SIRegisterInfo::getReturnAddressReg</a></div><div class="ttdeci">unsigned getReturnAddressReg(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01885">SIRegisterInfo.cpp:1885</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a231685f805cba88c2b061802b1b95052"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a231685f805cba88c2b061802b1b95052">llvm::SIRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00076">AMDGPURegisterInfo.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a24ef14454eac4654a32170729e897ff0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a24ef14454eac4654a32170729e897ff0">llvm::SIRegisterInfo::getRegClassForReg</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForReg(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01803">SIRegisterInfo.cpp:1803</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a29ab56a48816c54d3db51d4724304663"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a29ab56a48816c54d3db51d4724304663">llvm::SIRegisterInfo::requiresFrameIndexReplacementScavenging</a></div><div class="ttdeci">bool requiresFrameIndexReplacementScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00305">SIRegisterInfo.cpp:305</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2f4f39970717b400917c294dcf763077"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2f4f39970717b400917c294dcf763077">llvm::SIRegisterInfo::hasVGPRs</a></div><div class="ttdeci">bool hasVGPRs(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01409">SIRegisterInfo.cpp:1409</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a2fcc4d3294381da29adb855c5f56c0d5"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a2fcc4d3294381da29adb855c5f56c0d5">llvm::SIRegisterInfo::getEquivalentVGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentVGPRClass(const TargetRegisterClass *SRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01460">SIRegisterInfo.cpp:1460</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a317bd7480ba741300b70f6243d33ff1f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a317bd7480ba741300b70f6243d33ff1f">llvm::SIRegisterInfo::getFrameRegister</a></div><div class="ttdeci">Register getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00088">AMDGPURegisterInfo.cpp:88</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a3c41587ea100242ed1b4c718803b3f25"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a3c41587ea100242ed1b4c718803b3f25">llvm::SIRegisterInfo::findReachingDef</a></div><div class="ttdeci">MachineInstr * findReachingDef(unsigned Reg, unsigned SubReg, MachineInstr &amp;Use, MachineRegisterInfo &amp;MRI, LiveIntervals *LIS) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01969">SIRegisterInfo.cpp:1969</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a423e24bdb9993c90a2c13e2c04ff257a"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a423e24bdb9993c90a2c13e2c04ff257a">llvm::SIRegisterInfo::getAllVGPRRegMask</a></div><div class="ttdeci">const uint32_t * getAllVGPRRegMask() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00096">AMDGPURegisterInfo.cpp:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a44684a6923b734e7d14143bf086cbb87"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a44684a6923b734e7d14143bf086cbb87">llvm::SIRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00055">AMDGPURegisterInfo.cpp:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a45b8d8b2c16c95d360a6ee74d8227b5b"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">llvm::SIRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01140">SIRegisterInfo.cpp:1140</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a4b7ead7725a07da4240f0edea1e4a2d6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a4b7ead7725a07da4240f0edea1e4a2d6">llvm::SIRegisterInfo::getRegSplitParts</a></div><div class="ttdeci">ArrayRef&lt; int16_t &gt; getRegSplitParts(const TargetRegisterClass *RC, unsigned EltSize) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01628">SIRegisterInfo.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a585fbdaa5a8ad3831b20f2192da4323c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a585fbdaa5a8ad3831b20f2192da4323c">llvm::SIRegisterInfo::hasAGPRs</a></div><div class="ttdeci">bool hasAGPRs(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01435">SIRegisterInfo.cpp:1435</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a5eafea62423808eaf1bec18900ec929e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">llvm::SIRegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">bool requiresRegisterScavenging(const MachineFunction &amp;Fn) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00283">SIRegisterInfo.cpp:283</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a627e6584be398e0555f4b38d8f26f546"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a627e6584be398e0555f4b38d8f26f546">llvm::SIRegisterInfo::getConstrainedRegClassForOperand</a></div><div class="ttdeci">const TargetRegisterClass * getConstrainedRegClassForOperand(const MachineOperand &amp;MO, const MachineRegisterInfo &amp;MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01942">SIRegisterInfo.cpp:1942</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a62991cd0cb66809b09debf981f99892f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a62991cd0cb66809b09debf981f99892f">llvm::SIRegisterInfo::isSGPRReg</a></div><div class="ttdeci">bool isSGPRReg(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00142">SIRegisterInfo.h:142</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6a4f4908502fda78686f25c25ef6a525"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">llvm::SIRegisterInfo::getVGPRPressureSet</a></div><div class="ttdeci">unsigned getVGPRPressureSet() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00206">SIRegisterInfo.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6d2c918340a4c353b0cc3abbd48c7ab3"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6d2c918340a4c353b0cc3abbd48c7ab3">llvm::SIRegisterInfo::spillSGPRToSMEM</a></div><div class="ttdeci">bool spillSGPRToSMEM() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00049">SIRegisterInfo.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a6d328ac32b1d8a39f355b3195db147ff"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6d328ac32b1d8a39f355b3195db147ff">llvm::SIRegisterInfo::getAllAllocatableSRegMask</a></div><div class="ttdeci">const uint32_t * getAllAllocatableSRegMask() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00100">AMDGPURegisterInfo.cpp:100</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a718ba7d18d1999d5b161496daa20239f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a718ba7d18d1999d5b161496daa20239f">llvm::SIRegisterInfo::trackLivenessAfterRegAlloc</a></div><div class="ttdeci">bool trackLivenessAfterRegAlloc(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00330">SIRegisterInfo.cpp:330</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a787f5717f03fbf1fd6e4aa322fd2918b"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a787f5717f03fbf1fd6e4aa322fd2918b">llvm::SIRegisterInfo::isSGPRPressureSet</a></div><div class="ttdeci">bool isSGPRPressureSet(unsigned SetID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00222">SIRegisterInfo.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a790015606226fba9a383789f5d615b03"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a790015606226fba9a383789f5d615b03">llvm::SIRegisterInfo::findUnusedRegister</a></div><div class="ttdeci">unsigned findUnusedRegister(const MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC, const MachineFunction &amp;MF) const</div><div class="ttdoc">Returns a register that is not used at any point in the function.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01618">SIRegisterInfo.cpp:1618</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a79100c984bb96e884a15246958f61c2d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a79100c984bb96e884a15246958f61c2d">llvm::SIRegisterInfo::getCalleeSavedRegsViaCopy</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegsViaCopy(const MachineFunction *MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00072">AMDGPURegisterInfo.cpp:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a7c0bb4b4e2204e019541b6cd98bd9792"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a7c0bb4b4e2204e019541b6cd98bd9792">llvm::SIRegisterInfo::getEquivalentAGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentAGPRClass(const TargetRegisterClass *SRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01484">SIRegisterInfo.cpp:1484</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a86d3fc8e591bfc7b5854f86d00241221"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a86d3fc8e591bfc7b5854f86d00241221">llvm::SIRegisterInfo::requiresFrameIndexScavenging</a></div><div class="ttdeci">bool requiresFrameIndexScavenging(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00294">SIRegisterInfo.cpp:294</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a8751d7c078fe75fdacad2107679e8732"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8751d7c078fe75fdacad2107679e8732">llvm::SIRegisterInfo::getAGPRPressureSet</a></div><div class="ttdeci">unsigned getAGPRPressureSet() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00207">SIRegisterInfo.h:207</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a891021470cc8979b7dfcc936fad1cd44"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a891021470cc8979b7dfcc936fad1cd44">llvm::SIRegisterInfo::shouldRewriteCopySrc</a></div><div class="ttdeci">bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01590">SIRegisterInfo.cpp:1590</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a8970a99110a2d04fd4c39c47919068f0"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8970a99110a2d04fd4c39c47919068f0">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00133">SIRegisterInfo.h:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a8bebeaaa44e5522df8b680612d239980"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a8bebeaaa44e5522df8b680612d239980">llvm::SIRegisterInfo::getRegClassForTypeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForTypeOnBank(LLT Ty, const RegisterBank &amp;Bank, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00262">SIRegisterInfo.h:262</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a905ab9a0629b7a9e2e6191462cdddfd7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a905ab9a0629b7a9e2e6191462cdddfd7">llvm::SIRegisterInfo::getRegClassForSizeOnBank</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassForSizeOnBank(unsigned Size, const RegisterBank &amp;Bank, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01891">SIRegisterInfo.cpp:1891</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a92bb050b17a4c412fb911395fa1d0e35"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a92bb050b17a4c412fb911395fa1d0e35">llvm::SIRegisterInfo::opCanUseInlineConstant</a></div><div class="ttdeci">bool opCanUseInlineConstant(unsigned OpType) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00196">SIRegisterInfo.h:196</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a976c5edd9513fe492362bb81cd85312c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a976c5edd9513fe492362bb81cd85312c">llvm::SIRegisterInfo::isAGPRPressureSet</a></div><div class="ttdeci">bool isAGPRPressureSet(unsigned SetID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00230">SIRegisterInfo.h:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a981883145186bf6da58e5bd7f6476f30"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a981883145186bf6da58e5bd7f6476f30">llvm::SIRegisterInfo::getEquivalentSGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentSGPRClass(const TargetRegisterClass *VRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01502">SIRegisterInfo.cpp:1502</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a9a129e8a7d22c988e707c29beb8dbadd"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a9a129e8a7d22c988e707c29beb8dbadd">llvm::SIRegisterInfo::isVGPR</a></div><div class="ttdeci">bool isVGPR(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01811">SIRegisterInfo.cpp:1811</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a9e65e7f3940616d9da8bf3920d6f468e"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a9e65e7f3940616d9da8bf3920d6f468e">llvm::SIRegisterInfo::reservedPrivateSegmentBufferReg</a></div><div class="ttdeci">unsigned reservedPrivateSegmentBufferReg(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return the end register initially reserved for the scratch buffer in case spilling is needed.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00119">SIRegisterInfo.cpp:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aa40d15caedade2a1d93e28ce1532b97a"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa40d15caedade2a1d93e28ce1532b97a">llvm::SIRegisterInfo::getHWRegIndex</a></div><div class="ttdeci">unsigned getHWRegIndex(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00124">SIRegisterInfo.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aa7dbd22ec4e0cc058f8290a8b98cacc6"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa7dbd22ec4e0cc058f8290a8b98cacc6">llvm::SIRegisterInfo::getRegPressureLimit</a></div><div class="ttdeci">unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01846">SIRegisterInfo.cpp:1846</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aaa5fb5a2af9dcd7d46d3cacf3e537680"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aaa5fb5a2af9dcd7d46d3cacf3e537680">llvm::SIRegisterInfo::materializeFrameBaseRegister</a></div><div class="ttdeci">void materializeFrameBaseRegister(MachineBasicBlock *MBB, unsigned BaseReg, int FrameIdx, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00364">SIRegisterInfo.cpp:364</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aaab3536ef16e7355e009790ee51a739d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aaab3536ef16e7355e009790ee51a739d">llvm::SIRegisterInfo::spillSGPR</a></div><div class="ttdeci">bool spillSGPR(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, bool OnlyToVGPR=false) const</div><div class="ttdoc">If OnlyToVGPR is true, this will only succeed if this.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00782">SIRegisterInfo.cpp:782</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aad176a9433aea8ba75bcf6413209240d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">llvm::SIRegisterInfo::getRegPressureSetLimit</a></div><div class="ttdeci">unsigned getRegPressureSetLimit(const MachineFunction &amp;MF, unsigned Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01864">SIRegisterInfo.cpp:1864</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aad6ed1642c7c6a0432f86928a5c102ba"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aad6ed1642c7c6a0432f86928a5c102ba">llvm::SIRegisterInfo::getCSRFirstUseCost</a></div><div class="ttdeci">unsigned getCSRFirstUseCost() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00071">SIRegisterInfo.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aada71f5b31937b5faf84dbf9d269be7b"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aada71f5b31937b5faf84dbf9d269be7b">llvm::SIRegisterInfo::getMUBUFInstrOffset</a></div><div class="ttdeci">int64_t getMUBUFInstrOffset(const MachineInstr *MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00335">SIRegisterInfo.cpp:335</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aae11cbd7196aeff4a4b2a12be9835f28"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">llvm::SIRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00152">SIRegisterInfo.cpp:152</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aae2e3ed0f579b512e6a38d0f116553ea"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aae2e3ed0f579b512e6a38d0f116553ea">llvm::SIRegisterInfo::needsFrameBaseReg</a></div><div class="ttdeci">bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00355">SIRegisterInfo.cpp:355</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ab29cc34f4aaa50f333d67283db8681d7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ab29cc34f4aaa50f333d67283db8681d7">llvm::SIRegisterInfo::isDivergentRegClass</a></div><div class="ttdeci">virtual bool isDivergentRegClass(const TargetRegisterClass *RC) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00218">SIRegisterInfo.h:218</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ab3799e0158b86e2eb8ccb66e67f0ffd2"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ab3799e0158b86e2eb8ccb66e67f0ffd2">llvm::SIRegisterInfo::isVectorRegister</a></div><div class="ttdeci">bool isVectorRegister(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00213">SIRegisterInfo.h:213</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ab4c5b0703011de771253a0a29f38fb41"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ab4c5b0703011de771253a0a29f38fb41">llvm::SIRegisterInfo::getVCC</a></div><div class="ttdeci">unsigned getVCC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01949">SIRegisterInfo.cpp:1949</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ab664dae585bc43224746468fa919da87"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ab664dae585bc43224746468fa919da87">llvm::SIRegisterInfo::isSGPRClassID</a></div><div class="ttdeci">bool isSGPRClassID(unsigned RCID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00138">SIRegisterInfo.h:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_abce857be755106a0d747fa67ac782857"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abce857be755106a0d747fa67ac782857">llvm::SIRegisterInfo::shouldCoalesce</a></div><div class="ttdeci">bool shouldCoalesce(MachineInstr *MI, const TargetRegisterClass *SrcRC, unsigned SubReg, const TargetRegisterClass *DstRC, unsigned DstSubReg, const TargetRegisterClass *NewRC, LiveIntervals &amp;LIS) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01825">SIRegisterInfo.cpp:1825</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_abdf5d3d4d9caed5da3da6f958b942443"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abdf5d3d4d9caed5da3da6f958b942443">llvm::SIRegisterInfo::isAGPR</a></div><div class="ttdeci">bool isAGPR(const MachineRegisterInfo &amp;MRI, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01818">SIRegisterInfo.cpp:1818</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac3849d39b02d4071b4fca54e2c7f49c7"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac3849d39b02d4071b4fca54e2c7f49c7">llvm::SIRegisterInfo::getBoolRC</a></div><div class="ttdeci">const TargetRegisterClass * getBoolRC() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00272">SIRegisterInfo.h:272</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac4be38deb867e2597a4cb76e0aeb4277"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac4be38deb867e2597a4cb76e0aeb4277">llvm::SIRegisterInfo::reservedPrivateSegmentWaveByteOffsetReg</a></div><div class="ttdeci">unsigned reservedPrivateSegmentWaveByteOffsetReg(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return the end register initially reserved for the scratch wave offset in case spilling is needed.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00145">SIRegisterInfo.cpp:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac4c69168a3bc75423463b8ef9057e4ed"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac4c69168a3bc75423463b8ef9057e4ed">llvm::SIRegisterInfo::restoreSGPR</a></div><div class="ttdeci">bool restoreSGPR(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS, bool OnlyToVGPR=false) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00963">SIRegisterInfo.cpp:963</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ac9ec67a466802ee8e0c1f1b7aa7bbf39"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ac9ec67a466802ee8e0c1f1b7aa7bbf39">llvm::SIRegisterInfo::getPointerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPointerRegClass(const MachineFunction &amp;MF, unsigned Kind=0) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00448">SIRegisterInfo.cpp:448</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aca1d39425a07662f25b705eea9092215"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aca1d39425a07662f25b705eea9092215">llvm::SIRegisterInfo::canRealignStack</a></div><div class="ttdeci">bool canRealignStack(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00270">SIRegisterInfo.cpp:270</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_adc210f7d04be558143f8a891c892e550"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#adc210f7d04be558143f8a891c892e550">llvm::SIRegisterInfo::getFrameIndexInstrOffset</a></div><div class="ttdeci">int64_t getFrameIndexInstrOffset(const MachineInstr *MI, int Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00343">SIRegisterInfo.cpp:343</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae13a2d4e77a20d7844faee6e8cbcec42"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae13a2d4e77a20d7844faee6e8cbcec42">llvm::SIRegisterInfo::getWaveMaskRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getWaveMaskRegClass() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00277">SIRegisterInfo.h:277</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae35e563143019c2afe3e3f08906a2e50"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae35e563143019c2afe3e3f08906a2e50">llvm::SIRegisterInfo::hasVectorRegisters</a></div><div class="ttdeci">bool hasVectorRegisters(const TargetRegisterClass *RC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00158">SIRegisterInfo.h:158</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae51944404e187233ccfc3fc7cead7950"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae51944404e187233ccfc3fc7cead7950">llvm::SIRegisterInfo::eliminateSGPRToVGPRSpillFrameIndex</a></div><div class="ttdeci">bool eliminateSGPRToVGPRSpillFrameIndex(MachineBasicBlock::iterator MI, int FI, RegScavenger *RS) const</div><div class="ttdoc">Special case of eliminateFrameIndex.</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01112">SIRegisterInfo.cpp:1112</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_ae8ba4cd4553b5e0d7245b42c6d459418"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#ae8ba4cd4553b5e0d7245b42c6d459418">llvm::SIRegisterInfo::requiresVirtualBaseRegisters</a></div><div class="ttdeci">bool requiresVirtualBaseRegisters(const MachineFunction &amp;Fn) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00324">SIRegisterInfo.cpp:324</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aed80a7d1037425e877ac151bb722d4dd"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aed80a7d1037425e877ac151bb722d4dd">llvm::SIRegisterInfo::resolveFrameIndex</a></div><div class="ttdeci">void resolveFrameIndex(MachineInstr &amp;MI, unsigned BaseReg, int64_t Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00400">SIRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_aed80e0d9bfe4e57de24283efa7572eb4"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aed80e0d9bfe4e57de24283efa7572eb4">llvm::SIRegisterInfo::spillSGPRToVGPR</a></div><div class="ttdeci">bool spillSGPRToVGPR() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00045">SIRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_af3bc4ad17318fa269f16c4cd62433d5f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#af3bc4ad17318fa269f16c4cd62433d5f">llvm::SIRegisterInfo::isVGPRPressureSet</a></div><div class="ttdeci">bool isVGPRPressureSet(unsigned SetID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00226">SIRegisterInfo.h:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_af4c798fe3098870ca930cf5f0be8e5d9"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#af4c798fe3098870ca930cf5f0be8e5d9">llvm::SIRegisterInfo::getSubRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getSubRegClass(const TargetRegisterClass *RC, unsigned SubIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01526">SIRegisterInfo.cpp:1526</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_afc03c7ece1270aa0066e484af24eb28f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#afc03c7ece1270aa0066e484af24eb28f">llvm::SIRegisterInfo::getRegUnitPressureSets</a></div><div class="ttdeci">const int * getRegUnitPressureSets(unsigned RegUnit) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01877">SIRegisterInfo.cpp:1877</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00048">StringRef.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00294">TargetRegisterInfo.h:294</a></div></div>
<div class="ttc" id="aclassllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users.</div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00055">Use.h:55</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9">llvm::AMDGPU::OPERAND_REG_IMM_FIRST</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00151">SIDefines.h:151</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">llvm::AMDGPU::OPERAND_SRC_FIRST</a></div><div class="ttdeci">@ OPERAND_SRC_FIRST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00160">SIDefines.h:160</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640">llvm::AMDGPU::OPERAND_REG_IMM_LAST</a></div><div class="ttdeci">@ OPERAND_REG_IMM_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00152">SIDefines.h:152</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">llvm::AMDGPU::OPERAND_SRC_LAST</a></div><div class="ttdeci">@ OPERAND_SRC_LAST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00161">SIDefines.h:161</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00029">MCRegisterInfo.h:29</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPURegisterInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00026">AMDGPURegisterInfo.h:26</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:23:44 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
