#
# Created by Oasys-RTL -- (c) Mentor Graphics Corporation
#
VERSION 5.8 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN logic_hw ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 146950 146950 ) ;

ROW CORE_ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 60000 60000 FS DO 70 BY 1 STEP 380 0 ;
ROW CORE_ROW_1 FreePDK45_38x28_10R_NP_162NW_34O 60000 62800 N DO 70 BY 1 STEP 380 0 ;
ROW CORE_ROW_2 FreePDK45_38x28_10R_NP_162NW_34O 60000 65600 FS DO 70 BY 1 STEP 380 0 ;
ROW CORE_ROW_3 FreePDK45_38x28_10R_NP_162NW_34O 60000 68400 N DO 70 BY 1 STEP 380 0 ;
ROW CORE_ROW_4 FreePDK45_38x28_10R_NP_162NW_34O 60000 71200 FS DO 70 BY 1 STEP 380 0 ;
ROW CORE_ROW_5 FreePDK45_38x28_10R_NP_162NW_34O 60000 74000 N DO 70 BY 1 STEP 380 0 ;
ROW CORE_ROW_6 FreePDK45_38x28_10R_NP_162NW_34O 60000 76800 FS DO 70 BY 1 STEP 380 0 ;
ROW CORE_ROW_7 FreePDK45_38x28_10R_NP_162NW_34O 60000 79600 N DO 70 BY 1 STEP 380 0 ;
ROW CORE_ROW_8 FreePDK45_38x28_10R_NP_162NW_34O 60000 82400 FS DO 70 BY 1 STEP 380 0 ;

TRACKS X 165 DO 386 STEP 379 LAYER metal1 ;
TRACKS Y 165 DO 524 STEP 280 LAYER metal1 ;
TRACKS X 165 DO 386 STEP 379 LAYER metal2 ;
TRACKS Y 165 DO 524 STEP 280 LAYER metal2 ;
TRACKS X 165 DO 262 STEP 560 LAYER metal3 ;
TRACKS Y 165 DO 524 STEP 280 LAYER metal3 ;
TRACKS X 165 DO 262 STEP 560 LAYER metal4 ;
TRACKS Y 165 DO 524 STEP 280 LAYER metal4 ;
TRACKS X 165 DO 262 STEP 560 LAYER metal5 ;
TRACKS Y 165 DO 262 STEP 560 LAYER metal5 ;
TRACKS X 165 DO 262 STEP 560 LAYER metal6 ;
TRACKS Y 165 DO 262 STEP 560 LAYER metal6 ;
TRACKS X 165 DO 91 STEP 1600 LAYER metal7 ;
TRACKS Y 165 DO 91 STEP 1600 LAYER metal7 ;
TRACKS X 165 DO 91 STEP 1600 LAYER metal8 ;
TRACKS Y 165 DO 91 STEP 1600 LAYER metal8 ;
TRACKS X 165 DO 45 STEP 3200 LAYER metal9 ;
TRACKS Y 165 DO 45 STEP 3200 LAYER metal9 ;
TRACKS X 165 DO 45 STEP 3200 LAYER metal10 ;
TRACKS Y 165 DO 45 STEP 3200 LAYER metal10 ;



PINS 21 ;
- outp[5] + NET outp[5] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 146810 71959 ) N 
;
- outp[4] + NET outp[4] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 74759 0 ) N 
;
- outp[3] + NET outp[3] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 70279 0 ) N 
;
- outp[2] + NET outp[2] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 74759 ) E 
;
- outp[1] + NET outp[1] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 70279 ) E 
;
- outp[0] + NET outp[0] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 72519 146670 ) N 
;
- disp[2] + NET disp[2] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 146810 72519 ) N 
;
- disp[1] + NET disp[1] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 74199 0 ) N 
;
- disp[0] + NET disp[0] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 70839 0 ) N 
;
- clk + NET clk 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 74199 ) E 
;
- rst + NET rst 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 70839 ) E 
;
- inp[9] + NET inp[9] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 73639 0 ) N 
;
- inp[8] + NET inp[8] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 71399 0 ) N 
;
- inp[7] + NET inp[7] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 73639 ) E 
;
- inp[6] + NET inp[6] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 71399 ) E 
;
- inp[5] + NET inp[5] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 73079 0 ) N 
;
- inp[4] + NET inp[4] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 71959 0 ) N 
;
- inp[3] + NET inp[3] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 73079 ) E 
;
- inp[2] + NET inp[2] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 71959 ) E 
;
- inp[1] + NET inp[1] 
+ LAYER metal4 ( 0 0 ) ( 280 280 )
+ PLACED ( 72519 0 ) N 
;
- inp[0] + NET inp[0] 
+ LAYER metal3 ( 0 0 ) ( 140 140 )
+ PLACED ( 0 72519 ) E 
;
END PINS

BLOCKAGES 4 ;
END BLOCKAGES

END DESIGN
