<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf548 › ints-priority.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ints-priority.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2007-2008 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> *</span>
<span class="cm"> * Set up the interrupt priorities</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;asm/blackfin.h&gt;</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">program_IAR</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Program the IAR0 Register with the configured priority */</span>
	<span class="n">bfin_write_SIC_IAR0</span><span class="p">(((</span><span class="n">CONFIG_IRQ_PLL_WAKEUP</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PLL_WAKEUP_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_DMAC0_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMAC0_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_EPPI0_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_EPPI0_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT0_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT0_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT1_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT1_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPI0_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPI0_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_UART0_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_UART0_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_RTC</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_RTC_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR1</span><span class="p">(((</span><span class="n">CONFIG_IRQ_EPPI0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_EPPI0_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT0_RX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT0_RX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT0_TX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT0_TX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT1_RX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT1_RX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT1_TX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT1_TX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPI0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPI0_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_UART0_RX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_UART0_RX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_UART0_TX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_UART0_TX_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR2</span><span class="p">(((</span><span class="n">CONFIG_IRQ_TIMER8</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER8_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER9</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER9_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_PINT0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PINT0_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_PINT1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PINT1_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_MDMAS0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_MDMAS0_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_MDMAS1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_MDMAS1_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_WATCHDOG</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_WATCH_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR3</span><span class="p">(((</span><span class="n">CONFIG_IRQ_DMAC1_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_DMAC1_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT2_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT2_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT3_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT3_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_MXVR_DATA</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_MXVR_DATA_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPI1_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPI1_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPI2_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPI2_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_UART1_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_UART1_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_UART2_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_UART2_ERR_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR4</span><span class="p">(((</span><span class="n">CONFIG_IRQ_CAN0_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_CAN0_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT2_RX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT2_RX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT2_TX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT2_TX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT3_RX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT3_RX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPORT3_TX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPORT3_TX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_EPPI1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_EPPI1_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_EPPI2</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_EPPI2_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SPI1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPI1_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR5</span><span class="p">(((</span><span class="n">CONFIG_IRQ_SPI2</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SPI2_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_UART1_RX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_UART1_RX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_UART1_TX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_UART1_TX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_ATAPI_RX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_ATAPI_RX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_ATAPI_TX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_ATAPI_TX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_TWI0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TWI0_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_TWI1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TWI1_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_CAN0_RX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_CAN0_RX_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR6</span><span class="p">(((</span><span class="n">CONFIG_IRQ_CAN0_TX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_CAN0_TX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_MDMAS2</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_MDMAS2_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_MDMAS3</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_MDMAS3_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_MXVR_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_MXVR_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_MXVR_MSG</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_MXVR_MSG_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_MXVR_PKT</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_MXVR_PKT_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_EPPI1_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_EPPI1_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_EPPI2_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_EPPI2_ERR_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR7</span><span class="p">(((</span><span class="n">CONFIG_IRQ_UART3_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_UART3_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_HOST_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_HOST_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_PIXC_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PIXC_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_NFC_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_NFC_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_ATAPI_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_ATAPI_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_CAN1_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_CAN1_ERR_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_HS_DMA_ERR</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_HS_DMA_ERR_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR8</span><span class="p">(((</span><span class="n">CONFIG_IRQ_PIXC_IN0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PIXC_IN1_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_PIXC_IN1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PIXC_IN1_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_PIXC_OUT</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PIXC_OUT_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SDH</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SDH_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_CNT</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_CNT_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_KEY</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_KEY_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_CAN1_RX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_CAN1_RX_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_CAN1_TX</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_CAN1_TX_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR9</span><span class="p">(((</span><span class="n">CONFIG_IRQ_SDH_MASK0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SDH_MASK0_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_SDH_MASK1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_SDH_MASK1_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_USB_INT0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_USB_INT0_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_USB_INT1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_USB_INT1_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_USB_INT2</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_USB_INT2_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_USB_DMA</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_USB_DMA_POS</span><span class="p">)</span> <span class="o">|</span>
			    <span class="p">((</span><span class="n">CONFIG_IRQ_OTPSEC</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_OTPSEC_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR10</span><span class="p">(((</span><span class="n">CONFIG_IRQ_TIMER0</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER0_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER1</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER1_POS</span><span class="p">));</span>

	<span class="n">bfin_write_SIC_IAR11</span><span class="p">(((</span><span class="n">CONFIG_IRQ_TIMER2</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER2_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER3</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER3_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER4</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER4_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER5</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER5_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER6</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER6_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_TIMER7</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_TIMER7_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_PINT2</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PINT2_POS</span><span class="p">)</span> <span class="o">|</span>
			     <span class="p">((</span><span class="n">CONFIG_IRQ_PINT3</span> <span class="o">-</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">IRQ_PINT3_POS</span><span class="p">));</span>

	<span class="n">SSYNC</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
