# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
# File: C:\intelFPGA_lite\18.0\ece385\lab7\output_files\lab7.csv
# Generated on: Thu Oct 18 20:45:52 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
CLOCK_50,Input,PIN_Y2,2,B2_N0,PIN_Y2,2.5 V,,,,,
DRAM_ADDR[12],Output,PIN_Y7,2,B2_N2,PIN_Y7,2.5 V,,,,,
DRAM_ADDR[11],Output,PIN_AA5,2,B2_N2,PIN_AA5,2.5 V,,,,,
DRAM_ADDR[10],Output,PIN_R5,2,B2_N0,PIN_R5,2.5 V,,,,,
DRAM_ADDR[9],Output,PIN_Y6,2,B2_N2,PIN_Y6,2.5 V,,,,,
DRAM_ADDR[8],Output,PIN_Y5,2,B2_N2,PIN_Y5,2.5 V,,,,,
DRAM_ADDR[7],Output,PIN_AA7,2,B2_N2,PIN_AA7,2.5 V,,,,,
DRAM_ADDR[6],Output,PIN_W7,2,B2_N2,PIN_W7,2.5 V,,,,,
DRAM_ADDR[5],Output,PIN_W8,2,B2_N2,PIN_W8,2.5 V,,,,,
DRAM_ADDR[4],Output,PIN_V5,2,B2_N1,PIN_V5,2.5 V,,,,,
DRAM_ADDR[3],Output,PIN_P1,1,B1_N2,PIN_P1,2.5 V,,,,,
DRAM_ADDR[2],Output,PIN_U8,2,B2_N1,PIN_U8,2.5 V,,,,,
DRAM_ADDR[1],Output,PIN_V8,2,B2_N1,PIN_V8,2.5 V,,,,,
DRAM_ADDR[0],Output,PIN_R6,2,B2_N0,PIN_R6,2.5 V,,,,,
DRAM_BA[1],Output,PIN_R4,2,B2_N0,PIN_R4,2.5 V,,,,,
DRAM_BA[0],Output,PIN_U7,2,B2_N1,PIN_U7,2.5 V,,,,,
DRAM_CAS_N,Output,PIN_V7,2,B2_N1,PIN_V7,2.5 V,,,,,
DRAM_CKE,Output,PIN_AA6,2,B2_N2,PIN_AA6,2.5 V,,,,,
DRAM_CLK,Output,PIN_AE5,3,B3_N2,PIN_AE5,2.5 V,,,,,
DRAM_CS_N,Output,PIN_T4,2,B2_N0,PIN_T4,2.5 V,,,,,
DRAM_DQ[31],Bidir,PIN_U1,2,B2_N0,PIN_U1,2.5 V,,,,,
DRAM_DQ[30],Bidir,PIN_U4,2,B2_N0,PIN_U4,2.5 V,,,,,
DRAM_DQ[29],Bidir,PIN_T3,2,B2_N0,PIN_T3,2.5 V,,,,,
DRAM_DQ[28],Bidir,PIN_R3,2,B2_N0,PIN_R3,2.5 V,,,,,
DRAM_DQ[27],Bidir,PIN_R2,2,B2_N0,PIN_R2,2.5 V,,,,,
DRAM_DQ[26],Bidir,PIN_R1,2,B2_N0,PIN_R1,2.5 V,,,,,
DRAM_DQ[25],Bidir,PIN_R7,2,B2_N0,PIN_R7,2.5 V,,,,,
DRAM_DQ[24],Bidir,PIN_U5,2,B2_N1,PIN_U5,2.5 V,,,,,
DRAM_DQ[23],Bidir,PIN_L7,1,B1_N2,PIN_L7,2.5 V,,,,,
DRAM_DQ[22],Bidir,PIN_M7,1,B1_N2,PIN_M7,2.5 V,,,,,
DRAM_DQ[21],Bidir,PIN_M4,1,B1_N1,PIN_M4,2.5 V,,,,,
DRAM_DQ[20],Bidir,PIN_N4,1,B1_N2,PIN_N4,2.5 V,,,,,
DRAM_DQ[19],Bidir,PIN_N3,1,B1_N2,PIN_N3,2.5 V,,,,,
DRAM_DQ[18],Bidir,PIN_P2,1,B1_N2,PIN_P2,2.5 V,,,,,
DRAM_DQ[17],Bidir,PIN_L8,1,B1_N2,PIN_L8,2.5 V,,,,,
DRAM_DQ[16],Bidir,PIN_M8,1,B1_N2,PIN_M8,2.5 V,,,,,
DRAM_DQ[15],Bidir,PIN_AC2,2,B2_N1,PIN_AC2,2.5 V,,,,,
DRAM_DQ[14],Bidir,PIN_AB3,2,B2_N1,PIN_AB3,2.5 V,,,,,
DRAM_DQ[13],Bidir,PIN_AC1,2,B2_N1,PIN_AC1,2.5 V,,,,,
DRAM_DQ[12],Bidir,PIN_AB2,2,B2_N0,PIN_AB2,2.5 V,,,,,
DRAM_DQ[11],Bidir,PIN_AA3,2,B2_N1,PIN_AA3,2.5 V,,,,,
DRAM_DQ[10],Bidir,PIN_AB1,2,B2_N0,PIN_AB1,2.5 V,,,,,
DRAM_DQ[9],Bidir,PIN_Y4,2,B2_N1,PIN_Y4,2.5 V,,,,,
DRAM_DQ[8],Bidir,PIN_Y3,2,B2_N1,PIN_Y3,2.5 V,,,,,
DRAM_DQ[7],Bidir,PIN_U3,2,B2_N0,PIN_U3,2.5 V,,,,,
DRAM_DQ[6],Bidir,PIN_V1,2,B2_N0,PIN_V1,2.5 V,,,,,
DRAM_DQ[5],Bidir,PIN_V2,2,B2_N0,PIN_V2,2.5 V,,,,,
DRAM_DQ[4],Bidir,PIN_V3,2,B2_N0,PIN_V3,2.5 V,,,,,
DRAM_DQ[3],Bidir,PIN_W1,2,B2_N1,PIN_W1,2.5 V,,,,,
DRAM_DQ[2],Bidir,PIN_V4,2,B2_N0,PIN_V4,2.5 V,,,,,
DRAM_DQ[1],Bidir,PIN_W2,2,B2_N0,PIN_W2,2.5 V,,,,,
DRAM_DQ[0],Bidir,PIN_W3,2,B2_N2,PIN_W3,2.5 V,,,,,
DRAM_DQM[3],Output,PIN_N8,1,B1_N2,PIN_N8,2.5 V,,,,,
DRAM_DQM[2],Output,PIN_K8,1,B1_N2,PIN_K8,2.5 V,,,,,
DRAM_DQM[1],Output,PIN_W4,2,B2_N2,PIN_W4,2.5 V,,,,,
DRAM_DQM[0],Output,PIN_U2,2,B2_N0,PIN_U2,2.5 V,,,,,
DRAM_RAS_N,Output,PIN_U6,2,B2_N1,PIN_U6,2.5 V,,,,,
DRAM_WE_N,Output,PIN_V6,2,B2_N1,PIN_V6,2.5 V,,,,,
KEY[3],Input,PIN_R24,5,B5_N0,PIN_R24,2.5 V,,,,,
KEY[2],Input,PIN_N21,6,B6_N2,PIN_N21,2.5 V,,,,,
KEY[1],Input,,,,PIN_Y1,,,,,,
KEY[0],Input,PIN_M23,6,B6_N2,PIN_M23,2.5 V,,,,,
LEDG[7],Output,PIN_G21,7,B7_N1,PIN_G21,2.5 V,,,,,
LEDG[6],Output,PIN_G22,7,B7_N2,PIN_G22,2.5 V,,,,,
LEDG[5],Output,PIN_G20,7,B7_N1,PIN_G20,2.5 V,,,,,
LEDG[4],Output,PIN_H21,7,B7_N2,PIN_H21,2.5 V,,,,,
LEDG[3],Output,PIN_E24,7,B7_N1,PIN_E24,2.5 V,,,,,
LEDG[2],Output,PIN_E25,7,B7_N1,PIN_E25,2.5 V,,,,,
LEDG[1],Output,PIN_E22,7,B7_N0,PIN_E22,2.5 V,,,,,
LEDG[0],Output,PIN_E21,7,B7_N0,PIN_E21,2.5 V,,,,,
altera_reserved_tck,Input,,,,PIN_P5,,,,,,
altera_reserved_tdi,Input,,,,PIN_P7,,,,,,
altera_reserved_tdo,Output,,,,PIN_P6,,,,,,
altera_reserved_tms,Input,,,,PIN_P8,,,,,,
SW[0],Unknown,PIN_AB28,5,B5_N1,,,,,,,
SW[1],Unknown,PIN_AC28,5,B5_N2,,,,,,,
SW[2],Unknown,PIN_AC27,5,B5_N2,,,,,,,
SW[3],Unknown,PIN_AD27,5,B5_N2,,,,,,,
SW[4],Unknown,PIN_AB27,5,B5_N1,,,,,,,
SW[5],Unknown,PIN_AC26,5,B5_N2,,,,,,,
SW[6],Unknown,PIN_AD26,5,B5_N2,,,,,,,
SW[7],Unknown,PIN_AB26,5,B5_N1,,,,,,,
SW[8],Unknown,PIN_AC25,5,B5_N2,,,,,,,
SW[9],Unknown,PIN_AB25,5,B5_N1,,,,,,,
SW[10],Unknown,PIN_AC24,5,B5_N2,,,,,,,
SW[11],Unknown,PIN_AB24,5,B5_N2,,,,,,,
SW[12],Unknown,PIN_AB23,5,B5_N2,,,,,,,
SW[13],Unknown,PIN_AA24,5,B5_N2,,,,,,,
SW[14],Unknown,PIN_AA23,5,B5_N2,,,,,,,
SW[15],Unknown,PIN_AA22,5,B5_N2,,,,,,,
