make[1]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
 CC       isr.o
 CC       sdram.o
 CC       main.o
 CC       boot-helper-lm32.o
 CC       boot.o
 CC       dataflow.o
make -C ../../software/libcompiler-rt
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make[2]: Nothing to be done for `all'.
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libcompiler-rt'
make -C ../../software/libbase
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
 CC       system.o
 CC       id.o
 CC       uart.o
 CC       time.o
 CC       spiflash.o
 AR       libbase.a
 AR       libbase-nofloat.a
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libbase'
make -C ../../software/libnet
make[2]: Entering directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 CC       microudp.o
 CC       tftp.o
 AR       libnet.a
make[2]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/libnet'
 LD       bios.elf
chmod -x bios.elf
 OBJCOPY  bios.bin
chmod -x bios.bin
../../mkmscimg.py bios.bin
make[1]: Leaving directory `/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/software/bios'
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/common
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/EDK
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/PlanAhead
. /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.settings64.sh /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE
Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pipistrello_base-videomixersoc-pipistrello.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32

---- Target Parameters
Output File Name                   : "pipistrello_base-videomixersoc-pipistrello.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/cpld_det' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/ieee_proposed' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unimacro' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/unisim' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
WARNING:Xst:2838 - Path definition '$XILINX/vhdl/xst/lin64/xilinxcorelib' in file /home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/xst/lin64/hdc.ini is invalid and being ignored.  Check the path and ensure that any environment variable specification is legal.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 53.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_include.v" included at line 32.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 7838: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 7931: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 7940: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8001: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8146: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8177: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8205: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8236: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8264: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8295: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8323: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8354: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8382: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8413: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8441: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8472: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8500: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8531: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8559: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8590: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8618: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8649: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8677: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8708: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8736: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8767: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8795: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8826: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8854: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8885: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8913: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8944: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8972: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9003: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9031: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9062: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9090: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9116: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9262: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9282: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9349: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9381: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9418: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9450: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9487: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9519: Port OQ is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 68: Using initial value of videomixersoc_videomixersoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 81: Using initial value of videomixersoc_videomixersoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 100: Using initial value of videomixersoc_videomixersoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 161: Using initial value of videomixersoc_videomixersoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 184: Using initial value of videomixersoc_videomixersoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 208: Using initial value of videomixersoc_videomixersoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 236: Using initial value of videomixersoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 240: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 269: Using initial value of bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 459: Using initial value of videomixersoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 475: Using initial value of videomixersoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 580: Using initial value of videomixersoc_sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 619: Using initial value of videomixersoc_sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 658: Using initial value of videomixersoc_sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 697: Using initial value of videomixersoc_sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 717: Using initial value of videomixersoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 734: Using initial value of videomixersoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 749: Using initial value of videomixersoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 750: Using initial value of videomixersoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 751: Using initial value of videomixersoc_sdram_nop_cas_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 752: Using initial value of videomixersoc_sdram_nop_ras_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 753: Using initial value of videomixersoc_sdram_nop_we_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 817: Using initial value of lasmi_master_dat_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 818: Using initial value of lasmi_master_dat_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 900: Using initial value of reader_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1043: Using initial value of clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1046: Using initial value of clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1061: Using initial value of clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1064: Using initial value of clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1094: Using initial value of chroma_upsampler_sink_eop since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1311: Using initial value of compositeactor_abstractactor2_busy since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1335: Using initial value of update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1338: Using initial value of data_width_status since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 7879: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 8071: Signal <mem_2> in initial block is partially initialized.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 1974: Assignment to videomixersoc_videomixersoc_uart_phy_source_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 2137: Assignment to ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 2138: Assignment to ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 2194: Assignment to videomixersoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 2209: Assignment to videomixersoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3245: Assignment to lasmi_master_dat_w_ack ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3327: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3332: Assignment to videomixersoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3402: Result of 30-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3463: Assignment to compositeactor_busy0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3464: Assignment to abstractactor_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3465: Assignment to dma_out_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3466: Assignment to compositeactor_busy1 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3514: Result of 26-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3515: Result of 26-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3667: Assignment to chroma_upsampler_sink_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3669: Assignment to chroma_upsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3681: Assignment to ycbcr2rgb_source_stb ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3682: Assignment to ycbcr2rgb_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3683: Assignment to ycbcr2rgb_source_eop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3684: Assignment to ycbcr2rgb_source_sop ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3817: Assignment to videomixersoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3818: Assignment to videomixersoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3822: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3855: Assignment to videomixersoc_videomixersoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3856: Assignment to videomixersoc_videomixersoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3858: Assignment to videomixersoc_videomixersoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3859: Assignment to videomixersoc_videomixersoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3860: Assignment to videomixersoc_videomixersoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3866: Assignment to videomixersoc_videomixersoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3867: Assignment to videomixersoc_videomixersoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3870: Assignment to videomixersoc_videomixersoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3873: Assignment to videomixersoc_videomixersoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3874: Assignment to videomixersoc_videomixersoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3880: Assignment to bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3881: Assignment to bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3898: Assignment to videomixersoc_bank0_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3899: Assignment to videomixersoc_bank0_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3900: Assignment to videomixersoc_bank0_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3901: Assignment to videomixersoc_bank0_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3902: Assignment to videomixersoc_bank0_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3903: Assignment to videomixersoc_bank0_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3904: Assignment to videomixersoc_bank0_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3905: Assignment to videomixersoc_bank0_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3906: Assignment to videomixersoc_bank0_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3907: Assignment to videomixersoc_bank0_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3908: Assignment to videomixersoc_bank0_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3909: Assignment to videomixersoc_bank0_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3910: Assignment to videomixersoc_bank0_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3911: Assignment to videomixersoc_bank0_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3912: Assignment to videomixersoc_bank0_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3913: Assignment to videomixersoc_bank0_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3977: Assignment to clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3979: Assignment to clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3981: Assignment to videomixersoc_bank1_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3982: Assignment to videomixersoc_bank1_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3987: Assignment to videomixersoc_bank1_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3988: Assignment to videomixersoc_bank1_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3989: Assignment to videomixersoc_bank1_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3990: Assignment to videomixersoc_bank1_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3995: Assignment to clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3997: Assignment to clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 3999: Assignment to videomixersoc_bank1_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4000: Assignment to videomixersoc_bank1_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4005: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4008: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4011: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4014: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4031: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4036: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4052: Assignment to videomixersoc_bank2_sysid1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4053: Assignment to videomixersoc_bank2_sysid1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4054: Assignment to videomixersoc_bank2_sysid0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4055: Assignment to videomixersoc_bank2_sysid0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4056: Assignment to videomixersoc_bank2_revision3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4057: Assignment to videomixersoc_bank2_revision3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4058: Assignment to videomixersoc_bank2_revision2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4059: Assignment to videomixersoc_bank2_revision2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4060: Assignment to videomixersoc_bank2_revision1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4061: Assignment to videomixersoc_bank2_revision1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4062: Assignment to videomixersoc_bank2_revision0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4063: Assignment to videomixersoc_bank2_revision0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4064: Assignment to videomixersoc_bank2_frequency3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4065: Assignment to videomixersoc_bank2_frequency3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4066: Assignment to videomixersoc_bank2_frequency2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4067: Assignment to videomixersoc_bank2_frequency2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4068: Assignment to videomixersoc_bank2_frequency1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4069: Assignment to videomixersoc_bank2_frequency1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4070: Assignment to videomixersoc_bank2_frequency0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4071: Assignment to videomixersoc_bank2_frequency0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4087: Assignment to videomixersoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4103: Assignment to videomixersoc_bank3_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4104: Assignment to videomixersoc_bank3_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4105: Assignment to videomixersoc_bank3_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4106: Assignment to videomixersoc_bank3_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4107: Assignment to videomixersoc_bank3_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4108: Assignment to videomixersoc_bank3_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4109: Assignment to videomixersoc_bank3_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4110: Assignment to videomixersoc_bank3_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4113: Assignment to videomixersoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4129: Assignment to videomixersoc_bank3_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4130: Assignment to videomixersoc_bank3_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4131: Assignment to videomixersoc_bank3_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4132: Assignment to videomixersoc_bank3_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4133: Assignment to videomixersoc_bank3_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4134: Assignment to videomixersoc_bank3_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4135: Assignment to videomixersoc_bank3_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4136: Assignment to videomixersoc_bank3_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4137: Assignment to update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4139: Assignment to videomixersoc_bank3_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4140: Assignment to videomixersoc_bank3_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4141: Assignment to videomixersoc_bank3_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4142: Assignment to videomixersoc_bank3_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4143: Assignment to videomixersoc_bank3_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4144: Assignment to videomixersoc_bank3_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4145: Assignment to videomixersoc_bank3_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4146: Assignment to videomixersoc_bank3_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4147: Assignment to videomixersoc_bank3_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4148: Assignment to videomixersoc_bank3_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4149: Assignment to videomixersoc_bank3_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4150: Assignment to videomixersoc_bank3_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4151: Assignment to videomixersoc_bank3_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4152: Assignment to videomixersoc_bank3_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4213: Assignment to videomixersoc_videomixersoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4215: Assignment to videomixersoc_bank4_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4216: Assignment to videomixersoc_bank4_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4217: Assignment to videomixersoc_bank4_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4218: Assignment to videomixersoc_bank4_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4219: Assignment to videomixersoc_bank4_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4220: Assignment to videomixersoc_bank4_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4221: Assignment to videomixersoc_bank4_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4222: Assignment to videomixersoc_bank4_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4223: Assignment to videomixersoc_videomixersoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4224: Assignment to videomixersoc_videomixersoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4250: Assignment to videomixersoc_bank5_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4251: Assignment to videomixersoc_bank5_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4252: Assignment to videomixersoc_bank5_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4253: Assignment to videomixersoc_bank5_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4254: Assignment to videomixersoc_videomixersoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 4255: Assignment to videomixersoc_videomixersoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 5929: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 5930: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 5931: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 5938: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 5947: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 5956: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 5805: Assignment to chroma_upsampler_record1_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 6186: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 6124: Assignment to ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 6471: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 6472: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 6616: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 6190: Assignment to videomixersoc_videomixersoc_uart_phy_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 7909: Assignment to videomixersoc_videomixersoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 7923: Assignment to videomixersoc_videomixersoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=5'b10100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=20.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b11,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=2'b11,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b110,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b110,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1100,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 7974: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 7977: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C1",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFT>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9153: Assignment to videomixersoc_sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9167: Assignment to videomixersoc_sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9181: Assignment to videomixersoc_sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9195: Assignment to videomixersoc_sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9243: Assignment to reader_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9259: Assignment to fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=1.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <OBUFDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" Line 9575: Assignment to base50_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v".
    Set property "register_balancing = no" for signal <fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <fifo_graycounter1_q>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
WARNING:Xst:647 - Input <videomixersoc_videomixersoc_serial_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <videomixersoc_videomixersoc_serial_rts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_scl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_sda> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" line 7840: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" line 7840: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" line 7840: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" line 7840: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" line 7840: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pipistrello_base-videomixersoc-pipistrello.v" line 7840: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 1024x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x8-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x8-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 10240x32-bit dual-port RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x22-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x22-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x22-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 4x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 4x30-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Found 16x64-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 512x67-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Register <de_r> equivalent to <next_de0> has been removed
    Register <ddrphy_record1_cke> equivalent to <ddrphy_record0_cke> has been removed
    Register <memadr_9> equivalent to <memadr_8> has been removed
    Register <hdmi_phy_es2_new_de0> equivalent to <hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_phy_es1_new_de0> equivalent to <hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_phy_es1_new_de1> equivalent to <hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_phy_es2_new_de1> equivalent to <hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_phy_es2_new_de2> equivalent to <hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_phy_es1_new_de2> equivalent to <hdmi_phy_es0_new_de2> has been removed
    Found 1-bit register for signal <next_de0>.
    Found 1-bit register for signal <next_vsync0>.
    Found 1-bit register for signal <next_hsync0>.
    Found 1-bit register for signal <next_de1>.
    Found 1-bit register for signal <next_vsync1>.
    Found 1-bit register for signal <next_hsync1>.
    Found 1-bit register for signal <next_de2>.
    Found 1-bit register for signal <next_vsync2>.
    Found 1-bit register for signal <next_hsync2>.
    Found 1-bit register for signal <next_de3>.
    Found 1-bit register for signal <next_vsync3>.
    Found 1-bit register for signal <next_hsync3>.
    Found 1-bit register for signal <next_de4>.
    Found 1-bit register for signal <next_vsync4>.
    Found 1-bit register for signal <next_hsync4>.
    Found 1-bit register for signal <next_de5>.
    Found 1-bit register for signal <next_vsync5>.
    Found 1-bit register for signal <next_hsync5>.
    Found 2-bit register for signal <fifo_unpack_counter>.
    Found 1-bit register for signal <fifo_pix_hsync>.
    Found 1-bit register for signal <fifo_pix_vsync>.
    Found 1-bit register for signal <fifo_pix_de>.
    Found 8-bit register for signal <fifo_pix_y>.
    Found 8-bit register for signal <fifo_pix_cb_cr>.
    Found 10-bit register for signal <fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <fifo_graycounter1_q>.
    Found 8-bit register for signal <chroma_upsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <chroma_upsampler_record0_ycbcr_n_cb_cr>.
    Found 8-bit register for signal <chroma_upsampler_record1_ycbcr_n_cb_cr>.
    Found 1-bit register for signal <chroma_upsampler_parity>.
    Found 8-bit register for signal <chroma_upsampler_source_y>.
    Found 8-bit register for signal <chroma_upsampler_source_cb>.
    Found 8-bit register for signal <chroma_upsampler_source_cr>.
    Found 8-bit register for signal <ycbcr2rgb_record0_ycbcr_n_y>.
    Found 9-bit register for signal <ycbcr2rgb_cb_minus_coffset>.
    Found 9-bit register for signal <ycbcr2rgb_cr_minus_coffset>.
    Found 9-bit register for signal <ycbcr2rgb_y_minus_yoffset>.
    Found 20-bit register for signal <ycbcr2rgb_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <ycbcr2rgb_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <ycbcr2rgb_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <ycbcr2rgb_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <ycbcr2rgb_r>.
    Found 12-bit register for signal <ycbcr2rgb_g>.
    Found 12-bit register for signal <ycbcr2rgb_b>.
    Found 8-bit register for signal <ycbcr2rgb_source_r>.
    Found 8-bit register for signal <ycbcr2rgb_source_g>.
    Found 8-bit register for signal <ycbcr2rgb_source_b>.
    Found 4-bit register for signal <hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_phy_es2_cnt>.
    Found 10-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 5-bit register for signal <hdmi_phy_es0_ed_2x>.
    Found 5-bit register for signal <hdmi_phy_es1_ed_2x>.
    Found 5-bit register for signal <hdmi_phy_es2_ed_2x>.
    Found 11-bit register for signal <crg_por>.
    Found 1-bit register for signal <ddrphy_phase_sel>.
    Found 1-bit register for signal <ddrphy_phase_half>.
    Found 13-bit register for signal <ddrphy_record0_address>.
    Found 2-bit register for signal <ddrphy_record0_bank>.
    Found 1-bit register for signal <ddrphy_record0_cke>.
    Found 1-bit register for signal <ddrphy_record0_cas_n>.
    Found 1-bit register for signal <ddrphy_record0_ras_n>.
    Found 1-bit register for signal <ddrphy_record0_we_n>.
    Found 13-bit register for signal <ddrphy_record1_address>.
    Found 2-bit register for signal <ddrphy_record1_bank>.
    Found 1-bit register for signal <ddrphy_record1_cas_n>.
    Found 1-bit register for signal <ddrphy_record1_ras_n>.
    Found 1-bit register for signal <ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 2-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddrphy_postamble>.
    Found 2-bit register for signal <ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_rom_bus_ack>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_sram_bus_ack>.
    Found 14-bit register for signal <videomixersoc_videomixersoc_interface_adr>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_interface_we>.
    Found 8-bit register for signal <videomixersoc_videomixersoc_interface_dat_w>.
    Found 32-bit register for signal <videomixersoc_videomixersoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_bus_wishbone_ack>.
    Found 2-bit register for signal <videomixersoc_videomixersoc_counter>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_serial_tx>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_sink_ack>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_uart_clk_txen>.
    Found 32-bit register for signal <videomixersoc_videomixersoc_uart_phy_phase_accumulator_tx>.
    Found 8-bit register for signal <videomixersoc_videomixersoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_tx_busy>.
    Found 8-bit register for signal <videomixersoc_videomixersoc_uart_phy_source_payload_data>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_source_stb>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_uart_clk_rxen>.
    Found 32-bit register for signal <videomixersoc_videomixersoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_rx_r>.
    Found 8-bit register for signal <videomixersoc_videomixersoc_uart_phy_rx_reg>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_phy_rx_bitcount>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_phy_rx_busy>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_tx_pending>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_rx_pending>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_uart_rx_old_trigger>.
    Found 2-bit register for signal <videomixersoc_videomixersoc_uart_storage_full>.
    Found 5-bit register for signal <videomixersoc_videomixersoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <videomixersoc_videomixersoc_uart_rx_fifo_level>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <videomixersoc_videomixersoc_uart_rx_fifo_consume>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_en_storage_full>.
    Found 32-bit register for signal <videomixersoc_videomixersoc_timer0_value_status>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_zero_pending>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_zero_old_trigger>.
    Found 1-bit register for signal <videomixersoc_videomixersoc_timer0_eventmanager_storage_full>.
    Found 32-bit register for signal <videomixersoc_videomixersoc_timer0_value>.
    Found 57-bit register for signal <status>.
    Found 7-bit register for signal <cnt>.
    Found 1-bit register for signal <bus_ack>.
    Found 1-bit register for signal <ddrphy_phase_sys>.
    Found 4-bit register for signal <ddrphy_bitslip_cnt>.
    Found 1-bit register for signal <ddrphy_bitslip_inc>.
    Found 16-bit register for signal <ddrphy_record2_wrdata<15:0>>.
    Found 2-bit register for signal <ddrphy_record2_wrdata_mask<1:0>>.
    Found 32-bit register for signal <ddrphy_record3_wrdata>.
    Found 4-bit register for signal <ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <ddrphy_rddata_sr>.
    Found 4-bit register for signal <videomixersoc_sdram_storage_full>.
    Found 6-bit register for signal <videomixersoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 2-bit register for signal <videomixersoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 32-bit register for signal <videomixersoc_sdram_phaseinjector0_status>.
    Found 6-bit register for signal <videomixersoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 2-bit register for signal <videomixersoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <videomixersoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 32-bit register for signal <videomixersoc_sdram_phaseinjector1_status>.
    Found 13-bit register for signal <videomixersoc_sdram_dfi_p0_address>.
    Found 2-bit register for signal <videomixersoc_sdram_dfi_p0_bank>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p0_wrdata_en>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p0_rddata_en>.
    Found 13-bit register for signal <videomixersoc_sdram_dfi_p1_address>.
    Found 2-bit register for signal <videomixersoc_sdram_dfi_p1_bank>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <videomixersoc_sdram_dfi_p1_rddata_en>.
    Found 13-bit register for signal <videomixersoc_sdram_a>.
    Found 1-bit register for signal <videomixersoc_sdram_cas_n>.
    Found 1-bit register for signal <videomixersoc_sdram_ras_n>.
    Found 1-bit register for signal <videomixersoc_sdram_we_n>.
    Found 1-bit register for signal <videomixersoc_sdram_seq_done>.
    Found 4-bit register for signal <videomixersoc_sdram_counter0>.
    Found 10-bit register for signal <videomixersoc_sdram_counter1>.
    Found 1-bit register for signal <videomixersoc_sdram_start>.
    Found 4-bit register for signal <videomixersoc_sdram_bankmachine0_level>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine0_produce>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine0_consume>.
    Found 1-bit register for signal <videomixersoc_sdram_bankmachine0_has_openrow>.
    Found 13-bit register for signal <videomixersoc_sdram_bankmachine0_openrow>.
    Found 2-bit register for signal <videomixersoc_sdram_bankmachine0_unsafe_precharge_count>.
    Found 4-bit register for signal <videomixersoc_sdram_bankmachine1_level>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine1_produce>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine1_consume>.
    Found 1-bit register for signal <videomixersoc_sdram_bankmachine1_has_openrow>.
    Found 13-bit register for signal <videomixersoc_sdram_bankmachine1_openrow>.
    Found 2-bit register for signal <videomixersoc_sdram_bankmachine1_unsafe_precharge_count>.
    Found 4-bit register for signal <videomixersoc_sdram_bankmachine2_level>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine2_produce>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine2_consume>.
    Found 1-bit register for signal <videomixersoc_sdram_bankmachine2_has_openrow>.
    Found 13-bit register for signal <videomixersoc_sdram_bankmachine2_openrow>.
    Found 2-bit register for signal <videomixersoc_sdram_bankmachine2_unsafe_precharge_count>.
    Found 4-bit register for signal <videomixersoc_sdram_bankmachine3_level>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine3_produce>.
    Found 3-bit register for signal <videomixersoc_sdram_bankmachine3_consume>.
    Found 1-bit register for signal <videomixersoc_sdram_bankmachine3_has_openrow>.
    Found 13-bit register for signal <videomixersoc_sdram_bankmachine3_openrow>.
    Found 2-bit register for signal <videomixersoc_sdram_bankmachine3_unsafe_precharge_count>.
    Found 2-bit register for signal <videomixersoc_sdram_choose_cmd_grant>.
    Found 2-bit register for signal <videomixersoc_sdram_choose_req_grant>.
    Found 5-bit register for signal <videomixersoc_sdram_time0>.
    Found 4-bit register for signal <videomixersoc_sdram_time1>.
    Found 3-bit register for signal <videomixersoc_sdram_state>.
    Found 1-bit register for signal <videomixersoc_adr_offset_r>.
    Found 10-bit register for signal <fi_source_payload_hres>.
    Found 10-bit register for signal <fi_source_payload_hsync_start>.
    Found 10-bit register for signal <fi_source_payload_hsync_end>.
    Found 10-bit register for signal <fi_source_payload_hscan>.
    Found 12-bit register for signal <fi_source_payload_vres>.
    Found 12-bit register for signal <fi_source_payload_vsync_start>.
    Found 12-bit register for signal <fi_source_payload_vsync_end>.
    Found 12-bit register for signal <fi_source_payload_vscan>.
    Found 26-bit register for signal <fi_source_payload_length>.
    Found 26-bit register for signal <fi_source_payload_base0>.
    Found 1-bit register for signal <fi_source_stb>.
    Found 1-bit register for signal <fi_storage_full>.
    Found 12-bit register for signal <fi_csrstorage0_storage_full>.
    Found 12-bit register for signal <fi_csrstorage1_storage_full>.
    Found 12-bit register for signal <fi_csrstorage2_storage_full>.
    Found 12-bit register for signal <fi_csrstorage3_storage_full>.
    Found 12-bit register for signal <fi_csrstorage4_storage_full>.
    Found 12-bit register for signal <fi_csrstorage5_storage_full>.
    Found 12-bit register for signal <fi_csrstorage6_storage_full>.
    Found 12-bit register for signal <fi_csrstorage7_storage_full>.
    Found 29-bit register for signal <fi_csrstorage8_storage_full>.
    Found 29-bit register for signal <fi_csrstorage9_storage_full>.
    Found 23-bit register for signal <intseq_maximum>.
    Found 23-bit register for signal <intseq_offset>.
    Found 23-bit register for signal <intseq_counter>.
    Found 5-bit register for signal <reader_rsv_level>.
    Found 5-bit register for signal <reader_level>.
    Found 4-bit register for signal <reader_produce>.
    Found 4-bit register for signal <reader_consume>.
    Found 1-bit register for signal <vtg_phy_payload_hsync>.
    Found 1-bit register for signal <vtg_phy_payload_vsync>.
    Found 1-bit register for signal <vtg_hactive>.
    Found 1-bit register for signal <vtg_vactive>.
    Found 10-bit register for signal <vtg_hcounter>.
    Found 12-bit register for signal <vtg_vcounter>.
    Found 10-bit register for signal <vtg_tr_hres>.
    Found 10-bit register for signal <vtg_tr_hsync_start>.
    Found 10-bit register for signal <vtg_tr_hsync_end>.
    Found 10-bit register for signal <vtg_tr_hscan>.
    Found 12-bit register for signal <vtg_tr_vres>.
    Found 12-bit register for signal <vtg_tr_vsync_start>.
    Found 12-bit register for signal <vtg_tr_vsync_end>.
    Found 12-bit register for signal <vtg_tr_vscan>.
    Found 1-bit register for signal <vtg_generate_frame_done>.
    Found 10-bit register for signal <fifo_graycounter0_q>.
    Found 10-bit register for signal <fifo_graycounter0_q_binary>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <clocking_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <clocking_pll_drdy_status>.
    Found 4-bit register for signal <clocking_remaining_bits>.
    Found 10-bit register for signal <clocking_sr>.
    Found 4-bit register for signal <clocking_busy_counter>.
    Found 64-bit register for signal <compositeactor_abstractactor0_q_payload_d>.
    Found 1-bit register for signal <compositeactor_abstractactor0_valid_n>.
    Found 2-bit register for signal <compositeactor_abstractactor2_already_acked>.
    Found 23-bit register for signal <compositeactor_abstractactor1_q_payload_value>.
    Found 1-bit register for signal <compositeactor_abstractactor1_valid_n>.
    Found 2-bit register for signal <refresher_state>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 24-bit register for signal <nreads_status>.
    Found 24-bit register for signal <nwrites_status>.
    Found 1-bit register for signal <cmd_stb>.
    Found 1-bit register for signal <cmd_ack>.
    Found 1-bit register for signal <cmd_is_read>.
    Found 1-bit register for signal <cmd_is_write>.
    Found 24-bit register for signal <counter>.
    Found 1-bit register for signal <period>.
    Found 24-bit register for signal <nreads>.
    Found 24-bit register for signal <nwrites>.
    Found 24-bit register for signal <nreads_r>.
    Found 24-bit register for signal <nwrites_r>.
    Found 1-bit register for signal <roundrobin0_grant>.
    Found 1-bit register for signal <roundrobin1_grant>.
    Found 1-bit register for signal <roundrobin2_grant>.
    Found 1-bit register for signal <roundrobin3_grant>.
    Found 1-bit register for signal <new_master_dat_w_ack0>.
    Found 1-bit register for signal <new_master_dat_r_ack0>.
    Found 1-bit register for signal <new_master_dat_r_ack1>.
    Found 1-bit register for signal <new_master_dat_r_ack2>.
    Found 1-bit register for signal <new_master_dat_r_ack3>.
    Found 1-bit register for signal <new_master_dat_r_ack4>.
    Found 1-bit register for signal <new_master_dat_r_ack5>.
    Found 1-bit register for signal <new_master_dat_r_ack6>.
    Found 1-bit register for signal <new_master_dat_r_ack7>.
    Found 1-bit register for signal <new_master_dat_r_ack8>.
    Found 1-bit register for signal <new_master_dat_r_ack9>.
    Found 1-bit register for signal <new_master_dat_r_ack10>.
    Found 1-bit register for signal <new_master_dat_r_ack11>.
    Found 1-bit register for signal <n_controller_selected_wl0>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <wb2lasmi_state>.
    Found 1-bit register for signal <intseq_source_stb>.
    Found 1-bit register for signal <vtg_busy>.
    Found 1-bit register for signal <videomixersoc_grant>.
    Found 5-bit register for signal <videomixersoc_slave_sel_r>.
    Found 8-bit register for signal <videomixersoc_interface0_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface1_dat_r>.
    Found 4-bit register for signal <videomixersoc_bank1_fi_hres_backstore>.
    Found 4-bit register for signal <videomixersoc_bank1_fi_hsync_start_backstore>.
    Found 4-bit register for signal <videomixersoc_bank1_fi_hsync_end_backstore>.
    Found 4-bit register for signal <videomixersoc_bank1_fi_hscan_backstore>.
    Found 4-bit register for signal <videomixersoc_bank1_fi_vres_backstore>.
    Found 4-bit register for signal <videomixersoc_bank1_fi_vsync_start_backstore>.
    Found 4-bit register for signal <videomixersoc_bank1_fi_vsync_end_backstore>.
    Found 4-bit register for signal <videomixersoc_bank1_fi_vscan_backstore>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<20>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<19>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<18>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<17>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<16>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<15>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<14>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<13>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<12>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<11>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<10>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<9>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<8>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<7>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<6>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<5>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<4>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<3>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<2>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<1>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_length_backstore<0>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<20>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<19>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<18>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<17>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<16>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<15>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<14>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<13>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<12>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<11>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<10>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<9>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<8>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<7>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<6>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<5>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<4>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<3>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<2>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<1>>.
    Found 1-bit register for signal <videomixersoc_bank1_fi_base0_backstore<0>>.
    Found 8-bit register for signal <videomixersoc_interface2_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface3_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface4_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface5_dat_r>.
    Found 8-bit register for signal <videomixersoc_interface6_dat_r>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 32-bit register for signal <memdat>.
    Found 10-bit register for signal <memadr>.
    Found 14-bit register for signal <memadr_3>.
    Found 2-bit register for signal <memadr_8>.
    Found 67-bit register for signal <memdat_1>.
    Found finite state machine <FSM_0> for signal <videomixersoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 64                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <videomixersoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 64                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <wb2lasmi_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <videomixersoc_sdram_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 33                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_mux_1220_OUT> created at line 5922.
    Found 9-bit subtractor for signal <ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_mux_1221_OUT> created at line 5923.
    Found 9-bit subtractor for signal <ycbcr2rgb_y_minus_yoffset[8]_GND_1_o_mux_1222_OUT> created at line 5924.
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_1486_OUT> created at line 6119.
    Found 5-bit subtractor for signal <videomixersoc_videomixersoc_uart_tx_fifo_level[4]_GND_1_o_sub_1543_OUT> created at line 6576.
    Found 5-bit subtractor for signal <videomixersoc_videomixersoc_uart_rx_fifo_level[4]_GND_1_o_sub_1552_OUT> created at line 6591.
    Found 32-bit subtractor for signal <videomixersoc_videomixersoc_timer0_value[31]_GND_1_o_sub_1556_OUT> created at line 6598.
    Found 10-bit subtractor for signal <videomixersoc_sdram_counter1[9]_GND_1_o_sub_1580_OUT> created at line 6676.
    Found 2-bit subtractor for signal <videomixersoc_sdram_bankmachine0_unsafe_precharge_count[1]_GND_1_o_sub_1583_OUT> created at line 6690.
    Found 4-bit subtractor for signal <videomixersoc_sdram_bankmachine0_level[3]_GND_1_o_sub_1592_OUT> created at line 6705.
    Found 2-bit subtractor for signal <videomixersoc_sdram_bankmachine1_unsafe_precharge_count[1]_GND_1_o_sub_1596_OUT> created at line 6720.
    Found 4-bit subtractor for signal <videomixersoc_sdram_bankmachine1_level[3]_GND_1_o_sub_1605_OUT> created at line 6735.
    Found 2-bit subtractor for signal <videomixersoc_sdram_bankmachine2_unsafe_precharge_count[1]_GND_1_o_sub_1609_OUT> created at line 6750.
    Found 4-bit subtractor for signal <videomixersoc_sdram_bankmachine2_level[3]_GND_1_o_sub_1618_OUT> created at line 6765.
    Found 2-bit subtractor for signal <videomixersoc_sdram_bankmachine3_unsafe_precharge_count[1]_GND_1_o_sub_1622_OUT> created at line 6780.
    Found 4-bit subtractor for signal <videomixersoc_sdram_bankmachine3_level[3]_GND_1_o_sub_1631_OUT> created at line 6795.
    Found 5-bit subtractor for signal <videomixersoc_sdram_time0[4]_GND_1_o_sub_1634_OUT> created at line 6803.
    Found 4-bit subtractor for signal <videomixersoc_sdram_time1[3]_GND_1_o_sub_1637_OUT> created at line 6810.
    Found 4-bit subtractor for signal <clocking_remaining_bits[3]_GND_1_o_sub_1717_OUT> created at line 7105.
    Found 4-bit subtractor for signal <clocking_busy_counter[3]_GND_1_o_sub_1722_OUT> created at line 7113.
    Found 5-bit subtractor for signal <reader_rsv_level[4]_GND_1_o_sub_1753_OUT> created at line 7183.
    Found 5-bit subtractor for signal <reader_level[4]_GND_1_o_sub_1762_OUT> created at line 7198.
    Found 23-bit adder for signal <intseq_source_payload_value> created at line 3551.
    Found 10-bit adder for signal <fifo_graycounter0_q_binary[9]_GND_1_o_add_497_OUT> created at line 3636.
    Found 10-bit adder for signal <fifo_graycounter1_q_binary[9]_GND_1_o_add_500_OUT> created at line 3652.
    Found 2-bit adder for signal <fifo_unpack_counter[1]_GND_1_o_add_1163_OUT> created at line 5825.
    Found 14-bit adder for signal <n4304> created at line 5929.
    Found 14-bit adder for signal <n5333> created at line 5930.
    Found 14-bit adder for signal <n4306> created at line 5930.
    Found 14-bit adder for signal <n4307> created at line 5931.
    Found 2-bit adder for signal <n5341[1:0]> created at line 5960.
    Found 2-bit adder for signal <n5344[1:0]> created at line 5960.
    Found 3-bit adder for signal <n5347[2:0]> created at line 5960.
    Found 2-bit adder for signal <n5350[1:0]> created at line 5960.
    Found 2-bit adder for signal <n5353[1:0]> created at line 5960.
    Found 3-bit adder for signal <n5356[2:0]> created at line 5960.
    Found 4-bit adder for signal <n5115> created at line 5960.
    Found 4-bit adder for signal <n5366> created at line 5971.
    Found 4-bit adder for signal <n5367> created at line 5971.
    Found 4-bit adder for signal <n5378> created at line 5971.
    Found 4-bit adder for signal <n5375> created at line 5971.
    Found 4-bit adder for signal <n5376> created at line 5971.
    Found 4-bit adder for signal <n5379> created at line 5971.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_1254_OUT> created at line 5971.
    Found 2-bit adder for signal <n5383[1:0]> created at line 5972.
    Found 2-bit adder for signal <n5386[1:0]> created at line 5972.
    Found 3-bit adder for signal <n5389[2:0]> created at line 5972.
    Found 2-bit adder for signal <n5392[1:0]> created at line 5972.
    Found 2-bit adder for signal <n5395[1:0]> created at line 5972.
    Found 3-bit adder for signal <n5398[2:0]> created at line 5972.
    Found 4-bit adder for signal <n5117> created at line 5972.
    Found 2-bit adder for signal <n5419[1:0]> created at line 6008.
    Found 2-bit adder for signal <n5422[1:0]> created at line 6008.
    Found 3-bit adder for signal <n5425[2:0]> created at line 6008.
    Found 2-bit adder for signal <n5428[1:0]> created at line 6008.
    Found 2-bit adder for signal <n5431[1:0]> created at line 6008.
    Found 3-bit adder for signal <n5434[2:0]> created at line 6008.
    Found 4-bit adder for signal <n5118> created at line 6008.
    Found 4-bit adder for signal <n5444> created at line 6019.
    Found 4-bit adder for signal <n5445> created at line 6019.
    Found 4-bit adder for signal <n5456> created at line 6019.
    Found 4-bit adder for signal <n5453> created at line 6019.
    Found 4-bit adder for signal <n5454> created at line 6019.
    Found 4-bit adder for signal <n5457> created at line 6019.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_1311_OUT> created at line 6019.
    Found 2-bit adder for signal <n5461[1:0]> created at line 6020.
    Found 2-bit adder for signal <n5464[1:0]> created at line 6020.
    Found 3-bit adder for signal <n5467[2:0]> created at line 6020.
    Found 2-bit adder for signal <n5470[1:0]> created at line 6020.
    Found 2-bit adder for signal <n5473[1:0]> created at line 6020.
    Found 3-bit adder for signal <n5476[2:0]> created at line 6020.
    Found 4-bit adder for signal <n5120> created at line 6020.
    Found 2-bit adder for signal <n5497[1:0]> created at line 6056.
    Found 2-bit adder for signal <n5500[1:0]> created at line 6056.
    Found 3-bit adder for signal <n5503[2:0]> created at line 6056.
    Found 2-bit adder for signal <n5506[1:0]> created at line 6056.
    Found 2-bit adder for signal <n5509[1:0]> created at line 6056.
    Found 3-bit adder for signal <n5512[2:0]> created at line 6056.
    Found 4-bit adder for signal <n5121> created at line 6056.
    Found 4-bit adder for signal <n5522> created at line 6067.
    Found 4-bit adder for signal <n5523> created at line 6067.
    Found 4-bit adder for signal <n5534> created at line 6067.
    Found 4-bit adder for signal <n5531> created at line 6067.
    Found 4-bit adder for signal <n5532> created at line 6067.
    Found 4-bit adder for signal <n5535> created at line 6067.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_1368_OUT> created at line 6067.
    Found 2-bit adder for signal <n5539[1:0]> created at line 6068.
    Found 2-bit adder for signal <n5542[1:0]> created at line 6068.
    Found 3-bit adder for signal <n5545[2:0]> created at line 6068.
    Found 2-bit adder for signal <n5548[1:0]> created at line 6068.
    Found 2-bit adder for signal <n5551[1:0]> created at line 6068.
    Found 3-bit adder for signal <n5554[2:0]> created at line 6068.
    Found 4-bit adder for signal <n5123> created at line 6068.
    Found 1-bit adder for signal <ddrphy_phase_sel_PWR_1_o_add_1491_OUT<0>> created at line 6158.
    Found 1-bit adder for signal <ddrphy_phase_half_PWR_1_o_add_1492_OUT<0>> created at line 6160.
    Found 2-bit adder for signal <videomixersoc_videomixersoc_counter[1]_GND_1_o_add_1505_OUT> created at line 6484.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_phy_tx_bitcount[3]_GND_1_o_add_1508_OUT> created at line 6498.
    Found 33-bit adder for signal <n5583> created at line 6514.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_phy_rx_bitcount[3]_GND_1_o_add_1520_OUT> created at line 6527.
    Found 33-bit adder for signal <n5588> created at line 6546.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_tx_fifo_produce[3]_GND_1_o_add_1536_OUT> created at line 6565.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_tx_fifo_consume[3]_GND_1_o_add_1538_OUT> created at line 6568.
    Found 5-bit adder for signal <videomixersoc_videomixersoc_uart_tx_fifo_level[4]_GND_1_o_add_1540_OUT> created at line 6572.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_rx_fifo_produce[3]_GND_1_o_add_1545_OUT> created at line 6580.
    Found 4-bit adder for signal <videomixersoc_videomixersoc_uart_rx_fifo_consume[3]_GND_1_o_add_1547_OUT> created at line 6583.
    Found 5-bit adder for signal <videomixersoc_videomixersoc_uart_rx_fifo_level[4]_GND_1_o_add_1549_OUT> created at line 6587.
    Found 7-bit adder for signal <cnt[6]_GND_1_o_add_1560_OUT> created at line 6614.
    Found 4-bit adder for signal <ddrphy_bitslip_cnt[3]_GND_1_o_add_1565_OUT> created at line 6627.
    Found 4-bit adder for signal <videomixersoc_sdram_counter0[3]_GND_1_o_add_1574_OUT> created at line 6664.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine0_produce[2]_GND_1_o_add_1585_OUT> created at line 6694.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine0_consume[2]_GND_1_o_add_1587_OUT> created at line 6697.
    Found 4-bit adder for signal <videomixersoc_sdram_bankmachine0_level[3]_GND_1_o_add_1589_OUT> created at line 6701.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine1_produce[2]_GND_1_o_add_1598_OUT> created at line 6724.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine1_consume[2]_GND_1_o_add_1600_OUT> created at line 6727.
    Found 4-bit adder for signal <videomixersoc_sdram_bankmachine1_level[3]_GND_1_o_add_1602_OUT> created at line 6731.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine2_produce[2]_GND_1_o_add_1611_OUT> created at line 6754.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine2_consume[2]_GND_1_o_add_1613_OUT> created at line 6757.
    Found 4-bit adder for signal <videomixersoc_sdram_bankmachine2_level[3]_GND_1_o_add_1615_OUT> created at line 6761.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine3_produce[2]_GND_1_o_add_1624_OUT> created at line 6784.
    Found 3-bit adder for signal <videomixersoc_sdram_bankmachine3_consume[2]_GND_1_o_add_1626_OUT> created at line 6787.
    Found 4-bit adder for signal <videomixersoc_sdram_bankmachine3_level[3]_GND_1_o_add_1628_OUT> created at line 6791.
    Found 25-bit adder for signal <n5632> created at line 6944.
    Found 24-bit adder for signal <nreads[23]_GND_1_o_add_1668_OUT> created at line 6953.
    Found 24-bit adder for signal <nwrites[23]_GND_1_o_add_1670_OUT> created at line 6956.
    Found 23-bit adder for signal <intseq_counter[22]_GND_1_o_add_1710_OUT> created at line 7093.
    Found 10-bit adder for signal <vtg_hcounter[9]_GND_1_o_add_1732_OUT> created at line 7135.
    Found 12-bit adder for signal <vtg_vcounter[11]_GND_1_o_add_1739_OUT> created at line 7154.
    Found 5-bit adder for signal <reader_rsv_level[4]_GND_1_o_add_1750_OUT> created at line 7179.
    Found 4-bit adder for signal <reader_produce[3]_GND_1_o_add_1755_OUT> created at line 7187.
    Found 4-bit adder for signal <reader_consume[3]_GND_1_o_add_1757_OUT> created at line 7190.
    Found 5-bit adder for signal <reader_level[4]_GND_1_o_add_1759_OUT> created at line 7194.
    Found 6-bit subtractor for signal <_n7391> created at line 6034.
    Found 6-bit adder for signal <hdmi_phy_es1_cnt[5]_GND_1_o_sub_1325_OUT> created at line 6034.
    Found 6-bit subtractor for signal <_n7393> created at line 5989.
    Found 6-bit adder for signal <hdmi_phy_es0_cnt[5]_GND_1_o_sub_1271_OUT> created at line 5989.
    Found 6-bit subtractor for signal <_n7395> created at line 6082.
    Found 6-bit adder for signal <hdmi_phy_es2_cnt[5]_GND_1_o_sub_1382_OUT> created at line 6082.
    Found 6-bit subtractor for signal <_n7401> created at line 6001.
    Found 6-bit subtractor for signal <_n7402> created at line 6001.
    Found 6-bit adder for signal <hdmi_phy_es0_cnt[5]_GND_1_o_sub_1286_OUT> created at line 6001.
    Found 6-bit subtractor for signal <_n7410> created at line 6092.
    Found 6-bit adder for signal <_n7411> created at line 6092.
    Found 6-bit adder for signal <hdmi_phy_es2_cnt[5]_GND_1_o_sub_1397_OUT> created at line 6092.
    Found 6-bit subtractor for signal <_n7413> created at line 6097.
    Found 6-bit subtractor for signal <_n7414> created at line 6097.
    Found 6-bit adder for signal <hdmi_phy_es2_cnt[5]_GND_1_o_sub_1400_OUT> created at line 6097.
    Found 6-bit subtractor for signal <_n7416> created at line 5986.
    Found 6-bit adder for signal <hdmi_phy_es0_cnt[5]_GND_1_o_sub_1268_OUT> created at line 5986.
    Found 6-bit subtractor for signal <_n7418> created at line 5996.
    Found 6-bit adder for signal <_n7419> created at line 5996.
    Found 6-bit adder for signal <hdmi_phy_es0_cnt[5]_GND_1_o_sub_1283_OUT> created at line 5996.
    Found 6-bit subtractor for signal <_n7421> created at line 6085.
    Found 6-bit adder for signal <hdmi_phy_es2_cnt[5]_GND_1_o_sub_1385_OUT> created at line 6085.
    Found 6-bit subtractor for signal <_n7423> created at line 6037.
    Found 6-bit adder for signal <hdmi_phy_es1_cnt[5]_GND_1_o_sub_1328_OUT> created at line 6037.
    Found 6-bit subtractor for signal <_n7427> created at line 6049.
    Found 6-bit subtractor for signal <_n7428> created at line 6049.
    Found 6-bit adder for signal <hdmi_phy_es1_cnt[5]_GND_1_o_sub_1343_OUT> created at line 6049.
    Found 6-bit subtractor for signal <_n7431> created at line 6044.
    Found 6-bit adder for signal <_n7432> created at line 6044.
    Found 6-bit adder for signal <hdmi_phy_es1_cnt[5]_GND_1_o_sub_1340_OUT> created at line 6044.
    Found 9x8-bit multiplier for signal <ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_1188_OUT> created at line 5925.
    Found 9x5-bit multiplier for signal <ycbcr2rgb_cb_minus_coffset[8]_PWR_1_o_MuLt_1189_OUT> created at line 5926.
    Found 9x6-bit multiplier for signal <ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_1190_OUT> created at line 5927.
    Found 9x8-bit multiplier for signal <ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_1191_OUT> created at line 5928.
    Found 4x10-bit Read Only RAM for signal <array_muxed0>
    Found 16x8-bit Read Only RAM for signal <videomixersoc_interface2_adr[3]_GND_1_o_wide_mux_1787_OUT>
    Found 1-bit 3-to-1 multiplexer for signal <videomixersoc_interface_ack> created at line 3428.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed0> created at line 4378.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed1> created at line 4402.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed3> created at line 4450.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed4> created at line 4474.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed0> created at line 4522.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed1> created at line 4546.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed2> created at line 4570.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed6> created at line 4594.
    Found 13-bit 4-to-1 multiplexer for signal <rhs_array_muxed7> created at line 4618.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed9> created at line 4666.
    Found 1-bit 4-to-1 multiplexer for signal <rhs_array_muxed10> created at line 4690.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed3> created at line 4738.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed4> created at line 4762.
    Found 1-bit 4-to-1 multiplexer for signal <t_array_muxed5> created at line 4786.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 5470.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 5494.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 5518.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 5542.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 5566.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 5590.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 5614.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 5638.
    Found 2-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 5662.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 5686.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 5710.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed20> created at line 5734.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed21> created at line 5758.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed22> created at line 5782.
    Found 8-bit 8-to-1 multiplexer for signal <videomixersoc_interface0_adr[2]_videomixersoc_bank0_id0_w[7]_wide_mux_1764_OUT> created at line 7220.
    Found 8-bit 41-to-1 multiplexer for signal <videomixersoc_interface1_adr[5]_GND_1_o_wide_mux_1766_OUT> created at line 7249.
    Found 8-bit 21-to-1 multiplexer for signal <videomixersoc_interface4_adr[4]_GND_1_o_wide_mux_1796_OUT> created at line 7684.
    Found 8-bit 7-to-1 multiplexer for signal <videomixersoc_interface5_adr[2]_GND_1_o_wide_mux_1798_OUT> created at line 7774.
    Found 8-bit 4-to-1 multiplexer for signal <videomixersoc_interface6_adr[1]_videomixersoc_bank6_tuning_word0_w[7]_wide_mux_1801_OUT> created at line 7801.
    Found 8-bit 4-to-1 multiplexer for signal <fifo_pix_y[7]_fifo_asyncfifo_dout_p3_y[7]_mux_1174_OUT> created at line 5841.
    Found 8-bit 4-to-1 multiplexer for signal <fifo_pix_cb_cr[7]_fifo_asyncfifo_dout_p3_cb_cr[7]_mux_1175_OUT> created at line 5841.
    Found 13-bit comparator equal for signal <videomixersoc_sdram_bankmachine0_hit> created at line 2421
    Found 13-bit comparator equal for signal <videomixersoc_sdram_bankmachine1_hit> created at line 2551
    Found 13-bit comparator equal for signal <videomixersoc_sdram_bankmachine2_hit> created at line 2681
    Found 13-bit comparator equal for signal <videomixersoc_sdram_bankmachine3_hit> created at line 2811
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine0_is_read_videomixersoc_sdram_choose_req_want_reads_equal_241_o> created at line 3017
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine0_is_write_videomixersoc_sdram_choose_req_want_writes_equal_242_o> created at line 3017
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine1_is_read_videomixersoc_sdram_choose_req_want_reads_equal_243_o> created at line 3018
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine1_is_write_videomixersoc_sdram_choose_req_want_writes_equal_244_o> created at line 3018
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine2_is_read_videomixersoc_sdram_choose_req_want_reads_equal_245_o> created at line 3019
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine2_is_write_videomixersoc_sdram_choose_req_want_writes_equal_246_o> created at line 3019
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine3_is_read_videomixersoc_sdram_choose_req_want_reads_equal_247_o> created at line 3020
    Found 1-bit comparator equal for signal <videomixersoc_sdram_bankmachine3_is_write_videomixersoc_sdram_choose_req_want_writes_equal_248_o> created at line 3020
    Found 1-bit comparator equal for signal <videomixersoc_sdram_choose_req_is_read_videomixersoc_sdram_choose_req_want_reads_equal_251_o> created at line 3070
    Found 1-bit comparator equal for signal <videomixersoc_sdram_choose_req_is_write_videomixersoc_sdram_choose_req_want_writes_equal_252_o> created at line 3070
    Found 29-bit comparator equal for signal <videomixersoc_tag_do_tag[28]_GND_1_o_equal_382_o> created at line 3347
    Found 23-bit comparator equal for signal <intseq_last> created at line 3550
    Found 1-bit comparator equal for signal <fifo_graycounter0_q[9]_fifo_consume_wdomain[9]_equal_490_o> created at line 3622
    Found 1-bit comparator equal for signal <fifo_graycounter0_q[8]_fifo_consume_wdomain[8]_equal_491_o> created at line 3622
    Found 8-bit comparator not equal for signal <n0850> created at line 3622
    Found 10-bit comparator not equal for signal <n0853> created at line 3623
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_phy_es0_n1d[3]_LessThan_524_o> created at line 3701
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_phy_es1_n1d[3]_LessThan_526_o> created at line 3702
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_phy_es2_n1d[3]_LessThan_528_o> created at line 3703
    Found 12-bit comparator greater for signal <ycbcr2rgb_r[11]_GND_1_o_LessThan_1197_o> created at line 5932
    Found 12-bit comparator greater for signal <GND_1_o_ycbcr2rgb_r[11]_LessThan_1198_o> created at line 5935
    Found 12-bit comparator greater for signal <ycbcr2rgb_g[11]_GND_1_o_LessThan_1201_o> created at line 5941
    Found 12-bit comparator greater for signal <GND_1_o_ycbcr2rgb_g[11]_LessThan_1202_o> created at line 5944
    Found 12-bit comparator greater for signal <ycbcr2rgb_b[11]_GND_1_o_LessThan_1205_o> created at line 5950
    Found 12-bit comparator greater for signal <GND_1_o_ycbcr2rgb_b[11]_LessThan_1206_o> created at line 5953
    Found 4-bit comparator equal for signal <hdmi_phy_es0_n1q_m[3]_hdmi_phy_es0_n0q_m[3]_equal_1264_o> created at line 5981
    Found 4-bit comparator greater for signal <hdmi_phy_es0_n0q_m[3]_hdmi_phy_es0_n1q_m[3]_LessThan_1274_o> created at line 5992
    Found 4-bit comparator greater for signal <hdmi_phy_es0_n1q_m[3]_hdmi_phy_es0_n0q_m[3]_LessThan_1276_o> created at line 5992
    Found 4-bit comparator equal for signal <hdmi_phy_es1_n1q_m[3]_hdmi_phy_es1_n0q_m[3]_equal_1321_o> created at line 6029
    Found 4-bit comparator greater for signal <hdmi_phy_es1_n0q_m[3]_hdmi_phy_es1_n1q_m[3]_LessThan_1331_o> created at line 6040
    Found 4-bit comparator greater for signal <hdmi_phy_es1_n1q_m[3]_hdmi_phy_es1_n0q_m[3]_LessThan_1333_o> created at line 6040
    Found 4-bit comparator equal for signal <hdmi_phy_es2_n1q_m[3]_hdmi_phy_es2_n0q_m[3]_equal_1378_o> created at line 6077
    Found 4-bit comparator greater for signal <hdmi_phy_es2_n0q_m[3]_hdmi_phy_es2_n1q_m[3]_LessThan_1388_o> created at line 6088
    Found 4-bit comparator greater for signal <hdmi_phy_es2_n1q_m[3]_hdmi_phy_es2_n0q_m[3]_LessThan_1390_o> created at line 6088
    Found 1-bit comparator equal for signal <ddrphy_phase_half_ddrphy_phase_sys_equal_1491_o> created at line 6155
    Found 7-bit comparator greater for signal <cnt[6]_PWR_1_o_LessThan_1560_o> created at line 6613
    Found 10-bit comparator not equal for signal <vtg_hcounter[9]_vtg_tr_hres[9]_equal_1735_o> created at line 7139
    Found 10-bit comparator equal for signal <vtg_hcounter[9]_vtg_tr_hsync_start[9]_equal_1736_o> created at line 7142
    Found 10-bit comparator not equal for signal <vtg_hcounter[9]_vtg_tr_hsync_end[9]_equal_1737_o> created at line 7145
    Found 10-bit comparator equal for signal <vtg_hcounter[9]_vtg_tr_hscan[9]_equal_1738_o> created at line 7148
    Found 12-bit comparator equal for signal <vtg_vcounter[11]_vtg_tr_vscan[11]_equal_1739_o> created at line 7150
    Found 12-bit comparator not equal for signal <vtg_vcounter[11]_vtg_tr_vres[11]_equal_1745_o> created at line 7160
    Found 12-bit comparator equal for signal <vtg_vcounter[11]_vtg_tr_vsync_start[11]_equal_1746_o> created at line 7163
    Found 12-bit comparator not equal for signal <vtg_vcounter[11]_vtg_tr_vsync_end[11]_equal_1747_o> created at line 7166
    Found 7-bit comparator greater for signal <cnt[6]_GND_1_o_LessThan_2155_o> created at line 8049
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_2300_o> created at line 9564
    WARNING:Xst:2404 -  FFs/Latches <videomixersoc_sdram_ba<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  15 RAM(s).
	inferred   4 Multiplier(s).
	inferred 135 Adder/Subtractor(s).
	inferred 2551 D-type flip-flop(s).
	inferred  50 Comparator(s).
	inferred 493 Multiplexer(s).
	inferred  10 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_6_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_7_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_7_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_10> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_8_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_8_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_12_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_11> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_13_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_13_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_15_o_GND_15_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_12> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_20_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/extcores/lm32/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 21
 10240x32-bit dual-port RAM                            : 1
 1024x32-bit dual-port RAM                             : 3
 16x64-bit dual-port RAM                               : 1
 16x8-bit dual-port RAM                                : 2
 16x8-bit single-port Read Only RAM                    : 1
 256x21-bit dual-port RAM                              : 2
 32x32-bit dual-port RAM                               : 2
 4x10-bit single-port Read Only RAM                    : 1
 4x30-bit dual-port RAM                                : 1
 4x64-bit dual-port RAM                                : 1
 512x67-bit dual-port RAM                              : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x22-bit dual-port RAM                                : 4
# Multipliers                                          : 5
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 1
 9x6-bit multiplier                                    : 1
 9x8-bit multiplier                                    : 2
# Adders/Subtractors                                   : 150
 1-bit adder                                           : 2
 10-bit adder                                          : 3
 10-bit subtractor                                     : 1
 11-bit subtractor                                     : 1
 12-bit adder                                          : 1
 14-bit adder                                          : 4
 2-bit adder                                           : 30
 2-bit subtractor                                      : 4
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 3-bit adder                                           : 20
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 37
 4-bit addsub                                          : 4
 4-bit subtractor                                      : 3
 5-bit addsub                                          : 4
 5-bit subtractor                                      : 1
 6-bit adder                                           : 3
 6-bit addsub                                          : 3
 6-bit subtractor                                      : 7
 7-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit subtractor                                      : 3
# Registers                                            : 559
 1-bit register                                        : 273
 10-bit register                                       : 25
 11-bit register                                       : 1
 12-bit register                                       : 20
 13-bit register                                       : 10
 14-bit register                                       : 2
 16-bit register                                       : 1
 2-bit register                                        : 27
 20-bit register                                       : 4
 23-bit register                                       : 5
 24-bit register                                       : 6
 25-bit register                                       : 1
 26-bit register                                       : 2
 29-bit register                                       : 2
 3-bit register                                        : 12
 30-bit register                                       : 10
 32-bit register                                       : 34
 4-bit register                                        : 39
 5-bit register                                        : 14
 57-bit register                                       : 1
 6-bit register                                        : 6
 64-bit register                                       : 1
 67-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 52
 9-bit register                                        : 9
# Comparators                                          : 61
 1-bit comparator equal                                : 14
 10-bit comparator equal                               : 2
 10-bit comparator not equal                           : 3
 11-bit comparator greater                             : 1
 12-bit comparator equal                               : 2
 12-bit comparator greater                             : 6
 12-bit comparator not equal                           : 2
 13-bit comparator equal                               : 4
 21-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 29-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 641
 1-bit 2-to-1 multiplexer                              : 366
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 54
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 7
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 7
 13-bit 4-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 11
 2-bit 4-to-1 multiplexer                              : 2
 22-bit 2-to-1 multiplexer                             : 4
 23-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 46
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 12
 5-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 16
 64-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 73
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 41-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 13
# Xors                                                 : 44
 1-bit xor2                                            : 42
 10-bit xor2                                           : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <hdmi_phy_es1_cnt>: 1 register on signal <hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_phy_es0_cnt>: 1 register on signal <hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_phy_es2_cnt>: 1 register on signal <hdmi_phy_es2_cnt>.
The following registers are absorbed into counter <fifo_graycounter1_q_binary>: 1 register on signal <fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <ddrphy_phase_half>: 1 register on signal <ddrphy_phase_half>.
The following registers are absorbed into counter <ddrphy_phase_sel>: 1 register on signal <ddrphy_phase_sel>.
The following registers are absorbed into counter <videomixersoc_sdram_counter1>: 1 register on signal <videomixersoc_sdram_counter1>.
The following registers are absorbed into counter <fifo_graycounter0_q_binary>: 1 register on signal <fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_counter>: 1 register on signal <videomixersoc_videomixersoc_counter>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_phy_tx_bitcount>: 1 register on signal <videomixersoc_videomixersoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_phy_rx_bitcount>: 1 register on signal <videomixersoc_videomixersoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_tx_fifo_produce>: 1 register on signal <videomixersoc_videomixersoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_tx_fifo_level>: 1 register on signal <videomixersoc_videomixersoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_tx_fifo_consume>: 1 register on signal <videomixersoc_videomixersoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_rx_fifo_level>: 1 register on signal <videomixersoc_videomixersoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_rx_fifo_produce>: 1 register on signal <videomixersoc_videomixersoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <videomixersoc_videomixersoc_uart_rx_fifo_consume>: 1 register on signal <videomixersoc_videomixersoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <ddrphy_bitslip_cnt>: 1 register on signal <ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine0_level>: 1 register on signal <videomixersoc_sdram_bankmachine0_level>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine0_produce>: 1 register on signal <videomixersoc_sdram_bankmachine0_produce>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine0_consume>: 1 register on signal <videomixersoc_sdram_bankmachine0_consume>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine1_level>: 1 register on signal <videomixersoc_sdram_bankmachine1_level>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine1_produce>: 1 register on signal <videomixersoc_sdram_bankmachine1_produce>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine1_consume>: 1 register on signal <videomixersoc_sdram_bankmachine1_consume>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine2_produce>: 1 register on signal <videomixersoc_sdram_bankmachine2_produce>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine2_level>: 1 register on signal <videomixersoc_sdram_bankmachine2_level>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine2_consume>: 1 register on signal <videomixersoc_sdram_bankmachine2_consume>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine3_level>: 1 register on signal <videomixersoc_sdram_bankmachine3_level>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine3_consume>: 1 register on signal <videomixersoc_sdram_bankmachine3_consume>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine3_produce>: 1 register on signal <videomixersoc_sdram_bankmachine3_produce>.
The following registers are absorbed into counter <reader_rsv_level>: 1 register on signal <reader_rsv_level>.
The following registers are absorbed into counter <reader_level>: 1 register on signal <reader_level>.
The following registers are absorbed into counter <reader_produce>: 1 register on signal <reader_produce>.
The following registers are absorbed into counter <reader_consume>: 1 register on signal <reader_consume>.
The following registers are absorbed into counter <vtg_hcounter>: 1 register on signal <vtg_hcounter>.
The following registers are absorbed into counter <vtg_vcounter>: 1 register on signal <vtg_vcounter>.
The following registers are absorbed into counter <clocking_remaining_bits>: 1 register on signal <clocking_remaining_bits>.
The following registers are absorbed into counter <clocking_busy_counter>: 1 register on signal <clocking_busy_counter>.
The following registers are absorbed into counter <nreads>: 1 register on signal <nreads>.
The following registers are absorbed into counter <nwrites>: 1 register on signal <nwrites>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine0_unsafe_precharge_count>: 1 register on signal <videomixersoc_sdram_bankmachine0_unsafe_precharge_count>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine1_unsafe_precharge_count>: 1 register on signal <videomixersoc_sdram_bankmachine1_unsafe_precharge_count>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine2_unsafe_precharge_count>: 1 register on signal <videomixersoc_sdram_bankmachine2_unsafe_precharge_count>.
The following registers are absorbed into counter <videomixersoc_sdram_bankmachine3_unsafe_precharge_count>: 1 register on signal <videomixersoc_sdram_bankmachine3_unsafe_precharge_count>.
The following registers are absorbed into counter <videomixersoc_sdram_time1>: 1 register on signal <videomixersoc_sdram_time1>.
The following registers are absorbed into counter <videomixersoc_sdram_time0>: 1 register on signal <videomixersoc_sdram_time0>.
The following registers are absorbed into counter <fifo_unpack_counter>: 1 register on signal <fifo_unpack_counter>.
	The following adders/subtractors are grouped into adder tree <Madd_n51201> :
 	<Madd_n5464[1:0]> in block <top>, 	<Madd_n5467[2:0]_Madd> in block <top>, 	<Madd_n5473[1:0]> in block <top>, 	<Madd_n5476[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n51171> :
 	<Madd_n5386[1:0]> in block <top>, 	<Madd_n5389[2:0]_Madd> in block <top>, 	<Madd_n5395[1:0]> in block <top>, 	<Madd_n5398[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n51231> :
 	<Madd_n5542[1:0]> in block <top>, 	<Madd_n5545[2:0]_Madd> in block <top>, 	<Madd_n5551[1:0]> in block <top>, 	<Madd_n5554[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n51181> :
 	<Madd_n5422[1:0]> in block <top>, 	<Madd_n5425[2:0]_Madd> in block <top>, 	<Madd_n5428[1:0]> in block <top>, 	<Madd_n5434[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n51151> :
 	<Madd_n5344[1:0]> in block <top>, 	<Madd_n5347[2:0]_Madd> in block <top>, 	<Madd_n5353[1:0]> in block <top>, 	<Madd_n5356[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_n51211> :
 	<Madd_n5500[1:0]> in block <top>, 	<Madd_n5503[2:0]_Madd> in block <top>, 	<Madd_n5509[1:0]> in block <top>, 	<Madd_n5512[2:0]_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_1311_OUT1> :
 	<Madd_n5444> in block <top>, 	<Madd_n5445> in block <top>, 	<Madd_n5453> in block <top>, 	<Madd_n5454> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_1254_OUT1> :
 	<Madd_n5366> in block <top>, 	<Madd_n5367> in block <top>, 	<Madd_n5375> in block <top>, 	<Madd_n5376> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_1368_OUT1> :
 	<Madd_n5522> in block <top>, 	<Madd_n5523> in block <top>, 	<Madd_n5531> in block <top>, 	<Madd_n5532> in block <top>.
	Found pipelined multiplier on signal <ycbcr2rgb_cb_minus_coffset[8]_PWR_1_o_MuLt_1189_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_1191_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_1188_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_1190_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3231 - The small RAM <Mram_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <array_muxed0>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_7> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <(vtg_phy_payload_p3_y,vtg_phy_payload_p3_cb_cr,vtg_phy_payload_p2_y,vtg_phy_payload_p2_cb_cr,vtg_phy_payload_p1_y,vtg_phy_payload_p1_cb_cr,vtg_phy_payload_p0_y,vtg_phy_payload_p0_cb_cr,vtg_active,vtg_phy_payload_vsync,vtg_phy_payload_hsync)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <pix_clk>       | rise     |
    |     addrB          | connected to signal <fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <memdat_1>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_data_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<2:1>> |          |
    |     diA            | connected to signal <(_n5820,_n5819,_n5818,_n5817,_n5816,_n5815,_n5814,_n5813)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 64-bit                     |          |
    |     addrB          | connected to signal <memadr_8>      |          |
    |     doB            | connected to signal <videomixersoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_6> will be implemented as a BLOCK RAM, absorbing the following register(s): <compositeactor_abstractactor0_q_payload_d>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <reader_wrport_we> | high     |
    |     addrA          | connected to signal <reader_produce> |          |
    |     diA            | connected to signal <videomixersoc_sdram_lasmic_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     enB            | connected to signal <compositeactor_abstractactor0_pipe_ce_0> | high     |
    |     addrB          | connected to signal <reader_consume> |          |
    |     doB            | connected to signal <compositeactor_abstractactor0_q_payload_d> |          |
    |     dorstB         | connected to signal <sys_rst>       | high     |
    | reset value        | 0000000000000000000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_tag_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 30-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<2:1>> |          |
    |     diA            | connected to signal <(videomixersoc_tag_di_dirty,"00",rhs_array_muxed32<29:3>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 30-bit                     |          |
    |     addrB          | connected to signal <memadr_8>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <videomixersoc_videomixersoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <videomixersoc_videomixersoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <videomixersoc_videomixersoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <videomixersoc_videomixersoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<9:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed33> |          |
    |     doA            | connected to signal <videomixersoc_videomixersoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10240-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <we<3>>         | high     |
    |     weA<2>         | connected to signal <we<2>>         | high     |
    |     weA<1>         | connected to signal <we<1>>         | high     |
    |     weA<0>         | connected to signal <we<0>>         | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<13:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed33> |          |
    |     doA            | connected to signal <bus_dat_r>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_videomixersoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_videomixersoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <videomixersoc_videomixersoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_videomixersoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <videomixersoc_videomixersoc_uart_tx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_videomixersoc_interface2_adr[3]_GND_1_o_wide_mux_1787_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <videomixersoc_videomixersoc_interface_adr<3:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed32<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <memdat>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_videomixersoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_videomixersoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <videomixersoc_videomixersoc_uart_phy_source_payload_data> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_videomixersoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <videomixersoc_videomixersoc_uart_rx_fifo_syncfifo_dout_payload_data> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <videomixersoc_sdram_bankmachine0_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_sdram_bankmachine0_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <videomixersoc_sdram_bankmachine1_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_sdram_bankmachine1_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <videomixersoc_sdram_bankmachine2_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_sdram_bankmachine2_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videomixersoc_sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <videomixersoc_sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <videomixersoc_sdram_bankmachine3_wrport_dat_w> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 22-bit                     |          |
    |     addrB          | connected to signal <videomixersoc_sdram_bankmachine3_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_ycbcr2rgb_cb_minus_coffset[8]_PWR_1_o_MuLt_1189_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_ycbcr2rgb_cb_minus_coffset[8]_GND_1_o_MuLt_1191_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_ycbcr2rgb_cr_minus_coffset[8]_GND_1_o_MuLt_1188_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_ycbcr2rgb_cr_minus_coffset[8]_PWR_1_o_MuLt_1190_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <videomixersoc_videomixersoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <videomixersoc_videomixersoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <videomixersoc_videomixersoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage9_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage9_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage9_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage0_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage0_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage3_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage3_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage1_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage1_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage2_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage2_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage8_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage8_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_csrstorage8_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_source_payload_length_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_source_payload_length_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_source_payload_length_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_source_payload_base0_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_source_payload_base0_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <fi_source_payload_base0_25> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 21
 10240x32-bit single-port block RAM                    : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x32-bit single-port block RAM                     : 1
 16x64-bit dual-port block RAM                         : 1
 16x8-bit dual-port distributed RAM                    : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 256x21-bit dual-port block RAM                        : 2
 32x32-bit dual-port distributed RAM                   : 2
 4x10-bit single-port distributed Read Only RAM        : 1
 4x30-bit dual-port distributed RAM                    : 1
 4x64-bit dual-port distributed RAM                    : 1
 512x67-bit dual-port block RAM                        : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x22-bit dual-port distributed RAM                    : 4
# Multipliers                                          : 5
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 1
 9x6-bit registered multiplier                         : 1
 9x8-bit registered multiplier                         : 2
# Adders/Subtractors                                   : 34
 10-bit adder                                          : 2
 12-bit adder                                          : 4
 2-bit adder                                           : 4
 23-bit adder                                          : 2
 25-bit adder                                          : 1
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 1
 6-bit addsub                                          : 3
 6-bit subtractor                                      : 6
 9-bit subtractor                                      : 3
# Adder Trees                                          : 9
 4-bit / 6-inputs adder tree                           : 6
 4-bit / 8-inputs adder tree                           : 3
# Counters                                             : 50
 1-bit up counter                                      : 2
 10-bit down counter                                   : 1
 10-bit up counter                                     : 3
 11-bit down counter                                   : 1
 12-bit up counter                                     : 1
 2-bit down counter                                    : 4
 2-bit up counter                                      : 2
 24-bit up counter                                     : 2
 3-bit up counter                                      : 8
 32-bit up counter                                     : 1
 4-bit down counter                                    : 3
 4-bit up counter                                      : 9
 4-bit updown counter                                  : 4
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 4
 6-bit down counter                                    : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 2
# Accumulators                                         : 3
 6-bit up accumulator                                  : 3
# Registers                                            : 3221
 Flip-Flops                                            : 3221
# Comparators                                          : 61
 1-bit comparator equal                                : 14
 10-bit comparator equal                               : 2
 10-bit comparator not equal                           : 3
 11-bit comparator greater                             : 1
 12-bit comparator equal                               : 2
 12-bit comparator greater                             : 6
 12-bit comparator not equal                           : 2
 13-bit comparator equal                               : 4
 21-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 29-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
 5-bit comparator equal                                : 6
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 1162
 1-bit 2-to-1 multiplexer                              : 904
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 80
 1-bit 8-to-1 multiplexer                              : 9
 10-bit 2-to-1 multiplexer                             : 4
 13-bit 2-to-1 multiplexer                             : 5
 13-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 8
 2-bit 4-to-1 multiplexer                              : 2
 22-bit 2-to-1 multiplexer                             : 4
 23-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 6
 6-bit 2-to-1 multiplexer                              : 15
 64-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 54
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 41-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 13
# Xors                                                 : 44
 1-bit xor2                                            : 42
 10-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_videomixersoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <videomixersoc_videomixersoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <videomixersoc_adr_offset_r> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <videomixersoc_sdram_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 010   | 010
 111   | 011
 100   | 100
 101   | 101
 110   | 110
 001   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <wb2lasmi_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <videomixersoc_sdram_choose_req_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <videomixersoc_sdram_choose_cmd_grant[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 10    | 10
 01    | 01
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_10> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_11> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_12> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ycbcr2rgb_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ycbcr2rgb_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1_4> 
INFO:Xst:2261 - The FF/Latch <ycbcr2rgb_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ycbcr2rgb_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <ddrphy_record2_wrdata_mask_1> <ddrphy_record3_wrdata_mask_0> <ddrphy_record3_wrdata_mask_1> <ddrphy_record3_wrdata_mask_2> <ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es1_n1q_m_0> 

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_tag_mem28>, <Mram_tag_mem29> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videomixersoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_phy_es1_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_phy_es0_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hdmi_phy_es2_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es1_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es1_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es0_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es0_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <n_controller_selected_wl0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <videomixersoc_sdram_a_10> <ddrphy_bitslip_cnt_0> 
INFO:Xst:2261 - The FF/Latch <ycbcr2rgb_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ycbcr2rgb_g_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <counter_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <counter_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <counter_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <counter_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <counter_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <period> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <videomixersoc_sdram_counter1_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es2_n0q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es2_n1q_m_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:3203 - The FF/Latch <videomixersoc_sdram_dfi_p1_wrdata_en> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <videomixersoc_sdram_dfi_p1_cas_n> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 25.
Forward register balancing over carry chain Mcount_crg_por_cy<0>
Forward register balancing over carry chain lm32_cpu/Mcount_cc_cy<0>
Forward register balancing over carry chain Madd_n5632_cy<0>
Forward register balancing over carry chain lm32_cpu/instruction_unit/icache/Mcount_flush_set_cy<0>
Forward register balancing over carry chain lm32_cpu/load_store_unit/dcache/Mcount_flush_set_cy<0>
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <cmd_is_read> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <videomixersoc_sdram_dfi_p0_rddata_en_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) chroma_upsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : chroma_upsampler_record0_ycbcr_n_y_0_BRB0 chroma_upsampler_record0_ycbcr_n_y_0_BRB1 chroma_upsampler_record0_ycbcr_n_y_0_BRB2 chroma_upsampler_record0_ycbcr_n_y_0_BRB3 chroma_upsampler_record0_ycbcr_n_y_0_BRB4 chroma_upsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) chroma_upsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : chroma_upsampler_record0_ycbcr_n_y_1_BRB2 chroma_upsampler_record0_ycbcr_n_y_1_BRB3 chroma_upsampler_record0_ycbcr_n_y_1_BRB4 chroma_upsampler_record0_ycbcr_n_y_1_BRB5.
	Register(s) chroma_upsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : chroma_upsampler_record0_ycbcr_n_y_2_BRB2 chroma_upsampler_record0_ycbcr_n_y_2_BRB3 chroma_upsampler_record0_ycbcr_n_y_2_BRB4 chroma_upsampler_record0_ycbcr_n_y_2_BRB5.
	Register(s) chroma_upsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : chroma_upsampler_record0_ycbcr_n_y_3_BRB2 chroma_upsampler_record0_ycbcr_n_y_3_BRB3 chroma_upsampler_record0_ycbcr_n_y_3_BRB4 chroma_upsampler_record0_ycbcr_n_y_3_BRB5.
	Register(s) chroma_upsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : chroma_upsampler_record0_ycbcr_n_y_4_BRB2 chroma_upsampler_record0_ycbcr_n_y_4_BRB3 chroma_upsampler_record0_ycbcr_n_y_4_BRB4 chroma_upsampler_record0_ycbcr_n_y_4_BRB5.
	Register(s) chroma_upsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : chroma_upsampler_record0_ycbcr_n_y_5_BRB2 chroma_upsampler_record0_ycbcr_n_y_5_BRB3 chroma_upsampler_record0_ycbcr_n_y_5_BRB4 chroma_upsampler_record0_ycbcr_n_y_5_BRB5.
	Register(s) chroma_upsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : chroma_upsampler_record0_ycbcr_n_y_6_BRB2 chroma_upsampler_record0_ycbcr_n_y_6_BRB3 chroma_upsampler_record0_ycbcr_n_y_6_BRB4 chroma_upsampler_record0_ycbcr_n_y_6_BRB5.
	Register(s) chroma_upsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : chroma_upsampler_record0_ycbcr_n_y_7_BRB2 chroma_upsampler_record0_ycbcr_n_y_7_BRB3 chroma_upsampler_record0_ycbcr_n_y_7_BRB4 chroma_upsampler_record0_ycbcr_n_y_7_BRB5.
	Register(s) chroma_upsampler_source_y_0 has(ve) been backward balanced into : chroma_upsampler_source_y_0_BRB0 chroma_upsampler_source_y_0_BRB1 chroma_upsampler_source_y_0_BRB2 chroma_upsampler_source_y_0_BRB3 chroma_upsampler_source_y_0_BRB4 chroma_upsampler_source_y_0_BRB5.
	Register(s) chroma_upsampler_source_y_1 has(ve) been backward balanced into : chroma_upsampler_source_y_1_BRB2 chroma_upsampler_source_y_1_BRB3 chroma_upsampler_source_y_1_BRB4 chroma_upsampler_source_y_1_BRB5.
	Register(s) chroma_upsampler_source_y_2 has(ve) been backward balanced into : chroma_upsampler_source_y_2_BRB2 chroma_upsampler_source_y_2_BRB3 chroma_upsampler_source_y_2_BRB4 chroma_upsampler_source_y_2_BRB5.
	Register(s) chroma_upsampler_source_y_3 has(ve) been backward balanced into : chroma_upsampler_source_y_3_BRB2 chroma_upsampler_source_y_3_BRB3 chroma_upsampler_source_y_3_BRB4 chroma_upsampler_source_y_3_BRB5.
	Register(s) chroma_upsampler_source_y_4 has(ve) been backward balanced into : chroma_upsampler_source_y_4_BRB2 chroma_upsampler_source_y_4_BRB3 chroma_upsampler_source_y_4_BRB4 chroma_upsampler_source_y_4_BRB5.
	Register(s) chroma_upsampler_source_y_5 has(ve) been backward balanced into : chroma_upsampler_source_y_5_BRB2 chroma_upsampler_source_y_5_BRB3 chroma_upsampler_source_y_5_BRB4 chroma_upsampler_source_y_5_BRB5.
	Register(s) chroma_upsampler_source_y_6 has(ve) been backward balanced into : chroma_upsampler_source_y_6_BRB2 chroma_upsampler_source_y_6_BRB3 chroma_upsampler_source_y_6_BRB4 chroma_upsampler_source_y_6_BRB5.
	Register(s) chroma_upsampler_source_y_7 has(ve) been backward balanced into : chroma_upsampler_source_y_7_BRB2 chroma_upsampler_source_y_7_BRB3 chroma_upsampler_source_y_7_BRB4 chroma_upsampler_source_y_7_BRB5.
	Register(s) ddrphy_rddata_sr_1 has(ve) been backward balanced into : ddrphy_rddata_sr_1_BRB0 ddrphy_rddata_sr_1_BRB1 ddrphy_rddata_sr_1_BRB2 ddrphy_rddata_sr_1_BRB3.
	Register(s) ddrphy_rddata_sr_2 has(ve) been backward balanced into : ddrphy_rddata_sr_2_BRB0 ddrphy_rddata_sr_2_BRB1 ddrphy_rddata_sr_2_BRB3 ddrphy_rddata_sr_2_BRB4 ddrphy_rddata_sr_2_BRB5 ddrphy_rddata_sr_2_BRB6 ddrphy_rddata_sr_2_BRB7 ddrphy_rddata_sr_2_BRB8 ddrphy_rddata_sr_2_BRB9 ddrphy_rddata_sr_2_BRB10 ddrphy_rddata_sr_2_BRB11.
	Register(s) ddrphy_rddata_sr_3 has(ve) been backward balanced into : ddrphy_rddata_sr_3_BRB0 ddrphy_rddata_sr_3_BRB1 ddrphy_rddata_sr_3_BRB3 ddrphy_rddata_sr_3_BRB4 ddrphy_rddata_sr_3_BRB5 ddrphy_rddata_sr_3_BRB6 ddrphy_rddata_sr_3_BRB7 ddrphy_rddata_sr_3_BRB8 ddrphy_rddata_sr_3_BRB9 ddrphy_rddata_sr_3_BRB10 ddrphy_rddata_sr_3_BRB11.
	Register(s) ddrphy_rddata_sr_4 has(ve) been backward balanced into : ddrphy_rddata_sr_4_BRB0 ddrphy_rddata_sr_4_BRB1 ddrphy_rddata_sr_4_BRB2 ddrphy_rddata_sr_4_BRB4 ddrphy_rddata_sr_4_BRB5 ddrphy_rddata_sr_4_BRB6 ddrphy_rddata_sr_4_BRB7 ddrphy_rddata_sr_4_BRB8 ddrphy_rddata_sr_4_BRB9 ddrphy_rddata_sr_4_BRB10 ddrphy_rddata_sr_4_BRB11.
	Register(s) ddrphy_record0_cke has(ve) been backward balanced into : ddrphy_record0_cke_BRB0 ddrphy_record0_cke_BRB1.
	Register(s) fifo_pix_y_0 has(ve) been backward balanced into : fifo_pix_y_0_BRB0 fifo_pix_y_0_BRB1 fifo_pix_y_0_BRB2 fifo_pix_y_0_BRB3 fifo_pix_y_0_BRB4 fifo_pix_y_0_BRB5.
	Register(s) fifo_pix_y_1 has(ve) been backward balanced into : fifo_pix_y_1_BRB2 fifo_pix_y_1_BRB3 fifo_pix_y_1_BRB4 fifo_pix_y_1_BRB5.
	Register(s) fifo_pix_y_2 has(ve) been backward balanced into : fifo_pix_y_2_BRB2 fifo_pix_y_2_BRB3 fifo_pix_y_2_BRB4 fifo_pix_y_2_BRB5.
	Register(s) fifo_pix_y_3 has(ve) been backward balanced into : fifo_pix_y_3_BRB2 fifo_pix_y_3_BRB3 fifo_pix_y_3_BRB4 fifo_pix_y_3_BRB5.
	Register(s) fifo_pix_y_4 has(ve) been backward balanced into : fifo_pix_y_4_BRB2 fifo_pix_y_4_BRB3 fifo_pix_y_4_BRB4 fifo_pix_y_4_BRB5.
	Register(s) fifo_pix_y_5 has(ve) been backward balanced into : fifo_pix_y_5_BRB2 fifo_pix_y_5_BRB3 fifo_pix_y_5_BRB4 fifo_pix_y_5_BRB5.
	Register(s) fifo_pix_y_6 has(ve) been backward balanced into : fifo_pix_y_6_BRB2 fifo_pix_y_6_BRB3 fifo_pix_y_6_BRB4 fifo_pix_y_6_BRB5.
	Register(s) fifo_pix_y_7 has(ve) been backward balanced into : fifo_pix_y_7_BRB2 fifo_pix_y_7_BRB3 fifo_pix_y_7_BRB4 fifo_pix_y_7_BRB5.
	Register(s) hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_phy_es0_q_m_8_BRB0 hdmi_phy_es0_q_m_8_BRB2 hdmi_phy_es0_q_m_8_BRB3 hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_phy_es1_q_m_8_BRB0 hdmi_phy_es1_q_m_8_BRB2 hdmi_phy_es1_q_m_8_BRB3 hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_phy_es2_q_m_8_BRB0 hdmi_phy_es2_q_m_8_BRB2 hdmi_phy_es2_q_m_8_BRB3 hdmi_phy_es2_q_m_8_BRB4.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
	Register(s) new_master_dat_r_ack0 has(ve) been backward balanced into : new_master_dat_r_ack0_BRB0 new_master_dat_r_ack0_BRB1 new_master_dat_r_ack0_BRB3 new_master_dat_r_ack0_BRB4 new_master_dat_r_ack0_BRB5 new_master_dat_r_ack0_BRB6 new_master_dat_r_ack0_BRB7 new_master_dat_r_ack0_BRB8 new_master_dat_r_ack0_BRB9 new_master_dat_r_ack0_BRB10 new_master_dat_r_ack0_BRB11 new_master_dat_r_ack0_BRB12 new_master_dat_r_ack0_BRB13 new_master_dat_r_ack0_BRB14 new_master_dat_r_ack0_BRB15 new_master_dat_r_ack0_BRB16.
	Register(s) new_master_dat_r_ack1 has(ve) been backward balanced into : new_master_dat_r_ack1_BRB0 new_master_dat_r_ack1_BRB1 new_master_dat_r_ack1_BRB3 new_master_dat_r_ack1_BRB4 new_master_dat_r_ack1_BRB5 new_master_dat_r_ack1_BRB6 new_master_dat_r_ack1_BRB7 new_master_dat_r_ack1_BRB8 new_master_dat_r_ack1_BRB9 new_master_dat_r_ack1_BRB10 new_master_dat_r_ack1_BRB11 new_master_dat_r_ack1_BRB12 new_master_dat_r_ack1_BRB13 new_master_dat_r_ack1_BRB14 new_master_dat_r_ack1_BRB15 new_master_dat_r_ack1_BRB16.
	Register(s) new_master_dat_r_ack10 has(ve) been backward balanced into : new_master_dat_r_ack10_BRB0 .
	Register(s) new_master_dat_r_ack2 has(ve) been backward balanced into : new_master_dat_r_ack2_BRB0 new_master_dat_r_ack2_BRB1 new_master_dat_r_ack2_BRB3 new_master_dat_r_ack2_BRB4 new_master_dat_r_ack2_BRB5 new_master_dat_r_ack2_BRB6 new_master_dat_r_ack2_BRB7 new_master_dat_r_ack2_BRB8 new_master_dat_r_ack2_BRB9 new_master_dat_r_ack2_BRB10 new_master_dat_r_ack2_BRB11 new_master_dat_r_ack2_BRB12 new_master_dat_r_ack2_BRB13 new_master_dat_r_ack2_BRB14 new_master_dat_r_ack2_BRB15 new_master_dat_r_ack2_BRB16.
	Register(s) new_master_dat_r_ack3 has(ve) been backward balanced into : new_master_dat_r_ack3_BRB0 new_master_dat_r_ack3_BRB1 new_master_dat_r_ack3_BRB2 new_master_dat_r_ack3_BRB3 new_master_dat_r_ack3_BRB5 new_master_dat_r_ack3_BRB6 new_master_dat_r_ack3_BRB7 new_master_dat_r_ack3_BRB8 new_master_dat_r_ack3_BRB9 new_master_dat_r_ack3_BRB10 new_master_dat_r_ack3_BRB11 new_master_dat_r_ack3_BRB12 new_master_dat_r_ack3_BRB13 new_master_dat_r_ack3_BRB14.
	Register(s) new_master_dat_r_ack4 has(ve) been backward balanced into : new_master_dat_r_ack4_BRB0 new_master_dat_r_ack4_BRB1 new_master_dat_r_ack4_BRB2 new_master_dat_r_ack4_BRB3 new_master_dat_r_ack4_BRB4.
	Register(s) new_master_dat_r_ack6 has(ve) been backward balanced into : new_master_dat_r_ack6_BRB3 new_master_dat_r_ack6_BRB5 .
	Register(s) new_master_dat_r_ack7 has(ve) been backward balanced into : new_master_dat_r_ack7_BRB3 new_master_dat_r_ack7_BRB5 .
	Register(s) new_master_dat_r_ack8 has(ve) been backward balanced into : new_master_dat_r_ack8_BRB3 new_master_dat_r_ack8_BRB5 .
	Register(s) new_master_dat_r_ack9 has(ve) been backward balanced into : new_master_dat_r_ack9_BRB3 new_master_dat_r_ack9_BRB5 .
	Register(s) videomixersoc_interface3_dat_r_0 has(ve) been backward balanced into : videomixersoc_interface3_dat_r_0_BRB0 videomixersoc_interface3_dat_r_0_BRB1 videomixersoc_interface3_dat_r_0_BRB2 videomixersoc_interface3_dat_r_0_BRB3 videomixersoc_interface3_dat_r_0_BRB4 videomixersoc_interface3_dat_r_0_BRB5.
	Register(s) videomixersoc_interface3_dat_r_1 has(ve) been backward balanced into : videomixersoc_interface3_dat_r_1_BRB3 videomixersoc_interface3_dat_r_1_BRB4 videomixersoc_interface3_dat_r_1_BRB5.
	Register(s) videomixersoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : videomixersoc_sdram_dfi_p0_rddata_en_BRB1 videomixersoc_sdram_dfi_p0_rddata_en_BRB2.
	Register(s) ycbcr2rgb_record0_ycbcr_n_y_0 has(ve) been backward balanced into : ycbcr2rgb_record0_ycbcr_n_y_0_BRB0 ycbcr2rgb_record0_ycbcr_n_y_0_BRB1 ycbcr2rgb_record0_ycbcr_n_y_0_BRB2 ycbcr2rgb_record0_ycbcr_n_y_0_BRB3 ycbcr2rgb_record0_ycbcr_n_y_0_BRB4 ycbcr2rgb_record0_ycbcr_n_y_0_BRB5.
	Register(s) ycbcr2rgb_record0_ycbcr_n_y_1 has(ve) been backward balanced into : ycbcr2rgb_record0_ycbcr_n_y_1_BRB2 ycbcr2rgb_record0_ycbcr_n_y_1_BRB3 ycbcr2rgb_record0_ycbcr_n_y_1_BRB4 ycbcr2rgb_record0_ycbcr_n_y_1_BRB5.
	Register(s) ycbcr2rgb_record0_ycbcr_n_y_2 has(ve) been backward balanced into : ycbcr2rgb_record0_ycbcr_n_y_2_BRB2 ycbcr2rgb_record0_ycbcr_n_y_2_BRB3 ycbcr2rgb_record0_ycbcr_n_y_2_BRB4 ycbcr2rgb_record0_ycbcr_n_y_2_BRB5.
	Register(s) ycbcr2rgb_record0_ycbcr_n_y_3 has(ve) been backward balanced into : ycbcr2rgb_record0_ycbcr_n_y_3_BRB2 ycbcr2rgb_record0_ycbcr_n_y_3_BRB3 ycbcr2rgb_record0_ycbcr_n_y_3_BRB4 ycbcr2rgb_record0_ycbcr_n_y_3_BRB5.
Unit <top> processed.
FlipFlop lm32_cpu/exception_m has been replicated 1 time(s)
FlipFlop lm32_cpu/instruction_unit/i_cyc_o has been replicated 1 time(s)
FlipFlop videomixersoc_videomixersoc_interface_adr_0 has been replicated 3 time(s)
FlipFlop videomixersoc_videomixersoc_interface_adr_1 has been replicated 3 time(s)
FlipFlop videomixersoc_videomixersoc_interface_adr_2 has been replicated 3 time(s)
FlipFlop videomixersoc_videomixersoc_interface_adr_3 has been replicated 3 time(s)
FlipFlop videomixersoc_videomixersoc_interface_adr_4 has been replicated 3 time(s)
FlipFlop videomixersoc_videomixersoc_interface_adr_5 has been replicated 3 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <ddrphy_r_dfi_wrdata_en_1>.
	Found 8-bit shift register for signal <hdmi_phy_es0_new_de2>.
	Found 10-bit shift register for signal <hdmi_phy_es0_new_c2_0>.
	Found 10-bit shift register for signal <hdmi_phy_es0_new_c2_1>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_0_BRB0>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_0_BRB1>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_0_BRB2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_0_BRB3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_0_BRB4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_0_BRB5>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_1_BRB2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_1_BRB3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_1_BRB4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_1_BRB5>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_2_BRB2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_2_BRB3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_2_BRB4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_2_BRB5>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_3_BRB2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_3_BRB3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_3_BRB4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_3_BRB5>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_4_BRB2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_4_BRB3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_4_BRB4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_4_BRB5>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_5_BRB2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_5_BRB3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_5_BRB4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_5_BRB5>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_6_BRB2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_6_BRB3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_6_BRB4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_6_BRB5>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_7_BRB2>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_7_BRB3>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_7_BRB4>.
	Found 2-bit shift register for signal <chroma_upsampler_source_y_7_BRB5>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_1_BRB1>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB4>.
	Found 4-bit shift register for signal <ddrphy_rddata_sr_2_BRB5>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB6>.
	Found 5-bit shift register for signal <new_master_dat_r_ack4_BRB1>.
	Found 5-bit shift register for signal <new_master_dat_r_ack4_BRB3>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB3>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB7>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB8>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB9>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB10>.
	Found 3-bit shift register for signal <ddrphy_rddata_sr_2_BRB11>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB5>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB6>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB7>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB0>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB8>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB9>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB10>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB11>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB12>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB13>.
	Found 4-bit shift register for signal <new_master_dat_r_ack3_BRB14>.
	Found 4-bit shift register for signal <new_master_dat_r_ack9_BRB3>.
	Found 4-bit shift register for signal <new_master_dat_r_ack9_BRB5>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB15>.
	Found 3-bit shift register for signal <new_master_dat_r_ack2_BRB16>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3446
 Flip-Flops                                            : 3446
# Shift Registers                                      : 66
 10-bit shift register                                 : 2
 2-bit shift register                                  : 35
 3-bit shift register                                  : 10
 4-bit shift register                                  : 16
 5-bit shift register                                  : 2
 8-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : pipistrello_base-videomixersoc-pipistrello.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5625
#      GND                         : 1
#      INV                         : 102
#      LUT1                        : 133
#      LUT2                        : 602
#      LUT3                        : 862
#      LUT4                        : 356
#      LUT5                        : 832
#      LUT6                        : 1603
#      MUXCY                       : 570
#      MUXF7                       : 57
#      VCC                         : 1
#      XORCY                       : 506
# FlipFlops/Latches                : 3515
#      FD                          : 417
#      FDE                         : 170
#      FDP                         : 5
#      FDPE                        : 1
#      FDR                         : 691
#      FDRE                        : 2072
#      FDS                         : 14
#      FDSE                        : 138
#      ODDR2                       : 7
# RAMS                             : 309
#      RAM16X1D                    : 197
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 44
#      RAMB8BWER                   : 4
# Shift Registers                  : 66
#      SRLC16E                     : 66
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 50
#      BUFIO2                      : 1
#      IBUF                        : 2
#      IBUFG                       : 1
#      IOBUF                       : 16
#      OBUF                        : 24
#      OBUFDS                      : 4
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 7
#      DSP48A1                     : 7
# Others                           : 45
#      BUFPLL                      : 2
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 24
#      PLL_ADV                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3515  out of  54576     6%  
 Number of Slice LUTs:                 5078  out of  27288    18%  
    Number used as Logic:              4490  out of  27288    16%  
    Number used as Memory:              588  out of   6408     9%  
       Number used as RAM:              522
       Number used as SRL:               66

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6476
   Number with an unused Flip Flop:    2961  out of   6476    45%  
   Number with an unused LUT:          1398  out of   6476    21%  
   Number of fully used LUT-FF pairs:  2117  out of   6476    32%  
   Number of unique control sets:       150

IO Utilization: 
 Number of IOs:                          58
 Number of bonded IOBs:                  53  out of    218    24%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               46  out of    116    39%  
    Number using Block RAM only:         46
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  
 Number of DSP48A1s:                      7  out of     58    12%  
 Number of PLL_ADVs:                      2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50                              | PLL_ADV:CLKOUT5        | 3376  |
clk50                              | PLL_ADV:CLKOUT2        | 70    |
clocking_clk_pix_unbuffered        | PLL_ADV:CLKOUT2        | 439   |
clocking_clk_pix_unbuffered        | PLL_ADV:CLKOUT1        | 15    |
clk50                              | IBUFG                  | 2     |
clk50                              | PLL_ADV:CLKOUT3        | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 23.263ns (Maximum Frequency: 42.987MHz)
   Minimum input arrival time before clock: 3.419ns
   Maximum output required time after clock: 6.197ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 23.263ns (frequency: 42.987MHz)
  Total number of paths / destination ports: 451486 / 12160
-------------------------------------------------------------------------
Delay:               13.958ns (Levels of Logic = 16)
  Source:            videomixersoc_videomixersoc_interface_adr_2_1 (FF)
  Destination:       videomixersoc_interface3_dat_r_4 (FF)
  Source Clock:      clk50 rising 1.7X
  Destination Clock: clk50 rising 1.7X

  Data Path: videomixersoc_videomixersoc_interface_adr_2_1 to videomixersoc_interface3_dat_r_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.879  videomixersoc_videomixersoc_interface_adr_2_1 (videomixersoc_videomixersoc_interface_adr_2_1)
     LUT3:I0->O           17   0.205   1.028  Mmux_videomixersoc_interface4_adr[4]_GND_1_o_wide_mux_1796_OUT1181 (Mmux_videomixersoc_interface1_adr[5]_GND_1_o_wide_mux_1766_OUT132)
     LUT5:I4->O            4   0.205   0.684  Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT2311 (Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT231)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT526 (Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT525)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT527 (Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT526)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT528 (Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT527)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT529 (Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT528)
     LUT3:I2->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT5210_SW0 (N2262)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT5210 (Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT529)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT5211 (Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT5210)
     LUT3:I2->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT5212_SW0 (N2260)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT5212 (Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT5211)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT5213 (Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT5212)
     LUT3:I2->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT5214_SW0 (N2254)
     LUT6:I5->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT5214 (Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT5213)
     LUT5:I4->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT5215 (Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT5214)
     LUT6:I5->O            1   0.205   0.000  Mmux_GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT5216 (GND_1_o_videomixersoc_interface3_adr[5]_mux_1790_OUT<4>)
     FDR:D                     0.102          videomixersoc_interface3_dat_r_4
    ----------------------------------------
    Total                     13.958ns (3.829ns logic, 10.129ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clocking_clk_pix_unbuffered'
  Clock period: 8.163ns (frequency: 122.502MHz)
  Total number of paths / destination ports: 10939 / 660
-------------------------------------------------------------------------
Delay:               8.163ns (Levels of Logic = 8)
  Source:            hdmi_phy_es1_n1q_m_1 (FF)
  Destination:       hdmi_phy_es1_cnt_5 (FF)
  Source Clock:      clocking_clk_pix_unbuffered rising
  Destination Clock: clocking_clk_pix_unbuffered rising

  Data Path: hdmi_phy_es1_n1q_m_1 to hdmi_phy_es1_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   1.137  hdmi_phy_es1_n1q_m_1 (hdmi_phy_es1_n1q_m_1)
     LUT4:I1->O            1   0.205   0.684  hdmi_phy_es1_n1q_m[3]_hdmi_phy_es1_n0q_m[3]_LessThan_1333_o1 (hdmi_phy_es1_n1q_m[3]_hdmi_phy_es1_n0q_m[3]_LessThan_1333_o1)
     LUT5:I3->O           18   0.203   1.050  GND_1_o_GND_1_o_or_1334_OUT<0>1 (GND_1_o_GND_1_o_or_1334_OUT<0>)
     LUT4:I3->O            2   0.205   0.721  Mmux_hdmi_phy_es1_cnt[5]_hdmi_phy_es1_cnt[5]_mux_1344_OUT_B_A3_SW1 (N2284)
     LUT5:I3->O            2   0.203   0.981  Mmux_hdmi_phy_es1_cnt[5]_hdmi_phy_es1_cnt[5]_mux_1344_OUT_B_rs_lut<2> (Mmux_hdmi_phy_es1_cnt[5]_hdmi_phy_es1_cnt[5]_mux_1344_OUT_B_rs_lut<2>)
     LUT6:I0->O            3   0.203   0.898  Mmux_hdmi_phy_es1_cnt[5]_hdmi_phy_es1_cnt[5]_mux_1344_OUT_B_rs_cy<2>12 (Mmux_hdmi_phy_es1_cnt[5]_hdmi_phy_es1_cnt[5]_mux_1344_OUT_B_rs_cy<2>)
     LUT6:I2->O            1   0.203   0.580  Mmux_hdmi_phy_es1_cnt[5]_hdmi_phy_es1_cnt[5]_mux_1344_OUT_B_rs_xor<5>11 (Mmux_hdmi_phy_es1_cnt[5]_hdmi_phy_es1_cnt[5]_mux_1344_OUT_rs_B<5>)
     LUT2:I1->O            0   0.205   0.000  Maccum_hdmi_phy_es1_cnt_lut<5> (Maccum_hdmi_phy_es1_cnt_lut<5>)
     XORCY:LI->O           1   0.136   0.000  Maccum_hdmi_phy_es1_cnt_xor<5> (Result<5>2)
     FDR:D                     0.102          hdmi_phy_es1_cnt_5
    ----------------------------------------
    Total                      8.163ns (2.112ns logic, 6.051ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk50'
  Total number of paths / destination ports: 200 / 199
-------------------------------------------------------------------------
Offset:              3.419ns (Levels of Logic = 5)
  Source:            DCM_CLKGEN:PROGDONE (PAD)
  Destination:       videomixersoc_interface1_dat_r_1 (FF)
  Destination Clock: clk50 rising 1.7X

  Data Path: DCM_CLKGEN:PROGDONE to videomixersoc_interface1_dat_r_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:PROGDONE    1   0.000   0.580  DCM_CLKGEN (clocking_pix_progdone)
     LUT6:I5->O            2   0.205   0.617  Mmux_GND_1_o_videomixersoc_interface1_adr[5]_mux_1767_OUT216 (Mmux_GND_1_o_videomixersoc_interface1_adr[5]_mux_1767_OUT215)
     LUT5:I4->O            1   0.205   0.000  Mmux_GND_1_o_videomixersoc_interface1_adr[5]_mux_1767_OUT217_G (N2327)
     MUXF7:I1->O           1   0.140   0.580  Mmux_GND_1_o_videomixersoc_interface1_adr[5]_mux_1767_OUT217 (Mmux_GND_1_o_videomixersoc_interface1_adr[5]_mux_1767_OUT216)
     LUT5:I4->O            1   0.205   0.580  Mmux_GND_1_o_videomixersoc_interface1_adr[5]_mux_1767_OUT218 (Mmux_GND_1_o_videomixersoc_interface1_adr[5]_mux_1767_OUT217)
     LUT3:I2->O            1   0.205   0.000  Mmux_GND_1_o_videomixersoc_interface1_adr[5]_mux_1767_OUT219 (GND_1_o_videomixersoc_interface1_adr[5]_mux_1767_OUT<1>)
     FDR:D                     0.102          videomixersoc_interface1_dat_r_1
    ----------------------------------------
    Total                      3.419ns (1.062ns logic, 2.357ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 658 / 194
-------------------------------------------------------------------------
Offset:              6.197ns (Levels of Logic = 3)
  Source:            videomixersoc_videomixersoc_interface_adr_1 (FF)
  Destination:       OSERDES2:T4 (PAD)
  Source Clock:      clk50 rising 1.7X

  Data Path: videomixersoc_videomixersoc_interface_adr_1 to OSERDES2:T4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            174   0.447   2.134  videomixersoc_videomixersoc_interface_adr_1 (videomixersoc_videomixersoc_interface_adr_1)
     LUT3:I1->O           23   0.203   1.258  Mram_videomixersoc_interface2_adr[3]_GND_1_o_wide_mux_1787_OUT4211 (Mmux_videomixersoc_interface4_adr[4]_GND_1_o_wide_mux_1796_OUT110)
     LUT6:I4->O            2   0.203   0.721  ddrphy_wrdata_en_SW0 (N1629)
     LUT4:I2->O           17   0.203   1.027  ddrphy_drive_dq_n01 (ddrphy_drive_dq_n0)
    OSERDES2:T4                0.000          OSERDES2
    ----------------------------------------
    Total                      6.197ns (1.056ns logic, 5.141ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            hdmi_phy_es0_ed_2x_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      clocking_clk_pix_unbuffered rising 2.0X

  Data Path: hdmi_phy_es0_ed_2x_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hdmi_phy_es0_ed_2x_4 (hdmi_phy_es0_ed_2x_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 150 / 134
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk50
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk50                      |   13.958|         |    1.919|         |
clocking_clk_pix_unbuffered|    1.263|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clocking_clk_pix_unbuffered
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk50                      |    1.199|         |         |         |
clocking_clk_pix_unbuffered|    8.163|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 81.00 secs
Total CPU time to Xst completion: 80.26 secs
 
--> 


Total memory usage is 494164 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  408 (   0 filtered)
Number of infos    :  105 (   0 filtered)

Release 14.7 - ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -uc
pipistrello_base-videomixersoc-pipistrello.ucf
pipistrello_base-videomixersoc-pipistrello.ngc
pipistrello_base-videomixersoc-pipistrello.ngd

Reading NGO file
"/home/travis/build/timvideos/HDMI2USB-misoc-firmware/third_party/misoc/build/pi
pistrello_base-videomixersoc-pipistrello.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"pipistrello_base-videomixersoc-pipistrello.ucf" ...
WARNING:NgdBuild - The value of SIM_DEVICE on instance 'PLL_ADV_1' of type
   PLL_ADV has been changed from 'VIRTEX5' to 'SPARTAN6' to correct
   post-ngdbuild and timing simulation for this primitive.  In order for
   functional simulation to be correct, the value of SIM_DEVICE should be
   changed in this same manner in the source netlist or constraint file.
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'GRPclk50', used in period specification
   'TSclk50', was traced into BUFIO2 instance BUFIO2. The following new TNM
   groups and period specifications were generated at the BUFIO2 output(s): 
   DIVCLK: <TIMESPEC TS_crg_clk50b = PERIOD "crg_clk50b" TSclk50 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'GRPclk50', used in period specification
   'TSclk50', was traced into DCM_CLKGEN instance DCM_CLKGEN. The following new
   TNM groups and period specifications were generated at the DCM_CLKGEN
   output(s): 
   CLKFX: <TIMESPEC TS_clocking_clk_pix_unbuffered = PERIOD
   "clocking_clk_pix_unbuffered" TSclk50 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk50b', used in period specification
   'TS_crg_clk50b', was traced into PLL_ADV instance PLL_ADV. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT3: <TIMESPEC TS_crg_pll_3_ = PERIOD "crg_pll_3_" TS_crg_clk50b /
   3.333333333 PHASE 4.166666667 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk50b', used in period specification
   'TS_crg_clk50b', was traced into PLL_ADV instance PLL_ADV. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT5: <TIMESPEC TS_crg_pll_5_ = PERIOD "crg_pll_5_" TS_crg_clk50b /
   1.666666667 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk50b', used in period specification
   'TS_crg_clk50b', was traced into PLL_ADV instance PLL_ADV. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT0: <TIMESPEC TS_crg_pll_0_ = PERIOD "crg_pll_0_" TS_crg_clk50b /
   6.666666667 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'crg_clk50b', used in period specification
   'TS_crg_clk50b', was traced into PLL_ADV instance PLL_ADV. The following new
   TNM groups and period specifications were generated at the PLL_ADV output(s):
    
   CLKOUT2: <TIMESPEC TS_crg_pll_2_ = PERIOD "crg_pll_2_" TS_crg_clk50b /
   3.333333333 PHASE 4.5 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clocking_clk_pix_unbuffered', used in period
   specification 'TS_clocking_clk_pix_unbuffered', was traced into PLL_ADV
   instance PLL_ADV_1. The following new TNM groups and period specifications
   were generated at the PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clocking_pll_clk1 = PERIOD "clocking_pll_clk1"
   TS_clocking_clk_pix_unbuffered / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clocking_clk_pix_unbuffered', used in period
   specification 'TS_clocking_clk_pix_unbuffered', was traced into PLL_ADV
   instance PLL_ADV_1. The following new TNM groups and period specifications
   were generated at the PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clocking_pll_clk0 = PERIOD "clocking_pll_clk0"
   TS_clocking_clk_pix_unbuffered / 10 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'clocking_clk_pix_unbuffered', used in period
   specification 'TS_clocking_clk_pix_unbuffered', was traced into PLL_ADV
   instance PLL_ADV_1. The following new TNM groups and period specifications
   were generated at the PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clocking_pll_clk2 = PERIOD "clocking_pll_clk2"
   TS_clocking_clk_pix_unbuffered HIGH 50%>

Done...

INFO:NgdBuild:1222 - Setting CLKIN1_PERIOD attribute associated with PLL
   instance PLL_ADV_1 to 20.000000 ns based on the period specification
   (<TIMESPEC TS_clocking_clk_pix_unbuffered = PERIOD
   "clocking_clk_pix_unbuffered" TSclk50 HIGH 50%>).
Checking expanded design ...
WARNING:NgdBuild:440 - FF primitive 'FDPE_1' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   2

Writing NGD file "pipistrello_base-videomixersoc-pipistrello.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   11 sec

Writing NGDBUILD log file "pipistrello_base-videomixersoc-pipistrello.bld"...

NGDBUILD done.
Release 14.7 - Map P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "6slx45csg324-3".
Mapping design into LUTs...
Writing file pipistrello_base-videomixersoc-pipistrello_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 27 secs 
Total CPU  time at the beginning of Placer: 27 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8771c81b) REAL time: 29 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <hdmi_out_pix_bufg>, driving the net,
   <pix_clk>, that is driving the following (first 30) non-clock load pins.
   < PIN: Mmux_hdmi_phy_es1_out[9]_hdmi_phy_es1_out[4]_mux_1478_OUT11.A3; >
   < PIN: Mmux_hdmi_phy_es1_out[9]_hdmi_phy_es1_out[4]_mux_1478_OUT31.A3; >
   < PIN: Mmux_hdmi_phy_es2_out[9]_hdmi_phy_es2_out[4]_mux_1479_OUT51.A3; >
   < PIN: Mmux_hdmi_phy_es0_out[9]_hdmi_phy_es0_out[4]_mux_1477_OUT11.A3; >
   < PIN: Mmux_hdmi_phy_es0_out[9]_hdmi_phy_es0_out[4]_mux_1477_OUT31.A3; >
   < PIN: Mmux_hdmi_phy_es2_out[9]_hdmi_phy_es2_out[4]_mux_1479_OUT11.A3; >
   < PIN: Mmux_hdmi_phy_es2_out[9]_hdmi_phy_es2_out[4]_mux_1479_OUT31.A3; >
   < PIN: Mmux_hdmi_phy_es0_out[9]_hdmi_phy_es0_out[4]_mux_1477_OUT51.A4; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <hdmi_out_pix_bufg.O> allowing your design to continue. This constraint
   disables all clock placer rules related to the specified COMP.PIN.
Phase 2.7  Design Feasibility Check (Checksum:8771c81b) REAL time: 31 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:3cb2921b) REAL time: 31 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:a876563a) REAL time: 1 mins 10 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:a876563a) REAL time: 1 mins 10 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:a876563a) REAL time: 1 mins 10 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:a876563a) REAL time: 1 mins 10 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:a876563a) REAL time: 1 mins 10 secs 

Phase 9.8  Global Placement
.......................................................................................................
.............................................................................................................................
.......................................
.....................
Phase 9.8  Global Placement (Checksum:728a5e85) REAL time: 2 mins 56 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:728a5e85) REAL time: 2 mins 57 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:1ce58b31) REAL time: 3 mins 18 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:1ce58b31) REAL time: 3 mins 18 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:2d5f64d3) REAL time: 3 mins 18 secs 

Total REAL time to Placer completion: 3 mins 28 secs 
Total CPU  time to Placer completion: 3 mins 28 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    3
Slice Logic Utilization:
  Number of Slice Registers:                 3,509 out of  54,576    6%
    Number used as Flip Flops:               3,506
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,182 out of  27,288   15%
    Number used as logic:                    3,769 out of  27,288   13%
      Number using O6 output only:           2,800
      Number using O5 output only:             127
      Number using O5 and O6:                  842
      Number used as ROM:                        0
    Number used as Memory:                     308 out of   6,408    4%
      Number used as Dual Port RAM:            270
        Number using O6 output only:             2
        Number using O5 output only:            16
        Number using O5 and O6:                252
      Number used as Single Port RAM:            0
      Number used as Shift Register:            38
        Number using O6 output only:            10
        Number using O5 output only:             0
        Number using O5 and O6:                 28
    Number used exclusively as route-thrus:    105
      Number with same-slice register load:     98
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,647 out of   6,822   24%
  Number of MUXCYs used:                       648 out of  13,644    4%
  Number of LUT Flip Flop pairs used:        5,172
    Number with an unused Flip Flop:         2,073 out of   5,172   40%
    Number with an unused LUT:                 990 out of   5,172   19%
    Number of fully used LUT-FF pairs:       2,109 out of   5,172   40%
    Number of unique control sets:             155
    Number of slice register sites lost
      to control set restrictions:             402 out of  54,576    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     218   26%
    Number of LOCed IOBs:                       58 out of      58  100%
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        44 out of     116   37%
  Number of RAMB8BWERs:                          4 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                  16 out of     376    4%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                  29 out of     376    7%
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                   24
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             2 out of       8   25%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            7 out of      58   12%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       4   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.55

Peak Memory Usage:  874 MB
Total REAL time to MAP completion:  3 mins 34 secs 
Total CPU time to MAP completion:   3 mins 34 secs 

Mapping completed.
See MAP report file "pipistrello_base-videomixersoc-pipistrello_map.mrp" for
details.
Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: pipistrello_base-videomixersoc-pipistrello.pcf.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 3,509 out of  54,576    6%
    Number used as Flip Flops:               3,506
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                3
  Number of Slice LUTs:                      4,182 out of  27,288   15%
    Number used as logic:                    3,769 out of  27,288   13%
      Number using O6 output only:           2,800
      Number using O5 output only:             127
      Number using O5 and O6:                  842
      Number used as ROM:                        0
    Number used as Memory:                     308 out of   6,408    4%
      Number used as Dual Port RAM:            270
        Number using O6 output only:             2
        Number using O5 output only:            16
        Number using O5 and O6:                252
      Number used as Single Port RAM:            0
      Number used as Shift Register:            38
        Number using O6 output only:            10
        Number using O5 output only:             0
        Number using O5 and O6:                 28
    Number used exclusively as route-thrus:    105
      Number with same-slice register load:     98
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,647 out of   6,822   24%
  Number of MUXCYs used:                       648 out of  13,644    4%
  Number of LUT Flip Flop pairs used:        5,172
    Number with an unused Flip Flop:         2,073 out of   5,172   40%
    Number with an unused LUT:                 990 out of   5,172   19%
    Number of fully used LUT-FF pairs:       2,109 out of   5,172   40%
    Number of slice register sites lost
      to control set restrictions:               0 out of  54,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        58 out of     218   26%
    Number of LOCed IOBs:                       58 out of      58  100%
    IOB Flip Flops:                              7
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                        44 out of     116   37%
  Number of RAMB8BWERs:                          4 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       5 out of      16   31%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         0
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                  16 out of     376    4%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   16
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     376    0%
  Number of OLOGIC2/OSERDES2s:                  29 out of     376    7%
    Number used as OLOGIC2s:                     5
    Number used as OSERDES2s:                   24
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             2 out of       8   25%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            7 out of      58   12%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            2 out of       4   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

WARNING:Timing:3159 - The DCM, DCM_CLKGEN, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No phase relationship exists
   between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must be constrained using
   FROM/TO constraints.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 14 secs 

WARNING:Par:288 - The signal videomixersoc_videomixersoc_serial_cts_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal videomixersoc_videomixersoc_serial_rts_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi_hpd_notif_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi_sda_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal hdmi_scl_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 29547 unrouted;      REAL time: 15 secs 

Phase  2  : 25079 unrouted;      REAL time: 19 secs 

Phase  3  : 11170 unrouted;      REAL time: 37 secs 

Phase  4  : 11170 unrouted; (Setup:19410, Hold:9954, Component Switching Limit:0)     REAL time: 41 secs 

Updating file: pipistrello_base-videomixersoc-pipistrello.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:19514, Hold:9502, Component Switching Limit:0)     REAL time: 1 mins 9 secs 

Phase  6  : 0 unrouted; (Setup:19514, Hold:9502, Component Switching Limit:0)     REAL time: 1 mins 10 secs 

Phase  7  : 0 unrouted; (Setup:19514, Hold:9502, Component Switching Limit:0)     REAL time: 1 mins 30 secs 

Phase  8  : 0 unrouted; (Setup:19514, Hold:9502, Component Switching Limit:0)     REAL time: 1 mins 30 secs 

Phase  9  : 0 unrouted; (Setup:19514, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 31 secs 

Phase 10  : 0 unrouted; (Setup:19514, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 
Total REAL time to Router completion: 1 mins 34 secs 
Total CPU time to Router completion: 1 mins 41 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|             sys_clk |  BUFGMUX_X2Y3| No   | 1107 |  0.169     |  1.381      |
+---------------------+--------------+------+------+------------+-------------+
|             pix_clk |  BUFGMUX_X2Y2| No   |  120 |  0.569     |  1.785      |
+---------------------+--------------+------+------+------------+-------------+
|      sdram_half_clk |  BUFGMUX_X2Y1| No   |   19 |  0.534     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|           pix2x_clk | BUFGMUX_X3Y13| No   |   10 |  0.225     |  1.473      |
+---------------------+--------------+------+------+------------+-------------+
|crg_clk_sdram_half_s |              |      |      |            |             |
|              hifted |  BUFGMUX_X2Y4| No   |    4 |  0.000     |  1.774      |
+---------------------+--------------+------+------+------------+-------------+
|              cnt<0> |         Local|      |    6 |  0.000     |  2.398      |
+---------------------+--------------+------+------+------------+-------------+
|   sdram_full_wr_clk |         Local|      |   34 |  0.028     |  1.533      |
+---------------------+--------------+------+------+------------+-------------+
|          pix10x_clk |         Local|      |    6 |  0.000     |  1.463      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 19514 (Setup: 19514, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 6

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_crg_pll_5_ = PERIOD TIMEGRP "crg_pll_5 | SETUP       |    -2.128ns|    18.384ns|      11|       19514
  _" TS_crg_clk50b / 1.66666667 HIGH        | HOLD        |     0.042ns|            |       0|           0
    50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_pll_2_ = PERIOD TIMEGRP "crg_pll_2 | SETUP       |     0.371ns|     5.505ns|       0|           0
  _" TS_crg_clk50b / 3.33333333 PHASE       | HOLD        |     0.459ns|            |       0|           0
     4.5 ns HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clocking_clk_pix_unbuffered = PERIOD T | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  IMEGRP "clocking_clk_pix_unbuffered"      |             |            |            |        |            
      TSclk50 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_clk50b = PERIOD TIMEGRP "crg_clk50 | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  b" TSclk50 HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_pll_3_ = PERIOD TIMEGRP "crg_pll_3 | MINPERIOD   |     4.270ns|     1.730ns|       0|           0
  _" TS_crg_clk50b / 3.33333333 PHASE       |             |            |            |        |            
     4.16666667 ns HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clocking_pll_clk2 = PERIOD TIMEGRP "cl | SETUP       |     5.647ns|     5.980ns|       0|           0
  ocking_pll_clk2"         TS_clocking_clk_ | HOLD        |     0.204ns|            |       0|           0
  pix_unbuffered HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clocking_pll_clk1 = PERIOD TIMEGRP "cl | SETUP       |     7.130ns|     2.870ns|       0|           0
  ocking_pll_clk1"         TS_clocking_clk_ | HOLD        |     0.372ns|            |       0|           0
  pix_unbuffered / 2 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TSclk50 = PERIOD TIMEGRP "GRPclk50" 20 ns | MINLOWPULSE |    12.000ns|     8.000ns|       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_crg_pll_0_ = PERIOD TIMEGRP "crg_pll_0 | N/A         |         N/A|         N/A|     N/A|         N/A
  _" TS_crg_clk50b / 6.66666667 HIGH        |             |            |            |        |            
    50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clocking_pll_clk0 = PERIOD TIMEGRP "cl | N/A         |         N/A|         N/A|     N/A|         N/A
  ocking_pll_clk0"         TS_clocking_clk_ |             |            |            |        |            
  pix_unbuffered / 10 HIGH 50%              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TSclk50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TSclk50                        |     20.000ns|      8.000ns|     30.640ns|            0|           11|            0|       490037|
| TS_crg_clk50b                 |     20.000ns|      5.000ns|     30.640ns|            0|           11|            0|       479112|
|  TS_crg_pll_3_                |      6.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  TS_crg_pll_5_                |     12.000ns|     18.384ns|          N/A|           11|            0|       478856|            0|
|  TS_crg_pll_0_                |      3.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_crg_pll_2_                |      6.000ns|      5.505ns|          N/A|            0|            0|          256|            0|
| TS_clocking_clk_pix_unbuffered|     20.000ns|      5.000ns|      5.980ns|            0|            0|            0|        10925|
|  TS_clocking_pll_clk1         |     10.000ns|      2.870ns|          N/A|            0|            0|           15|            0|
|  TS_clocking_pll_clk0         |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_clocking_pll_clk2         |     20.000ns|      5.980ns|          N/A|            0|            0|        10910|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 37 secs 
Total CPU time to PAR completion: 1 mins 44 secs 

Peak Memory Usage:  836 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 11 errors found.

Number of error messages: 0
Number of warning messages: 9
Number of info messages: 1

Writing design to file pipistrello_base-videomixersoc-pipistrello.ncd



PAR done!
Release 14.7 - Bitgen P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '6slx45.nph' in environment
/home/travis/build/timvideos/HDMI2USB-misoc-firmware/build/Xilinx/opt/Xilinx/14.
7/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
Opened constraints file pipistrello_base-videomixersoc-pipistrello.pcf.

Fri Nov 20 20:28:49 2015

INFO:Bitgen:341 - This design is using one or more 9K Block RAMs (RAMB8BWER). 
   9K Block RAM initialization data, both user defined and default, requires a
   special bit stream format.  For more information, please reference Xilinx
   Answer Record 39999.
Running DRC.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "pipistrello_base-videomixersoc-pipistrello.bit".
WARNING:UtilitiesC - Message file "usenglish/Bitstream.msg" wasn't found.
Bitstream compression saved 3645136 bits.
Saving bit stream in "pipistrello_base-videomixersoc-pipistrello.bin".
Bitstream generation is complete.
n/d : 20/1
                __  ___  _   ____     _____
               /  |/  / (_) / __/__  / ___/
              / /|_/ / / / _\ \/ _ \/ /__
             /_/  /_/ /_/ /___/\___/\___/

a high performance and small footprint SoC based on Migen

====== Building for: ======
Platform:  pipistrello
Target:    pipistrello_base
Subtarget: VideomixerSoC
CPU type:  lm32
===========================
