[1] R. X. Arroyo, R. J. Harrington, S. P. Hartman, and T. Nguyen. IBM
POWER7 Systems. In IBM Journal of Research and Development,
May/June 2011.
[2] M. Chaudhuri, J. Gaur, N. Bashyam, S. Subramoney, and J. Nuzman. Introducing Hierarchy-awareness in Replacement and Bypass Algorithms
for Last-level Caches. In PACT 2012.
[3] C-C. Chou, A. Jaleel, M. K. Qureshi. BATMAN: Maximizing Bandwidth
Utilization for Hybrid Memory Systems. Technical Report, TR-CARET2015-01, March 2015.
[4] C-C. Chou, A. Jaleel, M. K. Qureshi. BEAR: Techniques for Mitigating
Bandwidth Bloat in Gigascale DRAM Caches. In ISCA 2015.
[5] J. D. Collins and D. M. Tullsen. Hardware Identification of Cache
Conflict Misses. In MICRO 1999.
[6] I. Cutress. The Intel 6th Gen Skylake Review: Core i76700K and i5-6600K Tested. August 2015. Available at
http://www.anandtech.com/show/9483/intel-skylake-review-6700k6600k-ddr4-ddr3-ipc-6th-generation/9.
[7] I. Cutress. The Intel Skylake Mobile and Desktop Launch,
with Architecture Analysis. September 2015. Available at
http://www.anandtech.com/show/9582/intel-skylake-mobile-desktoplaunch-architecture-analysis/5.
[8] M. El-Nacouzi, I. Atta, M. Papadopoulou, J. Zebchuk, N. Enright-Jerger,
and A. Moshovos. A Dual Grain Hit-miss Detector for Large Die-stacked
DRAM Caches. In DATE 2013.
[9] S. Franey and M. Lipasti. Tag Tables. In HPCA 2015.
[10] H. Gao and C. Wilkerson. A Dueling Segmented LRU Replacement
Algorithm with Adaptive Bypassing. In 1st JILP Workshop on Computer
Architecture Competitions: Cache Replacement Championship, June
2010.
[11] J. Gaur, M. Chaudhuri and S. Subramoney. Bypass and insertion
algorithms for exclusive last-level caches. In ISCA 2011.
[12] A. Gonzalez, C. Aliagas, and M. Valero. A Data Cache with Multiple
Caching Strategies Tuned to Different Types of Locality. In ICS 1995.
[13] J. R. Goodman. Using Cache Memory to Reduce Processor-Memory
Traffic. In ISCA 1983.
[14] N. D. Gulur, M. Mehendale, R. Manikantan, and R. Govindarajan. BiModal DRAM Cache: Improving Hit Rate, Hit Latency and Bandwidth.
In MICRO 2014.
[15] N. D. Gulur, R. Govindarajan, and M. Mehendale. MicroRefresh:
Minimizing Refresh Overhead in DRAM Caches. In MEMSYS 2016.
[16] F. Hameed, L. Bauer, and J. Henkel. Simultaneously Optimizing DRAM
Cache Hit Latency and Miss Rate via Novel Set Mapping Policies. In
CASES 2013.
[17] F. Hamzaoglu, U. Arslan, N. Bisnik, S. Ghosh, M. B. Lal, N. Lindert,
M. Meterelliyoz, R. B. Osborne, J. Park, S. Tomishima, Y. Wang, and K.
Zhang. A 1 Gb 2 GHz 128 GB/s Bandwidth Embedded DRAM in 22 nm
Tri-Gate CMOS Technology. In IEEE Journal of Solid-State Circuits,
January 2015.
[18] M. D. Hill and A. J. Smith. Experimental Evaluation of On-chip
Microprocessor Cache Memories. In ISCA 1984.
[19] C-C. Huang and V. Nagarajan. ATCache: Reducing DRAM Cache
Latency via a Small SRAM Tag Cache. In PACT 2014.
[20] HPCG Benchmark. Available at http://hpcg-benchmark.org/.
[21] IBM Corporation. IBM POWER Systems. Available at
http://www-05.ibm.com/cz/events/febannouncement2012/pdf/
power architecture.pdf.
[22] Intel
Corporation.
Crystalwell
products.
Available
at
http://ark.intel.com/products/codename/51802/Crystal-Well.
[23] H. Jang, Y. Lee, J. Kim, Y. Kim, J. Kim, J. Jeong, and J. W. Lee.
Efficient Footprint Caching for Tagless DRAM Caches. In HPCA 2016.

[24] JEDEC. High Bandwidth Memory (HBM) DRAM. Standard
Documents
JESD235A,
November
2015.
Available
at
https://www.jedec.org/standards-documents/docs/jesd235.
[25] D. Jevdjic, G. H. Loh, C. Kaynak, and B. Falsafi. Unison Cache: A
Scalable and Effective Die-Stacked DRAM Cache. In MICRO 2014.
[26] D. Jevdjic, S. Volos, and B. Falsafi. Die-stacked DRAM Caches for
Servers: Hit Ratio, Latency, or Bandwidth? Have It All with Footprint
Cache. In ISCA 2013.
[27] X. Jiang, N. Madan, L. Zhao, M. Upton, R. Iyer, S. Makineni, D.
Newell, D. Solihin, and R. Balasubramonian. CHOP: Adaptive Filterbased DRAM Caching for CMP Server Platforms. In HPCA 2010.
[28] T. L. Johnson. Run-time Adaptive Cache Management. PhD thesis,
University of Illinois, Urbana, May 1998.
[29] S. Khan, Y. Tian, and D. A. Jimènez. Dead Block Replacement and
Bypass with a Sampling Predictor. In MICRO 2010.
[30] M. Kharbutli and Y. Solihin. Counter-based Cache Replacement and
Bypassing Algorithms. In IEEE TC, April 2008.
[31] N. Kurd, M. Chowdhury, E. Burton, T. P. Thomas, C. Mozak, B.
Boswell, M. Lal, A. Deval, J. Douglas, M. Elassal, A. Nalamalpu, T. M.
Wilson, M. Merten, S. Chennupaty, W. Gomes, and R. Kumar. Haswell:
A Family of IA 22 nm Processors. In ISSCC 2014.
[32] Y. Lee, J. Kim, H. Jang, H. Yang, J. Kim, J. Jeong, J. W. Lee. A Fully
Associative, Tagless DRAM Cache. In ISCA 2015.
[33] J. S. Liptay. Structural Aspects of the System/360 Model 85, Part II:
The Cache. In IBM Systems Journal 1968.
[34] G. H. Loh and M. D. Hill. Efficiently Enabling Conventional Block
Sizes for Very Large Die-stacked DRAM Caches. In MICRO 2011.
[35] N. Madan, L. Zhao, N. Muralimanohar, A. N. Udipi, R. Balasubramonian, R. Iyer, S. Makineni, and D. Newell. Optimizing Communication
and Capacity in a 3D Stacked Reconfigurable Cache Hierarchy. In HPCA
2009.
[36] J. Meza, J. Chang, H-B. Yoon, O. Mutlu, and P. Ranganathan. Enabling
Efficient and Scalable Hybrid Memories using Fine-Granularity DRAM
Cache Management. In IEEE CAL, July-December 2012.
[37] C. R. Moore. The PowerPC 601 Microprocessor. In IEEE COMPCON
1993.
[38] S. A. Przybylski. The Performance Impact of Block Sizes and Fetch
Strategies. In ISCA 1990.
[39] M. K. Qureshi and G. H. Loh. Fundamental Latency Trade-off in
Architecting DRAM Caches: Outperforming Impractical SRAM-Tags
with a Simple and Practical Design. In MICRO 2012.
[40] J. B. Rothman and A. J. Smith. Sector Cache Design and Performance.
In MASCOTS 2000.
[41] V. Seshadri, A. Bhowmick, O. Mutlu, P. B. Gibbons, M. A. Kozuch,
and T. C. Mowry. The Dirty-Block Index. In ISCA 2014.
[42] A. L. Shimpi. Intel Iris Pro 5200 Graphics Review:
Core
i7-4950HQ
Tested.
June
2013.
Available
at
http://www.anandtech.com/show/6993/intel-iris-pro-5200-graphicsreview-core-i74950hq-tested/3.
[43] J. Sim, G. H. Loh, H. Kim, M. O’Connor, and M. Thottethodi. A MostlyClean DRAM Cache for Effective Hit Speculation and Self-Balancing
Dispatch. In MICRO 2012.
[44] J. A. Stratton, C. Rodrigues, I-J. Sung, N. Obeid, L-W. Chang, N.
Anssari, G. D. Liu, and W-m. W. Hwu. Parboil: A Revised Benchmark
Suite for Scientific and Commercial Throughput Computing. IMPACT
Technical Report IMPACT-12-01, March 2012.
[45] J. Stuecheli. Next Generation POWER microprocessor. In Hot Chips
2013.
[46] K. Tran and J. Ahn. HBM: Memory Solution for High Performance
Processors. In MemCon 2014.
[47] M. Tremblay and J. M. O’Connor. UltraSparc I: A Four-issue Processor
Supporting Multimedia. In IEEE Micro, April 1996.
[48] G. Tyson et al. A Modified Approach to Data Cache Management. In
MICRO, 1995.
[49] R. Ubal, B. Jang, P. Mistry, D. Schaa, and D. Kaeli. Multi2Sim: A
Simulation Framework for CPU-GPU Computing. In PACT 2012.
[50] H. Wang, T. Sun, and Q. Yang. CAT - Caching Address Tags: A
Technique for Reducing Area Cost of On-Chip Caches. In ISCA 1995.
[51] D. Windheiser, E. L. Boyd, E. Hao, S. G. Abraham, and E. S. Davidson.
KSR1 Multiprocessor: Analysis of Latency Hiding Techniques in a
Sparse Solver. In IPPS 1993.
[52] L. Zhao, R. Iyer, R. Illikkal, and D. Newell. Exploring DRAM Cache
Architectures for CMP Server Platforms. In ICCD 2007.
