;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP #70, @206
	SUB #552, @300
	JMP @70, 206
	JMP 12, <10
	JMP 12, <10
	MOV 100, -100
	JMP -7, @-20
	SUB #72, @200
	JMP @72, #200
	ADD 40, @10
	SUB @127, 106
	JMP 210
	SUB #552, @300
	ADD 40, @10
	SUB -12, <-10
	SUB -12, <-10
	SPL 0, <-2
	SUB #0, @60
	SUB -12, <-10
	SUB -12, <-10
	MOV -7, <-20
	SUB #552, @300
	SLT 20, @12
	SUB @127, 106
	ADD #270, <1
	JMZ 1, @-1
	MOV -7, <-20
	DAT <0, <60
	DAT <0, <60
	SUB -207, <-120
	SUB #552, @300
	MOV 40, @10
	MOV 40, @10
	SUB @-127, 100
	CMP -207, <-120
	SLT -1, 600
	SLT -1, 600
	CMP -207, <-120
	SPL 7, <702
	ADD #270, <1
	MOV -7, <-20
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	SPL 0, <-2
	MOV -7, <-20
