#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x188cb40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1867160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x187f860 .functor NOT 1, L_0x18b5630, C4<0>, C4<0>, C4<0>;
L_0x18b4e00 .functor XOR 5, L_0x18b5260, L_0x18b5390, C4<00000>, C4<00000>;
L_0x18b5520 .functor XOR 5, L_0x18b4e00, L_0x18b5480, C4<00000>, C4<00000>;
v0x18b16d0_0 .net *"_ivl_10", 4 0, L_0x18b5480;  1 drivers
v0x18b17d0_0 .net *"_ivl_12", 4 0, L_0x18b5520;  1 drivers
v0x18b18b0_0 .net *"_ivl_2", 4 0, L_0x18b51c0;  1 drivers
v0x18b1970_0 .net *"_ivl_4", 4 0, L_0x18b5260;  1 drivers
v0x18b1a50_0 .net *"_ivl_6", 4 0, L_0x18b5390;  1 drivers
v0x18b1b80_0 .net *"_ivl_8", 4 0, L_0x18b4e00;  1 drivers
v0x18b1c60_0 .var "clk", 0 0;
v0x18b1d00_0 .var/2u "stats1", 159 0;
v0x18b1dc0_0 .var/2u "strobe", 0 0;
v0x18b1f10_0 .net "sum_dut", 4 0, L_0x18b4e70;  1 drivers
v0x18b1fd0_0 .net "sum_ref", 4 0, L_0x18b26e0;  1 drivers
v0x18b2070_0 .net "tb_match", 0 0, L_0x18b5630;  1 drivers
v0x18b2110_0 .net "tb_mismatch", 0 0, L_0x187f860;  1 drivers
v0x18b21d0_0 .net "x", 3 0, v0x18adc00_0;  1 drivers
v0x18b2290_0 .net "y", 3 0, v0x18adcc0_0;  1 drivers
L_0x18b51c0 .concat [ 5 0 0 0], L_0x18b26e0;
L_0x18b5260 .concat [ 5 0 0 0], L_0x18b26e0;
L_0x18b5390 .concat [ 5 0 0 0], L_0x18b4e70;
L_0x18b5480 .concat [ 5 0 0 0], L_0x18b26e0;
L_0x18b5630 .cmp/eeq 5, L_0x18b51c0, L_0x18b5520;
S_0x188ab20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1867160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x18714a0_0 .net *"_ivl_0", 4 0, L_0x18b23d0;  1 drivers
L_0x7f6e1e4ad018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1888240_0 .net *"_ivl_3", 0 0, L_0x7f6e1e4ad018;  1 drivers
v0x18747d0_0 .net *"_ivl_4", 4 0, L_0x18b2560;  1 drivers
L_0x7f6e1e4ad060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x18717f0_0 .net *"_ivl_7", 0 0, L_0x7f6e1e4ad060;  1 drivers
v0x18ad590_0 .net "sum", 4 0, L_0x18b26e0;  alias, 1 drivers
v0x18ad6c0_0 .net "x", 3 0, v0x18adc00_0;  alias, 1 drivers
v0x18ad7a0_0 .net "y", 3 0, v0x18adcc0_0;  alias, 1 drivers
L_0x18b23d0 .concat [ 4 1 0 0], v0x18adc00_0, L_0x7f6e1e4ad018;
L_0x18b2560 .concat [ 4 1 0 0], v0x18adcc0_0, L_0x7f6e1e4ad060;
L_0x18b26e0 .arith/sum 5, L_0x18b23d0, L_0x18b2560;
S_0x18ad900 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1867160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x18adb20_0 .net "clk", 0 0, v0x18b1c60_0;  1 drivers
v0x18adc00_0 .var "x", 3 0;
v0x18adcc0_0 .var "y", 3 0;
E_0x187ac30/0 .event negedge, v0x18adb20_0;
E_0x187ac30/1 .event posedge, v0x18adb20_0;
E_0x187ac30 .event/or E_0x187ac30/0, E_0x187ac30/1;
S_0x18adda0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1867160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x18b0f90_0 .net *"_ivl_45", 0 0, L_0x18b5050;  1 drivers
v0x18b1090_0 .net "carry", 3 0, L_0x18b4cd0;  1 drivers
v0x18b1170_0 .net "sum", 4 0, L_0x18b4e70;  alias, 1 drivers
v0x18b1230_0 .net "x", 3 0, v0x18adc00_0;  alias, 1 drivers
v0x18b12f0_0 .net "y", 3 0, v0x18adcc0_0;  alias, 1 drivers
L_0x18b2de0 .part v0x18adc00_0, 0, 1;
L_0x18b2f10 .part v0x18adcc0_0, 0, 1;
L_0x18b3640 .part v0x18adc00_0, 1, 1;
L_0x18b3770 .part v0x18adcc0_0, 1, 1;
L_0x18b38d0 .part L_0x18b4cd0, 0, 1;
L_0x18b3f70 .part v0x18adc00_0, 2, 1;
L_0x18b40e0 .part v0x18adcc0_0, 2, 1;
L_0x18b4210 .part L_0x18b4cd0, 1, 1;
L_0x18b48f0 .part v0x18adc00_0, 3, 1;
L_0x18b4a20 .part v0x18adcc0_0, 3, 1;
L_0x18b4c30 .part L_0x18b4cd0, 2, 1;
L_0x18b4cd0 .concat8 [ 1 1 1 1], L_0x18b2cd0, L_0x18b3530, L_0x18b3e60, L_0x18b47e0;
LS_0x18b4e70_0_0 .concat8 [ 1 1 1 1], L_0x18b2820, L_0x18b3140, L_0x18b3a70, L_0x18b4400;
LS_0x18b4e70_0_4 .concat8 [ 1 0 0 0], L_0x18b5050;
L_0x18b4e70 .concat8 [ 4 1 0 0], LS_0x18b4e70_0_0, LS_0x18b4e70_0_4;
L_0x18b5050 .part L_0x18b4cd0, 3, 1;
S_0x18adf80 .scope module, "fa0" "full_adder" 4 9, 4 17 0, S_0x18adda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x188e530 .functor XOR 1, L_0x18b2de0, L_0x18b2f10, C4<0>, C4<0>;
L_0x7f6e1e4ad0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x18b2820 .functor XOR 1, L_0x188e530, L_0x7f6e1e4ad0a8, C4<0>, C4<0>;
L_0x18b28e0 .functor AND 1, L_0x18b2de0, L_0x18b2f10, C4<1>, C4<1>;
L_0x18b2a20 .functor AND 1, L_0x18b2de0, L_0x7f6e1e4ad0a8, C4<1>, C4<1>;
L_0x18b2b10 .functor OR 1, L_0x18b28e0, L_0x18b2a20, C4<0>, C4<0>;
L_0x18b2c20 .functor AND 1, L_0x18b2f10, L_0x7f6e1e4ad0a8, C4<1>, C4<1>;
L_0x18b2cd0 .functor OR 1, L_0x18b2b10, L_0x18b2c20, C4<0>, C4<0>;
v0x18ae210_0 .net *"_ivl_0", 0 0, L_0x188e530;  1 drivers
v0x18ae310_0 .net *"_ivl_10", 0 0, L_0x18b2c20;  1 drivers
v0x18ae3f0_0 .net *"_ivl_4", 0 0, L_0x18b28e0;  1 drivers
v0x18ae4e0_0 .net *"_ivl_6", 0 0, L_0x18b2a20;  1 drivers
v0x18ae5c0_0 .net *"_ivl_8", 0 0, L_0x18b2b10;  1 drivers
v0x18ae6f0_0 .net "a", 0 0, L_0x18b2de0;  1 drivers
v0x18ae7b0_0 .net "b", 0 0, L_0x18b2f10;  1 drivers
v0x18ae870_0 .net "cin", 0 0, L_0x7f6e1e4ad0a8;  1 drivers
v0x18ae930_0 .net "cout", 0 0, L_0x18b2cd0;  1 drivers
v0x18ae9f0_0 .net "sum", 0 0, L_0x18b2820;  1 drivers
S_0x18aeb50 .scope module, "fa1" "full_adder" 4 10, 4 17 0, S_0x18adda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x18b30d0 .functor XOR 1, L_0x18b3640, L_0x18b3770, C4<0>, C4<0>;
L_0x18b3140 .functor XOR 1, L_0x18b30d0, L_0x18b38d0, C4<0>, C4<0>;
L_0x18b31e0 .functor AND 1, L_0x18b3640, L_0x18b3770, C4<1>, C4<1>;
L_0x18b3280 .functor AND 1, L_0x18b3640, L_0x18b38d0, C4<1>, C4<1>;
L_0x18b3370 .functor OR 1, L_0x18b31e0, L_0x18b3280, C4<0>, C4<0>;
L_0x18b3480 .functor AND 1, L_0x18b3770, L_0x18b38d0, C4<1>, C4<1>;
L_0x18b3530 .functor OR 1, L_0x18b3370, L_0x18b3480, C4<0>, C4<0>;
v0x18aedb0_0 .net *"_ivl_0", 0 0, L_0x18b30d0;  1 drivers
v0x18aee90_0 .net *"_ivl_10", 0 0, L_0x18b3480;  1 drivers
v0x18aef70_0 .net *"_ivl_4", 0 0, L_0x18b31e0;  1 drivers
v0x18af060_0 .net *"_ivl_6", 0 0, L_0x18b3280;  1 drivers
v0x18af140_0 .net *"_ivl_8", 0 0, L_0x18b3370;  1 drivers
v0x18af270_0 .net "a", 0 0, L_0x18b3640;  1 drivers
v0x18af330_0 .net "b", 0 0, L_0x18b3770;  1 drivers
v0x18af3f0_0 .net "cin", 0 0, L_0x18b38d0;  1 drivers
v0x18af4b0_0 .net "cout", 0 0, L_0x18b3530;  1 drivers
v0x18af600_0 .net "sum", 0 0, L_0x18b3140;  1 drivers
S_0x18af760 .scope module, "fa2" "full_adder" 4 11, 4 17 0, S_0x18adda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x18b3a00 .functor XOR 1, L_0x18b3f70, L_0x18b40e0, C4<0>, C4<0>;
L_0x18b3a70 .functor XOR 1, L_0x18b3a00, L_0x18b4210, C4<0>, C4<0>;
L_0x18b3b10 .functor AND 1, L_0x18b3f70, L_0x18b40e0, C4<1>, C4<1>;
L_0x18b3bb0 .functor AND 1, L_0x18b3f70, L_0x18b4210, C4<1>, C4<1>;
L_0x18b3ca0 .functor OR 1, L_0x18b3b10, L_0x18b3bb0, C4<0>, C4<0>;
L_0x18b3db0 .functor AND 1, L_0x18b40e0, L_0x18b4210, C4<1>, C4<1>;
L_0x18b3e60 .functor OR 1, L_0x18b3ca0, L_0x18b3db0, C4<0>, C4<0>;
v0x18af9d0_0 .net *"_ivl_0", 0 0, L_0x18b3a00;  1 drivers
v0x18afab0_0 .net *"_ivl_10", 0 0, L_0x18b3db0;  1 drivers
v0x18afb90_0 .net *"_ivl_4", 0 0, L_0x18b3b10;  1 drivers
v0x18afc80_0 .net *"_ivl_6", 0 0, L_0x18b3bb0;  1 drivers
v0x18afd60_0 .net *"_ivl_8", 0 0, L_0x18b3ca0;  1 drivers
v0x18afe90_0 .net "a", 0 0, L_0x18b3f70;  1 drivers
v0x18aff50_0 .net "b", 0 0, L_0x18b40e0;  1 drivers
v0x18b0010_0 .net "cin", 0 0, L_0x18b4210;  1 drivers
v0x18b00d0_0 .net "cout", 0 0, L_0x18b3e60;  1 drivers
v0x18b0220_0 .net "sum", 0 0, L_0x18b3a70;  1 drivers
S_0x18b0380 .scope module, "fa3" "full_adder" 4 12, 4 17 0, S_0x18adda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x18b4390 .functor XOR 1, L_0x18b48f0, L_0x18b4a20, C4<0>, C4<0>;
L_0x18b4400 .functor XOR 1, L_0x18b4390, L_0x18b4c30, C4<0>, C4<0>;
L_0x18b4470 .functor AND 1, L_0x18b48f0, L_0x18b4a20, C4<1>, C4<1>;
L_0x18b4530 .functor AND 1, L_0x18b48f0, L_0x18b4c30, C4<1>, C4<1>;
L_0x18b4620 .functor OR 1, L_0x18b4470, L_0x18b4530, C4<0>, C4<0>;
L_0x18b4730 .functor AND 1, L_0x18b4a20, L_0x18b4c30, C4<1>, C4<1>;
L_0x18b47e0 .functor OR 1, L_0x18b4620, L_0x18b4730, C4<0>, C4<0>;
v0x18b05c0_0 .net *"_ivl_0", 0 0, L_0x18b4390;  1 drivers
v0x18b06c0_0 .net *"_ivl_10", 0 0, L_0x18b4730;  1 drivers
v0x18b07a0_0 .net *"_ivl_4", 0 0, L_0x18b4470;  1 drivers
v0x18b0890_0 .net *"_ivl_6", 0 0, L_0x18b4530;  1 drivers
v0x18b0970_0 .net *"_ivl_8", 0 0, L_0x18b4620;  1 drivers
v0x18b0aa0_0 .net "a", 0 0, L_0x18b48f0;  1 drivers
v0x18b0b60_0 .net "b", 0 0, L_0x18b4a20;  1 drivers
v0x18b0c20_0 .net "cin", 0 0, L_0x18b4c30;  1 drivers
v0x18b0ce0_0 .net "cout", 0 0, L_0x18b47e0;  1 drivers
v0x18b0e30_0 .net "sum", 0 0, L_0x18b4400;  1 drivers
S_0x18b14d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1867160;
 .timescale -12 -12;
E_0x187b0e0 .event anyedge, v0x18b1dc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18b1dc0_0;
    %nor/r;
    %assign/vec4 v0x18b1dc0_0, 0;
    %wait E_0x187b0e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18ad900;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x187ac30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x18adcc0_0, 0;
    %assign/vec4 v0x18adc00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1867160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b1c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b1dc0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1867160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x18b1c60_0;
    %inv;
    %store/vec4 v0x18b1c60_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1867160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18adb20_0, v0x18b2110_0, v0x18b21d0_0, v0x18b2290_0, v0x18b1fd0_0, v0x18b1f10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1867160;
T_5 ;
    %load/vec4 v0x18b1d00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x18b1d00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18b1d00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x18b1d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18b1d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18b1d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18b1d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1867160;
T_6 ;
    %wait E_0x187ac30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b1d00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b1d00_0, 4, 32;
    %load/vec4 v0x18b2070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x18b1d00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b1d00_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b1d00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b1d00_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x18b1fd0_0;
    %load/vec4 v0x18b1fd0_0;
    %load/vec4 v0x18b1f10_0;
    %xor;
    %load/vec4 v0x18b1fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x18b1d00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b1d00_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x18b1d00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b1d00_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/m2014_q4j/iter0/response9/top_module.sv";
