Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 15 21:28:16 2025
| Host         : YanX running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GameTop_control_sets_placed.rpt
| Design       : GameTop
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             181 |          168 |
| No           | No                    | Yes                    |              54 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             130 |           39 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+--------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | text_lcd/char_index[3]_i_1_n_0     | game_control/rst_n |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | game_control/count[3]_i_1_n_0      | game_control/rst_n |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | text_lcd/state                     | game_control/rst_n |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | game_control/score[5]_i_1_n_0      | game_control/rst_n |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | game_control/E[0]                  | game_control/rst_n |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | game_control/round[0]_i_1_n_0      | game_control/rst_n |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | game_control/target_led[7]_i_1_n_0 | game_control/rst_n |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | text_lcd/lcd_data[6]_i_1_n_0       | game_control/rst_n |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | sound_player/playing_i_1_n_0       | game_control/rst_n |               15 |             34 |         2.27 |
|  clk_IBUF_BUFG | game_control/timer[47]_i_1_n_0     | game_control/rst_n |                9 |             48 |         5.33 |
|  clk_IBUF_BUFG |                                    | game_control/rst_n |               18 |             54 |         3.00 |
|  clk_IBUF_BUFG |                                    |                    |              168 |            181 |         1.08 |
+----------------+------------------------------------+--------------------+------------------+----------------+--------------+


