// Seed: 1082693746
module module_0 (
    input tri0 id_0
);
  tri id_2;
  assign id_2 = 1 - -1;
  assign id_2 = (1 ? -1 : id_2);
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input wire id_2,
    output tri id_3,
    input supply1 id_4,
    output tri id_5,
    output uwire id_6,
    output uwire id_7,
    output tri1 id_8,
    input uwire id_9,
    output tri0 id_10
);
  wire id_12;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_2 = 0;
  assign id_7 = -1;
  wire  id_13;
  logic id_14;
  wire  id_15;
  logic id_16 = id_13;
endmodule
