// Seed: 4089954087
module module_0;
  assign id_1 = 1;
  assign id_1 = id_1;
  if (1) begin : LABEL_0
    wire id_2, id_3 = $display(id_2, 1'b0, 1, id_2), id_4, id_5;
  end
  final
    if (1) id_1 = 1;
    else
      @({id_6 + 1,
        $display(1, id_1, 1, 1) & {id_6, id_6, 1},
        1
      })
      begin : LABEL_0
        if (1) id_6 <= "";
      end
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7, id_8;
  module_0 modCall_1 ();
endmodule
