# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 35
attribute \cells_not_processed 1
attribute \src "dut.sv:2.1-48.10"
module \enum_simple
  attribute \src "dut.sv:2.26-2.29"
  wire input 1 \clk
  attribute \src "dut.sv:2.37-2.40"
  wire input 2 \rst
  attribute \src "dut.sv:4.24-4.33"
  attribute \enum_type "$enum0"
  attribute \enum_value_00000000000000000000000000000000 "\\s0"
  attribute \enum_value_00000000000000000000000000000001 "\\s1"
  attribute \enum_value_00000000000000000000000000000010 "\\s2"
  attribute \enum_value_00000000000000000000000000000011 "\\s3"
  wire width 32 \test_enum
  attribute \src "dut.sv:8.11-8.16"
  attribute \wiretype "\\states_t"
  attribute \enum_type "$enum0"
  attribute \enum_value_00 "\\ts0"
  attribute \enum_value_01 "\\ts1"
  attribute \enum_value_10 "\\ts2"
  attribute \enum_value_11 "\\ts3"
  wire width 2 \state
  attribute \src "dut.sv:9.11-9.17"
  attribute \wiretype "\\states_t"
  attribute \enum_type "$enum0"
  attribute \enum_value_00 "\\ts0"
  attribute \enum_value_01 "\\ts1"
  attribute \enum_value_10 "\\ts2"
  attribute \enum_value_11 "\\ts3"
  wire width 2 \state1
  attribute \src "dut.sv:10.11-10.21"
  attribute \wiretype "\\states_t"
  attribute \enum_type "$enum0"
  attribute \enum_value_00 "\\ts0"
  attribute \enum_value_01 "\\ts1"
  attribute \enum_value_10 "\\ts2"
  attribute \enum_value_11 "\\ts3"
  attribute \init 2'01
  wire width 2 \enum_const
  attribute \src "dut.sv:12.2-39.5"
  wire width 2 $0\state[1:0]
  attribute \src "dut.sv:12.2-39.5"
  wire width 32 $0\test_enum[31:0]
  attribute \src "dut.sv:18.8-18.23"
  wire $eq$dut.sv:18$2_Y
  attribute \src "dut.sv:20.13-20.28"
  wire $eq$dut.sv:20$4_Y
  attribute \src "dut.sv:22.13-22.28"
  wire $eq$dut.sv:22$6_Y
  attribute \src "dut.sv:24.13-24.28"
  wire $eq$dut.sv:24$8_Y
  wire $auto$process.cpp:32:import_immediate_assert$10
  attribute \src "dut.sv:30.8-30.20"
  wire $eq$dut.sv:30$12_Y
  attribute \src "dut.sv:32.13-32.25"
  wire $eq$dut.sv:32$14_Y
  attribute \src "dut.sv:34.13-34.25"
  wire $eq$dut.sv:34$16_Y
  wire $auto$process.cpp:32:import_immediate_assert$18
  wire $auto$rtlil.cc:3394:Ne$22
  wire $auto$process.cpp:32:import_immediate_assert$23
  attribute \src "dut.sv:43.10-43.18"
  wire $eq$dut.sv:43$25_Y
  wire $auto$process.cpp:32:import_immediate_assert$27
  wire $auto$process.cpp:32:import_immediate_assert$29
  attribute \src "dut.sv:45.10-45.27"
  wire $eq$dut.sv:45$31_Y
  wire $auto$process.cpp:32:import_immediate_assert$33
  attribute \src "dut.sv:18.8-18.23"
  cell $eq $eq$dut.sv:18$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \test_enum
    connect \B 0
    connect \Y $eq$dut.sv:18$2_Y
  end
  attribute \src "dut.sv:20.13-20.28"
  cell $eq $eq$dut.sv:20$5
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \test_enum
    connect \B 1
    connect \Y $eq$dut.sv:20$4_Y
  end
  attribute \src "dut.sv:22.13-22.28"
  cell $eq $eq$dut.sv:22$7
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \test_enum
    connect \B 2
    connect \Y $eq$dut.sv:22$6_Y
  end
  attribute \src "dut.sv:24.13-24.28"
  cell $eq $eq$dut.sv:24$9
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \test_enum
    connect \B 3
    connect \Y $eq$dut.sv:24$8_Y
  end
  attribute \src "dut.sv:27.5-27.18"
  cell $check $auto$process.cpp:39:import_immediate_assert$11
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 1
    parameter \TRG_POLARITY 1'1
    parameter \TRG_WIDTH 1
    connect \A 1'0
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$10
    connect \TRG \clk
  end
  attribute \src "dut.sv:30.8-30.20"
  cell $eq $eq$dut.sv:30$13
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 0
    connect \Y $eq$dut.sv:30$12_Y
  end
  attribute \src "dut.sv:32.13-32.25"
  cell $eq $eq$dut.sv:32$15
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 1
    connect \Y $eq$dut.sv:32$14_Y
  end
  attribute \src "dut.sv:34.13-34.25"
  cell $eq $eq$dut.sv:34$17
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2
    connect \Y $eq$dut.sv:34$16_Y
  end
  attribute \src "dut.sv:37.5-37.18"
  cell $check $auto$process.cpp:39:import_immediate_assert$19
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 1
    parameter \TRG_POLARITY 1'1
    parameter \TRG_WIDTH 1
    connect \A 1'0
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$18
    connect \TRG \clk
  end
  cell $ne $ne$dut.sv:42$21
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'11
    connect \Y $auto$rtlil.cc:3394:Ne$22
  end
  attribute \src "dut.sv:42.3-42.25"
  cell $check $auto$process.cpp:39:import_immediate_assert$24
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $auto$rtlil.cc:3394:Ne$22
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$23
    connect \TRG { }
  end
  attribute \src "dut.sv:43.10-43.18"
  cell $eq $eq$dut.sv:43$26
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A 0
    connect \B 1'0
    connect \Y $eq$dut.sv:43$25_Y
  end
  attribute \src "dut.sv:43.3-43.20"
  cell $check $auto$process.cpp:39:import_immediate_assert$28
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:43$25_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$27
    connect \TRG { }
  end
  attribute \src "dut.sv:44.3-44.21"
  cell $check $auto$process.cpp:39:import_immediate_assert$30
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A 1'1
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$29
    connect \TRG { }
  end
  attribute \src "dut.sv:45.10-45.27"
  cell $eq $eq$dut.sv:45$32
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \enum_const
    connect \B 1
    connect \Y $eq$dut.sv:45$31_Y
  end
  attribute \src "dut.sv:45.3-45.29"
  cell $check $auto$process.cpp:39:import_immediate_assert$34
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:45$31_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$33
    connect \TRG { }
  end
  attribute \src "dut.sv:12.2-39.5"
  attribute \always_ff 1
  process $proc$dut.sv:12$1
    assign $auto$process.cpp:32:import_immediate_assert$10 1'0
    assign $auto$process.cpp:32:import_immediate_assert$18 1'0
    assign $0\state[1:0] \state
    assign $0\test_enum[31:0] \test_enum
    attribute \src "dut.sv:13.3-38.6"
    switch \rst
    attribute \src "dut.sv:13.12-16.6"
      case 1'1
        assign $0\test_enum[31:0] 3
        assign $0\state[1:0] 2'00
    attribute \src "dut.sv:16.12-38.6"
      case 
        attribute \src "dut.sv:18.4-27.18"
        switch $eq$dut.sv:18$2_Y
        attribute \src "dut.sv:18.4-27.18"
          case 1'1
            assign $0\test_enum[31:0] 1
        attribute \src "dut.sv:18.4-27.18"
          case 
            attribute \src "dut.sv:20.9-27.18"
            switch $eq$dut.sv:20$4_Y
            attribute \src "dut.sv:20.9-27.18"
              case 1'1
                assign $0\test_enum[31:0] 2
            attribute \src "dut.sv:20.9-27.18"
              case 
                attribute \src "dut.sv:22.9-27.18"
                switch $eq$dut.sv:22$6_Y
                attribute \src "dut.sv:22.9-27.18"
                  case 1'1
                    assign $0\test_enum[31:0] 3
                attribute \src "dut.sv:22.9-27.18"
                  case 
                    attribute \src "dut.sv:24.9-27.18"
                    switch $eq$dut.sv:24$8_Y
                    attribute \src "dut.sv:24.9-27.18"
                      case 1'1
                        assign $0\test_enum[31:0] 0
                    attribute \src "dut.sv:24.9-27.18"
                      case 
                        assign $auto$process.cpp:32:import_immediate_assert$10 1'1
                    end
                end
            end
        end
        attribute \src "dut.sv:30.4-37.18"
        switch $eq$dut.sv:30$12_Y
        attribute \src "dut.sv:30.4-37.18"
          case 1'1
            assign $0\state[1:0] 2'01
        attribute \src "dut.sv:30.4-37.18"
          case 
            attribute \src "dut.sv:32.9-37.18"
            switch $eq$dut.sv:32$14_Y
            attribute \src "dut.sv:32.9-37.18"
              case 1'1
                assign $0\state[1:0] 2'10
            attribute \src "dut.sv:32.9-37.18"
              case 
                attribute \src "dut.sv:34.9-37.18"
                switch $eq$dut.sv:34$16_Y
                attribute \src "dut.sv:34.9-37.18"
                  case 1'1
                    assign $0\state[1:0] 2'00
                attribute \src "dut.sv:34.9-37.18"
                  case 
                    assign $auto$process.cpp:32:import_immediate_assert$18 1'1
                end
            end
        end
    end
    sync posedge \clk
      update \state $0\state[1:0]
      update \test_enum $0\test_enum[31:0]
  end
  attribute \src "dut.sv:41.2-46.5"
  process $proc$dut.sv:41$20
    assign $auto$process.cpp:32:import_immediate_assert$23 1'0
    assign $auto$process.cpp:32:import_immediate_assert$27 1'0
    assign $auto$process.cpp:32:import_immediate_assert$29 1'0
    assign $auto$process.cpp:32:import_immediate_assert$33 1'0
    assign $auto$process.cpp:32:import_immediate_assert$23 1'1
    assign $auto$process.cpp:32:import_immediate_assert$27 1'1
    assign $auto$process.cpp:32:import_immediate_assert$29 1'1
    assign $auto$process.cpp:32:import_immediate_assert$33 1'1
    sync always
  end
end
