
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _130_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003690    0.021911    0.012008    2.512008 v rst (in)
                                                         rst (net)
                      0.021911    0.000000    2.512008 v input51/A (sky130_fd_sc_hd__buf_1)
     1    0.009078    0.115119    0.192201    2.704209 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.115119    0.000299    2.704508 v fanout88/A (sky130_fd_sc_hd__buf_6)
    21    0.133547    0.209328    0.360554    3.065062 v fanout88/X (sky130_fd_sc_hd__buf_6)
                                                         net88 (net)
                      0.209329    0.000475    3.065537 v fanout87/A (sky130_fd_sc_hd__buf_4)
    15    0.078228    0.192044    0.441886    3.507423 v fanout87/X (sky130_fd_sc_hd__buf_4)
                                                         net87 (net)
                      0.192441    0.007688    3.515110 v fanout86/A (sky130_fd_sc_hd__buf_4)
    10    0.049549    0.132700    0.388820    3.903931 v fanout86/X (sky130_fd_sc_hd__buf_4)
                                                         net86 (net)
                      0.132700    0.000564    3.904495 v _105_/A (sky130_fd_sc_hd__inv_2)
     1    0.013734    0.113650    0.150525    4.055019 ^ _105_/Y (sky130_fd_sc_hd__inv_2)
                                                         _035_ (net)
                      0.113650    0.000487    4.055506 ^ _130_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                              4.055506   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.087820    0.633020    0.445817    5.445817 ^ clk (in)
                                                         clk (net)
                      0.634020    0.000000    5.445817 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.084812    0.160183    0.534922    5.980740 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.161020    0.007668    5.988408 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.073502    0.138983    0.327852    6.316259 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.139142    0.001449    6.317708 ^ _130_/CLK (sky130_fd_sc_hd__dfrtp_4)
                                 -0.250000    6.067708   clock uncertainty
                                  0.000000    6.067708   clock reconvergence pessimism
                                  0.446565    6.514273   library recovery time
                                              6.514273   data required time
---------------------------------------------------------------------------------------------
                                              6.514273   data required time
                                             -4.055506   data arrival time
---------------------------------------------------------------------------------------------
                                              2.458767   slack (MET)


Startpoint: _142_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.087820    0.633020    0.445817    0.445817 ^ clk (in)
                                                         clk (net)
                      0.634020    0.000000    0.445817 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.084812    0.160183    0.534922    0.980740 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.160183    0.000295    0.981035 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.116857    0.200758    0.369651    1.350686 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.201466    0.009641    1.360327 ^ _142_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.025958    0.269223    0.983878    2.344205 v _142_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net63 (net)
                      0.269223    0.000991    2.345196 v output63/A (sky130_fd_sc_hd__buf_2)
     1    0.034116    0.165557    0.439807    2.785003 v output63/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[5] (net)
                      0.165557    0.000260    2.785263 v sine_out[5] (out)
                                              2.785263   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.250000    2.500000   output external delay
                                              2.500000   data required time
---------------------------------------------------------------------------------------------
                                              2.500000   data required time
                                             -2.785263   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.285262   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: _142_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.087820    0.633020    0.445817    0.445817 ^ clk (in)
                                                         clk (net)
                      0.634020    0.000000    0.445817 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.084812    0.160183    0.534922    0.980740 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.160183    0.000295    0.981035 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.116857    0.200758    0.369651    1.350686 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.201466    0.009641    1.360327 ^ _142_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.025958    0.269223    0.983878    2.344205 v _142_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net63 (net)
                      0.269223    0.000991    2.345196 v output63/A (sky130_fd_sc_hd__buf_2)
     1    0.034116    0.165557    0.439807    2.785003 v output63/X (sky130_fd_sc_hd__buf_2)
                                                         sine_out[5] (net)
                      0.165557    0.000260    2.785263 v sine_out[5] (out)
                                              2.785263   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.250000    2.500000   output external delay
                                              2.500000   data required time
---------------------------------------------------------------------------------------------
                                              2.500000   data required time
                                             -2.785263   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.285262   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
ANTENNA__071__A1/DIODE                  0.750000    0.953995   -0.203995 (VIOLATED)
_071_/A1                                0.750000    0.953995   -0.203995 (VIOLATED)
ANTENNA_wire69_X/DIODE                  0.750000    0.952015   -0.202015 (VIOLATED)
wire69/X                                0.750000    0.952015   -0.202015 (VIOLATED)
ANTENNA__067__A1/DIODE                  0.750000    0.943717   -0.193717 (VIOLATED)
_067_/A1                                0.750000    0.943717   -0.193717 (VIOLATED)
ANTENNA_wire73_X/DIODE                  0.750000    0.941982   -0.191982 (VIOLATED)
wire73/X                                0.750000    0.941982   -0.191982 (VIOLATED)
_072_/A1                                0.750000    0.920588   -0.170588 (VIOLATED)
ANTENNA__072__A1/DIODE                  0.750000    0.920587   -0.170587 (VIOLATED)
ANTENNA_wire68_X/DIODE                  0.750000    0.918916   -0.168916 (VIOLATED)
wire68/X                                0.750000    0.918916   -0.168916 (VIOLATED)
ANTENNA__069__A1/DIODE                  0.750000    0.914224   -0.164224 (VIOLATED)
_069_/A1                                0.750000    0.914224   -0.164224 (VIOLATED)
ANTENNA_wire71_X/DIODE                  0.750000    0.912718   -0.162718 (VIOLATED)
wire71/X                                0.750000    0.912718   -0.162718 (VIOLATED)
ANTENNA__070__A1/DIODE                  0.750000    0.909343   -0.159343 (VIOLATED)
_070_/A1                                0.750000    0.909343   -0.159343 (VIOLATED)
ANTENNA__075__A1/DIODE                  0.750000    0.908560   -0.158560 (VIOLATED)
_075_/A1                                0.750000    0.908560   -0.158560 (VIOLATED)
ANTENNA_wire70_X/DIODE                  0.750000    0.907037   -0.157037 (VIOLATED)
wire70/X                                0.750000    0.907037   -0.157037 (VIOLATED)
ANTENNA_wire80_X/DIODE                  0.750000    0.906695   -0.156695 (VIOLATED)
wire80/X                                0.750000    0.906695   -0.156695 (VIOLATED)
ANTENNA__076__A1/DIODE                  0.750000    0.883384   -0.133384 (VIOLATED)
_076_/A1                                0.750000    0.883384   -0.133384 (VIOLATED)
ANTENNA_wire79_X/DIODE                  0.750000    0.881954   -0.131954 (VIOLATED)
wire79/X                                0.750000    0.881954   -0.131954 (VIOLATED)
ANTENNA__073__A1/DIODE                  0.750000    0.881767   -0.131767 (VIOLATED)
_073_/A1                                0.750000    0.881767   -0.131767 (VIOLATED)
ANTENNA_wire82_X/DIODE                  0.750000    0.880058   -0.130058 (VIOLATED)
wire82/X                                0.750000    0.880058   -0.130058 (VIOLATED)
mem_i1/addr0[1]                         0.500000    0.615806   -0.115806 (VIOLATED)
ANTENNA__064__A1/DIODE                  0.750000    0.848859   -0.098859 (VIOLATED)
_064_/A1                                0.750000    0.848859   -0.098859 (VIOLATED)
ANTENNA_wire76_X/DIODE                  0.750000    0.847351   -0.097351 (VIOLATED)
wire76/X                                0.750000    0.847351   -0.097351 (VIOLATED)
mem_i1/addr1[1]                         0.500000    0.595384   -0.095384 (VIOLATED)
mem_i0/addr1[1]                         0.500000    0.595155   -0.095155 (VIOLATED)
mem_i1/addr1[0]                         0.500000    0.589319   -0.089319 (VIOLATED)
mem_i0/addr1[0]                         0.500000    0.588549   -0.088549 (VIOLATED)
mem_i0/addr1[5]                         0.500000    0.587609   -0.087609 (VIOLATED)
mem_i1/addr1[5]                         0.500000    0.586787   -0.086787 (VIOLATED)
ANTENNA__074__A1/DIODE                  0.750000    0.835534   -0.085534 (VIOLATED)
_074_/A1                                0.750000    0.835533   -0.085533 (VIOLATED)
ANTENNA_wire81_X/DIODE                  0.750000    0.833941   -0.083941 (VIOLATED)
wire81/X                                0.750000    0.833941   -0.083941 (VIOLATED)
ANTENNA__066__A1/DIODE                  0.750000    0.826307   -0.076307 (VIOLATED)
_066_/A1                                0.750000    0.826307   -0.076307 (VIOLATED)
ANTENNA_wire74_X/DIODE                  0.750000    0.824862   -0.074862 (VIOLATED)
wire74/X                                0.750000    0.824862   -0.074862 (VIOLATED)
ANTENNA__065__A1/DIODE                  0.750000    0.813517   -0.063517 (VIOLATED)
_065_/A1                                0.750000    0.813516   -0.063517 (VIOLATED)
ANTENNA_wire75_X/DIODE                  0.750000    0.812284   -0.062284 (VIOLATED)
wire75/X                                0.750000    0.812284   -0.062284 (VIOLATED)
mem_i1/addr1[6]                         0.500000    0.553841   -0.053841 (VIOLATED)
mem_i0/addr1[6]                         0.500000    0.553750   -0.053750 (VIOLATED)
ANTENNA__068__A1/DIODE                  0.750000    0.794197   -0.044197 (VIOLATED)
_068_/A1                                0.750000    0.794196   -0.044196 (VIOLATED)
mem_i0/addr1[7]                         0.500000    0.544051   -0.044051 (VIOLATED)
mem_i0/addr1[4]                         0.500000    0.543680   -0.043681 (VIOLATED)
mem_i1/addr1[4]                         0.500000    0.543514   -0.043514 (VIOLATED)
mem_i1/addr1[7]                         0.500000    0.543426   -0.043425 (VIOLATED)
ANTENNA_wire72_X/DIODE                  0.750000    0.792508   -0.042508 (VIOLATED)
wire72/X                                0.750000    0.792508   -0.042508 (VIOLATED)
ANTENNA__077__A1/DIODE                  0.750000    0.788617   -0.038617 (VIOLATED)
_077_/A1                                0.750000    0.788617   -0.038617 (VIOLATED)
ANTENNA_wire78_X/DIODE                  0.750000    0.787340   -0.037340 (VIOLATED)
wire78/X                                0.750000    0.787340   -0.037340 (VIOLATED)
mem_i0/addr1[2]                         0.500000    0.523678   -0.023678 (VIOLATED)
mem_i1/addr1[2]                         0.500000    0.523584   -0.023584 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_1__f_clk/X                      10     21    -11 (VIOLATED)
fanout84/X                               10     21    -11 (VIOLATED)
fanout88/X                               10     21    -11 (VIOLATED)
clkbuf_2_0__f_clk/X                      10     19     -9 (VIOLATED)
_128_/Q                                  10     15     -5 (VIOLATED)
_132_/Q                                  10     15     -5 (VIOLATED)
clkbuf_2_3__f_clk/X                      10     15     -5 (VIOLATED)
fanout87/X                               10     15     -5 (VIOLATED)
_083_/X                                  10     13     -3 (VIOLATED)
_129_/Q                                  10     13     -3 (VIOLATED)
_133_/Q                                  10     13     -3 (VIOLATED)
clkbuf_2_2__f_clk/X                      10     13     -3 (VIOLATED)
_130_/Q                                  10     11        (VIOLATED)
_134_/Q                                  10     11        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/X
 clkload1/Y
 clkload2/Y
 mem_i0_89/HI
 mem_i1_90/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 71
max fanout violation count 14
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
