$date
	Sat Dec 31 23:23:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dispenser_tb $end
$var wire 1 ! p $end
$var wire 1 " c $end
$var reg 1 # clk $end
$var reg 2 $ in [1:0] $end
$var reg 1 % reset $end
$scope module d $end
$var wire 1 # clk $end
$var wire 2 & in [1:0] $end
$var wire 1 % reset $end
$var parameter 5 ' A $end
$var parameter 5 ( B $end
$var parameter 5 ) C $end
$var parameter 5 * D $end
$var parameter 5 + E $end
$var reg 1 " c $end
$var reg 5 , next_state [4:0] $end
$var reg 1 ! p $end
$var reg 5 - state [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10011 +
b1101 *
b1000 )
b100 (
b0 '
$end
#0
$dumpvars
b0 -
b1000 ,
b10 &
1%
b10 $
0#
0"
0!
$end
#5
b10011 ,
b1000 -
0%
1#
#10
b1101 ,
0#
b1 $
b1 &
#15
1"
b1000 ,
b1101 -
1#
#20
1"
b0 ,
0#
b0 $
b0 &
#25
0"
b0 -
1#
#30
b1000 ,
0#
b10 $
b10 &
#35
b10011 ,
b1000 -
1#
#40
0#
#45
1!
1"
b1000 ,
b10011 -
1#
#50
1!
1"
b100 ,
0#
b1 $
b1 &
#55
0!
0"
b1000 ,
b100 -
1#
#60
0#
#65
b1101 ,
b1000 -
1#
#70
0#
#75
1"
b1000 ,
b1101 -
1#
#80
1"
b0 ,
0#
b0 $
b0 &
#85
0"
b0 -
1#
#90
b100 ,
0#
b1 $
b1 &
#95
b1000 ,
b100 -
1#
#100
b1101 ,
0#
b10 $
b10 &
#105
1"
b100 ,
b1101 -
1#
#110
1"
b0 ,
0#
b0 $
b0 &
#115
0"
b0 -
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
