# FIFO
This is the verilog implementation of the FIFO having a depth of 16 data units where each data unit is of 8 bits. Thus it is the implementation of the FIFO of 16x8 size.
