;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 30
	SLT 121, 100
	SLT 121, 100
	MOV -3, <20
	ADD 2, @20
	SUB @121, 103
	SUB @121, 103
	SUB -1, <-20
	SUB 100, 10
	SUB 0, <12
	SUB <100, @10
	SUB @121, 103
	SUB <100, 10
	SPL @0, -80
	SUB @483, 106
	JMN 0, @12
	SUB 100, 10
	JMN @0, -80
	ADD #220, 0
	JMN @0, -80
	DJN -1, @-20
	MOV @0, 207
	ADD #220, 0
	SLT 0, @800
	ADD 100, 60
	SUB -1, <-20
	ADD 120, 9
	JMN 0, @12
	SUB -1, <-29
	SUB @121, 103
	DJN -1, @-20
	SPL 0, @-2
	MOV -3, <20
	MOV -3, <20
	MOV -3, <20
	SPL @0, -80
	JMP -4, @-620
	MOV -7, <-20
	CMP -207, <-120
	SPL @0, -80
	JMP -4, @-620
	SPL 0, @-2
	ADD 210, 60
	MOV -4, <-20
	MOV -4, <-20
