#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\DevTools\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\DevTools\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\DevTools\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\DevTools\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\DevTools\iverilog\lib\ivl\va_math.vpi";
S_0000020fec968390 .scope module, "MAC_tb" "MAC_tb" 2 3;
 .timescale -9 -9;
P_0000020fec967890 .param/l "DELAY" 0 2 7, +C4<00000000000000000000000000010100>;
v0000020fec972770_0 .var "a", 7 0;
v0000020fec9723b0_0 .var "b", 7 0;
v0000020fec972310_0 .var "clk", 0 0;
v0000020fec971e10_0 .var "clr", 0 0;
v0000020fec972bd0_0 .net "out", 15 0, v0000020fec971c80_0;  1 drivers
S_0000020fec968520 .scope module, "u1" "MAC" 2 9, 3 2 0, S_0000020fec968390;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 16 "out";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "clr";
v0000020feca4ed60_0 .net *"_ivl_1", 15 0, L_0000020fec971f50;  1 drivers
v0000020feca4ee00_0 .net "a", 7 0, v0000020fec972770_0;  1 drivers
v0000020feca4eea0_0 .net "b", 7 0, v0000020fec9723b0_0;  1 drivers
v0000020fec971b40_0 .net "clk", 0 0, v0000020fec972310_0;  1 drivers
v0000020fec971be0_0 .net "clr", 0 0, v0000020fec971e10_0;  1 drivers
v0000020fec971c80_0 .var "out", 15 0;
v0000020fec971d20_0 .net "sum", 15 0, L_0000020fec972810;  1 drivers
E_0000020fec967950 .event posedge, v0000020fec971be0_0, v0000020fec971b40_0;
L_0000020fec971f50 .ufunc/vec4 TD_MAC_tb.u1.mult, 16, v0000020fec972770_0, v0000020fec9723b0_0 (v0000020fec9686b0_0, v0000020fec943390_0) S_0000020feca4ea90;
L_0000020fec972810 .arith/sum 16, L_0000020fec971f50, v0000020fec971c80_0;
S_0000020feca4ea90 .scope function.vec4.s16, "mult" "mult" 3 10, 3 10 0, S_0000020fec968520;
 .timescale -9 -9;
v0000020fec9686b0_0 .var "a", 7 0;
v0000020fec943390_0 .var "b", 7 0;
v0000020fec967270_0 .var/i "i", 31 0;
; Variable mult is vec4 return value of scope S_0000020feca4ea90
v0000020feca4ecc0_0 .var "result", 15 0;
TD_MAC_tb.u1.mult ;
    %load/vec4 v0000020fec9686b0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0000020fec943390_0;
    %pad/u 16;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0000020feca4ecc0_0, 0, 16;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000020fec967270_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000020fec967270_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0000020fec9686b0_0;
    %load/vec4 v0000020fec967270_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000020feca4ecc0_0;
    %load/vec4 v0000020fec943390_0;
    %pad/u 16;
    %load/vec4 v0000020fec967270_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %store/vec4 v0000020feca4ecc0_0, 0, 16;
T_0.4 ;
    %load/vec4 v0000020fec967270_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020fec967270_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0000020feca4ecc0_0;
    %ret/vec4 0, 0, 16;  Assign to mult (store_vec4_to_lval)
    %end;
    .scope S_0000020fec968520;
T_1 ;
    %wait E_0000020fec967950;
    %load/vec4 v0000020fec971be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020fec971c80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000020fec971d20_0;
    %assign/vec4 v0000020fec971c80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020fec968390;
T_2 ;
    %delay 20, 0;
    %load/vec4 v0000020fec972310_0;
    %inv;
    %store/vec4 v0000020fec972310_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020fec968390;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020fec971e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020fec972310_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020fec972770_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020fec9723b0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020fec971e10_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000020fec972770_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000020fec9723b0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000020fec972770_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000020fec972770_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000020fec972770_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000020fec972770_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000020fec972770_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000020fec972770_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000020fec972770_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0000020fec972770_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000020fec972770_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000020fec968390;
T_4 ;
    %vpi_call 2 31 "$monitor", $time, ": clr=%b clk=%b a=%d b=%d out=%d", v0000020fec971e10_0, v0000020fec972310_0, v0000020fec972770_0, v0000020fec9723b0_0, v0000020fec972bd0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000020fec968390;
T_5 ;
    %vpi_call 2 35 "$dumpfile", "./build/MAC_tb_wave.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000020fec968390 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "MAC_tb.v";
    "./MAC.v";
