Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 15 Nov 2018 14:04:27 -0000
Received: from icoremail.net (unknown [209.85.215.171])
	by mail-app2 (Coremail) with SMTP id by_KCgDHH7ZKZO1bn9aZAQ--.45905S3;
	Thu, 15 Nov 2018 20:19:22 +0800 (CST)
Received: from mail-pg1-f171.google.com (unknown [209.85.215.171])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwBHLkpIZO1b0MVDAA--.9572S3;
	Thu, 15 Nov 2018 20:19:20 +0800 (CST)
Received: by mail-pg1-f171.google.com with SMTP id r9-v6so8945163pgv.6
        for <xuliker@zju.edu.cn>; Thu, 15 Nov 2018 04:19:20 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-original-authentication-results:x-gm-message-state:delivered-to
         :from:to:cc:subject:date:message-id:mime-version:sender:precedence
         :list-id;
        bh=vhD34ebznCIpjXCYdR7rjnL9Vy91BJEp5svPSgXN4s4=;
        b=WvvnJf8PEnuOJgPpmqFKnPOjZc4OrTWKgAltZqjW9TyEl/DHeGSil4CFXdsKWrFov9
         WV3urAuaFpO+CkAFo1y0JyYCcHMq3Ed5SnOa7fMHnNEqxpS5OzhMff/zw+PZo2YuWtKj
         k9xCrA72jLK7Br2L5SkzgixAQE3pCEMNqYDXSeLQ1xooS0OkEAnpHkgS+edIpGHLeuGJ
         9E4205CyciqSEtNVgJaMa5SVUfh8nXT+eCemMlXpQQgE3CwZnZ9lxpnsFqkfUjpRRzSg
         gmuHU9x7agNcDiEBq2mXYRnly27BL+OZCIAZhBLnQtVVqjZ7qcMFPunBRzY9qNTp1B5f
         vR2Q==
X-Original-Authentication-Results: mx.google.com;       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
X-Gm-Message-State: AGRZ1gKji7PINEi6tpNVvLVjSSm2da3zok3Q5igNtowkPAM55JqfLKVJ
	rKQGi7B1pc1qWDax/I8dQMLq7EwJJJTx/aGA2z2qIPmYLmttNPaZgA==
X-Received: by 2002:a62:5e83:: with SMTP id s125-v6mr6146899pfb.232.1542284359816;
        Thu, 15 Nov 2018 04:19:19 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp481722pju;
        Thu, 15 Nov 2018 04:19:18 -0800 (PST)
X-Google-Smtp-Source: AJdET5emxaPcO4BpcbF8p+w0ux3NlYwJJY32f0cHDVYiGBzKXkyrrUBexJxGvsr1dOpkQosAhrrV
X-Received: by 2002:a63:e545:: with SMTP id z5mr5616103pgj.195.1542284358461;
        Thu, 15 Nov 2018 04:19:18 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542284358; cv=none;
        d=google.com; s=arc-20160816;
        b=FFHPrdxomKY+9ztBaMSTCmiZCSHs6inrLUWnVY+VrGLsHZ1fVnKxycKaYZvwrqjOhx
         mmbDMFcmMMf2XxtP+Y33zVXW8W1cy51e5lDwGF368I/MRVwDKJ8nT23X/lgpTV0tSov0
         jyLlFZWpGBKOxB9pQ0kt4s2aCu5oI0ZzE6bOEq2YhS49rpCA5GmkO2Bk08zD4TP6hXtD
         ZuD1Dm5EQ0wuTdWlx2KLR5TJa8N0m6H4OhEejRFX3wYr5EsJyT6MpknohlnG1l/4Q6yX
         uwcxNi0F2GFt/oLTxLnPeUh7mGOjV3t0kxN6sQBsvSTHDki76CdrZjlP0o17I4MrcZqC
         wHIQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:message-id:date:subject:cc
         :to:from;
        bh=vhD34ebznCIpjXCYdR7rjnL9Vy91BJEp5svPSgXN4s4=;
        b=oRwpB4wDgAJmdN9ByXQMk4SADu3E2BSLLcYrYXPMYn3V9+4C5mhsy4nV/bfNjL0I1A
         Os9pjWP29cMyQNR4aGjh9BKeedz4Hs/LiNyJcW6fusBCdt7vwFIt7BA2eBkRuK2R+9jV
         jHND9in4O9nXW6Z+RzgVcezmDXzDsNfiq6+bSxl8MyVgucr9lHgPzHNJtrTBrInHY0Zq
         EcFP77G2QK2LTn+X3MPhL9PXPHO38VGUdK8ojatfpZD4LzimuI9B7XNyqJcby2vA+DWJ
         NfbMdmhxw+z7FboEkCXSiWDFl5cbAx1eFxJ0HzwEpRVAOJCKUEpZ9yUvCeBXTdsQacZ7
         mlDg==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id d3-v6si29828865plj.372.2018.11.15.04.19.02;
        Thu, 15 Nov 2018 04:19:18 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S2388024AbeKOW02 (ORCPT <rfc822;jroi.martin@gmail.com>
        + 99 others); Thu, 15 Nov 2018 17:26:28 -0500
Received: from mail-sh2.amlogic.com ([58.32.228.45]:23175 "EHLO
        mail-sh2.amlogic.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728950AbeKOW02 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 15 Nov 2018 17:26:28 -0500
Received: from localhost.localdomain (10.18.11.217) by mail-sh2.amlogic.com
 (10.18.11.6) with Microsoft SMTP Server id 15.0.1320.4; Thu, 15 Nov 2018
 20:18:49 +0800
From: Jianxin Pan <jianxin.pan@amlogic.com>
To: Jerome Brunet <jbrunet@baylibre.com>,
        Neil Armstrong <narmstrong@baylibre.com>
CC: Jianxin Pan <jianxin.pan@amlogic.com>,
        Kevin Hilman <khilman@baylibre.com>,
        Carlo Caione <carlo@caione.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
        Miquel Raynal <miquel.raynal@bootlin.com>,
        Boris Brezillon <boris.brezillon@bootlin.com>,
        Martin Blumenstingl <martin.blumenstingl@googlemail.com>,
        Yixun Lan <yixun.lan@amlogic.com>,
        Liang Yang <liang.yang@amlogic.com>,
        Jian Hu <jian.hu@amlogic.com>,
        Qiufang Dai <qiufang.dai@amlogic.com>,
        Hanjie Lin <hanjie.lin@amlogic.com>,
        Victor Wan <victor.wan@amlogic.com>,
        <linux-clk@vger.kernel.org>, <linux-amlogic@lists.infradead.org>,
        <linux-arm-kernel@lists.infradead.org>,
        <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>
Subject: [PATCH v7 0/4] clk: meson: add a sub EMMC clock controller support
Date: Thu, 15 Nov 2018 20:18:28 +0800
Message-ID: <1542284312-55418-1-git-send-email-jianxin.pan@amlogic.com>
X-Mailer: git-send-email 1.9.1
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [10.18.11.217]
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwBHLkpIZO1b0MVDAA--.9572S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxJF4rCw4xtrWkJFW5GFW3ZFb_yoW5Wr4fpF
	WkCr9Iyr1avryUXrWSvF1IkFW5Xan5JFy3GFy7Z34rZrW3ZF1DZrs7tay8ZFZ3Jws7u3W2
	qF42gFnYkF1YkrDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUP2b7Iv0xC_tr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1l84ACjcxK6I8E
	87Iv67AKxVW0oVCq3wA2z4x0Y4vEx4A2jsIEc7CjxVAFwI0_GcCE3s1le2I262IYc4CY6c
	8Ij28IcVAaY2xG8wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jr0_
	Jr4lYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvY0x0EwI
	xGrwCjxxvEa2IrMxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik26cxK6xAEc7vF6xCjj44lc2xS
	Y4AK6IIF6ryUMxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7IYx2IY67AKxVW8JVW5JwCYIx
	AIcVC0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42IY6I8E87Iv67AKxVWxJr0_GcWlcIIF
	0xvEx4A2jsIEc7CjxVAFwI0_Cr1j6rxdMxAIw28IcxkI7VAKI48JMxAIw28IcVAKzI0EY4
	vE52x082I5MxCjnVCjjxCrMxC20s026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAFwI0_
	Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_JrI_JrWlx4CE17CEb7AF67AKxVW8ZVWrXwCIc40Y0x
	0EwIxGrwCI42IY6xAIw20EY4v20xvaj40_Gr0_ZrUvcSsGvfC2KfnxnUUI43ZEXa7IU5co
	7tUUUUU==

This driver will add a MMC clock controller driver support.
The original idea about adding a clock controller is during the
discussion in the NAND driver mainline effort[1].

This driver is tested in the S400 board (AXG platform) with NAND driver.

Changes since v6 [7]:
 - add one based support for sclk divier
 - alloc sclk in probe for multiple instance
 - fix coding styles

Changes since v5 [6]:
 - remove divider ops with .init and use sclk_div instead
 - drop CLK_DIVIDER_ROUND_CLOSEST in mux and div
 - drop the useless type cast 

Changes since v4 [5]:
 - use struct parm in phase delay driver
 - remove 0 delay releted part in phase delay driver
 - don't rebuild the parent name once again
 - add divider ops with .init

Changes since v3 [4]:
 - separate clk-phase-delay driver
 - replace clk_get_rate() with clk_hw_get_rate()
 - collect Rob's R-Y
 - drop 'meson-' prefix from compatible string

 Changes since v2 [3]:
 - squash dt-binding clock-id patch
 - update license
 - fix alignment
 - construct a clk register helper() function

Changes since v1 [2]:
 - implement phase clock
 - update compatible name
 - adjust file name
 - divider probe() into small functions, and re-use them

[1] https://lkml.kernel.org/r/20180628090034.0637a062@xps13
[2] https://lkml.kernel.org/r/20180703145716.31860-1-yixun.lan@amlogic.com
[3] https://lkml.kernel.org/r/20180710163658.6175-1-yixun.lan@amlogic.com
[4] https://lkml.kernel.org/r/20180712211244.11428-1-yixun.lan@amlogic.com
[5] https://lkml.kernel.org/r/20180809070724.11935-4-yixun.lan@amlogic.com
[6] https://lkml.kernel.org/r/1539839245-13793-1-git-send-email-jianxin.pan@amlogic.com
[7] https://lkml.kernel.org/r/1541089855-19356-1-git-send-email-jianxin.pan@amlogic.com
Yixun Lan (3):
  clk: meson: add emmc sub clock phase delay driver
  clk: meson: add DT documentation for emmc clock controller
  clk: meson: add sub MMC clock controller driver
  clk: meson: add one based divider support for sclk divider

 .../devicetree/bindings/clock/amlogic,mmc-clkc.txt |  39 +++
 drivers/clk/meson/Kconfig                          |  10 +
 drivers/clk/meson/Makefile                         |   3 +-
 drivers/clk/meson/clk-phase-delay.c                |  64 +++++
 drivers/clk/meson/clkc-audio.h                     |   1 +
 drivers/clk/meson/clkc.h                           |  13 +
 drivers/clk/meson/mmc-clkc.c                       | 313 +++++++++++++++++++++
 drivers/clk/meson/sclk-div.c                       |  28 +-
 include/dt-bindings/clock/amlogic,mmc-clkc.h       |  17 ++
 9 files changed, 477 insertions(+), 11 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/clock/amlogic,mmc-clkc.txt
 create mode 100644 drivers/clk/meson/clk-phase-delay.c
 create mode 100644 drivers/clk/meson/mmc-clkc.c
 create mode 100644 include/dt-bindings/clock/amlogic,mmc-clkc.h

-- 
1.9.1
