[INF:CM0023] Creating log file ../../build/regression/MaskNeg/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<57> s<56> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<27> c<2> s<26> l<1:1> el<1:12>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<2:14> el<2:19>
n<1> u<6> t<IntConst> p<7> l<2:21> el<2:22>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:21> el<2:22>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:21> el<2:22>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:21> el<2:22>
n<0> u<10> t<IntConst> p<11> l<2:23> el<2:24>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:23> el<2:24>
n<> u<12> t<Constant_primary> p<13> c<11> l<2:23> el<2:24>
n<> u<13> t<Constant_expression> p<14> c<12> l<2:23> el<2:24>
n<> u<14> t<Constant_range> p<15> c<9> l<2:21> el<2:24>
n<> u<15> t<Packed_dimension> p<16> c<14> l<2:20> el<2:25>
n<> u<16> t<Data_type> p<17> c<5> l<2:14> el<2:25>
n<> u<17> t<Data_type_or_implicit> p<21> c<16> s<20> l<2:14> el<2:25>
n<RESVAL> u<18> t<StringConst> p<19> l<2:26> el<2:32>
n<> u<19> t<Param_assignment> p<20> c<18> l<2:26> el<2:32>
n<> u<20> t<List_of_param_assignments> p<21> c<19> l<2:26> el<2:32>
n<> u<21> t<Parameter_declaration> p<22> c<17> l<2:4> el<2:32>
n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<2:4> el<2:33>
n<> u<23> t<Module_or_generate_item_declaration> p<24> c<22> l<2:4> el<2:33>
n<> u<24> t<Module_common_item> p<25> c<23> l<2:4> el<2:33>
n<> u<25> t<Module_or_generate_item> p<26> c<24> l<2:4> el<2:33>
n<> u<26> t<Non_port_module_item> p<27> c<25> l<2:4> el<2:33>
n<> u<27> t<Module_declaration> p<28> c<4> l<1:1> el<3:10>
n<> u<28> t<Description> p<56> c<27> s<55> l<1:1> el<3:10>
n<> u<29> t<Module_keyword> p<31> s<30> l<5:1> el<5:7>
n<top> u<30> t<StringConst> p<31> l<5:8> el<5:11>
n<> u<31> t<Module_ansi_header> p<54> c<29> s<53> l<5:1> el<5:12>
n<dut> u<32> t<StringConst> p<51> s<45> l<6:4> el<6:7>
n<RESVAL> u<33> t<StringConst> p<43> s<42> l<7:8> el<7:14>
n<2'h0> u<34> t<IntConst> p<35> l<7:17> el<7:21>
n<> u<35> t<Primary_literal> p<36> c<34> l<7:17> el<7:21>
n<> u<36> t<Primary> p<37> c<35> l<7:17> el<7:21>
n<> u<37> t<Expression> p<38> c<36> l<7:17> el<7:21>
n<> u<38> t<Expression> p<40> c<37> l<7:16> el<7:22>
n<> u<39> t<Unary_Tilda> p<40> s<38> l<7:15> el<7:16>
n<> u<40> t<Expression> p<41> c<39> l<7:15> el<7:22>
n<> u<41> t<Mintypmax_expression> p<42> c<40> l<7:15> el<7:22>
n<> u<42> t<Param_expression> p<43> c<41> l<7:15> el<7:22>
n<> u<43> t<Named_parameter_assignment> p<44> c<33> l<7:7> el<7:23>
n<> u<44> t<List_of_parameter_assignments> p<45> c<43> l<7:7> el<7:23>
n<> u<45> t<Parameter_value_assignment> p<51> c<44> s<50> l<6:8> el<8:5>
n<u_dut> u<46> t<StringConst> p<47> l<8:6> el<8:11>
n<> u<47> t<Name_of_instance> p<50> c<46> s<49> l<8:6> el<8:11>
n<> u<48> t<Ordered_port_connection> p<49> l<8:12> el<8:12>
n<> u<49> t<List_of_port_connections> p<50> c<48> l<8:12> el<8:12>
n<> u<50> t<Hierarchical_instance> p<51> c<47> l<8:6> el<8:13>
n<> u<51> t<Module_instantiation> p<52> c<32> l<6:4> el<8:14>
n<> u<52> t<Module_or_generate_item> p<53> c<51> l<6:4> el<8:14>
n<> u<53> t<Non_port_module_item> p<54> c<52> l<6:4> el<8:14>
n<> u<54> t<Module_declaration> p<55> c<31> l<5:1> el<9:10>
n<> u<55> t<Description> p<56> c<54> l<5:1> el<9:10>
n<> u<56> t<Source_text> p<57> c<28> l<1:1> el<9:10>
n<> u<57> t<Top_level_rule> c<1> l<1:1> el<10:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[WRN:PA0205] dut.sv:5:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:CP0303] dut.sv:5:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:5:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/MaskNeg/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/MaskNeg/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/MaskNeg/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.RESVAL), line:2:26, endln:2:32
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:3:10
    |vpiTypespec:
    \_logic_typespec: , line:2:14, endln:2:25
      |vpiParent:
      \_parameter: (work@dut.RESVAL), line:2:26, endln:2:32
      |vpiRange:
      \_range: , line:2:20, endln:2:25
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiParent:
          \_range: , line:2:20, endln:2:25
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiParent:
          \_range: , line:2:20, endln:2:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:RESVAL
    |vpiFullName:work@dut.RESVAL
  |vpiParamAssign:
  \_param_assign: , line:2:26, endln:2:32
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:3:10
    |vpiLhs:
    \_parameter: (work@dut.RESVAL), line:2:26, endln:2:32
  |vpiDefName:work@dut
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:5:1, endln:9:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:5:1, endln:9:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@dut (work@top.u_dut), file:dut.sv, line:6:4, endln:8:14
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:5:1, endln:9:10
    |vpiName:u_dut
    |vpiFullName:work@top.u_dut
    |vpiParameter:
    \_parameter: (work@top.u_dut.RESVAL), line:2:26, endln:2:32
      |vpiParent:
      \_module: work@dut (work@top.u_dut), file:dut.sv, line:6:4, endln:8:14
      |vpiTypespec:
      \_logic_typespec: , line:2:14, endln:2:25
        |vpiParent:
        \_parameter: (work@top.u_dut.RESVAL), line:2:26, endln:2:32
        |vpiRange:
        \_range: , line:2:20, endln:2:25
          |vpiParent:
          \_logic_typespec: , line:2:14, endln:2:25
          |vpiLeftRange:
          \_constant: , line:2:21, endln:2:22
            |vpiParent:
            \_range: , line:2:20, endln:2:25
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:2:23, endln:2:24
            |vpiParent:
            \_range: , line:2:20, endln:2:25
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:RESVAL
      |vpiFullName:work@top.u_dut.RESVAL
    |vpiParamAssign:
    \_param_assign: , line:2:26, endln:2:32
      |vpiParent:
      \_module: work@dut (work@top.u_dut), file:dut.sv, line:6:4, endln:8:14
      |vpiOverriden:1
      |vpiRhs:
      \_constant: 
        |vpiDecompile:3
        |vpiSize:2
        |UINT:3
        |vpiTypespec:
        \_logic_typespec: , line:2:14, endln:2:25
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_dut.RESVAL), line:2:26, endln:2:32
    |vpiDefName:work@dut
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:5:1, endln:9:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/MaskNeg/dut.sv | ${SURELOG_DIR}/build/regression/MaskNeg/roundtrip/dut_000.sv | 3 | 9 | 

