
*** Running vivado
    with args -log i2c_mpu6050_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source i2c_mpu6050_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source i2c_mpu6050_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/kiott01a/SAMSUNG/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1275.316 ; gain = 41.719 ; free physical = 568 ; free virtual = 5661
Command: link_design -top i2c_mpu6050_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/kiott01a/kiotta/fpga/1/mpu6050_hw/mpu6050_hw.srcs/sources_1/bd/i2c_mpu6050/ip/i2c_mpu6050_processing_system7_0_0/i2c_mpu6050_processing_system7_0_0.dcp' for cell 'i2c_mpu6050_i/processing_system7_0'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kiott01a/kiotta/fpga/1/mpu6050_hw/mpu6050_hw.srcs/sources_1/bd/i2c_mpu6050/ip/i2c_mpu6050_processing_system7_0_0/i2c_mpu6050_processing_system7_0_0.xdc] for cell 'i2c_mpu6050_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/kiott01a/kiotta/fpga/1/mpu6050_hw/mpu6050_hw.srcs/sources_1/bd/i2c_mpu6050/ip/i2c_mpu6050_processing_system7_0_0/i2c_mpu6050_processing_system7_0_0.xdc] for cell 'i2c_mpu6050_i/processing_system7_0/inst'
Parsing XDC File [/home/kiott01a/kiotta/fpga/1/mpu6050_hw/mpu6050_hw.srcs/constrs_1/new/zybo_z7.xdc]
Finished Parsing XDC File [/home/kiott01a/kiotta/fpga/1/mpu6050_hw/mpu6050_hw.srcs/constrs_1/new/zybo_z7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1615.941 ; gain = 340.625 ; free physical = 300 ; free virtual = 5393
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1615.941 ; gain = 0.000 ; free physical = 299 ; free virtual = 5388

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: d7885e1d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1976.488 ; gain = 360.547 ; free physical = 143 ; free virtual = 5026

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 109cc616d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1976.488 ; gain = 0.000 ; free physical = 143 ; free virtual = 5026
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 109cc616d

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1976.488 ; gain = 0.000 ; free physical = 143 ; free virtual = 5026
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b34995a5

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1976.488 ; gain = 0.000 ; free physical = 143 ; free virtual = 5026
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 86 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b34995a5

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1976.488 ; gain = 0.000 ; free physical = 143 ; free virtual = 5026
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: cac016dc

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1976.488 ; gain = 0.000 ; free physical = 143 ; free virtual = 5025
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: cac016dc

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1976.488 ; gain = 0.000 ; free physical = 143 ; free virtual = 5025
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1976.488 ; gain = 0.000 ; free physical = 143 ; free virtual = 5025
Ending Logic Optimization Task | Checksum: cac016dc

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1976.488 ; gain = 0.000 ; free physical = 143 ; free virtual = 5025

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cac016dc

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1976.488 ; gain = 0.000 ; free physical = 143 ; free virtual = 5025

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cac016dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1976.488 ; gain = 0.000 ; free physical = 143 ; free virtual = 5025
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1976.488 ; gain = 360.547 ; free physical = 143 ; free virtual = 5025
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2008.504 ; gain = 0.000 ; free physical = 131 ; free virtual = 5016
INFO: [Common 17-1381] The checkpoint '/home/kiott01a/kiotta/fpga/1/mpu6050_hw/mpu6050_hw.runs/impl_1/i2c_mpu6050_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file i2c_mpu6050_wrapper_drc_opted.rpt -pb i2c_mpu6050_wrapper_drc_opted.pb -rpx i2c_mpu6050_wrapper_drc_opted.rpx
Command: report_drc -file i2c_mpu6050_wrapper_drc_opted.rpt -pb i2c_mpu6050_wrapper_drc_opted.pb -rpx i2c_mpu6050_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kiott01a/kiotta/fpga/1/mpu6050_hw/mpu6050_hw.runs/impl_1/i2c_mpu6050_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2064.531 ; gain = 0.000 ; free physical = 140 ; free virtual = 5012
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5fae6890

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2064.531 ; gain = 0.000 ; free physical = 140 ; free virtual = 5012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2064.531 ; gain = 0.000 ; free physical = 140 ; free virtual = 5012

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7fdc6493

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2064.531 ; gain = 0.000 ; free physical = 135 ; free virtual = 5007

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 104fcb1d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2064.531 ; gain = 0.000 ; free physical = 134 ; free virtual = 5006

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 104fcb1d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2064.531 ; gain = 0.000 ; free physical = 134 ; free virtual = 5006
Phase 1 Placer Initialization | Checksum: 104fcb1d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2064.531 ; gain = 0.000 ; free physical = 134 ; free virtual = 5006

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 104fcb1d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2064.531 ; gain = 0.000 ; free physical = 134 ; free virtual = 5006
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: e177040d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.480 ; gain = 18.949 ; free physical = 132 ; free virtual = 5004

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e177040d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.480 ; gain = 18.949 ; free physical = 132 ; free virtual = 5004

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a2c7c4ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.480 ; gain = 18.949 ; free physical = 132 ; free virtual = 5004

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1357a2647

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.480 ; gain = 18.949 ; free physical = 132 ; free virtual = 5004

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1357a2647

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.480 ; gain = 18.949 ; free physical = 132 ; free virtual = 5004

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12aeb1924

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.480 ; gain = 18.949 ; free physical = 131 ; free virtual = 5003

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12aeb1924

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.480 ; gain = 18.949 ; free physical = 131 ; free virtual = 5003

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12aeb1924

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.480 ; gain = 18.949 ; free physical = 131 ; free virtual = 5003
Phase 3 Detail Placement | Checksum: 12aeb1924

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.480 ; gain = 18.949 ; free physical = 131 ; free virtual = 5003

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 12aeb1924

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.480 ; gain = 18.949 ; free physical = 131 ; free virtual = 5003

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12aeb1924

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.480 ; gain = 18.949 ; free physical = 131 ; free virtual = 5003

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 12aeb1924

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.480 ; gain = 18.949 ; free physical = 131 ; free virtual = 5003

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 12aeb1924

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.480 ; gain = 18.949 ; free physical = 131 ; free virtual = 5003
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12aeb1924

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.480 ; gain = 18.949 ; free physical = 131 ; free virtual = 5003
Ending Placer Task | Checksum: e5bce9c3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.480 ; gain = 18.949 ; free physical = 132 ; free virtual = 5004
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2083.480 ; gain = 0.000 ; free physical = 126 ; free virtual = 5000
INFO: [Common 17-1381] The checkpoint '/home/kiott01a/kiotta/fpga/1/mpu6050_hw/mpu6050_hw.runs/impl_1/i2c_mpu6050_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file i2c_mpu6050_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2083.480 ; gain = 0.000 ; free physical = 144 ; free virtual = 4993
INFO: [runtcl-4] Executing : report_utilization -file i2c_mpu6050_wrapper_utilization_placed.rpt -pb i2c_mpu6050_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2083.480 ; gain = 0.000 ; free physical = 154 ; free virtual = 5003
INFO: [runtcl-4] Executing : report_control_sets -verbose -file i2c_mpu6050_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2083.480 ; gain = 0.000 ; free physical = 154 ; free virtual = 5003
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c62e265e ConstDB: 0 ShapeSum: 1f8ec365 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11ab93fe1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2108.465 ; gain = 24.984 ; free physical = 118 ; free virtual = 4926
Post Restoration Checksum: NetGraph: aba3fe0b NumContArr: 6f1541d6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 11ab93fe1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2123.465 ; gain = 39.984 ; free physical = 117 ; free virtual = 4926

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11ab93fe1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2137.465 ; gain = 53.984 ; free physical = 127 ; free virtual = 4912

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11ab93fe1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2137.465 ; gain = 53.984 ; free physical = 127 ; free virtual = 4912
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ed3a29d9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2142.465 ; gain = 58.984 ; free physical = 132 ; free virtual = 4906
Phase 2 Router Initialization | Checksum: ed3a29d9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2142.465 ; gain = 58.984 ; free physical = 132 ; free virtual = 4906

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 12fc43a44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2142.465 ; gain = 58.984 ; free physical = 132 ; free virtual = 4907

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 12fc43a44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2143.465 ; gain = 59.984 ; free physical = 132 ; free virtual = 4906
Phase 4 Rip-up And Reroute | Checksum: 12fc43a44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2143.465 ; gain = 59.984 ; free physical = 132 ; free virtual = 4906

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12fc43a44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2143.465 ; gain = 59.984 ; free physical = 132 ; free virtual = 4906

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12fc43a44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2143.465 ; gain = 59.984 ; free physical = 132 ; free virtual = 4906
Phase 5 Delay and Skew Optimization | Checksum: 12fc43a44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2143.465 ; gain = 59.984 ; free physical = 132 ; free virtual = 4906

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12fc43a44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2143.465 ; gain = 59.984 ; free physical = 132 ; free virtual = 4906
Phase 6.1 Hold Fix Iter | Checksum: 12fc43a44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2143.465 ; gain = 59.984 ; free physical = 132 ; free virtual = 4906
Phase 6 Post Hold Fix | Checksum: 12fc43a44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2143.465 ; gain = 59.984 ; free physical = 132 ; free virtual = 4906

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0547579 %
  Global Horizontal Routing Utilization  = 0.0431985 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 12fc43a44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2143.465 ; gain = 59.984 ; free physical = 132 ; free virtual = 4906

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12fc43a44

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2145.465 ; gain = 61.984 ; free physical = 132 ; free virtual = 4906

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8389cf06

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2145.465 ; gain = 61.984 ; free physical = 132 ; free virtual = 4906

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 8389cf06

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2145.465 ; gain = 61.984 ; free physical = 133 ; free virtual = 4907
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2145.465 ; gain = 61.984 ; free physical = 148 ; free virtual = 4922

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2145.465 ; gain = 61.984 ; free physical = 148 ; free virtual = 4922
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2145.465 ; gain = 0.000 ; free physical = 139 ; free virtual = 4916
INFO: [Common 17-1381] The checkpoint '/home/kiott01a/kiotta/fpga/1/mpu6050_hw/mpu6050_hw.runs/impl_1/i2c_mpu6050_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file i2c_mpu6050_wrapper_drc_routed.rpt -pb i2c_mpu6050_wrapper_drc_routed.pb -rpx i2c_mpu6050_wrapper_drc_routed.rpx
Command: report_drc -file i2c_mpu6050_wrapper_drc_routed.rpt -pb i2c_mpu6050_wrapper_drc_routed.pb -rpx i2c_mpu6050_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/kiott01a/kiotta/fpga/1/mpu6050_hw/mpu6050_hw.runs/impl_1/i2c_mpu6050_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file i2c_mpu6050_wrapper_methodology_drc_routed.rpt -pb i2c_mpu6050_wrapper_methodology_drc_routed.pb -rpx i2c_mpu6050_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file i2c_mpu6050_wrapper_methodology_drc_routed.rpt -pb i2c_mpu6050_wrapper_methodology_drc_routed.pb -rpx i2c_mpu6050_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/kiott01a/kiotta/fpga/1/mpu6050_hw/mpu6050_hw.runs/impl_1/i2c_mpu6050_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file i2c_mpu6050_wrapper_power_routed.rpt -pb i2c_mpu6050_wrapper_power_summary_routed.pb -rpx i2c_mpu6050_wrapper_power_routed.rpx
Command: report_power -file i2c_mpu6050_wrapper_power_routed.rpt -pb i2c_mpu6050_wrapper_power_summary_routed.pb -rpx i2c_mpu6050_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file i2c_mpu6050_wrapper_route_status.rpt -pb i2c_mpu6050_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file i2c_mpu6050_wrapper_timing_summary_routed.rpt -pb i2c_mpu6050_wrapper_timing_summary_routed.pb -rpx i2c_mpu6050_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file i2c_mpu6050_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file i2c_mpu6050_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file i2c_mpu6050_wrapper_bus_skew_routed.rpt -pb i2c_mpu6050_wrapper_bus_skew_routed.pb -rpx i2c_mpu6050_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 10:22:55 2019...

*** Running vivado
    with args -log i2c_mpu6050_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source i2c_mpu6050_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source i2c_mpu6050_wrapper.tcl -notrace
Command: open_checkpoint i2c_mpu6050_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1184.590 ; gain = 0.000 ; free physical = 989 ; free virtual = 5772
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1922.434 ; gain = 0.000 ; free physical = 280 ; free virtual = 5063
Restored from archive | CPU: 0.540000 secs | Memory: 1.282127 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1922.434 ; gain = 0.000 ; free physical = 280 ; free virtual = 5063
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:01:31 . Memory (MB): peak = 1922.434 ; gain = 737.844 ; free physical = 279 ; free virtual = 5063
Command: write_bitstream -force i2c_mpu6050_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/kiott01a/SAMSUNG/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./i2c_mpu6050_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2348.902 ; gain = 426.469 ; free physical = 451 ; free virtual = 4999
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 10:25:34 2019...

*** Running vivado
    with args -log i2c_mpu6050_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source i2c_mpu6050_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source i2c_mpu6050_wrapper.tcl -notrace
Command: open_checkpoint i2c_mpu6050_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1184.578 ; gain = 0.000 ; free physical = 1440 ; free virtual = 6243
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1922.422 ; gain = 0.000 ; free physical = 816 ; free virtual = 5600
Restored from archive | CPU: 0.420000 secs | Memory: 1.282127 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1922.422 ; gain = 0.000 ; free physical = 816 ; free virtual = 5600
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:01:03 . Memory (MB): peak = 1922.422 ; gain = 737.844 ; free physical = 815 ; free virtual = 5599
Command: write_bitstream -force i2c_mpu6050_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/kiott01a/SAMSUNG/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./i2c_mpu6050_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2348.891 ; gain = 426.469 ; free physical = 727 ; free virtual = 5520
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 11:17:05 2019...
