[1]rst	[1]CLOCK_DIVIDER_REG_3.rst
[1]rst	[1]MODE_REG0.rst
[1]rst	[1]CLOCK_DIVIDER_REG_7.rst
[1]rst	[1]CLOCK_DIVIDER_REG_LOW.rst
CLOCK_DIVIDER_REG_3.data_out	clock_divider
[1]cs	[1]we_mode
[1]cs	[1]we_clock_divider_low
[1]CLOCK_DIVIDER_REG_3.we	CLOCK_DIVIDER_REG_3.data_out
[1]set_reset_mode	[1]MODE_REG0.rst_sync
MODE_REG0.data_out	mode
[1]CLOCK_DIVIDER_REG_LOW.we	CLOCK_DIVIDER_REG_LOW.data_out
cs	we_rx_err_cnt
[1]MODE_REG0.data_in	MODE_REG0.data_out
[1]MODE_REG0.we	MODE_REG0.data_out
[1]MODE_REG0.rst_sync	MODE_REG0.data_out
[1]we	[1]we_mode
[1]we	[1]we_clock_divider_low
[1]reset_mode	[1]we_clock_divider_hi
addr	we_rx_err_cnt
reset_mode	we_rx_err_cnt
[1]MODE_REG0.data_out	[1]mode
[1]CLOCK_DIVIDER_REG_LOW.rst	CLOCK_DIVIDER_REG_LOW.data_out
[1]mode	[1]reset_mode
[1]data_in	[1]CLOCK_DIVIDER_REG_7.data_in
[1]data_in	[1]CLOCK_DIVIDER_REG_3.data_in
[1]data_in	[1]MODE_REG0.data_in
[1]data_in	[1]CLOCK_DIVIDER_REG_LOW.data_in
[1]we_clock_divider_hi	[1]CLOCK_DIVIDER_REG_3.we
[1]we_clock_divider_hi	[1]CLOCK_DIVIDER_REG_7.we
we	we_rx_err_cnt
[1]CLOCK_DIVIDER_REG_3.data_in	CLOCK_DIVIDER_REG_3.data_out
[1]CLOCK_DIVIDER_REG_7.rst	CLOCK_DIVIDER_REG_7.data_out
CLOCK_DIVIDER_REG_7.data_out	clock_divider
CLOCK_DIVIDER_REG_LOW.data_out	clock_divider
[1]we_clock_divider_low	[1]we_clock_divider_hi
[1]we_clock_divider_low	[1]CLOCK_DIVIDER_REG_LOW.we
clock_divider	extended_mode
[1]CLOCK_DIVIDER_REG_7.data_in	CLOCK_DIVIDER_REG_7.data_out
extended_mode	we_rx_err_cnt
[1]CLOCK_DIVIDER_REG_7.we	CLOCK_DIVIDER_REG_7.data_out
[1]CLOCK_DIVIDER_REG_3.rst	CLOCK_DIVIDER_REG_3.data_out
[1]we_mode	[1]MODE_REG0.we
[1]MODE_REG0.rst	MODE_REG0.data_out
[1]CLOCK_DIVIDER_REG_LOW.data_in	CLOCK_DIVIDER_REG_LOW.data_out
mode	reset_mode
[1]addr	[1]we_mode
[1]addr	[1]we_clock_divider_low