# do johnpaul_chouery_vhdl1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {P:/ECSE 222/New/VHDL1/OR_gate.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:31:53 on Jan 17,2023
# vcom -reportprogress 300 -93 -work work P:/ECSE 222/New/VHDL1/OR_gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture rtl of or_gate
# End time: 17:31:53 on Jan 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {P:/ECSE 222/New/VHDL1/OR_gate_testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:31:53 on Jan 17,2023
# vcom -reportprogress 300 -93 -work work P:/ECSE 222/New/VHDL1/OR_gate_testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture tb of testbench
# End time: 17:31:54 on Jan 17,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  OR_gate_testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" OR_gate_testbench 
# Start time: 17:31:54 on Jan 17,2023
# ** Error: (vsim-3170) Could not find 'P:/ECSE 222/New/VHDL1/simulation/modelsim/rtl_work.OR_gate_testbench'.
# 
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./johnpaul_chouery_vhdl1_run_msim_rtl_vhdl.do PAUSED at line 12
vcom -93 -work work {P:/ECSE 222/New/VHDL1/OR_gate.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:32:09 on Jan 17,2023
# vcom -reportprogress 300 -93 -work work P:/ECSE 222/New/VHDL1/OR_gate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_gate
# -- Compiling architecture rtl of or_gate
# End time: 17:32:09 on Jan 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work {P:/ECSE 222/New/VHDL1/OR_gate_testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:32:11 on Jan 17,2023
# vcom -reportprogress 300 -93 -work work P:/ECSE 222/New/VHDL1/OR_gate_testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testbench
# -- Compiling architecture tb of testbench
# End time: 17:32:11 on Jan 17,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.testbench
# vsim work.testbench 
# Start time: 17:31:54 on Jan 17,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(tb)
# Loading work.or_gate(rtl)
add wave -position insertpoint sim:/testbench/*
run
# ** Note: Test done.
#    Time: 4 ns  Iteration: 0  Instance: /testbench
# End time: 17:33:44 on Jan 17,2023, Elapsed time: 0:01:50
# Errors: 1, Warnings: 0
