ISim log file
Running: D:\College\CS\F215\Exp_9_2019A7PS0097H\fulladdertest_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/College/CS/F215/Exp_9_2019A7PS0097H/fulladdertest_isim_beh.wdb 
INFO: There is another simulation running in the same directory. Using database file name isim1.wdb.
ISim P.15xf (signature 0xc3576ebc)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance uut/m1/, width 8 of formal port I is not equal to width 32 of actual constant.
WARNING:  For instance uut/m2/, width 8 of formal port I is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 80 ns : File "D:/College/CS/F215/Exp_9_2019A7PS0097H/fulladdertest.v" Line 87
