

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_2'
================================================================
* Date:           Fri Dec  6 20:45:58 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     4.350|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|       16|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -| 14 ~ 28 |    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|        57|          -|          -|        ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    938|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     25|    1725|     25|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   1982|
|Register         |        -|      -|    1780|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     25|    3505|   2945|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     11|       3|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------------+---------+-------+----+----+
    |             Instance            |           Module           | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------------+----------------------------+---------+-------+----+----+
    |network_mul_16s_16s_30_4_1_U82   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U83   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U84   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U85   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U86   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U87   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U88   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U89   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U90   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U91   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U92   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U93   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U94   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U95   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U96   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U97   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U98   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U99   |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U100  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U101  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U102  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U103  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U104  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U105  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    |network_mul_16s_16s_30_4_1_U106  |network_mul_16s_16s_30_4_1  |        0|      1|  69|   1|
    +---------------------------------+----------------------------+---------+-------+----+----+
    |Total                            |                            |        0|     25|1725|  25|
    +---------------------------------+----------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |tmp37_fu_4952_p2          |     *    |      0|  0|  51|           7|           9|
    |tmp5_0_1_fu_4943_p2       |     *    |      0|  0|  51|           7|           9|
    |tmp5_0_2_fu_4940_p2       |     *    |      0|  0|  51|           7|           9|
    |tmp7_fu_4942_p2           |     *    |      0|  0|  51|           6|           9|
    |grp_fu_494_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_496_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_498_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_499_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_501_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_502_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_504_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_506_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_507_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_508_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_510_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_511_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_512_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_513_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_514_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_515_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_516_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_517_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_521_p2             |     +    |      0|  0|  24|          17|          17|
    |grp_fu_522_p2             |     +    |      0|  0|  24|          17|          17|
    |next_mul3_fu_509_p2       |     +    |      0|  0|  15|           9|           9|
    |next_mul_fu_497_p2        |     +    |      0|  0|  15|           9|           9|
    |out_d_4_fu_495_p2         |     +    |      0|  0|  15|           5|           1|
    |out_h_4_fu_518_p2         |     +    |      0|  0|  15|           5|           1|
    |tmp_116_0_0_1_fu_505_p2   |     +    |      0|  0|  15|           1|           8|
    |tmp_116_0_0_2_fu_500_p2   |     +    |      0|  0|  15|           2|           8|
    |tmp_116_0_1_2_fu_520_p2   |     +    |      0|  0|  15|           3|           8|
    |tmp_116_0_1_fu_519_p2     |     +    |      0|  0|  15|           2|           8|
    |tmp_116_0_2_2_fu_503_p2   |     +    |      0|  0|  15|           4|           8|
    |exitcond2_1_fu_6957_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond2_2_fu_7143_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond2_3_fu_7233_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond2_fu_6920_p2      |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_6873_p2      |   icmp   |      0|  0|  11|           6|           6|
    |exitcond4_fu_6791_p2      |   icmp   |      0|  0|  11|           5|           6|
    |tmp_111_0_0_3_fu_6946_p2  |    or    |      0|  0|  16|          16|           2|
    |tmp_111_0_0_s_fu_6935_p2  |    or    |      0|  0|  16|          16|           1|
    |tmp_111_1_0_s_fu_7147_p2  |    or    |      0|  0|  16|          16|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 938|         527|         514|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  273|         64|    1|         64|
    |grp_fu_4935_p0     |   15|          3|   16|         48|
    |grp_fu_4935_p1     |   15|          3|   16|         48|
    |grp_fu_4937_p1     |   15|          3|   16|         48|
    |grp_fu_4939_p0     |   15|          3|   16|         48|
    |grp_fu_4939_p1     |   15|          3|   16|         48|
    |grp_fu_4941_p0     |   15|          3|   16|         48|
    |grp_fu_4941_p1     |   15|          3|   16|         48|
    |grp_fu_4945_p0     |   15|          3|   16|         48|
    |grp_fu_4945_p1     |   15|          3|   16|         48|
    |grp_fu_4946_p0     |   15|          3|   16|         48|
    |grp_fu_4946_p1     |   15|          3|   16|         48|
    |grp_fu_4947_p0     |   15|          3|   16|         48|
    |grp_fu_4947_p1     |   15|          3|   16|         48|
    |grp_fu_494_p0      |   27|          5|   17|         85|
    |grp_fu_494_p1      |   27|          5|   17|         85|
    |grp_fu_4950_p0     |   15|          3|   16|         48|
    |grp_fu_4950_p1     |   15|          3|   16|         48|
    |grp_fu_4951_p0     |   15|          3|   16|         48|
    |grp_fu_4951_p1     |   15|          3|   16|         48|
    |grp_fu_4953_p0     |   15|          3|   16|         48|
    |grp_fu_4953_p1     |   15|          3|   16|         48|
    |grp_fu_4962_p0     |   15|          3|   16|         48|
    |grp_fu_4962_p1     |   15|          3|   16|         48|
    |grp_fu_496_p0      |   27|          5|   17|         85|
    |grp_fu_496_p1      |   21|          4|   17|         68|
    |grp_fu_498_p0      |   21|          4|   17|         68|
    |grp_fu_498_p1      |   15|          3|   17|         51|
    |grp_fu_499_p0      |   21|          4|   17|         68|
    |grp_fu_499_p1      |   27|          5|   17|         85|
    |grp_fu_501_p0      |   27|          5|   16|         80|
    |grp_fu_501_p1      |   27|          5|   16|         80|
    |grp_fu_502_p0      |   15|          3|   17|         51|
    |grp_fu_502_p1      |   27|          5|   17|         85|
    |grp_fu_504_p0      |   21|          4|   17|         68|
    |grp_fu_504_p1      |   21|          4|   17|         68|
    |grp_fu_506_p1      |   21|          4|   17|         68|
    |grp_fu_507_p0      |   21|          4|   17|         68|
    |grp_fu_507_p1      |   27|          5|   17|         85|
    |grp_fu_508_p0      |   21|          4|   17|         68|
    |grp_fu_508_p1      |   27|          5|   17|         85|
    |grp_fu_510_p0      |   21|          4|   17|         68|
    |grp_fu_510_p1      |   27|          5|   17|         85|
    |grp_fu_511_p0      |   27|          5|   16|         80|
    |grp_fu_511_p1      |   27|          5|   16|         80|
    |grp_fu_512_p0      |   21|          4|   17|         68|
    |grp_fu_512_p1      |   27|          5|   17|         85|
    |grp_fu_513_p0      |   21|          4|   17|         68|
    |grp_fu_513_p1      |   27|          5|   17|         85|
    |grp_fu_514_p0      |   15|          3|   16|         48|
    |grp_fu_514_p1      |   21|          4|   16|         64|
    |grp_fu_515_p0      |   27|          5|   17|         85|
    |grp_fu_515_p1      |   27|          5|   17|         85|
    |grp_fu_516_p0      |   21|          4|   17|         68|
    |grp_fu_516_p1      |   27|          5|   17|         85|
    |grp_fu_517_p0      |   15|          3|   17|         51|
    |grp_fu_517_p1      |   21|          4|   17|         68|
    |grp_fu_521_p0      |   21|          4|   17|         68|
    |grp_fu_521_p1      |   21|          4|   17|         68|
    |grp_fu_522_p0      |   21|          4|   17|         68|
    |grp_fu_522_p1      |   27|          5|   17|         85|
    |input_r_address0   |   56|         13|   14|        182|
    |input_r_address1   |   56|         13|   14|        182|
    |kernel_0_address0  |   33|          6|    8|         48|
    |kernel_0_address1  |   27|          5|    8|         40|
    |out_d_reg_436      |    9|          2|    5|         10|
    |out_h_reg_471      |    9|          2|    5|         10|
    |output_r_address0  |   27|          5|   14|         70|
    |output_r_d0        |   21|          4|   16|         64|
    |phi_mul2_reg_459   |    9|          2|    9|         18|
    |phi_mul_reg_447    |    9|          2|    9|         18|
    |reg_2131           |   44|          9|   17|        153|
    |reg_2137           |   33|          6|   17|        102|
    |reg_2140           |   33|          6|   17|        102|
    |reg_2143           |   33|          6|   17|        102|
    |reg_2146           |   15|          3|   17|         51|
    |reg_482            |   41|          8|   17|        136|
    |reg_6681           |    9|          2|   16|         32|
    |reg_6686           |    9|          2|   16|         32|
    |reg_6691           |    9|          2|   16|         32|
    |reg_6696           |    9|          2|   16|         32|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 1982|        397| 1262|       5351|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  63|   0|   63|          0|
    |bias_addr_reg_7445           |   4|   0|    4|          0|
    |bias_load_reg_7821           |  16|   0|   16|          0|
    |buffer_6_2_2_2_reg_4297      |  16|   0|   16|          0|
    |exitcond2_1_reg_7575         |   1|   0|    1|          0|
    |exitcond2_2_reg_7849         |   1|   0|    1|          0|
    |exitcond2_3_reg_7938         |   1|   0|    1|          0|
    |exitcond2_reg_7539           |   1|   0|    1|          0|
    |input_load_197_reg_7619      |  16|   0|   16|          0|
    |input_load_198_reg_7639      |  16|   0|   16|          0|
    |input_load_199_reg_7649      |  16|   0|   16|          0|
    |input_load_200_reg_7669      |  16|   0|   16|          0|
    |input_load_201_reg_7679      |  16|   0|   16|          0|
    |kernel_0_addr_1_reg_7455     |   8|   0|    8|          0|
    |kernel_0_addr_2_reg_7460     |   8|   0|    8|          0|
    |kernel_0_addr_3_reg_7465     |   8|   0|    8|          0|
    |kernel_0_addr_4_reg_7470     |   8|   0|    8|          0|
    |kernel_0_addr_5_reg_7475     |   8|   0|    8|          0|
    |kernel_0_addr_6_reg_7480     |   8|   0|    8|          0|
    |kernel_0_addr_7_reg_7485     |   8|   0|    8|          0|
    |kernel_0_addr_8_reg_7490     |   8|   0|    8|          0|
    |kernel_0_addr_reg_7450       |   8|   0|    8|          0|
    |kernel_0_load_1_reg_7594     |  16|   0|   16|          0|
    |kernel_0_load_2_reg_7599     |  16|   0|   16|          0|
    |kernel_0_load_3_reg_7614     |  16|   0|   16|          0|
    |kernel_0_load_4_reg_7624     |  16|   0|   16|          0|
    |kernel_0_load_5_reg_7644     |  16|   0|   16|          0|
    |kernel_0_load_6_reg_7654     |  16|   0|   16|          0|
    |kernel_0_load_7_reg_7674     |  16|   0|   16|          0|
    |kernel_0_load_8_reg_7684     |  16|   0|   16|          0|
    |kernel_0_load_reg_7579       |  16|   0|   16|          0|
    |next_mul3_reg_1005           |   9|   0|    9|          0|
    |next_mul_reg_1010            |   9|   0|    9|          0|
    |out_d_4_reg_1015             |   5|   0|    5|          0|
    |out_d_reg_436                |   5|   0|    5|          0|
    |out_h_4_reg_2125             |   5|   0|    5|          0|
    |out_h_reg_471                |   5|   0|    5|          0|
    |output_width_cast_reg_7412   |   6|   0|   16|         10|
    |phi_mul2_reg_459             |   9|   0|    9|          0|
    |phi_mul_reg_447              |   9|   0|    9|          0|
    |reg_2131                     |  17|   0|   17|          0|
    |reg_2137                     |  17|   0|   17|          0|
    |reg_2140                     |  17|   0|   17|          0|
    |reg_2143                     |  17|   0|   17|          0|
    |reg_2146                     |  17|   0|   17|          0|
    |reg_482                      |  17|   0|   17|          0|
    |reg_6681                     |  16|   0|   16|          0|
    |reg_6686                     |  16|   0|   16|          0|
    |reg_6691                     |  16|   0|   16|          0|
    |reg_6696                     |  16|   0|   16|          0|
    |reg_6701                     |  16|   0|   16|          0|
    |reg_6707                     |  16|   0|   16|          0|
    |reg_6713                     |  16|   0|   16|          0|
    |reg_6719                     |  16|   0|   16|          0|
    |reg_6725                     |  16|   0|   16|          0|
    |reg_6731                     |  16|   0|   16|          0|
    |reg_6737                     |  16|   0|   16|          0|
    |reg_6743                     |  16|   0|   16|          0|
    |reg_6749                     |  16|   0|   16|          0|
    |reg_6755                     |  16|   0|   16|          0|
    |reg_6761                     |  16|   0|   16|          0|
    |tmp41_cast_reg_7498          |  16|   0|   17|          1|
    |tmp5_0_1_cast_reg_7509       |  16|   0|   17|          1|
    |tmp5_0_2_cast_reg_7520       |  16|   0|   17|          1|
    |tmp6_reg_2128                |   9|   0|    9|          0|
    |tmp7_cast_reg_7532           |  15|   0|   17|          2|
    |tmp_0_2_reg_2134             |   9|   0|    9|          0|
    |tmp_105_2_reg_4302           |  17|   0|   17|          0|
    |tmp_111_0_0_3_cast_reg_7567  |  15|   0|   17|          2|
    |tmp_111_0_0_3_reg_7562       |  15|   0|   16|          1|
    |tmp_111_0_0_cast_reg_7554    |  15|   0|   17|          2|
    |tmp_111_1_0_cast_reg_7858    |  14|   0|   17|          3|
    |tmp_111_1_0_s_reg_7853       |  14|   0|   16|          2|
    |tmp_114_0_0_1_cast_reg_7756  |  30|   0|   30|          0|
    |tmp_114_0_0_2_cast_reg_7689  |  30|   0|   30|          0|
    |tmp_114_0_1_1_cast_reg_7770  |  30|   0|   30|          0|
    |tmp_114_0_1_2_cast_reg_7784  |  30|   0|   30|          0|
    |tmp_114_0_2_1_cast_reg_7716  |  30|   0|   30|          0|
    |tmp_114_0_2_2_cast_reg_7730  |  30|   0|   30|          0|
    |tmp_114_1_0_2_cast_reg_7887  |  30|   0|   30|          0|
    |tmp_114_1_1_2_cast_reg_7926  |  30|   0|   30|          0|
    |tmp_114_1_2_2_cast_reg_7914  |  30|   0|   30|          0|
    |tmp_118_0_0_1_cast_reg_7762  |  30|   0|   30|          0|
    |tmp_118_0_0_2_cast_reg_7695  |  30|   0|   30|          0|
    |tmp_118_0_1_1_cast_reg_7776  |  30|   0|   30|          0|
    |tmp_118_0_1_2_cast_reg_7790  |  30|   0|   30|          0|
    |tmp_118_0_1_cast_reg_7708    |  30|   0|   30|          0|
    |tmp_118_0_2_1_cast_reg_7722  |  30|   0|   30|          0|
    |tmp_118_0_2_2_cast_reg_7736  |  30|   0|   30|          0|
    |tmp_118_0_2_cast_reg_7803    |  30|   0|   30|          0|
    |tmp_118_0_cast_reg_7749      |  30|   0|   30|          0|
    |tmp_121_0_0_1_reg_7829       |  16|   0|   16|          0|
    |tmp_121_0_1_1_reg_7834       |  16|   0|   16|          0|
    |tmp_121_0_1_2_reg_7839       |  16|   0|   16|          0|
    |tmp_121_0_1_reg_7811         |  16|   0|   16|          0|
    |tmp_121_0_2_2_reg_7816       |  16|   0|   16|          0|
    |tmp_121_0_2_reg_7844         |  16|   0|   16|          0|
    |tmp_121_1_0_1_reg_7933       |  16|   0|   16|          0|
    |tmp_121_2_0_1_reg_7992       |  16|   0|   16|          0|
    |tmp_121_2_0_2_reg_7987       |  16|   0|   16|          0|
    |tmp_121_2_1_reg_7952         |  16|   0|   16|          0|
    |tmp_121_2_2_1_reg_7997       |  16|   0|   16|          0|
    |tmp_121_2_2_2_reg_8002       |  16|   0|   16|          0|
    |tmp_121_2_2_reg_7962         |  16|   0|   16|          0|
    |tmp_121_2_reg_7947           |  16|   0|   16|          0|
    |tmp_62_cast1_cast_reg_7425   |   7|   0|   16|          9|
    |tmp_63_cast_reg_7432         |   6|   0|    9|          3|
    |tmp_64_cast_cast_reg_7437    |   6|   0|   15|          9|
    |tmp_71_cast_reg_7543         |  16|   0|   17|          1|
    |tmp_cast_reg_7420            |   7|   0|    9|          2|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1780|   0| 1829|         49|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.2 | return value |
|input_height       |  in |    7|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    6|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    6|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    4|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    8|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
|kernel_0_address1  | out |    8|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce1       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q1        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

