digraph "HD107HDController&lt; DATA_PIN, CLOCK_PIN, RGB_ORDER, SPI_SPEED &gt;"
{
 // LATEX_PDF_SIZE
  bgcolor="transparent";
  edge [fontname=Helvetica,fontsize=10,labelfontname=Helvetica,labelfontsize=10];
  node [fontname=Helvetica,fontsize=10,shape=box,height=0.2,width=0.4];
  rankdir="LR";
  Node1 [id="Node000001",label="HD107HDController\<\l DATA_PIN, CLOCK_PIN,\l RGB_ORDER, SPI_SPEED \>",height=0.2,width=0.4,color="gray40", fillcolor="grey60", style="filled", fontcolor="black",tooltip="HD107HD is just the APA102HD with a default 40Mhz clock rate."];
  Node2 -> Node1 [id="edge1_Node000001_Node000002",dir="back",color="steelblue1",style="solid",tooltip=" "];
  Node2 [id="Node000002",label="APA102ControllerHD\l\< DATA_PIN, CLOCK_PIN,\l RGB, DATA_RATE_MHZ(40) \>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$df/d0d/group___clocked_chipsets.html",tooltip=" "];
  Node3 -> Node2 [id="edge2_Node000002_Node000003",dir="back",color="steelblue1",style="solid",tooltip=" "];
  Node3 [id="Node000003",label="APA102Controller\< DATA\l_PIN, CLOCK_PIN, RGB_ORDER,\l SPI_SPEED, fl::kFiveBitGammaCorrection\lMode_BitShift, uint32_t(0x00000000)\l, uint32_t(0x00000000)\>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$df/d0d/group___clocked_chipsets.html",tooltip=" "];
  Node4 -> Node3 [id="edge3_Node000003_Node000004",dir="back",color="steelblue1",style="solid",tooltip=" "];
  Node4 [id="Node000004",label="CPixelLEDController\l\< RGB_ORDER, LANES,\l MASK \>",height=0.2,width=0.4,color="red", fillcolor="#FFF0F0", style="filled",URL="$d0/dc9/class_c_pixel_l_e_d_controller.html",tooltip="Template extension of the CLEDController class."];
  Node6 -> Node3 [id="edge4_Node000003_Node000006",dir="back",color="orange",style="dashed",tooltip=" ",label=" \< DATA_PIN, CLOCK_PIN,\l RGB_ORDER, SPI_SPEED,\l fl::kFiveBitGammaCorrection\lMode_BitShift, uint32_t(0x00000000)\l, uint32_t(0x00000000)\>",fontcolor="grey" ];
  Node6 [id="Node000006",label="APA102Controller\< DATA\l_PIN, CLOCK_PIN, RGB_ORDER,\l SPI_SPEED, GAMMA_CORRECTION\l_MODE, START_FRAME, END_FRAME \>",height=0.2,width=0.4,color="red", fillcolor="#FFF0F0", style="filled",URL="$df/d0d/group___clocked_chipsets.html#d4/d96/class_a_p_a102_controller",tooltip="APA102 controller class."];
  Node9 -> Node2 [id="edge5_Node000002_Node000009",dir="back",color="orange",style="dashed",tooltip=" ",label=" \< DATA_PIN, CLOCK_PIN,\l RGB, DATA_RATE_MHZ(40) \>",fontcolor="grey" ];
  Node9 [id="Node000009",label="APA102ControllerHD\l\< DATA_PIN, CLOCK_PIN,\l RGB_ORDER, SPI_SPEED \>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$df/d0d/group___clocked_chipsets.html#d6/dc7/class_a_p_a102_controller_h_d",tooltip="APA102 high definition controller class."];
  Node10 -> Node9 [id="edge6_Node000009_Node000010",dir="back",color="steelblue1",style="solid",tooltip=" "];
  Node10 [id="Node000010",label="APA102Controller\< DATA\l_PIN, CLOCK_PIN, RGB,\l DATA_RATE_MHZ(6), fl::\lkFiveBitGammaCorrectionMode\l_BitShift, uint32_t(0x00000000)\l, uint32_t(0x00000000)\>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$df/d0d/group___clocked_chipsets.html",tooltip=" "];
  Node4 -> Node10 [id="edge7_Node000010_Node000004",dir="back",color="steelblue1",style="solid",tooltip=" "];
  Node6 -> Node10 [id="edge8_Node000010_Node000006",dir="back",color="orange",style="dashed",tooltip=" ",label=" \< DATA_PIN, CLOCK_PIN,\l RGB, DATA_RATE_MHZ(6)\l, fl::kFiveBitGammaCorrection\lMode_BitShift, uint32_t(0x00000000)\l, uint32_t(0x00000000)\>",fontcolor="grey" ];
}
