#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 24 17:09:48 2018
# Process ID: 16177
# Current directory: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch
# Command line: vivado
# Log file: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/vivado.log
# Journal file: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/vivado.jou
#-----------------------------------------------------------
start_gui
create_project posit_overlay /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay -part xc7z020clg400-1
set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
save_bd_design
create_peripheral user.org user posit_adder_es2 1.0 -dir /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:posit_adder_es2:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:posit_adder_es2:1.0]
write_peripheral [ipx::find_open_core user.org:user:posit_adder_es2:1.0]
set_property  ip_repo_paths  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_posit_adder_es2_v1_0 -directory /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/component.xml
update_compile_order -fileset sources_1
open_project /home/lledoux/Desktop/PhD/fpga/understanding_lvandam/posit_waveforms/posit_waveforms.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top positadd_4 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
synth_design -rtl -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top positadd [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
current_project edit_posit_adder_es2_v1_0
add_files -norecurse -copy_to /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/src /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd.sv
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/src {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_left.v /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_right.v}
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/src /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract.sv
update_compile_order -fileset sources_1
add_files -norecurse -copy_to /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/src /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv
update_compile_order -fileset sources_1
current_project posit_waveforms
current_project edit_posit_adder_es2_v1_0
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property previous_version_for_upgrade user.org:user:posit_adder_es2:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0 [current_project]
update_ip_catalog
startgroup
current_project posit_overlay
create_bd_cell -type ip -vlnv user.org:user:posit_adder_es2:1.0 posit_adder_es2_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/posit_adder_es2_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins posit_adder_es2_0/S00_AXI]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
make_wrapper -files [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name posit_adder_es2_v1_0_project -directory /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.tmp/posit_adder_es2_v1_0_project /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/component.xml
update_compile_order -fileset sources_1
current_project posit_overlay
import_files -norecurse {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_left.v /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_right.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/positadd.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_extract.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LOD_N.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LZD_N.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_left.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_right.v] -no_script -reset -force -quiet
remove_files  {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/positadd.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_extract.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_left.v /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_right.v}
file delete -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/positadd.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_extract.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_left.v /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_right.v
import_files -norecurse {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_left.v /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/positadd.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_extract.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/shift_right.v}
update_compile_order -fileset sources_1
reset_run design_1_posit_adder_es2_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/positadd.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_defines.sv] -no_script -reset -force -quiet
remove_files  {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/positadd.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_defines.sv}
file delete -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/positadd.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_defines.sv
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_extract.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_right.v] -no_script -reset -force -quiet
remove_files  {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_extract.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_right.v}
file delete -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/es2/posit_extract.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_right.v
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LOD_N.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LZD_N.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_left.v] -no_script -reset -force -quiet
remove_files  {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_left.v}
file delete -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LOD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/LZD_N.sv /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/shift_left.v
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/posit_common.vhd] -no_script -reset -force -quiet
remove_files  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/posit_common.vhd
file delete -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/imports/posit_arith_hdl/lib/posit_common.vhd
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd] -no_script -reset -force -quiet
remove_files  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/lib/posit_common.vhd
export_ip_user_files -of_objects  [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv] -no_script -reset -force -quiet
remove_files  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_arith_hdl/es2/posit_defines.sv
current_project posit_adder_es2_v1_0_project
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
config_webtalk -user on
update_ip_catalog
update_ip_catalog
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0/bsc_user_posit_adder_es2_1.0.zip [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_adder_es2_1.0
current_project posit_overlay
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project posit_waveforms
current_project posit_overlay
upgrade_ip -vlnv bsc:user:posit_adder_es2:1.0 [get_ips  design_1_posit_adder_es2_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_posit_adder_es2_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_posit_adder_es2_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_posit_adder_es2_0_0_synth_1
export_simulation -of_objects [get_files /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.ip_user_files/sim_scripts -ip_user_files_dir /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.ip_user_files -ipstatic_source_dir /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.cache/compile_simlib/modelsim} {questa=/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.cache/compile_simlib/questa} {ies=/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.cache/compile_simlib/ies} {xcelium=/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.cache/compile_simlib/xcelium} {vcs=/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.cache/compile_simlib/vcs} {riviera=/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd}
write_bd_tcl -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit.tcl
file copy -force /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/impl_1/design_1_wrapper.bit /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit.bit
