// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "karastuba_mul_templa_5.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic karastuba_mul_templa_5::ap_const_logic_1 = sc_dt::Log_1;
const sc_lv<4> karastuba_mul_templa_5::ap_const_lv4_0 = "0000";
const sc_logic karastuba_mul_templa_5::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<64> karastuba_mul_templa_5::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<32> karastuba_mul_templa_5::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<5> karastuba_mul_templa_5::ap_const_lv5_0 = "00000";
const bool karastuba_mul_templa_5::ap_const_boolean_1 = true;

karastuba_mul_templa_5::karastuba_mul_templa_5(sc_module_name name) : sc_module(name), mVcdFile(0) {
    z0_digits_data_V_U = new karastuba_mul_temtde("z0_digits_data_V_U");
    z0_digits_data_V_U->clk(ap_clk);
    z0_digits_data_V_U->reset(ap_rst);
    z0_digits_data_V_U->i_address0(karastuba_mul_MUL_st_2_U0_z0_digits_data_V_address0);
    z0_digits_data_V_U->i_ce0(karastuba_mul_MUL_st_2_U0_z0_digits_data_V_ce0);
    z0_digits_data_V_U->i_we0(karastuba_mul_MUL_st_2_U0_z0_digits_data_V_we0);
    z0_digits_data_V_U->i_d0(karastuba_mul_MUL_st_2_U0_z0_digits_data_V_d0);
    z0_digits_data_V_U->i_q0(z0_digits_data_V_i_q0);
    z0_digits_data_V_U->t_address0(karastuba_mul_ADD_SU_2_U0_z0_digits_data_V_address0);
    z0_digits_data_V_U->t_ce0(karastuba_mul_ADD_SU_2_U0_z0_digits_data_V_ce0);
    z0_digits_data_V_U->t_we0(ap_var_for_const0);
    z0_digits_data_V_U->t_d0(ap_var_for_const1);
    z0_digits_data_V_U->t_q0(z0_digits_data_V_t_q0);
    z0_digits_data_V_U->i_ce(ap_var_for_const2);
    z0_digits_data_V_U->t_ce(ap_var_for_const2);
    z0_digits_data_V_U->i_full_n(z0_digits_data_V_i_full_n);
    z0_digits_data_V_U->i_write(ap_channel_done_z0_digits_data_V);
    z0_digits_data_V_U->t_empty_n(z0_digits_data_V_t_empty_n);
    z0_digits_data_V_U->t_read(karastuba_mul_ADD_SU_2_U0_ap_ready);
    z2_digits_data_V_U = new karastuba_mul_temtde("z2_digits_data_V_U");
    z2_digits_data_V_U->clk(ap_clk);
    z2_digits_data_V_U->reset(ap_rst);
    z2_digits_data_V_U->i_address0(karastuba_mul_MUL_st_2_U0_z2_digits_data_V_address0);
    z2_digits_data_V_U->i_ce0(karastuba_mul_MUL_st_2_U0_z2_digits_data_V_ce0);
    z2_digits_data_V_U->i_we0(karastuba_mul_MUL_st_2_U0_z2_digits_data_V_we0);
    z2_digits_data_V_U->i_d0(karastuba_mul_MUL_st_2_U0_z2_digits_data_V_d0);
    z2_digits_data_V_U->i_q0(z2_digits_data_V_i_q0);
    z2_digits_data_V_U->t_address0(karastuba_mul_ADD_SU_2_U0_z2_digits_data_V_address0);
    z2_digits_data_V_U->t_ce0(karastuba_mul_ADD_SU_2_U0_z2_digits_data_V_ce0);
    z2_digits_data_V_U->t_we0(ap_var_for_const0);
    z2_digits_data_V_U->t_d0(ap_var_for_const1);
    z2_digits_data_V_U->t_q0(z2_digits_data_V_t_q0);
    z2_digits_data_V_U->i_ce(ap_var_for_const2);
    z2_digits_data_V_U->t_ce(ap_var_for_const2);
    z2_digits_data_V_U->i_full_n(z2_digits_data_V_i_full_n);
    z2_digits_data_V_U->i_write(ap_channel_done_z2_digits_data_V);
    z2_digits_data_V_U->t_empty_n(z2_digits_data_V_t_empty_n);
    z2_digits_data_V_U->t_read(karastuba_mul_ADD_SU_2_U0_ap_ready);
    cross_mul_digits_dat_U = new karastuba_mul_temtde("cross_mul_digits_dat_U");
    cross_mul_digits_dat_U->clk(ap_clk);
    cross_mul_digits_dat_U->reset(ap_rst);
    cross_mul_digits_dat_U->i_address0(karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_address0);
    cross_mul_digits_dat_U->i_ce0(karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_ce0);
    cross_mul_digits_dat_U->i_we0(karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_we0);
    cross_mul_digits_dat_U->i_d0(karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_d0);
    cross_mul_digits_dat_U->i_q0(cross_mul_digits_dat_i_q0);
    cross_mul_digits_dat_U->t_address0(karastuba_mul_ADD_SU_2_U0_cross_mul_digits_data_V_address0);
    cross_mul_digits_dat_U->t_ce0(karastuba_mul_ADD_SU_2_U0_cross_mul_digits_data_V_ce0);
    cross_mul_digits_dat_U->t_we0(ap_var_for_const0);
    cross_mul_digits_dat_U->t_d0(ap_var_for_const1);
    cross_mul_digits_dat_U->t_q0(cross_mul_digits_dat_t_q0);
    cross_mul_digits_dat_U->i_ce(ap_var_for_const2);
    cross_mul_digits_dat_U->t_ce(ap_var_for_const2);
    cross_mul_digits_dat_U->i_full_n(cross_mul_digits_dat_i_full_n);
    cross_mul_digits_dat_U->i_write(ap_channel_done_cross_mul_digits_dat);
    cross_mul_digits_dat_U->t_empty_n(cross_mul_digits_dat_t_empty_n);
    cross_mul_digits_dat_U->t_read(karastuba_mul_ADD_SU_2_U0_ap_ready);
    inter_lhs_digits_dat_U = new karastuba_mul_temtde("inter_lhs_digits_dat_U");
    inter_lhs_digits_dat_U->clk(ap_clk);
    inter_lhs_digits_dat_U->reset(ap_rst);
    inter_lhs_digits_dat_U->i_address0(karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_address0);
    inter_lhs_digits_dat_U->i_ce0(karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_ce0);
    inter_lhs_digits_dat_U->i_we0(karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_we0);
    inter_lhs_digits_dat_U->i_d0(karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_d0);
    inter_lhs_digits_dat_U->i_q0(inter_lhs_digits_dat_i_q0);
    inter_lhs_digits_dat_U->t_address0(karastuba_mul_ADD_SU_2_U0_lhs_digits_data_V_address0);
    inter_lhs_digits_dat_U->t_ce0(karastuba_mul_ADD_SU_2_U0_lhs_digits_data_V_ce0);
    inter_lhs_digits_dat_U->t_we0(ap_var_for_const0);
    inter_lhs_digits_dat_U->t_d0(ap_var_for_const1);
    inter_lhs_digits_dat_U->t_q0(inter_lhs_digits_dat_t_q0);
    inter_lhs_digits_dat_U->i_ce(ap_var_for_const2);
    inter_lhs_digits_dat_U->t_ce(ap_var_for_const2);
    inter_lhs_digits_dat_U->i_full_n(inter_lhs_digits_dat_i_full_n);
    inter_lhs_digits_dat_U->i_write(ap_channel_done_inter_lhs_digits_dat);
    inter_lhs_digits_dat_U->t_empty_n(inter_lhs_digits_dat_t_empty_n);
    inter_lhs_digits_dat_U->t_read(karastuba_mul_ADD_SU_2_U0_ap_ready);
    inter_rhs_digits_dat_U = new karastuba_mul_temtde("inter_rhs_digits_dat_U");
    inter_rhs_digits_dat_U->clk(ap_clk);
    inter_rhs_digits_dat_U->reset(ap_rst);
    inter_rhs_digits_dat_U->i_address0(karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_address0);
    inter_rhs_digits_dat_U->i_ce0(karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_ce0);
    inter_rhs_digits_dat_U->i_we0(karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_we0);
    inter_rhs_digits_dat_U->i_d0(karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_d0);
    inter_rhs_digits_dat_U->i_q0(inter_rhs_digits_dat_i_q0);
    inter_rhs_digits_dat_U->t_address0(karastuba_mul_ADD_SU_2_U0_rhs_digits_data_V_address0);
    inter_rhs_digits_dat_U->t_ce0(karastuba_mul_ADD_SU_2_U0_rhs_digits_data_V_ce0);
    inter_rhs_digits_dat_U->t_we0(ap_var_for_const0);
    inter_rhs_digits_dat_U->t_d0(ap_var_for_const1);
    inter_rhs_digits_dat_U->t_q0(inter_rhs_digits_dat_t_q0);
    inter_rhs_digits_dat_U->i_ce(ap_var_for_const2);
    inter_rhs_digits_dat_U->t_ce(ap_var_for_const2);
    inter_rhs_digits_dat_U->i_full_n(inter_rhs_digits_dat_i_full_n);
    inter_rhs_digits_dat_U->i_write(ap_channel_done_inter_rhs_digits_dat);
    inter_rhs_digits_dat_U->t_empty_n(inter_rhs_digits_dat_t_empty_n);
    inter_rhs_digits_dat_U->t_read(karastuba_mul_ADD_SU_2_U0_ap_ready);
    karastuba_mul_MUL_st_2_U0 = new karastuba_mul_MUL_st_2("karastuba_mul_MUL_st_2_U0");
    karastuba_mul_MUL_st_2_U0->ap_clk(ap_clk);
    karastuba_mul_MUL_st_2_U0->ap_rst(ap_rst);
    karastuba_mul_MUL_st_2_U0->ap_start(karastuba_mul_MUL_st_2_U0_ap_start);
    karastuba_mul_MUL_st_2_U0->ap_done(karastuba_mul_MUL_st_2_U0_ap_done);
    karastuba_mul_MUL_st_2_U0->ap_continue(karastuba_mul_MUL_st_2_U0_ap_continue);
    karastuba_mul_MUL_st_2_U0->ap_idle(karastuba_mul_MUL_st_2_U0_ap_idle);
    karastuba_mul_MUL_st_2_U0->ap_ready(karastuba_mul_MUL_st_2_U0_ap_ready);
    karastuba_mul_MUL_st_2_U0->lhs_tmp_bits_read(lhs_tmp_bits_read);
    karastuba_mul_MUL_st_2_U0->lhs_digits_data_V_address0(karastuba_mul_MUL_st_2_U0_lhs_digits_data_V_address0);
    karastuba_mul_MUL_st_2_U0->lhs_digits_data_V_ce0(karastuba_mul_MUL_st_2_U0_lhs_digits_data_V_ce0);
    karastuba_mul_MUL_st_2_U0->lhs_digits_data_V_q0(lhs_digits_data_V_q0);
    karastuba_mul_MUL_st_2_U0->rhs_tmp_bits_read(rhs_tmp_bits_read);
    karastuba_mul_MUL_st_2_U0->rhs_digits_data_V_address0(karastuba_mul_MUL_st_2_U0_rhs_digits_data_V_address0);
    karastuba_mul_MUL_st_2_U0->rhs_digits_data_V_ce0(karastuba_mul_MUL_st_2_U0_rhs_digits_data_V_ce0);
    karastuba_mul_MUL_st_2_U0->rhs_digits_data_V_q0(rhs_digits_data_V_q0);
    karastuba_mul_MUL_st_2_U0->z0_digits_data_V_address0(karastuba_mul_MUL_st_2_U0_z0_digits_data_V_address0);
    karastuba_mul_MUL_st_2_U0->z0_digits_data_V_ce0(karastuba_mul_MUL_st_2_U0_z0_digits_data_V_ce0);
    karastuba_mul_MUL_st_2_U0->z0_digits_data_V_we0(karastuba_mul_MUL_st_2_U0_z0_digits_data_V_we0);
    karastuba_mul_MUL_st_2_U0->z0_digits_data_V_d0(karastuba_mul_MUL_st_2_U0_z0_digits_data_V_d0);
    karastuba_mul_MUL_st_2_U0->z2_digits_data_V_address0(karastuba_mul_MUL_st_2_U0_z2_digits_data_V_address0);
    karastuba_mul_MUL_st_2_U0->z2_digits_data_V_ce0(karastuba_mul_MUL_st_2_U0_z2_digits_data_V_ce0);
    karastuba_mul_MUL_st_2_U0->z2_digits_data_V_we0(karastuba_mul_MUL_st_2_U0_z2_digits_data_V_we0);
    karastuba_mul_MUL_st_2_U0->z2_digits_data_V_d0(karastuba_mul_MUL_st_2_U0_z2_digits_data_V_d0);
    karastuba_mul_MUL_st_2_U0->cross_mul_digits_dat_address0(karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_address0);
    karastuba_mul_MUL_st_2_U0->cross_mul_digits_dat_ce0(karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_ce0);
    karastuba_mul_MUL_st_2_U0->cross_mul_digits_dat_we0(karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_we0);
    karastuba_mul_MUL_st_2_U0->cross_mul_digits_dat_d0(karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_d0);
    karastuba_mul_MUL_st_2_U0->inter_lhs_digits_dat_address0(karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_address0);
    karastuba_mul_MUL_st_2_U0->inter_lhs_digits_dat_ce0(karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_ce0);
    karastuba_mul_MUL_st_2_U0->inter_lhs_digits_dat_we0(karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_we0);
    karastuba_mul_MUL_st_2_U0->inter_lhs_digits_dat_d0(karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_d0);
    karastuba_mul_MUL_st_2_U0->inter_rhs_digits_dat_address0(karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_address0);
    karastuba_mul_MUL_st_2_U0->inter_rhs_digits_dat_ce0(karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_ce0);
    karastuba_mul_MUL_st_2_U0->inter_rhs_digits_dat_we0(karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_we0);
    karastuba_mul_MUL_st_2_U0->inter_rhs_digits_dat_d0(karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_d0);
    karastuba_mul_MUL_st_2_U0->ap_return_0(karastuba_mul_MUL_st_2_U0_ap_return_0);
    karastuba_mul_MUL_st_2_U0->ap_return_1(karastuba_mul_MUL_st_2_U0_ap_return_1);
    karastuba_mul_MUL_st_2_U0->ap_return_2(karastuba_mul_MUL_st_2_U0_ap_return_2);
    karastuba_mul_MUL_st_2_U0->ap_return_3(karastuba_mul_MUL_st_2_U0_ap_return_3);
    karastuba_mul_MUL_st_2_U0->ap_return_4(karastuba_mul_MUL_st_2_U0_ap_return_4);
    karastuba_mul_ADD_SU_2_U0 = new karastuba_mul_ADD_SU_2("karastuba_mul_ADD_SU_2_U0");
    karastuba_mul_ADD_SU_2_U0->ap_clk(ap_clk);
    karastuba_mul_ADD_SU_2_U0->ap_rst(ap_rst);
    karastuba_mul_ADD_SU_2_U0->ap_start(karastuba_mul_ADD_SU_2_U0_ap_start);
    karastuba_mul_ADD_SU_2_U0->ap_done(karastuba_mul_ADD_SU_2_U0_ap_done);
    karastuba_mul_ADD_SU_2_U0->ap_continue(karastuba_mul_ADD_SU_2_U0_ap_continue);
    karastuba_mul_ADD_SU_2_U0->ap_idle(karastuba_mul_ADD_SU_2_U0_ap_idle);
    karastuba_mul_ADD_SU_2_U0->ap_ready(karastuba_mul_ADD_SU_2_U0_ap_ready);
    karastuba_mul_ADD_SU_2_U0->z0_tmp_bits_read(z0_tmp_bits_dout);
    karastuba_mul_ADD_SU_2_U0->z0_digits_data_V_address0(karastuba_mul_ADD_SU_2_U0_z0_digits_data_V_address0);
    karastuba_mul_ADD_SU_2_U0->z0_digits_data_V_ce0(karastuba_mul_ADD_SU_2_U0_z0_digits_data_V_ce0);
    karastuba_mul_ADD_SU_2_U0->z0_digits_data_V_q0(z0_digits_data_V_t_q0);
    karastuba_mul_ADD_SU_2_U0->z2_tmp_bits_read(z2_tmp_bits_dout);
    karastuba_mul_ADD_SU_2_U0->z2_digits_data_V_address0(karastuba_mul_ADD_SU_2_U0_z2_digits_data_V_address0);
    karastuba_mul_ADD_SU_2_U0->z2_digits_data_V_ce0(karastuba_mul_ADD_SU_2_U0_z2_digits_data_V_ce0);
    karastuba_mul_ADD_SU_2_U0->z2_digits_data_V_q0(z2_digits_data_V_t_q0);
    karastuba_mul_ADD_SU_2_U0->cross_mul_tmp_bits_read(cross_mul_tmp_bits_dout);
    karastuba_mul_ADD_SU_2_U0->cross_mul_digits_data_V_address0(karastuba_mul_ADD_SU_2_U0_cross_mul_digits_data_V_address0);
    karastuba_mul_ADD_SU_2_U0->cross_mul_digits_data_V_ce0(karastuba_mul_ADD_SU_2_U0_cross_mul_digits_data_V_ce0);
    karastuba_mul_ADD_SU_2_U0->cross_mul_digits_data_V_q0(cross_mul_digits_dat_t_q0);
    karastuba_mul_ADD_SU_2_U0->lhs_tmp_bits_read(inter_lhs_tmp_bits_dout);
    karastuba_mul_ADD_SU_2_U0->lhs_digits_data_V_address0(karastuba_mul_ADD_SU_2_U0_lhs_digits_data_V_address0);
    karastuba_mul_ADD_SU_2_U0->lhs_digits_data_V_ce0(karastuba_mul_ADD_SU_2_U0_lhs_digits_data_V_ce0);
    karastuba_mul_ADD_SU_2_U0->lhs_digits_data_V_q0(inter_lhs_digits_dat_t_q0);
    karastuba_mul_ADD_SU_2_U0->rhs_tmp_bits_read(inter_rhs_tmp_bits_dout);
    karastuba_mul_ADD_SU_2_U0->rhs_digits_data_V_address0(karastuba_mul_ADD_SU_2_U0_rhs_digits_data_V_address0);
    karastuba_mul_ADD_SU_2_U0->rhs_digits_data_V_ce0(karastuba_mul_ADD_SU_2_U0_rhs_digits_data_V_ce0);
    karastuba_mul_ADD_SU_2_U0->rhs_digits_data_V_q0(inter_rhs_digits_dat_t_q0);
    karastuba_mul_ADD_SU_2_U0->res_tmp_bits(karastuba_mul_ADD_SU_2_U0_res_tmp_bits);
    karastuba_mul_ADD_SU_2_U0->res_tmp_bits_ap_vld(karastuba_mul_ADD_SU_2_U0_res_tmp_bits_ap_vld);
    karastuba_mul_ADD_SU_2_U0->res_digits_data_V_address0(karastuba_mul_ADD_SU_2_U0_res_digits_data_V_address0);
    karastuba_mul_ADD_SU_2_U0->res_digits_data_V_ce0(karastuba_mul_ADD_SU_2_U0_res_digits_data_V_ce0);
    karastuba_mul_ADD_SU_2_U0->res_digits_data_V_we0(karastuba_mul_ADD_SU_2_U0_res_digits_data_V_we0);
    karastuba_mul_ADD_SU_2_U0->res_digits_data_V_d0(karastuba_mul_ADD_SU_2_U0_res_digits_data_V_d0);
    z0_tmp_bits_U = new fifo_w32_d2_A("z0_tmp_bits_U");
    z0_tmp_bits_U->clk(ap_clk);
    z0_tmp_bits_U->reset(ap_rst);
    z0_tmp_bits_U->if_read_ce(ap_var_for_const2);
    z0_tmp_bits_U->if_write_ce(ap_var_for_const2);
    z0_tmp_bits_U->if_din(karastuba_mul_MUL_st_2_U0_ap_return_0);
    z0_tmp_bits_U->if_full_n(z0_tmp_bits_full_n);
    z0_tmp_bits_U->if_write(ap_channel_done_z0_tmp_bits);
    z0_tmp_bits_U->if_dout(z0_tmp_bits_dout);
    z0_tmp_bits_U->if_empty_n(z0_tmp_bits_empty_n);
    z0_tmp_bits_U->if_read(karastuba_mul_ADD_SU_2_U0_ap_ready);
    z2_tmp_bits_U = new fifo_w32_d2_A("z2_tmp_bits_U");
    z2_tmp_bits_U->clk(ap_clk);
    z2_tmp_bits_U->reset(ap_rst);
    z2_tmp_bits_U->if_read_ce(ap_var_for_const2);
    z2_tmp_bits_U->if_write_ce(ap_var_for_const2);
    z2_tmp_bits_U->if_din(karastuba_mul_MUL_st_2_U0_ap_return_1);
    z2_tmp_bits_U->if_full_n(z2_tmp_bits_full_n);
    z2_tmp_bits_U->if_write(ap_channel_done_z2_tmp_bits);
    z2_tmp_bits_U->if_dout(z2_tmp_bits_dout);
    z2_tmp_bits_U->if_empty_n(z2_tmp_bits_empty_n);
    z2_tmp_bits_U->if_read(karastuba_mul_ADD_SU_2_U0_ap_ready);
    cross_mul_tmp_bits_U = new fifo_w32_d2_A("cross_mul_tmp_bits_U");
    cross_mul_tmp_bits_U->clk(ap_clk);
    cross_mul_tmp_bits_U->reset(ap_rst);
    cross_mul_tmp_bits_U->if_read_ce(ap_var_for_const2);
    cross_mul_tmp_bits_U->if_write_ce(ap_var_for_const2);
    cross_mul_tmp_bits_U->if_din(karastuba_mul_MUL_st_2_U0_ap_return_2);
    cross_mul_tmp_bits_U->if_full_n(cross_mul_tmp_bits_full_n);
    cross_mul_tmp_bits_U->if_write(ap_channel_done_cross_mul_tmp_bits);
    cross_mul_tmp_bits_U->if_dout(cross_mul_tmp_bits_dout);
    cross_mul_tmp_bits_U->if_empty_n(cross_mul_tmp_bits_empty_n);
    cross_mul_tmp_bits_U->if_read(karastuba_mul_ADD_SU_2_U0_ap_ready);
    inter_lhs_tmp_bits_U = new fifo_w32_d2_A("inter_lhs_tmp_bits_U");
    inter_lhs_tmp_bits_U->clk(ap_clk);
    inter_lhs_tmp_bits_U->reset(ap_rst);
    inter_lhs_tmp_bits_U->if_read_ce(ap_var_for_const2);
    inter_lhs_tmp_bits_U->if_write_ce(ap_var_for_const2);
    inter_lhs_tmp_bits_U->if_din(karastuba_mul_MUL_st_2_U0_ap_return_3);
    inter_lhs_tmp_bits_U->if_full_n(inter_lhs_tmp_bits_full_n);
    inter_lhs_tmp_bits_U->if_write(ap_channel_done_inter_lhs_tmp_bits);
    inter_lhs_tmp_bits_U->if_dout(inter_lhs_tmp_bits_dout);
    inter_lhs_tmp_bits_U->if_empty_n(inter_lhs_tmp_bits_empty_n);
    inter_lhs_tmp_bits_U->if_read(karastuba_mul_ADD_SU_2_U0_ap_ready);
    inter_rhs_tmp_bits_U = new fifo_w32_d2_A("inter_rhs_tmp_bits_U");
    inter_rhs_tmp_bits_U->clk(ap_clk);
    inter_rhs_tmp_bits_U->reset(ap_rst);
    inter_rhs_tmp_bits_U->if_read_ce(ap_var_for_const2);
    inter_rhs_tmp_bits_U->if_write_ce(ap_var_for_const2);
    inter_rhs_tmp_bits_U->if_din(karastuba_mul_MUL_st_2_U0_ap_return_4);
    inter_rhs_tmp_bits_U->if_full_n(inter_rhs_tmp_bits_full_n);
    inter_rhs_tmp_bits_U->if_write(ap_channel_done_inter_rhs_tmp_bits);
    inter_rhs_tmp_bits_U->if_dout(inter_rhs_tmp_bits_dout);
    inter_rhs_tmp_bits_U->if_empty_n(inter_rhs_tmp_bits_empty_n);
    inter_rhs_tmp_bits_U->if_read(karastuba_mul_ADD_SU_2_U0_ap_ready);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_channel_done_cross_mul_digits_dat);
    sensitive << ( karastuba_mul_MUL_st_2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_cross_mul_digits_dat );

    SC_METHOD(thread_ap_channel_done_cross_mul_tmp_bits);
    sensitive << ( karastuba_mul_MUL_st_2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_cross_mul_tmp_bits );

    SC_METHOD(thread_ap_channel_done_inter_lhs_digits_dat);
    sensitive << ( karastuba_mul_MUL_st_2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_inter_lhs_digits_dat );

    SC_METHOD(thread_ap_channel_done_inter_lhs_tmp_bits);
    sensitive << ( karastuba_mul_MUL_st_2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_inter_lhs_tmp_bits );

    SC_METHOD(thread_ap_channel_done_inter_rhs_digits_dat);
    sensitive << ( karastuba_mul_MUL_st_2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_inter_rhs_digits_dat );

    SC_METHOD(thread_ap_channel_done_inter_rhs_tmp_bits);
    sensitive << ( karastuba_mul_MUL_st_2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_inter_rhs_tmp_bits );

    SC_METHOD(thread_ap_channel_done_z0_digits_data_V);
    sensitive << ( karastuba_mul_MUL_st_2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_z0_digits_data_V );

    SC_METHOD(thread_ap_channel_done_z0_tmp_bits);
    sensitive << ( karastuba_mul_MUL_st_2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_z0_tmp_bits );

    SC_METHOD(thread_ap_channel_done_z2_digits_data_V);
    sensitive << ( karastuba_mul_MUL_st_2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_z2_digits_data_V );

    SC_METHOD(thread_ap_channel_done_z2_tmp_bits);
    sensitive << ( karastuba_mul_MUL_st_2_U0_ap_done );
    sensitive << ( ap_sync_reg_channel_write_z2_tmp_bits );

    SC_METHOD(thread_ap_done);
    sensitive << ( karastuba_mul_ADD_SU_2_U0_ap_done );

    SC_METHOD(thread_ap_idle);
    sensitive << ( karastuba_mul_MUL_st_2_U0_ap_idle );
    sensitive << ( karastuba_mul_ADD_SU_2_U0_ap_idle );
    sensitive << ( z0_digits_data_V_t_empty_n );
    sensitive << ( z2_digits_data_V_t_empty_n );
    sensitive << ( cross_mul_digits_dat_t_empty_n );
    sensitive << ( inter_lhs_digits_dat_t_empty_n );
    sensitive << ( inter_rhs_digits_dat_t_empty_n );
    sensitive << ( z0_tmp_bits_empty_n );
    sensitive << ( z2_tmp_bits_empty_n );
    sensitive << ( cross_mul_tmp_bits_empty_n );
    sensitive << ( inter_lhs_tmp_bits_empty_n );
    sensitive << ( inter_rhs_tmp_bits_empty_n );

    SC_METHOD(thread_ap_ready);
    sensitive << ( karastuba_mul_MUL_st_2_U0_ap_ready );

    SC_METHOD(thread_ap_sync_channel_write_cross_mul_digits_dat);
    sensitive << ( ap_channel_done_cross_mul_digits_dat );
    sensitive << ( karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_full_n );
    sensitive << ( ap_sync_reg_channel_write_cross_mul_digits_dat );

    SC_METHOD(thread_ap_sync_channel_write_cross_mul_tmp_bits);
    sensitive << ( ap_channel_done_cross_mul_tmp_bits );
    sensitive << ( cross_mul_tmp_bits_full_n );
    sensitive << ( ap_sync_reg_channel_write_cross_mul_tmp_bits );

    SC_METHOD(thread_ap_sync_channel_write_inter_lhs_digits_dat);
    sensitive << ( ap_channel_done_inter_lhs_digits_dat );
    sensitive << ( karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_full_n );
    sensitive << ( ap_sync_reg_channel_write_inter_lhs_digits_dat );

    SC_METHOD(thread_ap_sync_channel_write_inter_lhs_tmp_bits);
    sensitive << ( ap_channel_done_inter_lhs_tmp_bits );
    sensitive << ( inter_lhs_tmp_bits_full_n );
    sensitive << ( ap_sync_reg_channel_write_inter_lhs_tmp_bits );

    SC_METHOD(thread_ap_sync_channel_write_inter_rhs_digits_dat);
    sensitive << ( ap_channel_done_inter_rhs_digits_dat );
    sensitive << ( karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_full_n );
    sensitive << ( ap_sync_reg_channel_write_inter_rhs_digits_dat );

    SC_METHOD(thread_ap_sync_channel_write_inter_rhs_tmp_bits);
    sensitive << ( ap_channel_done_inter_rhs_tmp_bits );
    sensitive << ( inter_rhs_tmp_bits_full_n );
    sensitive << ( ap_sync_reg_channel_write_inter_rhs_tmp_bits );

    SC_METHOD(thread_ap_sync_channel_write_z0_digits_data_V);
    sensitive << ( ap_channel_done_z0_digits_data_V );
    sensitive << ( karastuba_mul_MUL_st_2_U0_z0_digits_data_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_z0_digits_data_V );

    SC_METHOD(thread_ap_sync_channel_write_z0_tmp_bits);
    sensitive << ( ap_channel_done_z0_tmp_bits );
    sensitive << ( z0_tmp_bits_full_n );
    sensitive << ( ap_sync_reg_channel_write_z0_tmp_bits );

    SC_METHOD(thread_ap_sync_channel_write_z2_digits_data_V);
    sensitive << ( ap_channel_done_z2_digits_data_V );
    sensitive << ( karastuba_mul_MUL_st_2_U0_z2_digits_data_V_full_n );
    sensitive << ( ap_sync_reg_channel_write_z2_digits_data_V );

    SC_METHOD(thread_ap_sync_channel_write_z2_tmp_bits);
    sensitive << ( ap_channel_done_z2_tmp_bits );
    sensitive << ( z2_tmp_bits_full_n );
    sensitive << ( ap_sync_reg_channel_write_z2_tmp_bits );

    SC_METHOD(thread_ap_sync_continue);
    sensitive << ( ap_continue );

    SC_METHOD(thread_ap_sync_done);
    sensitive << ( karastuba_mul_ADD_SU_2_U0_ap_done );

    SC_METHOD(thread_ap_sync_ready);
    sensitive << ( karastuba_mul_MUL_st_2_U0_ap_ready );

    SC_METHOD(thread_karastuba_mul_ADD_SU_2_U0_ap_continue);
    sensitive << ( ap_continue );

    SC_METHOD(thread_karastuba_mul_ADD_SU_2_U0_ap_start);
    sensitive << ( z0_digits_data_V_t_empty_n );
    sensitive << ( z2_digits_data_V_t_empty_n );
    sensitive << ( cross_mul_digits_dat_t_empty_n );
    sensitive << ( inter_lhs_digits_dat_t_empty_n );
    sensitive << ( inter_rhs_digits_dat_t_empty_n );
    sensitive << ( z0_tmp_bits_empty_n );
    sensitive << ( z2_tmp_bits_empty_n );
    sensitive << ( cross_mul_tmp_bits_empty_n );
    sensitive << ( inter_lhs_tmp_bits_empty_n );
    sensitive << ( inter_rhs_tmp_bits_empty_n );

    SC_METHOD(thread_karastuba_mul_ADD_SU_2_U0_start_full_n);

    SC_METHOD(thread_karastuba_mul_ADD_SU_2_U0_start_write);

    SC_METHOD(thread_karastuba_mul_MUL_st_2_U0_ap_continue);
    sensitive << ( ap_sync_channel_write_inter_rhs_tmp_bits );
    sensitive << ( ap_sync_channel_write_inter_lhs_tmp_bits );
    sensitive << ( ap_sync_channel_write_cross_mul_tmp_bits );
    sensitive << ( ap_sync_channel_write_z2_tmp_bits );
    sensitive << ( ap_sync_channel_write_z0_tmp_bits );
    sensitive << ( ap_sync_channel_write_inter_rhs_digits_dat );
    sensitive << ( ap_sync_channel_write_inter_lhs_digits_dat );
    sensitive << ( ap_sync_channel_write_cross_mul_digits_dat );
    sensitive << ( ap_sync_channel_write_z2_digits_data_V );
    sensitive << ( ap_sync_channel_write_z0_digits_data_V );

    SC_METHOD(thread_karastuba_mul_MUL_st_2_U0_ap_start);
    sensitive << ( ap_start );

    SC_METHOD(thread_karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_full_n);
    sensitive << ( cross_mul_digits_dat_i_full_n );

    SC_METHOD(thread_karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_full_n);
    sensitive << ( inter_lhs_digits_dat_i_full_n );

    SC_METHOD(thread_karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_full_n);
    sensitive << ( inter_rhs_digits_dat_i_full_n );

    SC_METHOD(thread_karastuba_mul_MUL_st_2_U0_start_full_n);

    SC_METHOD(thread_karastuba_mul_MUL_st_2_U0_start_write);

    SC_METHOD(thread_karastuba_mul_MUL_st_2_U0_z0_digits_data_V_full_n);
    sensitive << ( z0_digits_data_V_i_full_n );

    SC_METHOD(thread_karastuba_mul_MUL_st_2_U0_z2_digits_data_V_full_n);
    sensitive << ( z2_digits_data_V_i_full_n );

    SC_METHOD(thread_lhs_digits_data_V_address0);
    sensitive << ( karastuba_mul_MUL_st_2_U0_lhs_digits_data_V_address0 );

    SC_METHOD(thread_lhs_digits_data_V_address1);

    SC_METHOD(thread_lhs_digits_data_V_ce0);
    sensitive << ( karastuba_mul_MUL_st_2_U0_lhs_digits_data_V_ce0 );

    SC_METHOD(thread_lhs_digits_data_V_ce1);

    SC_METHOD(thread_lhs_digits_data_V_d0);

    SC_METHOD(thread_lhs_digits_data_V_d1);

    SC_METHOD(thread_lhs_digits_data_V_we0);

    SC_METHOD(thread_lhs_digits_data_V_we1);

    SC_METHOD(thread_res_digits_data_V_address0);
    sensitive << ( karastuba_mul_ADD_SU_2_U0_res_digits_data_V_address0 );

    SC_METHOD(thread_res_digits_data_V_address1);

    SC_METHOD(thread_res_digits_data_V_ce0);
    sensitive << ( karastuba_mul_ADD_SU_2_U0_res_digits_data_V_ce0 );

    SC_METHOD(thread_res_digits_data_V_ce1);

    SC_METHOD(thread_res_digits_data_V_d0);
    sensitive << ( karastuba_mul_ADD_SU_2_U0_res_digits_data_V_d0 );

    SC_METHOD(thread_res_digits_data_V_d1);

    SC_METHOD(thread_res_digits_data_V_we0);
    sensitive << ( karastuba_mul_ADD_SU_2_U0_res_digits_data_V_we0 );

    SC_METHOD(thread_res_digits_data_V_we1);

    SC_METHOD(thread_res_tmp_bits);
    sensitive << ( karastuba_mul_ADD_SU_2_U0_res_tmp_bits );

    SC_METHOD(thread_res_tmp_bits_ap_vld);
    sensitive << ( karastuba_mul_ADD_SU_2_U0_res_tmp_bits_ap_vld );

    SC_METHOD(thread_rhs_digits_data_V_address0);
    sensitive << ( karastuba_mul_MUL_st_2_U0_rhs_digits_data_V_address0 );

    SC_METHOD(thread_rhs_digits_data_V_address1);

    SC_METHOD(thread_rhs_digits_data_V_ce0);
    sensitive << ( karastuba_mul_MUL_st_2_U0_rhs_digits_data_V_ce0 );

    SC_METHOD(thread_rhs_digits_data_V_ce1);

    SC_METHOD(thread_rhs_digits_data_V_d0);

    SC_METHOD(thread_rhs_digits_data_V_d1);

    SC_METHOD(thread_rhs_digits_data_V_we0);

    SC_METHOD(thread_rhs_digits_data_V_we1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    ap_sync_reg_channel_write_inter_rhs_tmp_bits = SC_LOGIC_0;
    ap_sync_reg_channel_write_inter_lhs_tmp_bits = SC_LOGIC_0;
    ap_sync_reg_channel_write_cross_mul_tmp_bits = SC_LOGIC_0;
    ap_sync_reg_channel_write_z2_tmp_bits = SC_LOGIC_0;
    ap_sync_reg_channel_write_z0_tmp_bits = SC_LOGIC_0;
    ap_sync_reg_channel_write_inter_rhs_digits_dat = SC_LOGIC_0;
    ap_sync_reg_channel_write_inter_lhs_digits_dat = SC_LOGIC_0;
    ap_sync_reg_channel_write_cross_mul_digits_dat = SC_LOGIC_0;
    ap_sync_reg_channel_write_z2_digits_data_V = SC_LOGIC_0;
    ap_sync_reg_channel_write_z0_digits_data_V = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "karastuba_mul_templa_5_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, lhs_tmp_bits_read, "(port)lhs_tmp_bits_read");
    sc_trace(mVcdFile, lhs_digits_data_V_address0, "(port)lhs_digits_data_V_address0");
    sc_trace(mVcdFile, lhs_digits_data_V_ce0, "(port)lhs_digits_data_V_ce0");
    sc_trace(mVcdFile, lhs_digits_data_V_d0, "(port)lhs_digits_data_V_d0");
    sc_trace(mVcdFile, lhs_digits_data_V_q0, "(port)lhs_digits_data_V_q0");
    sc_trace(mVcdFile, lhs_digits_data_V_we0, "(port)lhs_digits_data_V_we0");
    sc_trace(mVcdFile, lhs_digits_data_V_address1, "(port)lhs_digits_data_V_address1");
    sc_trace(mVcdFile, lhs_digits_data_V_ce1, "(port)lhs_digits_data_V_ce1");
    sc_trace(mVcdFile, lhs_digits_data_V_d1, "(port)lhs_digits_data_V_d1");
    sc_trace(mVcdFile, lhs_digits_data_V_q1, "(port)lhs_digits_data_V_q1");
    sc_trace(mVcdFile, lhs_digits_data_V_we1, "(port)lhs_digits_data_V_we1");
    sc_trace(mVcdFile, rhs_tmp_bits_read, "(port)rhs_tmp_bits_read");
    sc_trace(mVcdFile, rhs_digits_data_V_address0, "(port)rhs_digits_data_V_address0");
    sc_trace(mVcdFile, rhs_digits_data_V_ce0, "(port)rhs_digits_data_V_ce0");
    sc_trace(mVcdFile, rhs_digits_data_V_d0, "(port)rhs_digits_data_V_d0");
    sc_trace(mVcdFile, rhs_digits_data_V_q0, "(port)rhs_digits_data_V_q0");
    sc_trace(mVcdFile, rhs_digits_data_V_we0, "(port)rhs_digits_data_V_we0");
    sc_trace(mVcdFile, rhs_digits_data_V_address1, "(port)rhs_digits_data_V_address1");
    sc_trace(mVcdFile, rhs_digits_data_V_ce1, "(port)rhs_digits_data_V_ce1");
    sc_trace(mVcdFile, rhs_digits_data_V_d1, "(port)rhs_digits_data_V_d1");
    sc_trace(mVcdFile, rhs_digits_data_V_q1, "(port)rhs_digits_data_V_q1");
    sc_trace(mVcdFile, rhs_digits_data_V_we1, "(port)rhs_digits_data_V_we1");
    sc_trace(mVcdFile, res_tmp_bits, "(port)res_tmp_bits");
    sc_trace(mVcdFile, res_digits_data_V_address0, "(port)res_digits_data_V_address0");
    sc_trace(mVcdFile, res_digits_data_V_ce0, "(port)res_digits_data_V_ce0");
    sc_trace(mVcdFile, res_digits_data_V_d0, "(port)res_digits_data_V_d0");
    sc_trace(mVcdFile, res_digits_data_V_q0, "(port)res_digits_data_V_q0");
    sc_trace(mVcdFile, res_digits_data_V_we0, "(port)res_digits_data_V_we0");
    sc_trace(mVcdFile, res_digits_data_V_address1, "(port)res_digits_data_V_address1");
    sc_trace(mVcdFile, res_digits_data_V_ce1, "(port)res_digits_data_V_ce1");
    sc_trace(mVcdFile, res_digits_data_V_d1, "(port)res_digits_data_V_d1");
    sc_trace(mVcdFile, res_digits_data_V_q1, "(port)res_digits_data_V_q1");
    sc_trace(mVcdFile, res_digits_data_V_we1, "(port)res_digits_data_V_we1");
    sc_trace(mVcdFile, lhs_tmp_bits_read_ap_vld, "(port)lhs_tmp_bits_read_ap_vld");
    sc_trace(mVcdFile, rhs_tmp_bits_read_ap_vld, "(port)rhs_tmp_bits_read_ap_vld");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, res_tmp_bits_ap_vld, "(port)res_tmp_bits_ap_vld");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, z0_digits_data_V_i_q0, "z0_digits_data_V_i_q0");
    sc_trace(mVcdFile, z0_digits_data_V_t_q0, "z0_digits_data_V_t_q0");
    sc_trace(mVcdFile, z2_digits_data_V_i_q0, "z2_digits_data_V_i_q0");
    sc_trace(mVcdFile, z2_digits_data_V_t_q0, "z2_digits_data_V_t_q0");
    sc_trace(mVcdFile, cross_mul_digits_dat_i_q0, "cross_mul_digits_dat_i_q0");
    sc_trace(mVcdFile, cross_mul_digits_dat_t_q0, "cross_mul_digits_dat_t_q0");
    sc_trace(mVcdFile, inter_lhs_digits_dat_i_q0, "inter_lhs_digits_dat_i_q0");
    sc_trace(mVcdFile, inter_lhs_digits_dat_t_q0, "inter_lhs_digits_dat_t_q0");
    sc_trace(mVcdFile, inter_rhs_digits_dat_i_q0, "inter_rhs_digits_dat_i_q0");
    sc_trace(mVcdFile, inter_rhs_digits_dat_t_q0, "inter_rhs_digits_dat_t_q0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_ap_start, "karastuba_mul_MUL_st_2_U0_ap_start");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_ap_done, "karastuba_mul_MUL_st_2_U0_ap_done");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_ap_continue, "karastuba_mul_MUL_st_2_U0_ap_continue");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_ap_idle, "karastuba_mul_MUL_st_2_U0_ap_idle");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_ap_ready, "karastuba_mul_MUL_st_2_U0_ap_ready");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_lhs_digits_data_V_address0, "karastuba_mul_MUL_st_2_U0_lhs_digits_data_V_address0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_lhs_digits_data_V_ce0, "karastuba_mul_MUL_st_2_U0_lhs_digits_data_V_ce0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_rhs_digits_data_V_address0, "karastuba_mul_MUL_st_2_U0_rhs_digits_data_V_address0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_rhs_digits_data_V_ce0, "karastuba_mul_MUL_st_2_U0_rhs_digits_data_V_ce0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_z0_digits_data_V_address0, "karastuba_mul_MUL_st_2_U0_z0_digits_data_V_address0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_z0_digits_data_V_ce0, "karastuba_mul_MUL_st_2_U0_z0_digits_data_V_ce0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_z0_digits_data_V_we0, "karastuba_mul_MUL_st_2_U0_z0_digits_data_V_we0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_z0_digits_data_V_d0, "karastuba_mul_MUL_st_2_U0_z0_digits_data_V_d0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_z2_digits_data_V_address0, "karastuba_mul_MUL_st_2_U0_z2_digits_data_V_address0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_z2_digits_data_V_ce0, "karastuba_mul_MUL_st_2_U0_z2_digits_data_V_ce0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_z2_digits_data_V_we0, "karastuba_mul_MUL_st_2_U0_z2_digits_data_V_we0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_z2_digits_data_V_d0, "karastuba_mul_MUL_st_2_U0_z2_digits_data_V_d0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_address0, "karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_address0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_ce0, "karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_ce0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_we0, "karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_we0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_d0, "karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_d0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_address0, "karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_address0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_ce0, "karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_ce0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_we0, "karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_we0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_d0, "karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_d0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_address0, "karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_address0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_ce0, "karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_ce0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_we0, "karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_we0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_d0, "karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_d0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_ap_return_0, "karastuba_mul_MUL_st_2_U0_ap_return_0");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_ap_return_1, "karastuba_mul_MUL_st_2_U0_ap_return_1");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_ap_return_2, "karastuba_mul_MUL_st_2_U0_ap_return_2");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_ap_return_3, "karastuba_mul_MUL_st_2_U0_ap_return_3");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_ap_return_4, "karastuba_mul_MUL_st_2_U0_ap_return_4");
    sc_trace(mVcdFile, ap_channel_done_inter_rhs_tmp_bits, "ap_channel_done_inter_rhs_tmp_bits");
    sc_trace(mVcdFile, inter_rhs_tmp_bits_full_n, "inter_rhs_tmp_bits_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_inter_rhs_tmp_bits, "ap_sync_reg_channel_write_inter_rhs_tmp_bits");
    sc_trace(mVcdFile, ap_sync_channel_write_inter_rhs_tmp_bits, "ap_sync_channel_write_inter_rhs_tmp_bits");
    sc_trace(mVcdFile, ap_channel_done_inter_lhs_tmp_bits, "ap_channel_done_inter_lhs_tmp_bits");
    sc_trace(mVcdFile, inter_lhs_tmp_bits_full_n, "inter_lhs_tmp_bits_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_inter_lhs_tmp_bits, "ap_sync_reg_channel_write_inter_lhs_tmp_bits");
    sc_trace(mVcdFile, ap_sync_channel_write_inter_lhs_tmp_bits, "ap_sync_channel_write_inter_lhs_tmp_bits");
    sc_trace(mVcdFile, ap_channel_done_cross_mul_tmp_bits, "ap_channel_done_cross_mul_tmp_bits");
    sc_trace(mVcdFile, cross_mul_tmp_bits_full_n, "cross_mul_tmp_bits_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_cross_mul_tmp_bits, "ap_sync_reg_channel_write_cross_mul_tmp_bits");
    sc_trace(mVcdFile, ap_sync_channel_write_cross_mul_tmp_bits, "ap_sync_channel_write_cross_mul_tmp_bits");
    sc_trace(mVcdFile, ap_channel_done_z2_tmp_bits, "ap_channel_done_z2_tmp_bits");
    sc_trace(mVcdFile, z2_tmp_bits_full_n, "z2_tmp_bits_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_z2_tmp_bits, "ap_sync_reg_channel_write_z2_tmp_bits");
    sc_trace(mVcdFile, ap_sync_channel_write_z2_tmp_bits, "ap_sync_channel_write_z2_tmp_bits");
    sc_trace(mVcdFile, ap_channel_done_z0_tmp_bits, "ap_channel_done_z0_tmp_bits");
    sc_trace(mVcdFile, z0_tmp_bits_full_n, "z0_tmp_bits_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_z0_tmp_bits, "ap_sync_reg_channel_write_z0_tmp_bits");
    sc_trace(mVcdFile, ap_sync_channel_write_z0_tmp_bits, "ap_sync_channel_write_z0_tmp_bits");
    sc_trace(mVcdFile, ap_channel_done_inter_rhs_digits_dat, "ap_channel_done_inter_rhs_digits_dat");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_full_n, "karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_inter_rhs_digits_dat, "ap_sync_reg_channel_write_inter_rhs_digits_dat");
    sc_trace(mVcdFile, ap_sync_channel_write_inter_rhs_digits_dat, "ap_sync_channel_write_inter_rhs_digits_dat");
    sc_trace(mVcdFile, ap_channel_done_inter_lhs_digits_dat, "ap_channel_done_inter_lhs_digits_dat");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_full_n, "karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_inter_lhs_digits_dat, "ap_sync_reg_channel_write_inter_lhs_digits_dat");
    sc_trace(mVcdFile, ap_sync_channel_write_inter_lhs_digits_dat, "ap_sync_channel_write_inter_lhs_digits_dat");
    sc_trace(mVcdFile, ap_channel_done_cross_mul_digits_dat, "ap_channel_done_cross_mul_digits_dat");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_full_n, "karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_cross_mul_digits_dat, "ap_sync_reg_channel_write_cross_mul_digits_dat");
    sc_trace(mVcdFile, ap_sync_channel_write_cross_mul_digits_dat, "ap_sync_channel_write_cross_mul_digits_dat");
    sc_trace(mVcdFile, ap_channel_done_z2_digits_data_V, "ap_channel_done_z2_digits_data_V");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_z2_digits_data_V_full_n, "karastuba_mul_MUL_st_2_U0_z2_digits_data_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_z2_digits_data_V, "ap_sync_reg_channel_write_z2_digits_data_V");
    sc_trace(mVcdFile, ap_sync_channel_write_z2_digits_data_V, "ap_sync_channel_write_z2_digits_data_V");
    sc_trace(mVcdFile, ap_channel_done_z0_digits_data_V, "ap_channel_done_z0_digits_data_V");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_z0_digits_data_V_full_n, "karastuba_mul_MUL_st_2_U0_z0_digits_data_V_full_n");
    sc_trace(mVcdFile, ap_sync_reg_channel_write_z0_digits_data_V, "ap_sync_reg_channel_write_z0_digits_data_V");
    sc_trace(mVcdFile, ap_sync_channel_write_z0_digits_data_V, "ap_sync_channel_write_z0_digits_data_V");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_ap_start, "karastuba_mul_ADD_SU_2_U0_ap_start");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_ap_done, "karastuba_mul_ADD_SU_2_U0_ap_done");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_ap_continue, "karastuba_mul_ADD_SU_2_U0_ap_continue");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_ap_idle, "karastuba_mul_ADD_SU_2_U0_ap_idle");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_ap_ready, "karastuba_mul_ADD_SU_2_U0_ap_ready");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_z0_digits_data_V_address0, "karastuba_mul_ADD_SU_2_U0_z0_digits_data_V_address0");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_z0_digits_data_V_ce0, "karastuba_mul_ADD_SU_2_U0_z0_digits_data_V_ce0");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_z2_digits_data_V_address0, "karastuba_mul_ADD_SU_2_U0_z2_digits_data_V_address0");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_z2_digits_data_V_ce0, "karastuba_mul_ADD_SU_2_U0_z2_digits_data_V_ce0");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_cross_mul_digits_data_V_address0, "karastuba_mul_ADD_SU_2_U0_cross_mul_digits_data_V_address0");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_cross_mul_digits_data_V_ce0, "karastuba_mul_ADD_SU_2_U0_cross_mul_digits_data_V_ce0");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_lhs_digits_data_V_address0, "karastuba_mul_ADD_SU_2_U0_lhs_digits_data_V_address0");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_lhs_digits_data_V_ce0, "karastuba_mul_ADD_SU_2_U0_lhs_digits_data_V_ce0");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_rhs_digits_data_V_address0, "karastuba_mul_ADD_SU_2_U0_rhs_digits_data_V_address0");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_rhs_digits_data_V_ce0, "karastuba_mul_ADD_SU_2_U0_rhs_digits_data_V_ce0");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_res_tmp_bits, "karastuba_mul_ADD_SU_2_U0_res_tmp_bits");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_res_tmp_bits_ap_vld, "karastuba_mul_ADD_SU_2_U0_res_tmp_bits_ap_vld");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_res_digits_data_V_address0, "karastuba_mul_ADD_SU_2_U0_res_digits_data_V_address0");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_res_digits_data_V_ce0, "karastuba_mul_ADD_SU_2_U0_res_digits_data_V_ce0");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_res_digits_data_V_we0, "karastuba_mul_ADD_SU_2_U0_res_digits_data_V_we0");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_res_digits_data_V_d0, "karastuba_mul_ADD_SU_2_U0_res_digits_data_V_d0");
    sc_trace(mVcdFile, ap_sync_continue, "ap_sync_continue");
    sc_trace(mVcdFile, z0_digits_data_V_i_full_n, "z0_digits_data_V_i_full_n");
    sc_trace(mVcdFile, z0_digits_data_V_t_empty_n, "z0_digits_data_V_t_empty_n");
    sc_trace(mVcdFile, z2_digits_data_V_i_full_n, "z2_digits_data_V_i_full_n");
    sc_trace(mVcdFile, z2_digits_data_V_t_empty_n, "z2_digits_data_V_t_empty_n");
    sc_trace(mVcdFile, cross_mul_digits_dat_i_full_n, "cross_mul_digits_dat_i_full_n");
    sc_trace(mVcdFile, cross_mul_digits_dat_t_empty_n, "cross_mul_digits_dat_t_empty_n");
    sc_trace(mVcdFile, inter_lhs_digits_dat_i_full_n, "inter_lhs_digits_dat_i_full_n");
    sc_trace(mVcdFile, inter_lhs_digits_dat_t_empty_n, "inter_lhs_digits_dat_t_empty_n");
    sc_trace(mVcdFile, inter_rhs_digits_dat_i_full_n, "inter_rhs_digits_dat_i_full_n");
    sc_trace(mVcdFile, inter_rhs_digits_dat_t_empty_n, "inter_rhs_digits_dat_t_empty_n");
    sc_trace(mVcdFile, z0_tmp_bits_dout, "z0_tmp_bits_dout");
    sc_trace(mVcdFile, z0_tmp_bits_empty_n, "z0_tmp_bits_empty_n");
    sc_trace(mVcdFile, z2_tmp_bits_dout, "z2_tmp_bits_dout");
    sc_trace(mVcdFile, z2_tmp_bits_empty_n, "z2_tmp_bits_empty_n");
    sc_trace(mVcdFile, cross_mul_tmp_bits_dout, "cross_mul_tmp_bits_dout");
    sc_trace(mVcdFile, cross_mul_tmp_bits_empty_n, "cross_mul_tmp_bits_empty_n");
    sc_trace(mVcdFile, inter_lhs_tmp_bits_dout, "inter_lhs_tmp_bits_dout");
    sc_trace(mVcdFile, inter_lhs_tmp_bits_empty_n, "inter_lhs_tmp_bits_empty_n");
    sc_trace(mVcdFile, inter_rhs_tmp_bits_dout, "inter_rhs_tmp_bits_dout");
    sc_trace(mVcdFile, inter_rhs_tmp_bits_empty_n, "inter_rhs_tmp_bits_empty_n");
    sc_trace(mVcdFile, ap_sync_done, "ap_sync_done");
    sc_trace(mVcdFile, ap_sync_ready, "ap_sync_ready");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_start_full_n, "karastuba_mul_MUL_st_2_U0_start_full_n");
    sc_trace(mVcdFile, karastuba_mul_MUL_st_2_U0_start_write, "karastuba_mul_MUL_st_2_U0_start_write");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_start_full_n, "karastuba_mul_ADD_SU_2_U0_start_full_n");
    sc_trace(mVcdFile, karastuba_mul_ADD_SU_2_U0_start_write, "karastuba_mul_ADD_SU_2_U0_start_write");
#endif

    }
}

karastuba_mul_templa_5::~karastuba_mul_templa_5() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete z0_digits_data_V_U;
    delete z2_digits_data_V_U;
    delete cross_mul_digits_dat_U;
    delete inter_lhs_digits_dat_U;
    delete inter_rhs_digits_dat_U;
    delete karastuba_mul_MUL_st_2_U0;
    delete karastuba_mul_ADD_SU_2_U0;
    delete z0_tmp_bits_U;
    delete z2_tmp_bits_U;
    delete cross_mul_tmp_bits_U;
    delete inter_lhs_tmp_bits_U;
    delete inter_rhs_tmp_bits_U;
}

void karastuba_mul_templa_5::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_logic_1;
}

void karastuba_mul_templa_5::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_0;
}

void karastuba_mul_templa_5::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv64_0;
}

void karastuba_mul_templa_5::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_cross_mul_digits_dat = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (karastuba_mul_MUL_st_2_U0_ap_done.read() & 
             karastuba_mul_MUL_st_2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_cross_mul_digits_dat = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_cross_mul_digits_dat = ap_sync_channel_write_cross_mul_digits_dat.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_cross_mul_tmp_bits = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (karastuba_mul_MUL_st_2_U0_ap_done.read() & 
             karastuba_mul_MUL_st_2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_cross_mul_tmp_bits = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_cross_mul_tmp_bits = ap_sync_channel_write_cross_mul_tmp_bits.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_inter_lhs_digits_dat = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (karastuba_mul_MUL_st_2_U0_ap_done.read() & 
             karastuba_mul_MUL_st_2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_inter_lhs_digits_dat = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_inter_lhs_digits_dat = ap_sync_channel_write_inter_lhs_digits_dat.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_inter_lhs_tmp_bits = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (karastuba_mul_MUL_st_2_U0_ap_done.read() & 
             karastuba_mul_MUL_st_2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_inter_lhs_tmp_bits = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_inter_lhs_tmp_bits = ap_sync_channel_write_inter_lhs_tmp_bits.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_inter_rhs_digits_dat = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (karastuba_mul_MUL_st_2_U0_ap_done.read() & 
             karastuba_mul_MUL_st_2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_inter_rhs_digits_dat = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_inter_rhs_digits_dat = ap_sync_channel_write_inter_rhs_digits_dat.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_inter_rhs_tmp_bits = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (karastuba_mul_MUL_st_2_U0_ap_done.read() & 
             karastuba_mul_MUL_st_2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_inter_rhs_tmp_bits = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_inter_rhs_tmp_bits = ap_sync_channel_write_inter_rhs_tmp_bits.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_z0_digits_data_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (karastuba_mul_MUL_st_2_U0_ap_done.read() & 
             karastuba_mul_MUL_st_2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_z0_digits_data_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_z0_digits_data_V = ap_sync_channel_write_z0_digits_data_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_z0_tmp_bits = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (karastuba_mul_MUL_st_2_U0_ap_done.read() & 
             karastuba_mul_MUL_st_2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_z0_tmp_bits = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_z0_tmp_bits = ap_sync_channel_write_z0_tmp_bits.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_z2_digits_data_V = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (karastuba_mul_MUL_st_2_U0_ap_done.read() & 
             karastuba_mul_MUL_st_2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_z2_digits_data_V = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_z2_digits_data_V = ap_sync_channel_write_z2_digits_data_V.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_sync_reg_channel_write_z2_tmp_bits = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, (karastuba_mul_MUL_st_2_U0_ap_done.read() & 
             karastuba_mul_MUL_st_2_U0_ap_continue.read()))) {
            ap_sync_reg_channel_write_z2_tmp_bits = ap_const_logic_0;
        } else {
            ap_sync_reg_channel_write_z2_tmp_bits = ap_sync_channel_write_z2_tmp_bits.read();
        }
    }
}

void karastuba_mul_templa_5::thread_ap_channel_done_cross_mul_digits_dat() {
    ap_channel_done_cross_mul_digits_dat = (karastuba_mul_MUL_st_2_U0_ap_done.read() & (ap_sync_reg_channel_write_cross_mul_digits_dat.read() ^ 
  ap_const_logic_1));
}

void karastuba_mul_templa_5::thread_ap_channel_done_cross_mul_tmp_bits() {
    ap_channel_done_cross_mul_tmp_bits = (karastuba_mul_MUL_st_2_U0_ap_done.read() & (ap_sync_reg_channel_write_cross_mul_tmp_bits.read() ^ 
  ap_const_logic_1));
}

void karastuba_mul_templa_5::thread_ap_channel_done_inter_lhs_digits_dat() {
    ap_channel_done_inter_lhs_digits_dat = (karastuba_mul_MUL_st_2_U0_ap_done.read() & (ap_sync_reg_channel_write_inter_lhs_digits_dat.read() ^ 
  ap_const_logic_1));
}

void karastuba_mul_templa_5::thread_ap_channel_done_inter_lhs_tmp_bits() {
    ap_channel_done_inter_lhs_tmp_bits = (karastuba_mul_MUL_st_2_U0_ap_done.read() & (ap_sync_reg_channel_write_inter_lhs_tmp_bits.read() ^ 
  ap_const_logic_1));
}

void karastuba_mul_templa_5::thread_ap_channel_done_inter_rhs_digits_dat() {
    ap_channel_done_inter_rhs_digits_dat = (karastuba_mul_MUL_st_2_U0_ap_done.read() & (ap_sync_reg_channel_write_inter_rhs_digits_dat.read() ^ 
  ap_const_logic_1));
}

void karastuba_mul_templa_5::thread_ap_channel_done_inter_rhs_tmp_bits() {
    ap_channel_done_inter_rhs_tmp_bits = (karastuba_mul_MUL_st_2_U0_ap_done.read() & (ap_sync_reg_channel_write_inter_rhs_tmp_bits.read() ^ 
  ap_const_logic_1));
}

void karastuba_mul_templa_5::thread_ap_channel_done_z0_digits_data_V() {
    ap_channel_done_z0_digits_data_V = (karastuba_mul_MUL_st_2_U0_ap_done.read() & (ap_sync_reg_channel_write_z0_digits_data_V.read() ^ 
  ap_const_logic_1));
}

void karastuba_mul_templa_5::thread_ap_channel_done_z0_tmp_bits() {
    ap_channel_done_z0_tmp_bits = (karastuba_mul_MUL_st_2_U0_ap_done.read() & (ap_sync_reg_channel_write_z0_tmp_bits.read() ^ 
  ap_const_logic_1));
}

void karastuba_mul_templa_5::thread_ap_channel_done_z2_digits_data_V() {
    ap_channel_done_z2_digits_data_V = (karastuba_mul_MUL_st_2_U0_ap_done.read() & (ap_sync_reg_channel_write_z2_digits_data_V.read() ^ 
  ap_const_logic_1));
}

void karastuba_mul_templa_5::thread_ap_channel_done_z2_tmp_bits() {
    ap_channel_done_z2_tmp_bits = (karastuba_mul_MUL_st_2_U0_ap_done.read() & (ap_sync_reg_channel_write_z2_tmp_bits.read() ^ 
  ap_const_logic_1));
}

void karastuba_mul_templa_5::thread_ap_done() {
    ap_done = karastuba_mul_ADD_SU_2_U0_ap_done.read();
}

void karastuba_mul_templa_5::thread_ap_idle() {
    ap_idle = (karastuba_mul_MUL_st_2_U0_ap_idle.read() & karastuba_mul_ADD_SU_2_U0_ap_idle.read() & (z0_digits_data_V_t_empty_n.read() ^ 
  ap_const_logic_1) & (z2_digits_data_V_t_empty_n.read() ^ 
  ap_const_logic_1) & (cross_mul_digits_dat_t_empty_n.read() ^ 
  ap_const_logic_1) & (inter_lhs_digits_dat_t_empty_n.read() ^ 
  ap_const_logic_1) & (inter_rhs_digits_dat_t_empty_n.read() ^ 
  ap_const_logic_1) & (z0_tmp_bits_empty_n.read() ^ 
  ap_const_logic_1) & (z2_tmp_bits_empty_n.read() ^ 
  ap_const_logic_1) & (cross_mul_tmp_bits_empty_n.read() ^ 
  ap_const_logic_1) & (inter_lhs_tmp_bits_empty_n.read() ^ 
  ap_const_logic_1) & (inter_rhs_tmp_bits_empty_n.read() ^ 
  ap_const_logic_1));
}

void karastuba_mul_templa_5::thread_ap_ready() {
    ap_ready = karastuba_mul_MUL_st_2_U0_ap_ready.read();
}

void karastuba_mul_templa_5::thread_ap_sync_channel_write_cross_mul_digits_dat() {
    ap_sync_channel_write_cross_mul_digits_dat = ((ap_channel_done_cross_mul_digits_dat.read() & 
  karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_full_n.read()) | ap_sync_reg_channel_write_cross_mul_digits_dat.read());
}

void karastuba_mul_templa_5::thread_ap_sync_channel_write_cross_mul_tmp_bits() {
    ap_sync_channel_write_cross_mul_tmp_bits = ((ap_channel_done_cross_mul_tmp_bits.read() & 
  cross_mul_tmp_bits_full_n.read()) | ap_sync_reg_channel_write_cross_mul_tmp_bits.read());
}

void karastuba_mul_templa_5::thread_ap_sync_channel_write_inter_lhs_digits_dat() {
    ap_sync_channel_write_inter_lhs_digits_dat = ((ap_channel_done_inter_lhs_digits_dat.read() & 
  karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_full_n.read()) | ap_sync_reg_channel_write_inter_lhs_digits_dat.read());
}

void karastuba_mul_templa_5::thread_ap_sync_channel_write_inter_lhs_tmp_bits() {
    ap_sync_channel_write_inter_lhs_tmp_bits = ((ap_channel_done_inter_lhs_tmp_bits.read() & 
  inter_lhs_tmp_bits_full_n.read()) | ap_sync_reg_channel_write_inter_lhs_tmp_bits.read());
}

void karastuba_mul_templa_5::thread_ap_sync_channel_write_inter_rhs_digits_dat() {
    ap_sync_channel_write_inter_rhs_digits_dat = ((ap_channel_done_inter_rhs_digits_dat.read() & 
  karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_full_n.read()) | ap_sync_reg_channel_write_inter_rhs_digits_dat.read());
}

void karastuba_mul_templa_5::thread_ap_sync_channel_write_inter_rhs_tmp_bits() {
    ap_sync_channel_write_inter_rhs_tmp_bits = ((ap_channel_done_inter_rhs_tmp_bits.read() & 
  inter_rhs_tmp_bits_full_n.read()) | ap_sync_reg_channel_write_inter_rhs_tmp_bits.read());
}

void karastuba_mul_templa_5::thread_ap_sync_channel_write_z0_digits_data_V() {
    ap_sync_channel_write_z0_digits_data_V = ((ap_channel_done_z0_digits_data_V.read() & 
  karastuba_mul_MUL_st_2_U0_z0_digits_data_V_full_n.read()) | ap_sync_reg_channel_write_z0_digits_data_V.read());
}

void karastuba_mul_templa_5::thread_ap_sync_channel_write_z0_tmp_bits() {
    ap_sync_channel_write_z0_tmp_bits = ((ap_channel_done_z0_tmp_bits.read() & 
  z0_tmp_bits_full_n.read()) | ap_sync_reg_channel_write_z0_tmp_bits.read());
}

void karastuba_mul_templa_5::thread_ap_sync_channel_write_z2_digits_data_V() {
    ap_sync_channel_write_z2_digits_data_V = ((ap_channel_done_z2_digits_data_V.read() & 
  karastuba_mul_MUL_st_2_U0_z2_digits_data_V_full_n.read()) | ap_sync_reg_channel_write_z2_digits_data_V.read());
}

void karastuba_mul_templa_5::thread_ap_sync_channel_write_z2_tmp_bits() {
    ap_sync_channel_write_z2_tmp_bits = ((ap_channel_done_z2_tmp_bits.read() & 
  z2_tmp_bits_full_n.read()) | ap_sync_reg_channel_write_z2_tmp_bits.read());
}

void karastuba_mul_templa_5::thread_ap_sync_continue() {
    ap_sync_continue = ap_continue.read();
}

void karastuba_mul_templa_5::thread_ap_sync_done() {
    ap_sync_done = karastuba_mul_ADD_SU_2_U0_ap_done.read();
}

void karastuba_mul_templa_5::thread_ap_sync_ready() {
    ap_sync_ready = karastuba_mul_MUL_st_2_U0_ap_ready.read();
}

void karastuba_mul_templa_5::thread_karastuba_mul_ADD_SU_2_U0_ap_continue() {
    karastuba_mul_ADD_SU_2_U0_ap_continue = ap_continue.read();
}

void karastuba_mul_templa_5::thread_karastuba_mul_ADD_SU_2_U0_ap_start() {
    karastuba_mul_ADD_SU_2_U0_ap_start = (z0_digits_data_V_t_empty_n.read() & z2_digits_data_V_t_empty_n.read() & cross_mul_digits_dat_t_empty_n.read() & inter_lhs_digits_dat_t_empty_n.read() & inter_rhs_digits_dat_t_empty_n.read() & z0_tmp_bits_empty_n.read() & z2_tmp_bits_empty_n.read() & cross_mul_tmp_bits_empty_n.read() & inter_lhs_tmp_bits_empty_n.read() & inter_rhs_tmp_bits_empty_n.read());
}

void karastuba_mul_templa_5::thread_karastuba_mul_ADD_SU_2_U0_start_full_n() {
    karastuba_mul_ADD_SU_2_U0_start_full_n = ap_const_logic_1;
}

void karastuba_mul_templa_5::thread_karastuba_mul_ADD_SU_2_U0_start_write() {
    karastuba_mul_ADD_SU_2_U0_start_write = ap_const_logic_0;
}

void karastuba_mul_templa_5::thread_karastuba_mul_MUL_st_2_U0_ap_continue() {
    karastuba_mul_MUL_st_2_U0_ap_continue = (ap_sync_channel_write_inter_rhs_tmp_bits.read() & ap_sync_channel_write_inter_lhs_tmp_bits.read() & ap_sync_channel_write_cross_mul_tmp_bits.read() & ap_sync_channel_write_z2_tmp_bits.read() & ap_sync_channel_write_z0_tmp_bits.read() & ap_sync_channel_write_inter_rhs_digits_dat.read() & ap_sync_channel_write_inter_lhs_digits_dat.read() & ap_sync_channel_write_cross_mul_digits_dat.read() & ap_sync_channel_write_z2_digits_data_V.read() & ap_sync_channel_write_z0_digits_data_V.read());
}

void karastuba_mul_templa_5::thread_karastuba_mul_MUL_st_2_U0_ap_start() {
    karastuba_mul_MUL_st_2_U0_ap_start = ap_start.read();
}

void karastuba_mul_templa_5::thread_karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_full_n() {
    karastuba_mul_MUL_st_2_U0_cross_mul_digits_dat_full_n = cross_mul_digits_dat_i_full_n.read();
}

void karastuba_mul_templa_5::thread_karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_full_n() {
    karastuba_mul_MUL_st_2_U0_inter_lhs_digits_dat_full_n = inter_lhs_digits_dat_i_full_n.read();
}

void karastuba_mul_templa_5::thread_karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_full_n() {
    karastuba_mul_MUL_st_2_U0_inter_rhs_digits_dat_full_n = inter_rhs_digits_dat_i_full_n.read();
}

void karastuba_mul_templa_5::thread_karastuba_mul_MUL_st_2_U0_start_full_n() {
    karastuba_mul_MUL_st_2_U0_start_full_n = ap_const_logic_1;
}

void karastuba_mul_templa_5::thread_karastuba_mul_MUL_st_2_U0_start_write() {
    karastuba_mul_MUL_st_2_U0_start_write = ap_const_logic_0;
}

void karastuba_mul_templa_5::thread_karastuba_mul_MUL_st_2_U0_z0_digits_data_V_full_n() {
    karastuba_mul_MUL_st_2_U0_z0_digits_data_V_full_n = z0_digits_data_V_i_full_n.read();
}

void karastuba_mul_templa_5::thread_karastuba_mul_MUL_st_2_U0_z2_digits_data_V_full_n() {
    karastuba_mul_MUL_st_2_U0_z2_digits_data_V_full_n = z2_digits_data_V_i_full_n.read();
}

void karastuba_mul_templa_5::thread_lhs_digits_data_V_address0() {
    lhs_digits_data_V_address0 = karastuba_mul_MUL_st_2_U0_lhs_digits_data_V_address0.read();
}

void karastuba_mul_templa_5::thread_lhs_digits_data_V_address1() {
    lhs_digits_data_V_address1 = ap_const_lv4_0;
}

void karastuba_mul_templa_5::thread_lhs_digits_data_V_ce0() {
    lhs_digits_data_V_ce0 = karastuba_mul_MUL_st_2_U0_lhs_digits_data_V_ce0.read();
}

void karastuba_mul_templa_5::thread_lhs_digits_data_V_ce1() {
    lhs_digits_data_V_ce1 = ap_const_logic_0;
}

void karastuba_mul_templa_5::thread_lhs_digits_data_V_d0() {
    lhs_digits_data_V_d0 = ap_const_lv64_0;
}

void karastuba_mul_templa_5::thread_lhs_digits_data_V_d1() {
    lhs_digits_data_V_d1 = ap_const_lv64_0;
}

void karastuba_mul_templa_5::thread_lhs_digits_data_V_we0() {
    lhs_digits_data_V_we0 = ap_const_logic_0;
}

void karastuba_mul_templa_5::thread_lhs_digits_data_V_we1() {
    lhs_digits_data_V_we1 = ap_const_logic_0;
}

void karastuba_mul_templa_5::thread_res_digits_data_V_address0() {
    res_digits_data_V_address0 = karastuba_mul_ADD_SU_2_U0_res_digits_data_V_address0.read();
}

void karastuba_mul_templa_5::thread_res_digits_data_V_address1() {
    res_digits_data_V_address1 = ap_const_lv5_0;
}

void karastuba_mul_templa_5::thread_res_digits_data_V_ce0() {
    res_digits_data_V_ce0 = karastuba_mul_ADD_SU_2_U0_res_digits_data_V_ce0.read();
}

void karastuba_mul_templa_5::thread_res_digits_data_V_ce1() {
    res_digits_data_V_ce1 = ap_const_logic_0;
}

void karastuba_mul_templa_5::thread_res_digits_data_V_d0() {
    res_digits_data_V_d0 = karastuba_mul_ADD_SU_2_U0_res_digits_data_V_d0.read();
}

void karastuba_mul_templa_5::thread_res_digits_data_V_d1() {
    res_digits_data_V_d1 = ap_const_lv64_0;
}

void karastuba_mul_templa_5::thread_res_digits_data_V_we0() {
    res_digits_data_V_we0 = karastuba_mul_ADD_SU_2_U0_res_digits_data_V_we0.read();
}

void karastuba_mul_templa_5::thread_res_digits_data_V_we1() {
    res_digits_data_V_we1 = ap_const_logic_0;
}

void karastuba_mul_templa_5::thread_res_tmp_bits() {
    res_tmp_bits = karastuba_mul_ADD_SU_2_U0_res_tmp_bits.read();
}

void karastuba_mul_templa_5::thread_res_tmp_bits_ap_vld() {
    res_tmp_bits_ap_vld = karastuba_mul_ADD_SU_2_U0_res_tmp_bits_ap_vld.read();
}

void karastuba_mul_templa_5::thread_rhs_digits_data_V_address0() {
    rhs_digits_data_V_address0 = karastuba_mul_MUL_st_2_U0_rhs_digits_data_V_address0.read();
}

void karastuba_mul_templa_5::thread_rhs_digits_data_V_address1() {
    rhs_digits_data_V_address1 = ap_const_lv4_0;
}

void karastuba_mul_templa_5::thread_rhs_digits_data_V_ce0() {
    rhs_digits_data_V_ce0 = karastuba_mul_MUL_st_2_U0_rhs_digits_data_V_ce0.read();
}

void karastuba_mul_templa_5::thread_rhs_digits_data_V_ce1() {
    rhs_digits_data_V_ce1 = ap_const_logic_0;
}

void karastuba_mul_templa_5::thread_rhs_digits_data_V_d0() {
    rhs_digits_data_V_d0 = ap_const_lv64_0;
}

void karastuba_mul_templa_5::thread_rhs_digits_data_V_d1() {
    rhs_digits_data_V_d1 = ap_const_lv64_0;
}

void karastuba_mul_templa_5::thread_rhs_digits_data_V_we0() {
    rhs_digits_data_V_we0 = ap_const_logic_0;
}

void karastuba_mul_templa_5::thread_rhs_digits_data_V_we1() {
    rhs_digits_data_V_we1 = ap_const_logic_0;
}

}

