#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002833f324dc0 .scope module, "tb_picoquickprocessor" "tb_picoquickprocessor" 2 1;
 .timescale 0 0;
v000002833f3b1660_0 .var/i "i", 31 0;
v000002833f3b1980_0 .var "tb_clk", 0 0;
v000002833f3b09e0_0 .net "tb_debug_alu_out", 31 0, L_000002833f320d20;  1 drivers
v000002833f3b18e0_0 .net "tb_debug_inst", 31 0, L_000002833f3213b0;  1 drivers
v000002833f3b01c0_0 .net "tb_debug_pc", 31 0, L_000002833f320c40;  1 drivers
v000002833f3b12a0_0 .var "tb_rst", 0 0;
S_000002833f34d7a0 .scope module, "dut" "top" 2 10, 3 6 0, S_000002833f324dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "debug_pc";
    .port_info 3 /OUTPUT 32 "debug_inst";
    .port_info 4 /OUTPUT 32 "debug_alu_out";
L_000002833f320c40 .functor BUFZ 32, v000002833f3af5b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002833f3213b0 .functor BUFZ 32, L_000002833f3207e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002833f320d20 .functor BUFZ 32, v000002833f3aed90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002833f3af3d0_0 .net *"_ivl_1", 0 0, L_000002833f3b1480;  1 drivers
v000002833f3afb50_0 .net *"_ivl_2", 15 0, L_000002833f3b1de0;  1 drivers
v000002833f3af510_0 .net *"_ivl_5", 15 0, L_000002833f3b0d00;  1 drivers
v000002833f3af010_0 .net "alu_out", 31 0, v000002833f3aed90_0;  1 drivers
v000002833f3ae110_0 .net "clk", 0 0, v000002833f3b1980_0;  1 drivers
v000002833f3afbf0_0 .net "data_load", 31 0, L_000002833f321340;  1 drivers
v000002833f3afc90_0 .var "data_reg_write", 31 0;
v000002833f3afe70_0 .net "debug_alu_out", 31 0, L_000002833f320d20;  alias, 1 drivers
v000002833f3aff10_0 .net "debug_inst", 31 0, L_000002833f3213b0;  alias, 1 drivers
v000002833f3affb0_0 .net "debug_pc", 31 0, L_000002833f320c40;  alias, 1 drivers
v000002833f3ae1b0_0 .net "enable_reg_write", 0 0, v000002833f3226c0_0;  1 drivers
v000002833f3aeed0_0 .net "extend", 31 0, L_000002833f3b0580;  1 drivers
v000002833f3aef70_0 .net "finaliza_execucao", 0 0, v000002833f322da0_0;  1 drivers
v000002833f3ae250_0 .net "inst", 31 0, L_000002833f3207e0;  1 drivers
v000002833f3ae570_0 .net "jump_enable", 0 0, v000002833f322580_0;  1 drivers
v000002833f3af5b0_0 .var "pc", 31 0;
v000002833f3ae6b0_0 .net "reg_out1", 31 0, L_000002833f3210a0;  1 drivers
v000002833f3ae7f0_0 .net "reg_out2", 31 0, L_000002833f320cb0;  1 drivers
v000002833f3b0b20_0 .net "reg_write_control", 1 0, v000002833f3224e0_0;  1 drivers
v000002833f3b1340_0 .net "rst", 0 0, v000002833f3b12a0_0;  1 drivers
v000002833f3b0940_0 .net "write_enable", 0 0, v000002833f3223a0_0;  1 drivers
E_000002833f354ce0/0 .event anyedge, v000002833f3224e0_0, v000002833f3aed90_0, v000002833f3aeed0_0, v000002833f3af1f0_0;
E_000002833f354ce0/1 .event anyedge, v000002833f3ae890_0;
E_000002833f354ce0 .event/or E_000002833f354ce0/0, E_000002833f354ce0/1;
L_000002833f3b1480 .part L_000002833f3207e0, 15, 1;
LS_000002833f3b1de0_0_0 .concat [ 1 1 1 1], L_000002833f3b1480, L_000002833f3b1480, L_000002833f3b1480, L_000002833f3b1480;
LS_000002833f3b1de0_0_4 .concat [ 1 1 1 1], L_000002833f3b1480, L_000002833f3b1480, L_000002833f3b1480, L_000002833f3b1480;
LS_000002833f3b1de0_0_8 .concat [ 1 1 1 1], L_000002833f3b1480, L_000002833f3b1480, L_000002833f3b1480, L_000002833f3b1480;
LS_000002833f3b1de0_0_12 .concat [ 1 1 1 1], L_000002833f3b1480, L_000002833f3b1480, L_000002833f3b1480, L_000002833f3b1480;
L_000002833f3b1de0 .concat [ 4 4 4 4], LS_000002833f3b1de0_0_0, LS_000002833f3b1de0_0_4, LS_000002833f3b1de0_0_8, LS_000002833f3b1de0_0_12;
L_000002833f3b0d00 .part L_000002833f3207e0, 0, 16;
L_000002833f3b0580 .concat [ 16 16 0 0], L_000002833f3b0d00, L_000002833f3b1de0;
L_000002833f3b0a80 .part L_000002833f3207e0, 20, 4;
L_000002833f3b0260 .part L_000002833f3207e0, 16, 4;
L_000002833f3b0da0 .part L_000002833f3207e0, 20, 4;
L_000002833f3b1020 .part L_000002833f3207e0, 24, 8;
L_000002833f3b15c0 .part L_000002833f3207e0, 24, 8;
S_000002833f34d930 .scope module, "control_inst" "control" 3 104, 4 7 0, S_000002833f34d7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "opcode";
    .port_info 3 /OUTPUT 1 "write_enable_memory";
    .port_info 4 /OUTPUT 1 "write_enable_reg";
    .port_info 5 /OUTPUT 2 "control_op";
    .port_info 6 /OUTPUT 1 "finaliza_execucao";
    .port_info 7 /OUTPUT 1 "jump_enable";
v000002833f322120_0 .net "clk", 0 0, v000002833f3b1980_0;  alias, 1 drivers
v000002833f3224e0_0 .var "control_op", 1 0;
v000002833f322da0_0 .var "finaliza_execucao", 0 0;
v000002833f322580_0 .var "jump_enable", 0 0;
v000002833f3228a0_0 .net "opcode", 7 0, L_000002833f3b15c0;  1 drivers
v000002833f322e40_0 .net "rst", 0 0, v000002833f3b12a0_0;  alias, 1 drivers
v000002833f3223a0_0 .var "write_enable_memory", 0 0;
v000002833f3226c0_0 .var "write_enable_reg", 0 0;
E_000002833f354320 .event anyedge, v000002833f322e40_0, v000002833f3228a0_0;
S_000002833f2de070 .scope module, "mem_inst" "memory" 3 81, 5 7 0, S_000002833f34d7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 1 "write_enable";
    .port_info 4 /OUTPUT 32 "inst";
    .port_info 5 /INPUT 32 "read_data";
    .port_info 6 /INPUT 32 "add_write";
    .port_info 7 /INPUT 32 "data_write";
    .port_info 8 /OUTPUT 32 "data_out";
L_000002833f3207e0 .functor BUFZ 32, L_000002833f3b17a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002833f321340 .functor BUFZ 32, L_000002833f3b1c00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002833f3229e0_0 .net *"_ivl_0", 31 0, L_000002833f3b17a0;  1 drivers
v000002833f322b20_0 .net *"_ivl_3", 7 0, L_000002833f3b0120;  1 drivers
v000002833f323020_0 .net *"_ivl_6", 31 0, L_000002833f3b1c00;  1 drivers
v000002833f322a80_0 .net *"_ivl_9", 7 0, L_000002833f3b0e40;  1 drivers
v000002833f322c60_0 .net "add_write", 31 0, L_000002833f3210a0;  alias, 1 drivers
v000002833f322ee0_0 .net "clk", 0 0, v000002833f3b1980_0;  alias, 1 drivers
v000002833f3ae890_0 .net "data_out", 31 0, L_000002833f321340;  alias, 1 drivers
v000002833f3af1f0_0 .net "data_write", 31 0, L_000002833f320cb0;  alias, 1 drivers
v000002833f3af650_0 .var/i "i", 31 0;
v000002833f3aebb0_0 .net "inst", 31 0, L_000002833f3207e0;  alias, 1 drivers
v000002833f3ae930 .array "memoria", 63 0, 31 0;
v000002833f3ae9d0_0 .net "pc", 31 0, v000002833f3af5b0_0;  1 drivers
v000002833f3aeb10_0 .net "read_data", 31 0, L_000002833f320cb0;  alias, 1 drivers
v000002833f3af0b0_0 .net "rst", 0 0, v000002833f3b12a0_0;  alias, 1 drivers
v000002833f3ae390_0 .net "write_enable", 0 0, v000002833f3223a0_0;  alias, 1 drivers
E_000002833f354360 .event posedge, v000002833f322e40_0, v000002833f322120_0;
E_000002833f3543e0 .event negedge, v000002833f322e40_0;
L_000002833f3b17a0 .array/port v000002833f3ae930, L_000002833f3b0120;
L_000002833f3b0120 .part v000002833f3af5b0_0, 2, 8;
L_000002833f3b1c00 .array/port v000002833f3ae930, L_000002833f3b0e40;
L_000002833f3b0e40 .part L_000002833f320cb0, 2, 8;
S_000002833f2de200 .scope module, "reg_inst" "registradores" 3 68, 6 5 0, S_000002833f34d7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "add_reg1";
    .port_info 3 /INPUT 4 "add_reg2";
    .port_info 4 /INPUT 4 "add_reg_write";
    .port_info 5 /INPUT 32 "data_reg_write";
    .port_info 6 /INPUT 1 "enable_write";
    .port_info 7 /OUTPUT 32 "reg_out1";
    .port_info 8 /OUTPUT 32 "reg_out2";
L_000002833f3210a0 .functor BUFZ 32, L_000002833f3b1840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002833f320cb0 .functor BUFZ 32, L_000002833f3b0c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002833f3ae2f0_0 .net *"_ivl_0", 31 0, L_000002833f3b1840;  1 drivers
v000002833f3afa10_0 .net *"_ivl_10", 5 0, L_000002833f3b1700;  1 drivers
L_000002833f3e00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002833f3af6f0_0 .net *"_ivl_13", 1 0, L_000002833f3e00d0;  1 drivers
v000002833f3ae610_0 .net *"_ivl_2", 5 0, L_000002833f3b0760;  1 drivers
L_000002833f3e0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002833f3aec50_0 .net *"_ivl_5", 1 0, L_000002833f3e0088;  1 drivers
v000002833f3af8d0_0 .net *"_ivl_8", 31 0, L_000002833f3b0c60;  1 drivers
v000002833f3ae750_0 .net "add_reg1", 3 0, L_000002833f3b0a80;  1 drivers
v000002833f3af150_0 .net "add_reg2", 3 0, L_000002833f3b0260;  1 drivers
v000002833f3aecf0_0 .net "add_reg_write", 3 0, L_000002833f3b0da0;  1 drivers
v000002833f3afd30_0 .net "clk", 0 0, v000002833f3b1980_0;  alias, 1 drivers
v000002833f3ae430_0 .net "data_reg_write", 31 0, v000002833f3afc90_0;  1 drivers
v000002833f3aea70_0 .net "enable_write", 0 0, v000002833f3226c0_0;  alias, 1 drivers
v000002833f3af290_0 .var/i "i", 31 0;
v000002833f3af830_0 .net "reg_out1", 31 0, L_000002833f3210a0;  alias, 1 drivers
v000002833f3aee30_0 .net "reg_out2", 31 0, L_000002833f320cb0;  alias, 1 drivers
v000002833f3af970 .array "registrador", 0 15, 31 0;
v000002833f3afab0_0 .net "rst", 0 0, v000002833f3b12a0_0;  alias, 1 drivers
L_000002833f3b1840 .array/port v000002833f3af970, L_000002833f3b0760;
L_000002833f3b0760 .concat [ 4 2 0 0], L_000002833f3b0a80, L_000002833f3e0088;
L_000002833f3b0c60 .array/port v000002833f3af970, L_000002833f3b1700;
L_000002833f3b1700 .concat [ 4 2 0 0], L_000002833f3b0260, L_000002833f3e00d0;
S_000002833f3424d0 .scope module, "ula_inst" "ula" 3 95, 7 7 0, S_000002833f34d7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "opcode";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "out";
v000002833f3afdd0_0 .net "A", 31 0, L_000002833f3210a0;  alias, 1 drivers
v000002833f3ae4d0_0 .net "B", 31 0, L_000002833f320cb0;  alias, 1 drivers
v000002833f3af470_0 .net "clk", 0 0, v000002833f3b1980_0;  alias, 1 drivers
v000002833f3af330_0 .net "opcode", 7 0, L_000002833f3b1020;  1 drivers
v000002833f3aed90_0 .var "out", 31 0;
E_000002833f354020 .event anyedge, v000002833f3af330_0, v000002833f322c60_0, v000002833f3af1f0_0;
    .scope S_000002833f2de200;
T_0 ;
    %wait E_000002833f354360;
    %load/vec4 v000002833f3afab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002833f3af290_0, 0, 32;
T_0.2 ;
    %load/vec4 v000002833f3af290_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002833f3af290_0;
    %store/vec4a v000002833f3af970, 4, 0;
    %load/vec4 v000002833f3af290_0;
    %addi 1, 0, 32;
    %store/vec4 v000002833f3af290_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002833f3aea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000002833f3ae430_0;
    %load/vec4 v000002833f3aecf0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000002833f3af970, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002833f2de070;
T_1 ;
    %wait E_000002833f3543e0;
    %vpi_call 5 25 "$readmemh", "program.mem", v000002833f3ae930 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002833f2de070;
T_2 ;
    %wait E_000002833f354360;
    %load/vec4 v000002833f3af0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002833f3af650_0, 0, 32;
T_2.2 ;
    %load/vec4 v000002833f3af650_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002833f3af650_0;
    %store/vec4a v000002833f3ae930, 4, 0;
    %load/vec4 v000002833f3af650_0;
    %addi 1, 0, 32;
    %store/vec4 v000002833f3af650_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002833f3ae390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000002833f3af1f0_0;
    %load/vec4 v000002833f322c60_0;
    %parti/s 8, 2, 3;
    %ix/vec4 4;
    %store/vec4a v000002833f3ae930, 4, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002833f3424d0;
T_3 ;
    %wait E_000002833f354020;
    %load/vec4 v000002833f3af330_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002833f3aed90_0, 0, 32;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v000002833f3afdd0_0;
    %load/vec4 v000002833f3ae4d0_0;
    %add;
    %store/vec4 v000002833f3aed90_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v000002833f3afdd0_0;
    %load/vec4 v000002833f3ae4d0_0;
    %sub;
    %store/vec4 v000002833f3aed90_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v000002833f3afdd0_0;
    %load/vec4 v000002833f3ae4d0_0;
    %and;
    %store/vec4 v000002833f3aed90_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v000002833f3afdd0_0;
    %load/vec4 v000002833f3ae4d0_0;
    %or;
    %store/vec4 v000002833f3aed90_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002833f34d930;
T_4 ;
    %wait E_000002833f354320;
    %load/vec4 v000002833f322e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f3223a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f3226c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002833f3224e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322580_0, 0;
T_4.0 ;
    %load/vec4 v000002833f3228a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f3223a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f3226c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002833f3224e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322580_0, 0;
    %jmp T_4.13;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f3223a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002833f3226c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002833f3224e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322580_0, 0;
    %jmp T_4.13;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f3223a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002833f3226c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002833f3224e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322580_0, 0;
    %jmp T_4.13;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002833f3223a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002833f3226c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002833f3224e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002833f322da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002833f322580_0, 0, 1;
    %jmp T_4.13;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002833f3223a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f3226c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002833f3224e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322580_0, 0;
    %jmp T_4.13;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f3223a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f3226c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002833f3224e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002833f322580_0, 0;
    %jmp T_4.13;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f3223a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002833f3226c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002833f3224e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322580_0, 0;
    %jmp T_4.13;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f3223a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002833f3226c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002833f3224e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322580_0, 0;
    %jmp T_4.13;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f3223a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002833f3226c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002833f3224e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322580_0, 0;
    %jmp T_4.13;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f3223a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002833f3226c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002833f3224e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002833f322580_0, 0;
    %jmp T_4.13;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002833f3223a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002833f3226c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002833f3224e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002833f322da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002833f322580_0, 0, 1;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002833f34d7a0;
T_5 ;
    %wait E_000002833f354ce0;
    %load/vec4 v000002833f3b0b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002833f3afc90_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v000002833f3af010_0;
    %store/vec4 v000002833f3afc90_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v000002833f3aeed0_0;
    %store/vec4 v000002833f3afc90_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v000002833f3ae7f0_0;
    %store/vec4 v000002833f3afc90_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v000002833f3afbf0_0;
    %store/vec4 v000002833f3afc90_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002833f34d7a0;
T_6 ;
    %wait E_000002833f354360;
    %load/vec4 v000002833f3b1340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002833f3af5b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002833f3aef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002833f3af5b0_0;
    %assign/vec4 v000002833f3af5b0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000002833f3ae570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000002833f3af5b0_0;
    %addi 4, 0, 32;
    %load/vec4 v000002833f3aeed0_0;
    %add;
    %assign/vec4 v000002833f3af5b0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v000002833f3af5b0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002833f3af5b0_0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002833f324dc0;
T_7 ;
    %vpi_call 2 21 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002833f34d7a0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002833f3b1660_0, 0, 32;
T_7.0 ;
    %load/vec4 v000002833f3b1660_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.1, 5;
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000002833f3ae930, v000002833f3b1660_0 > {0 0 0};
    %load/vec4 v000002833f3b1660_0;
    %addi 1, 0, 32;
    %store/vec4 v000002833f3b1660_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002833f3b1660_0, 0, 32;
T_7.2 ;
    %load/vec4 v000002833f3b1660_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.3, 5;
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000002833f3af970, v000002833f3b1660_0 > {0 0 0};
    %load/vec4 v000002833f3b1660_0;
    %addi 1, 0, 32;
    %store/vec4 v000002833f3b1660_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .thread T_7;
    .scope S_000002833f324dc0;
T_8 ;
    %vpi_call 2 34 "$display", "                                        --- FLASCO COMPANY ---" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002833f3b1980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002833f3b12a0_0, 0, 1;
    %vpi_call 2 37 "$monitor", "Time: %t | Reset: %b | PC: %h, Instruction: %h | ALU Out: %h", $time, v000002833f3b12a0_0, v000002833f3b01c0_0, v000002833f3b18e0_0, v000002833f3b09e0_0 {0 0 0};
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002833f3b12a0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_000002833f324dc0;
T_9 ;
    %delay 5, 0;
    %load/vec4 v000002833f3b1980_0;
    %inv;
    %store/vec4 v000002833f3b1980_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "tb_picoquickprocessor.v";
    "top.v";
    "control.v";
    "memory.v";
    "registradores.v";
    "ula.v";
