<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/X86CallingConv.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">X86CallingConv.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86CallingConv_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//=== X86CallingConv.cpp - X86 Custom Calling Convention Impl   -*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the implementation of custom routines for the X86</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// Calling Convention that aren&#39;t done by tablegen.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86CallingConv_8h.html">X86CallingConv.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="X86Subtarget_8h.html">X86Subtarget.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/// When regcall calling convention compiled to 32 bit arch, special treatment</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/// is required for 64 bit masks.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/// The value should be assigned to two GPRs.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/// \return true if registers were allocated and false otherwise.</span></div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#a4634e79ad97015aa93f2379f619cc6ae">   26</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86CallingConv_8cpp.html#a4634e79ad97015aa93f2379f619cc6ae">CC_X86_32_RegCall_Assign2Regs</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT,</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;                                          <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;                                          <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;                                          <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags,</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                                          <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="comment">// List of GPR registers that are available to store values in regcall</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="comment">// calling convention.</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> RegList[] = {<a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">X86::EAX</a>, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d">X86::ECX</a>, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121">X86::EDX</a>, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">X86::EDI</a>,</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;                                      <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">X86::ESI</a>};</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="comment">// The vector will save all the available registers for allocation.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 5&gt;</a> AvailableRegs;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="comment">// searching for the available registers.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : RegList) {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="keywordflow">if</span> (!State.<a class="code" href="classllvm_1_1CCState.html#a68e42c176546fb7cc5c9c4aeddc88334">isAllocated</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;      AvailableRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  }</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">size_t</span> RequiredGprsUponSplit = 2;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordflow">if</span> (AvailableRegs.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() &lt; RequiredGprsUponSplit)</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// Not enough free registers - continue the search.</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="comment">// Allocating the available registers.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; RequiredGprsUponSplit; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++) {</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="comment">// Marking the register as located.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = State.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(AvailableRegs[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="comment">// Since we previously made sure that 2 registers are available</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="comment">// we expect that a real register number will be returned.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg &amp;&amp; <span class="stringliteral">&quot;Expecting a register will be available&quot;</span>);</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="comment">// Assign the value to the allocated register</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    State.<a class="code" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(<a class="code" href="classllvm_1_1CCValAssign.html#a6c18d65948f35e918735562a251668f0">CCValAssign::getCustomReg</a>(ValNo, ValVT, Reg, LocVT, LocInfo));</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  }</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="comment">// Successful in allocating regsiters - stop scanning next rules.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;}</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#a2e804d14b7fcbb4faa490af76fba2920">   67</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code" href="X86CallingConv_8cpp.html#a2e804d14b7fcbb4faa490af76fba2920">CC_X86_VectorCallGetSSEs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT) {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">if</span> (ValVT.<a class="code" href="classllvm_1_1MVT.html#a776c0f4551869d18e571ae4e87583d86">is512BitVector</a>()) {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> RegListZMM[] = {X86::ZMM0, X86::ZMM1, X86::ZMM2,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                           X86::ZMM3, X86::ZMM4, X86::ZMM5};</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(<a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">std::begin</a>(RegListZMM), <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">std::end</a>(RegListZMM));</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  }</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordflow">if</span> (ValVT.<a class="code" href="classllvm_1_1MVT.html#a9e3e2c5a531a6ff555d5302ba1745357">is256BitVector</a>()) {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> RegListYMM[] = {X86::YMM0, X86::YMM1, X86::YMM2,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                           X86::YMM3, X86::YMM4, X86::YMM5};</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(<a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">std::begin</a>(RegListYMM), <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">std::end</a>(RegListYMM));</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> RegListXMM[] = {X86::XMM0, X86::XMM1, X86::XMM2,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                         X86::XMM3, X86::XMM4, X86::XMM5};</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(<a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">std::begin</a>(RegListXMM), <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">std::end</a>(RegListXMM));</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;}</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#aa9b2a21e3664a94e889683a2b01ebe53">   85</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code" href="X86CallingConv_8cpp.html#aa9b2a21e3664a94e889683a2b01ebe53">CC_X86_64_VectorCallGetGPRs</a>() {</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> RegListGPR[] = {X86::RCX, X86::RDX, X86::R8, X86::R9};</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(<a class="code" href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">std::begin</a>(RegListGPR), <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">std::end</a>(RegListGPR));</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;}</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#a14a88401fe6f00ed3b943fa7f0132d46">   90</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86CallingConv_8cpp.html#a14a88401fe6f00ed3b943fa7f0132d46">CC_X86_VectorCallAssignRegister</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                            <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                            <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                            <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                            <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> RegList = <a class="code" href="X86CallingConv_8cpp.html#a2e804d14b7fcbb4faa490af76fba2920">CC_X86_VectorCallGetSSEs</a>(ValVT);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordtype">bool</span> Is64bit = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;<span class="keyword">&gt;</span>(</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                     State.<a class="code" href="classllvm_1_1CCState.html#a2c5878b16454ce5911fc9d043e1fee9c">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>())</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                     .<a class="code" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>();</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : RegList) {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="comment">// If the register is not marked as allocated - assign to it.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">if</span> (!State.<a class="code" href="classllvm_1_1CCState.html#a68e42c176546fb7cc5c9c4aeddc88334">isAllocated</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) {</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      <span class="keywordtype">unsigned</span> AssigedReg = State.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AssigedReg == <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> &amp;&amp; <span class="stringliteral">&quot;Expecting a valid register allocation&quot;</span>);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      State.<a class="code" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;          <a class="code" href="classllvm_1_1CCValAssign.html#a28ea2e0582d62e52d2971a459daec6e8">CCValAssign::getReg</a>(ValNo, ValVT, AssigedReg, LocVT, LocInfo));</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    }</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="comment">// If the register is marked as shadow allocated - assign to it.</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">if</span> (Is64bit &amp;&amp; State.<a class="code" href="classllvm_1_1CCState.html#a6eda0bf05c28611488d3b7a1df17541a">IsShadowAllocatedReg</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      State.<a class="code" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(<a class="code" href="classllvm_1_1CCValAssign.html#a28ea2e0582d62e52d2971a459daec6e8">CCValAssign::getReg</a>(ValNo, ValVT, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, LocVT, LocInfo));</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    }</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  }</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Clang should ensure that hva marked vectors will have &quot;</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                   <span class="stringliteral">&quot;an available register.&quot;</span>);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;}</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/// Vectorcall calling convention has special handling for vector types or</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/// HVA for 64 bit arch.</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/// For HVAs shadow registers might be allocated on the first pass</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/// and actual XMM registers are allocated on the second pass.</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/// For vector types, actual XMM registers are allocated on the first pass.</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/// \return true if registers were allocated and false otherwise.</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#aaa1494436b6de4729389856e59276c98">  128</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86CallingConv_8cpp.html#aaa1494436b6de4729389856e59276c98">CC_X86_64_VectorCall</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                 <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                 <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags, <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// On the second pass, go through the HVAs only.</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordflow">if</span> (ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a5af59a7db5f3b01138d11a3dc7da10db">isSecArgPass</a>()) {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keywordflow">if</span> (ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a818a4ff7f8a1e73e623e74ffd0fdc95f">isHva</a>())</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="X86CallingConv_8cpp.html#a14a88401fe6f00ed3b943fa7f0132d46">CC_X86_VectorCallAssignRegister</a>(ValNo, ValVT, LocVT, LocInfo,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                             ArgFlags, State);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  }</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="comment">// Process only vector types as defined by vectorcall spec:</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// &quot;A vector type is either a floating-point type, for example,</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="comment">//  a float or double, or an SIMD vector type, for example, __m128 or __m256&quot;.</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordflow">if</span> (!(ValVT.<a class="code" href="classllvm_1_1MVT.html#adc90e34882c97d5a86dd883d3d23b4ca">isFloatingPoint</a>() ||</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        (ValVT.<a class="code" href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>() &amp;&amp; ValVT.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() &gt;= 128))) {</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="comment">// If R9 was already assigned it means that we are after the fourth element</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="comment">// and because this is not an HVA / Vector type, we need to allocate</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="comment">// shadow XMM register.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <span class="keywordflow">if</span> (State.<a class="code" href="classllvm_1_1CCState.html#a68e42c176546fb7cc5c9c4aeddc88334">isAllocated</a>(X86::R9)) {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <span class="comment">// Assign shadow XMM register.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      (void)State.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(<a class="code" href="X86CallingConv_8cpp.html#a2e804d14b7fcbb4faa490af76fba2920">CC_X86_VectorCallGetSSEs</a>(ValVT));</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    }</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  }</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordflow">if</span> (!ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a818a4ff7f8a1e73e623e74ffd0fdc95f">isHva</a>() || ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a048fbfd76ffc6c50232e51e944eec532">isHvaStart</a>()) {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="comment">// Assign shadow GPR register.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    (void)State.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(<a class="code" href="X86CallingConv_8cpp.html#aa9b2a21e3664a94e889683a2b01ebe53">CC_X86_64_VectorCallGetGPRs</a>());</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="comment">// Assign XMM register - (shadow for HVA and non-shadow for non HVA).</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = State.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(<a class="code" href="X86CallingConv_8cpp.html#a2e804d14b7fcbb4faa490af76fba2920">CC_X86_VectorCallGetSSEs</a>(ValVT))) {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      <span class="comment">// In Vectorcall Calling convention, additional shadow stack can be</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      <span class="comment">// created on top of the basic 32 bytes of win64.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      <span class="comment">// It can happen if the fifth or sixth argument is vector type or HVA.</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;      <span class="comment">// At that case for each argument a shadow stack of 8 bytes is allocated.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> =</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;          State.<a class="code" href="classllvm_1_1CCState.html#a2c5878b16454ce5911fc9d043e1fee9c">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;      <span class="keywordflow">if</span> (TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a8b44fad9d40a5037b9b577c403eb2153">regsOverlap</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, X86::XMM4) ||</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;          TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a8b44fad9d40a5037b9b577c403eb2153">regsOverlap</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, X86::XMM5))</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        State.<a class="code" href="classllvm_1_1CCState.html#a0a8a105c9948455943fa071bf5d8f589">AllocateStack</a>(8, 8);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      <span class="keywordflow">if</span> (!ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a818a4ff7f8a1e73e623e74ffd0fdc95f">isHva</a>()) {</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        State.<a class="code" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(<a class="code" href="classllvm_1_1CCValAssign.html#a28ea2e0582d62e52d2971a459daec6e8">CCValAssign::getReg</a>(ValNo, ValVT, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, LocVT, LocInfo));</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// Allocated a register - Stop the search.</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      }</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    }</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  }</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="comment">// If this is an HVA - Stop the search,</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="comment">// otherwise continue the search.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordflow">return</span> ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a818a4ff7f8a1e73e623e74ffd0fdc95f">isHva</a>();</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;}</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/// Vectorcall calling convention has special handling for vector types or</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/// HVA for 32 bit arch.</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">/// For HVAs actual XMM registers are allocated on the second pass.</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/// For vector types, actual XMM registers are allocated on the first pass.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/// \return true if registers were allocated and false otherwise.</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#af8687e6a4188d6843aebb24bf2944804">  188</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86CallingConv_8cpp.html#af8687e6a4188d6843aebb24bf2944804">CC_X86_32_VectorCall</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                 <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                 <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags, <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">// On the second pass, go through the HVAs only.</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordflow">if</span> (ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a5af59a7db5f3b01138d11a3dc7da10db">isSecArgPass</a>()) {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordflow">if</span> (ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a818a4ff7f8a1e73e623e74ffd0fdc95f">isHva</a>())</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="X86CallingConv_8cpp.html#a14a88401fe6f00ed3b943fa7f0132d46">CC_X86_VectorCallAssignRegister</a>(ValNo, ValVT, LocVT, LocInfo,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                             ArgFlags, State);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  }</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="comment">// Process only vector types as defined by vectorcall spec:</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="comment">// &quot;A vector type is either a floating point type, for example,</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">//  a float or double, or an SIMD vector type, for example, __m128 or __m256&quot;.</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordflow">if</span> (!(ValVT.<a class="code" href="classllvm_1_1MVT.html#adc90e34882c97d5a86dd883d3d23b4ca">isFloatingPoint</a>() ||</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        (ValVT.<a class="code" href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">isVector</a>() &amp;&amp; ValVT.<a class="code" href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">getSizeInBits</a>() &gt;= 128))) {</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordflow">if</span> (ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a818a4ff7f8a1e73e623e74ffd0fdc95f">isHva</a>())</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// If this is an HVA - Stop the search.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">// Assign XMM register.</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = State.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(<a class="code" href="X86CallingConv_8cpp.html#a2e804d14b7fcbb4faa490af76fba2920">CC_X86_VectorCallGetSSEs</a>(ValVT))) {</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    State.<a class="code" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(<a class="code" href="classllvm_1_1CCValAssign.html#a28ea2e0582d62e52d2971a459daec6e8">CCValAssign::getReg</a>(ValNo, ValVT, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, LocVT, LocInfo));</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  }</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="comment">// In case we did not find an available XMM register for a vector -</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="comment">// pass it indirectly.</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="comment">// It is similar to CCPassIndirect, with the addition of inreg.</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">if</span> (!ValVT.<a class="code" href="classllvm_1_1MVT.html#adc90e34882c97d5a86dd883d3d23b4ca">isFloatingPoint</a>()) {</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    LocVT = <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    LocInfo = <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aacf7e7d80f766b55b2bbdaf3d354c39e">CCValAssign::Indirect</a>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ac8683d314a90a316cb67a685d42a8c28">setInReg</a>();</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// No register was assigned - Continue the search.</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;}</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#a107306c599b9c4abdf871f39f8f9f425">  228</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86CallingConv_8cpp.html#a107306c599b9c4abdf871f39f8f9f425">CC_X86_AnyReg_Error</a>(<span class="keywordtype">unsigned</span> &amp;, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;,</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;, <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                                <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;The AnyReg calling convention is only supported by the &quot;</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                   <span class="stringliteral">&quot;stackmap and patchpoint intrinsics.&quot;</span>);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="comment">// gracefully fallback to X86 C calling convention on Release builds.</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;}</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#a41dd5c8db0f0898d613b138097515474">  237</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86CallingConv_8cpp.html#a41dd5c8db0f0898d613b138097515474">CC_X86_32_MCUInReg</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                               <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                               <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags, <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="comment">// This is similar to CCAssignToReg&lt;[EAX, EDX, ECX]&gt;, but makes sure</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">// not to split i64 and double between a register and stack</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> RegList[] = {<a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">X86::EAX</a>, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121">X86::EDX</a>, <a class="code" href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d">X86::ECX</a>};</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumRegs = <span class="keyword">sizeof</span>(RegList) / <span class="keyword">sizeof</span>(RegList[0]);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;CCValAssign&gt;</a> &amp;PendingMembers = State.<a class="code" href="classllvm_1_1CCState.html#ac03dda6ebdb31bf9d7470e799f286d5f">getPendingLocs</a>();</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="comment">// If this is the first part of an double/i64/i128, or if we&#39;re already</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="comment">// in the middle of a split, add to the pending list. If this is not</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="comment">// the end of the split, return, otherwise go on to process the pending</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="comment">// list</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordflow">if</span> (ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a989f6c0917729b4622f413f629239420">isSplit</a>() || !PendingMembers.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    PendingMembers.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        <a class="code" href="classllvm_1_1CCValAssign.html#a1022d05ab2d1337a97addf0ea4678fed">CCValAssign::getPending</a>(ValNo, ValVT, LocVT, LocInfo));</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">if</span> (!ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a0343079be1a948f58f37c97559973b90">isSplitEnd</a>())</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="comment">// If there are no pending members, we are not in the middle of a split,</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="comment">// so do the usual inreg stuff.</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">if</span> (PendingMembers.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = State.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(RegList)) {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      State.<a class="code" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(<a class="code" href="classllvm_1_1CCValAssign.html#a28ea2e0582d62e52d2971a459daec6e8">CCValAssign::getReg</a>(ValNo, ValVT, <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, LocVT, LocInfo));</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  }</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(ArgFlags.<a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a0343079be1a948f58f37c97559973b90">isSplitEnd</a>());</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="comment">// We now have the entire original argument in PendingMembers, so decide</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="comment">// whether to use registers or the stack.</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="comment">// Per the MCU ABI:</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="comment">// a) To use registers, we need to have enough of them free to contain</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="comment">// the entire argument.</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="comment">// b) We never want to use more than 2 registers for a single argument.</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordtype">unsigned</span> FirstFree = State.<a class="code" href="classllvm_1_1CCState.html#a191a65cff7d80b2651df427db2bbf908">getFirstUnallocated</a>(RegList);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordtype">bool</span> UseRegs = PendingMembers.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>() &lt;= std::min(2U, NumRegs - FirstFree);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;It : PendingMembers) {</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordflow">if</span> (UseRegs)</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      It.convertToReg(State.<a class="code" href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">AllocateReg</a>(RegList[FirstFree++]));</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      It.convertToMem(State.<a class="code" href="classllvm_1_1CCState.html#a0a8a105c9948455943fa071bf5d8f589">AllocateStack</a>(4, 4));</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    State.<a class="code" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(It);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  }</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  PendingMembers.clear();</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;}</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">/// X86 interrupt handlers can only take one or two stack arguments, but if</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/// there are two arguments, they are in the opposite order from the standard</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">/// convention. Therefore, we have to look at the argument count up front before</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/// allocating stack for each argument.</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="X86CallingConv_8cpp.html#a7ee234a7eddb790513041e995ed66158">  297</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="X86CallingConv_8cpp.html#a7ee234a7eddb790513041e995ed66158">CC_X86_Intr</a>(<span class="keywordtype">unsigned</span> &amp;ValNo, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;ValVT, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;LocVT,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                        <a class="code" href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">CCValAssign::LocInfo</a> &amp;LocInfo,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                        <a class="code" href="structllvm_1_1ISD_1_1ArgFlagsTy.html">ISD::ArgFlagsTy</a> &amp;ArgFlags, <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;State) {</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = State.<a class="code" href="classllvm_1_1CCState.html#a2c5878b16454ce5911fc9d043e1fee9c">getMachineFunction</a>();</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordtype">size_t</span> ArgCount = State.<a class="code" href="classllvm_1_1CCState.html#a2c5878b16454ce5911fc9d043e1fee9c">getMachineFunction</a>().<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#ac6baa801e4aea800984e760d5460662f">arg_size</a>();</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordtype">bool</span> Is64Bit = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;<span class="keyword">&gt;</span>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>()).<a class="code" href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>();</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keywordtype">unsigned</span> SlotSize = Is64Bit ? 8 : 4;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordflow">if</span> (ArgCount == 1 &amp;&amp; ValNo == 0) {</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="comment">// If we have one argument, the argument is five stack slots big, at fixed</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">// offset zero.</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    Offset = State.<a class="code" href="classllvm_1_1CCState.html#a0a8a105c9948455943fa071bf5d8f589">AllocateStack</a>(5 * SlotSize, 4);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ArgCount == 2 &amp;&amp; ValNo == 0) {</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">// If we have two arguments, the stack slot is *after* the error code</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="comment">// argument. Pretend it doesn&#39;t consume stack space, and account for it when</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="comment">// we assign the second argument.</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;    Offset = SlotSize;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ArgCount == 2 &amp;&amp; ValNo == 1) {</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="comment">// If this is the second of two arguments, it must be the error code. It</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="comment">// appears first on the stack, and is then followed by the five slot</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="comment">// interrupt struct.</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    Offset = 0;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    (void)State.<a class="code" href="classllvm_1_1CCState.html#a0a8a105c9948455943fa071bf5d8f589">AllocateStack</a>(6 * SlotSize, 4);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;unsupported x86 interrupt prototype&quot;</span>);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  }</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="comment">// FIXME: This should be accounted for in</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="comment">// X86FrameLowering::getFrameIndexReference, not here.</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordflow">if</span> (Is64Bit &amp;&amp; ArgCount == 2)</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    Offset += SlotSize;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  State.<a class="code" href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">addLoc</a>(<a class="code" href="classllvm_1_1CCValAssign.html#a5985c36f5cc67d3263c1961a2d3ef0ea">CCValAssign::getMem</a>(ValNo, ValVT, Offset, LocVT, LocInfo));</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;}</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">// Provides entry points of CC_X86 and RetCC_X86.</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#include &quot;X86GenCallingConv.inc&quot;</span></div><div class="ttc" id="classllvm_1_1CCState_html_a191a65cff7d80b2651df427db2bbf908"><div class="ttname"><a href="classllvm_1_1CCState.html#a191a65cff7d80b2651df427db2bbf908">llvm::CCState::getFirstUnallocated</a></div><div class="ttdeci">unsigned getFirstUnallocated(ArrayRef&lt; MCPhysReg &gt; Regs) const</div><div class="ttdoc">getFirstUnallocated - Return the index of the first unallocated register in the set, or Regs.size() if they are all allocated. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00344">CallingConvLower.h:344</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a214ec2f04ffd92636ed4bd2717607a1d"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">llvm::sys::path::end</a></div><div class="ttdeci">const_iterator end(StringRef path)</div><div class="ttdoc">Get end iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00233">Path.cpp:233</a></div></div>
<div class="ttc" id="X86CallingConv_8cpp_html_a41dd5c8db0f0898d613b138097515474"><div class="ttname"><a href="X86CallingConv_8cpp.html#a41dd5c8db0f0898d613b138097515474">CC_X86_32_MCUInReg</a></div><div class="ttdeci">static bool CC_X86_32_MCUInReg(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00237">X86CallingConv.cpp:237</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a1022d05ab2d1337a97addf0ea4678fed"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a1022d05ab2d1337a97addf0ea4678fed">llvm::CCValAssign::getPending</a></div><div class="ttdeci">static CCValAssign getPending(unsigned ValNo, MVT ValVT, MVT LocVT, LocInfo HTP, unsigned ExtraInfo=0)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00127">CallingConvLower.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a6c18d65948f35e918735562a251668f0"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a6c18d65948f35e918735562a251668f0">llvm::CCValAssign::getCustomReg</a></div><div class="ttdeci">static CCValAssign getCustomReg(unsigned ValNo, MVT ValVT, unsigned RegNo, MVT LocVT, LocInfo HTP)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00093">CallingConvLower.h:93</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_a989f6c0917729b4622f413f629239420"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a989f6c0917729b4622f413f629239420">llvm::ISD::ArgFlagsTy::isSplit</a></div><div class="ttdeci">bool isSplit() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00116">TargetCallingConv.h:116</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a00a76a729b319dc47beffbe07325565f"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a00a76a729b319dc47beffbe07325565f">llvm::sys::path::begin</a></div><div class="ttdeci">const_iterator begin(StringRef path, Style style=Style::native)</div><div class="ttdoc">Get begin iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00224">Path.cpp:224</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="CallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00123">TargetSubtargetInfo.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a425636b56fa037ed7b19ef7f9de30df9"><div class="ttname"><a href="classllvm_1_1MVT.html#a425636b56fa037ed7b19ef7f9de30df9">llvm::MVT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdoc">Return true if this is a vector value type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00310">MachineValueType.h:310</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a68e42c176546fb7cc5c9c4aeddc88334"><div class="ttname"><a href="classllvm_1_1CCState.html#a68e42c176546fb7cc5c9c4aeddc88334">llvm::CCState::isAllocated</a></div><div class="ttdeci">bool isAllocated(unsigned Reg) const</div><div class="ttdoc">isAllocated - Return true if the specified register (or an alias) is allocated. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00285">CallingConvLower.h:285</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a7be7c6dd92efc0d6f866d4a3b433eed0"><div class="ttname"><a href="classllvm_1_1MVT.html#a7be7c6dd92efc0d6f866d4a3b433eed0">llvm::MVT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the size of the specified MVT in bits. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00679">MachineValueType.h:679</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a9e3e2c5a531a6ff555d5302ba1745357"><div class="ttname"><a href="classllvm_1_1MVT.html#a9e3e2c5a531a6ff555d5302ba1745357">llvm::MVT::is256BitVector</a></div><div class="ttdeci">bool is256BitVector() const</div><div class="ttdoc">Return true if this is a 256-bit vector type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00358">MachineValueType.h:358</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="X86CallingConv_8cpp_html_aaa1494436b6de4729389856e59276c98"><div class="ttname"><a href="X86CallingConv_8cpp.html#aaa1494436b6de4729389856e59276c98">CC_X86_64_VectorCall</a></div><div class="ttdeci">static bool CC_X86_64_VectorCall(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdoc">Vectorcall calling convention has special handling for vector types or HVA for 64 bit arch...</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00128">X86CallingConv.cpp:128</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45">llvm::CCValAssign::LocInfo</a></div><div class="ttdeci">LocInfo</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00035">CallingConvLower.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a90cd412049931c87618e68595357afb8">llvm::N86::EDI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a2c5878b16454ce5911fc9d043e1fee9c"><div class="ttname"><a href="classllvm_1_1CCState.html#a2c5878b16454ce5911fc9d043e1fee9c">llvm::CCState::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00266">CallingConvLower.h:266</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a488c3a2a57ed8f23f0c48d8b40348af0">llvm::N86::EAX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3af870f9ec8a932e6d114847c22e7e9121">llvm::N86::EDX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="namespacellvm_html_a0448108c43f3a226744d0a4c28c989f7"><div class="ttname"><a href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00460">ArrayRef.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a2b78fd53da0b5df7bc4eacf7df556a45aacf7e7d80f766b55b2bbdaf3d354c39e"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a2b78fd53da0b5df7bc4eacf7df556a45aacf7e7d80f766b55b2bbdaf3d354c39e">llvm::CCValAssign::Indirect</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00052">CallingConvLower.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_af04b635419bda8cbc4fe1f056b160f8d"><div class="ttname"><a href="classllvm_1_1CCState.html#af04b635419bda8cbc4fe1f056b160f8d">llvm::CCState::addLoc</a></div><div class="ttdeci">void addLoc(const CCValAssign &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00261">CallingConvLower.h:261</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a667b758702693d9dfb46e55025fc559d">llvm::N86::ECX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a8b44fad9d40a5037b9b577c403eb2153"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a8b44fad9d40a5037b9b577c403eb2153">llvm::TargetRegisterInfo::regsOverlap</a></div><div class="ttdeci">bool regsOverlap(Register regA, Register regB) const</div><div class="ttdoc">Returns true if the two registers are equal or alias each other. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00380">TargetRegisterInfo.h:380</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_ac8683d314a90a316cb67a685d42a8c28"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#ac8683d314a90a316cb67a685d42a8c28">llvm::ISD::ArgFlagsTy::setInReg</a></div><div class="ttdeci">void setInReg()</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00075">TargetCallingConv.h:75</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1N86_html_ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f"><div class="ttname"><a href="namespacellvm_1_1N86.html#ab00031c2a77dd12503e6af2725e3b8f3a284bf8e8d0ea2e707e824d67dc5c398f">llvm::N86::ESI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86MCTargetDesc_8h_source.html#l00050">X86MCTargetDesc.h:50</a></div></div>
<div class="ttc" id="X86CallingConv_8cpp_html_a107306c599b9c4abdf871f39f8f9f425"><div class="ttname"><a href="X86CallingConv_8cpp.html#a107306c599b9c4abdf871f39f8f9f425">CC_X86_AnyReg_Error</a></div><div class="ttdeci">static bool CC_X86_AnyReg_Error(unsigned &amp;, MVT &amp;, MVT &amp;, CCValAssign::LocInfo &amp;, ISD::ArgFlagsTy &amp;, CCState &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00228">X86CallingConv.cpp:228</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_ac03dda6ebdb31bf9d7470e799f286d5f"><div class="ttname"><a href="classllvm_1_1CCState.html#ac03dda6ebdb31bf9d7470e799f286d5f">llvm::CCState::getPendingLocs</a></div><div class="ttdeci">SmallVectorImpl&lt; CCValAssign &gt; &amp; getPendingLocs()</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00509">CallingConvLower.h:509</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_a5af59a7db5f3b01138d11a3dc7da10db"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a5af59a7db5f3b01138d11a3dc7da10db">llvm::ISD::ArgFlagsTy::isSecArgPass</a></div><div class="ttdeci">bool isSecArgPass() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00101">TargetCallingConv.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="X86CallingConv_8cpp_html_a7ee234a7eddb790513041e995ed66158"><div class="ttname"><a href="X86CallingConv_8cpp.html#a7ee234a7eddb790513041e995ed66158">CC_X86_Intr</a></div><div class="ttdeci">static bool CC_X86_Intr(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdoc">X86 interrupt handlers can only take one or two stack arguments, but if there are two arguments...</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00297">X86CallingConv.cpp:297</a></div></div>
<div class="ttc" id="namespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00019">MCRegister.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a28ea2e0582d62e52d2971a459daec6e8"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a28ea2e0582d62e52d2971a459daec6e8">llvm::CCValAssign::getReg</a></div><div class="ttdeci">static CCValAssign getReg(unsigned ValNo, MVT ValVT, unsigned RegNo, MVT LocVT, LocInfo HTP)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00079">CallingConvLower.h:79</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00030">MachineValueType.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html">llvm::ISD::ArgFlagsTy</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00027">TargetCallingConv.h:27</a></div></div>
<div class="ttc" id="X86CallingConv_8cpp_html_a14a88401fe6f00ed3b943fa7f0132d46"><div class="ttname"><a href="X86CallingConv_8cpp.html#a14a88401fe6f00ed3b943fa7f0132d46">CC_X86_VectorCallAssignRegister</a></div><div class="ttdeci">static bool CC_X86_VectorCallAssignRegister(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00090">X86CallingConv.cpp:90</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html">llvm::X86Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00052">X86Subtarget.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_a818a4ff7f8a1e73e623e74ffd0fdc95f"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a818a4ff7f8a1e73e623e74ffd0fdc95f">llvm::ISD::ArgFlagsTy::isHva</a></div><div class="ttdeci">bool isHva() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00095">TargetCallingConv.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_ac6baa801e4aea800984e760d5460662f"><div class="ttname"><a href="classllvm_1_1Function.html#ac6baa801e4aea800984e760d5460662f">llvm::Function::arg_size</a></div><div class="ttdeci">size_t arg_size() const</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00739">Function.h:739</a></div></div>
<div class="ttc" id="X86CallingConv_8h_html"><div class="ttname"><a href="X86CallingConv_8h.html">X86CallingConv.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="X86Subtarget_8h_html"><div class="ttname"><a href="X86Subtarget_8h.html">X86Subtarget.h</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_a048fbfd76ffc6c50232e51e944eec532"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a048fbfd76ffc6c50232e51e944eec532">llvm::ISD::ArgFlagsTy::isHvaStart</a></div><div class="ttdeci">bool isHvaStart() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00098">TargetCallingConv.h:98</a></div></div>
<div class="ttc" id="structllvm_1_1ISD_1_1ArgFlagsTy_html_a0343079be1a948f58f37c97559973b90"><div class="ttname"><a href="structllvm_1_1ISD_1_1ArgFlagsTy.html#a0343079be1a948f58f37c97559973b90">llvm::ISD::ArgFlagsTy::isSplitEnd</a></div><div class="ttdeci">bool isSplitEnd() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00119">TargetCallingConv.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_adc90e34882c97d5a86dd883d3d23b4ca"><div class="ttname"><a href="classllvm_1_1MVT.html#adc90e34882c97d5a86dd883d3d23b4ca">llvm::MVT::isFloatingPoint</a></div><div class="ttdeci">bool isFloatingPoint() const</div><div class="ttdoc">Return true if this is a FP or a vector FP type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00284">MachineValueType.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00191">CallingConvLower.h:191</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="X86CallingConv_8cpp_html_aa9b2a21e3664a94e889683a2b01ebe53"><div class="ttname"><a href="X86CallingConv_8cpp.html#aa9b2a21e3664a94e889683a2b01ebe53">CC_X86_64_VectorCallGetGPRs</a></div><div class="ttdeci">static ArrayRef&lt; MCPhysReg &gt; CC_X86_64_VectorCallGetGPRs()</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00085">X86CallingConv.cpp:85</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a0a8a105c9948455943fa071bf5d8f589"><div class="ttname"><a href="classllvm_1_1CCState.html#a0a8a105c9948455943fa071bf5d8f589">llvm::CCState::AllocateStack</a></div><div class="ttdeci">unsigned AllocateStack(unsigned Size, unsigned Alignment)</div><div class="ttdoc">AllocateStack - Allocate a chunk of stack space with the specified size and alignment. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00426">CallingConvLower.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a776c0f4551869d18e571ae4e87583d86"><div class="ttname"><a href="classllvm_1_1MVT.html#a776c0f4551869d18e571ae4e87583d86">llvm::MVT::is512BitVector</a></div><div class="ttdeci">bool is512BitVector() const</div><div class="ttdoc">Return true if this is a 512-bit vector type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00366">MachineValueType.h:366</a></div></div>
<div class="ttc" id="classllvm_1_1CCValAssign_html_a5985c36f5cc67d3263c1961a2d3ef0ea"><div class="ttname"><a href="classllvm_1_1CCValAssign.html#a5985c36f5cc67d3263c1961a2d3ef0ea">llvm::CCValAssign::getMem</a></div><div class="ttdeci">static CCValAssign getMem(unsigned ValNo, MVT ValVT, unsigned Offset, MVT LocVT, LocInfo HTP)</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00102">CallingConvLower.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a6eda0bf05c28611488d3b7a1df17541a"><div class="ttname"><a href="classllvm_1_1CCState.html#a6eda0bf05c28611488d3b7a1df17541a">llvm::CCState::IsShadowAllocatedReg</a></div><div class="ttdeci">bool IsShadowAllocatedReg(unsigned Reg) const</div><div class="ttdoc">A shadow allocated register is a register that was allocated but wasn&amp;#39;t added to the location list (L...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8cpp_source.html#l00067">CallingConvLower.cpp:67</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="X86CallingConv_8cpp_html_af8687e6a4188d6843aebb24bf2944804"><div class="ttname"><a href="X86CallingConv_8cpp.html#af8687e6a4188d6843aebb24bf2944804">CC_X86_32_VectorCall</a></div><div class="ttdeci">static bool CC_X86_32_VectorCall(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdoc">Vectorcall calling convention has special handling for vector types or HVA for 32 bit arch...</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00188">X86CallingConv.cpp:188</a></div></div>
<div class="ttc" id="classllvm_1_1CCState_html_a5a67878322183059c969a26b2f232031"><div class="ttname"><a href="classllvm_1_1CCState.html#a5a67878322183059c969a26b2f232031">llvm::CCState::AllocateReg</a></div><div class="ttdeci">unsigned AllocateReg(unsigned Reg)</div><div class="ttdoc">AllocateReg - Attempt to allocate one register. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00354">CallingConvLower.h:354</a></div></div>
<div class="ttc" id="X86CallingConv_8cpp_html_a4634e79ad97015aa93f2379f619cc6ae"><div class="ttname"><a href="X86CallingConv_8cpp.html#a4634e79ad97015aa93f2379f619cc6ae">CC_X86_32_RegCall_Assign2Regs</a></div><div class="ttdeci">static bool CC_X86_32_RegCall_Assign2Regs(unsigned &amp;ValNo, MVT &amp;ValVT, MVT &amp;LocVT, CCValAssign::LocInfo &amp;LocInfo, ISD::ArgFlagsTy &amp;ArgFlags, CCState &amp;State)</div><div class="ttdoc">When regcall calling convention compiled to 32 bit arch, special treatment is required for 64 bit mas...</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00026">X86CallingConv.cpp:26</a></div></div>
<div class="ttc" id="X86Disassembler_8cpp_html_a652270ec0bdb03b5a7f934524412aa7f"><div class="ttname"><a href="X86Disassembler_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a></div><div class="ttdeci">static bool is64Bit(const char *name)</div><div class="ttdef"><b>Definition:</b> <a href="X86Disassembler_8cpp_source.html#l00999">X86Disassembler.cpp:999</a></div></div>
<div class="ttc" id="X86CallingConv_8cpp_html_a2e804d14b7fcbb4faa490af76fba2920"><div class="ttname"><a href="X86CallingConv_8cpp.html#a2e804d14b7fcbb4faa490af76fba2920">CC_X86_VectorCallGetSSEs</a></div><div class="ttdeci">static ArrayRef&lt; MCPhysReg &gt; CC_X86_VectorCallGetSSEs(const MVT &amp;ValVT)</div><div class="ttdef"><b>Definition:</b> <a href="X86CallingConv_8cpp_source.html#l00067">X86CallingConv.cpp:67</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:13:01 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
