0.7
2020.2
Oct 13 2023
20:47:58
C:/intelFPGA/FPGAprojects/SystemVerilogDescriptionOfFlops/tff/tff.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/intelFPGA/FPGAprojects/SystemVerilogDescriptionOfFlops/tff/tff.srcs/sim_1/new/TFF_Testbench.sv,1706621217,systemVerilog,,,,TFF_Testbench,,uvm,,,,,,
C:/intelFPGA/FPGAprojects/SystemVerilogDescriptionOfFlops/tff/tff.srcs/sources_1/new/TFF_Test.sv,1706620998,systemVerilog,,C:/intelFPGA/FPGAprojects/SystemVerilogDescriptionOfFlops/tff/tff.srcs/sim_1/new/TFF_Testbench.sv,,TFF_Test,,uvm,,,,,,
