{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 15:50:53 2019 " "Info: Processing started: Tue Apr 30 15:50:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalTermProject -c finalTermProject " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off finalTermProject -c finalTermProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a main.v(51) " "Info (10281): Verilog HDL Declaration information at main.v(51): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b main.v(51) " "Info (10281): Verilog HDL Declaration information at main.v(51): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c main.v(51) " "Info (10281): Verilog HDL Declaration information at main.v(51): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 9 9 " "Info: Found 9 design units, including 9 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalTermProject " "Info: Found entity 1: finalTermProject" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 input_pulse " "Info: Found entity 2: input_pulse" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 34 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 input_encoder " "Info: Found entity 3: input_encoder" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 conventionalLogic " "Info: Found entity 4: conventionalLogic" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 d_flip_flop " "Info: Found entity 5: d_flip_flop" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 59 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 clock_4 " "Info: Found entity 6: clock_4" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 73 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 clock_8 " "Info: Found entity 7: clock_8" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 dffs " "Info: Found entity 8: dffs" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 93 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 print " "Info: Found entity 9: print" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 103 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(14): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(15): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(16) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(16): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(18) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(18): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(97) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(97): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 97 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(98) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(98): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 98 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(99) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(99): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 99 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(19) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(19): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Seg0 main.v(114) " "Error (10161): Verilog HDL error at main.v(114): object \"Seg0\" is not declared" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 114 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Seg0 main.v(120) " "Error (10161): Verilog HDL error at main.v(120): object \"Seg0\" is not declared" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 120 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Seg0 main.v(125) " "Error (10161): Verilog HDL error at main.v(125): object \"Seg0\" is not declared" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 125 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SegX main.v(126) " "Error (10161): Verilog HDL error at main.v(126): object \"SegX\" is not declared" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 126 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Seg0 main.v(132) " "Error (10161): Verilog HDL error at main.v(132): object \"Seg0\" is not declared" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 132 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Seg0 main.v(133) " "Error (10161): Verilog HDL error at main.v(133): object \"Seg0\" is not declared" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 133 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Seg0 main.v(134) " "Error (10161): Verilog HDL error at main.v(134): object \"Seg0\" is not declared" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 134 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SegX main.v(135) " "Error (10161): Verilog HDL error at main.v(135): object \"SegX\" is not declared" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 135 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Seg0 main.v(142) " "Error (10161): Verilog HDL error at main.v(142): object \"Seg0\" is not declared" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 142 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Seg0 main.v(143) " "Error (10161): Verilog HDL error at main.v(143): object \"Seg0\" is not declared" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 143 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SegX main.v(144) " "Error (10161): Verilog HDL error at main.v(144): object \"SegX\" is not declared" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 144 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Seg0 main.v(156) " "Error (10161): Verilog HDL error at main.v(156): object \"Seg0\" is not declared" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 156 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SegX main.v(157) " "Error (10161): Verilog HDL error at main.v(157): object \"SegX\" is not declared" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 157 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(21) " "Critical Warning (10846): Verilog HDL Instantiation warning at main.v(21): instance has no name" {  } { { "main.v" "" { Text "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/main.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/finalTermProject.map.smsg " "Info: Generated suppressed messages file C:/Users/kimha/Documents/KU/2_1/정논설/assignment#2/finalTermProject.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 9 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 13 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Error: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 30 15:50:54 2019 " "Error: Processing ended: Tue Apr 30 15:50:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 15 s 9 s " "Error: Quartus II Full Compilation was unsuccessful. 15 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
