{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686716179080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686716179081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 01:16:18 2023 " "Processing started: Wed Jun 14 01:16:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686716179081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686716179081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map counter -c counter --generate_functional_sim_netlist " "Command: quartus_map counter -c counter --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686716179081 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686716179266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "counter.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179539 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ciomparator_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ciomparator_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_5-behav " "Found design unit 1: comparator_5-behav" {  } { { "ciomparator_5.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/ciomparator_5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179541 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_5 " "Found entity 1: comparator_5" {  } { { "ciomparator_5.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/ciomparator_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ff_d-behav " "Found design unit 1: ff_d-behav" {  } { { "ff_d.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/ff_d.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179543 ""} { "Info" "ISGN_ENTITY_NAME" "1 ff_d " "Found entity 1: ff_d" {  } { { "ff_d.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/ff_d.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder5-bhv " "Found design unit 1: half_adder5-bhv" {  } { { "half_adder5.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/half_adder5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179544 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder5 " "Found entity 1: half_adder5" {  } { { "half_adder5.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/half_adder5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementer5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer5-rtl " "Found design unit 1: incrementer5-rtl" {  } { { "incrementer5.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/incrementer5.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179545 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer5 " "Found entity 1: incrementer5" {  } { { "incrementer5.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/incrementer5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_5-behav " "Found design unit 1: mux_2x1_5-behav" {  } { { "mux_2x1_5.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/mux_2x1_5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179547 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_5 " "Found entity 1: mux_2x1_5" {  } { { "mux_2x1_5.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/mux_2x1_5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-behav " "Found design unit 1: mux_2x1-behav" {  } { { "mux_2x1.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/mux_2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179548 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/mux_2x1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ff_d_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_ff_d_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_ff_d_5bits-comp " "Found design unit 1: reg_ff_d_5bits-comp" {  } { { "reg_ff_d_5bits.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/reg_ff_d_5bits.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179549 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_ff_d_5bits " "Found entity 1: reg_ff_d_5bits" {  } { { "reg_ff_d_5bits.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/reg_ff_d_5bits.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_hours_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_hours_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_hours_5-bhv " "Found design unit 1: counter_hours_5-bhv" {  } { { "counter_hours_5.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/counter_hours_5.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179551 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_hours_5 " "Found entity 1: counter_hours_5" {  } { { "counter_hours_5.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/counter_hours_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_days_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_days_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_days_5-bhv " "Found design unit 1: counter_days_5-bhv" {  } { { "counter_days_5.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/counter_days_5.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179552 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_days_5 " "Found entity 1: counter_days_5" {  } { { "counter_days_5.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/counter_days_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_6-behav " "Found design unit 1: comparator_6-behav" {  } { { "comparator_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/comparator_6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179553 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_6 " "Found entity 1: comparator_6" {  } { { "comparator_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/comparator_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_wload_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_wload_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_wload_6-bhv " "Found design unit 1: counter_wload_6-bhv" {  } { { "counter_wload_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/counter_wload_6.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179555 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_wload_6 " "Found entity 1: counter_wload_6" {  } { { "counter_wload_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/counter_wload_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_6-bhv " "Found design unit 1: half_adder_6-bhv" {  } { { "half_adder_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/half_adder_6.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179556 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_6 " "Found entity 1: half_adder_6" {  } { { "half_adder_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/half_adder_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementer_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementer_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer6-rtl " "Found design unit 1: incrementer6-rtl" {  } { { "incrementer_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/incrementer_6.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179557 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer6 " "Found entity 1: incrementer6" {  } { { "incrementer_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/incrementer_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_6-behav " "Found design unit 1: mux_2x1_6-behav" {  } { { "mux_2x1_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/mux_2x1_6.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179559 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_6 " "Found entity 1: mux_2x1_6" {  } { { "mux_2x1_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/mux_2x1_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_ff_d_6bits-comp " "Found design unit 1: reg_ff_d_6bits-comp" {  } { { "reg_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/reg_6.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179560 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_ff_d_6bits " "Found entity 1: reg_ff_d_6bits" {  } { { "reg_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/reg_6.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_min_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_min_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_min_6-bhv " "Found design unit 1: counter_min_6-bhv" {  } { { "counter_min_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/counter_min_6.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179562 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_min_6 " "Found entity 1: counter_min_6" {  } { { "counter_min_6.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/counter_min_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divide_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divide_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_freq-behav " "Found design unit 1: divide_freq-behav" {  } { { "divide_freq.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/divide_freq.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179564 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_freq " "Found entity 1: divide_freq" {  } { { "divide_freq.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/divide_freq.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686716179564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686716179564 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divide_freq " "Elaborating entity \"divide_freq\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686716179582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_wload_6 counter_wload_6:div " "Elaborating entity \"counter_wload_6\" for hierarchy \"counter_wload_6:div\"" {  } { { "divide_freq.vhd" "div" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/divide_freq.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686716179586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_6 counter_wload_6:div\|mux_2x1_6:mux06 " "Elaborating entity \"mux_2x1_6\" for hierarchy \"counter_wload_6:div\|mux_2x1_6:mux06\"" {  } { { "counter_wload_6.vhd" "mux06" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/counter_wload_6.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686716179589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 counter_wload_6:div\|mux_2x1_6:mux06\|mux_2x1:mux0 " "Elaborating entity \"mux_2x1\" for hierarchy \"counter_wload_6:div\|mux_2x1_6:mux06\|mux_2x1:mux0\"" {  } { { "mux_2x1_6.vhd" "mux0" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/mux_2x1_6.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686716179591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_ff_d_6bits counter_wload_6:div\|reg_ff_d_6bits:bit_register_6 " "Elaborating entity \"reg_ff_d_6bits\" for hierarchy \"counter_wload_6:div\|reg_ff_d_6bits:bit_register_6\"" {  } { { "counter_wload_6.vhd" "bit_register_6" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/counter_wload_6.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686716179596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff_d counter_wload_6:div\|reg_ff_d_6bits:bit_register_6\|ff_d:inst0 " "Elaborating entity \"ff_d\" for hierarchy \"counter_wload_6:div\|reg_ff_d_6bits:bit_register_6\|ff_d:inst0\"" {  } { { "reg_6.vhd" "inst0" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/reg_6.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686716179598 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load ff_d.vhd(22) " "VHDL Process Statement warning at ff_d.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ff_d.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/ff_d.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1686716179598 "|divide_freq|counter_wload_6:div|reg_ff_d_6bits:bit_register_6|ff_d:inst0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load ff_d.vhd(25) " "VHDL Process Statement warning at ff_d.vhd(25): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ff_d.vhd" "" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/ff_d.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1686716179599 "|divide_freq|counter_wload_6:div|reg_ff_d_6bits:bit_register_6|ff_d:inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer6 counter_wload_6:div\|incrementer6:adder06 " "Elaborating entity \"incrementer6\" for hierarchy \"counter_wload_6:div\|incrementer6:adder06\"" {  } { { "counter_wload_6.vhd" "adder06" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/counter_wload_6.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686716179603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder_6 counter_wload_6:div\|incrementer6:adder06\|half_adder_6:adder0 " "Elaborating entity \"half_adder_6\" for hierarchy \"counter_wload_6:div\|incrementer6:adder06\|half_adder_6:adder0\"" {  } { { "incrementer_6.vhd" "adder0" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/incrementer_6.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686716179606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_6 counter_wload_6:div\|comparator_6:comp06 " "Elaborating entity \"comparator_6\" for hierarchy \"counter_wload_6:div\|comparator_6:comp06\"" {  } { { "counter_wload_6.vhd" "comp06" { Text "C:/altera/13.0sp1/Projeto_RTL/Counter/counter_wload_6.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686716179610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686716179673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 01:16:19 2023 " "Processing ended: Wed Jun 14 01:16:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686716179673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686716179673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686716179673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686716179673 ""}
