
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126335                       # Number of seconds simulated
sim_ticks                                126334628427                       # Number of ticks simulated
final_tick                               1267969964058                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  66904                       # Simulator instruction rate (inst/s)
host_op_rate                                    87184                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3687334                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893296                       # Number of bytes of host memory used
host_seconds                                 34261.78                       # Real time elapsed on the host
sim_insts                                  2292245431                       # Number of instructions simulated
sim_ops                                    2987095638                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2165760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1100800                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3270144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       929536                       # Number of bytes written to this memory
system.physmem.bytes_written::total            929536                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16920                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8600                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25548                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            7262                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 7262                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17143043                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14185                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      8713367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                25884779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14185                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14185                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28369                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7357729                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7357729                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7357729                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17143043                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14185                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      8713367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               33242509                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151662220                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22315775                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19557987                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739227                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11039852                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10774793                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552521                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        53985                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117660280                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124030841                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22315775                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12327314                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25237835                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5696508                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2141508                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13409530                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1093953                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148986727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.946967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123748892     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271750      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2329862      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1943084      1.30%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3568150      2.39%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3864575      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          845109      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663751      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10751554      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148986727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147141                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.817810                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116698157                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3295319                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25026078                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25247                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3941918                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398853                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5182                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139995608                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3941918                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117170153                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1637108                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       792638                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24567611                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       877292                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139013515                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89271                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       541641                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184628749                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630745321                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630745321                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35732578                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19860                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2733877                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23140341                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492692                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83643                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001220                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137405972                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129076513                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103748                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22856164                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48989918                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148986727                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866362                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477789                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95248453     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21902695     14.70%     78.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10990433      7.38%     86.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7196279      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506700      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3877767      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1745004      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       436712      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82684      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148986727                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         324093     59.65%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138561     25.50%     85.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80645     14.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101902022     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082120      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21622773     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459677      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129076513                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.851079                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             543299                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004209                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407786800                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160282306                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126157615                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129619812                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       243550                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4210270                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139337                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3941918                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1102913                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52838                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137425834                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48950                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23140341                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492692                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          219                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          309                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       837168                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1038015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1875183                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127690600                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21289548                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1385913                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25749036                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19668580                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459488                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.841941                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126270313                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126157615                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72864598                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173001580                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.831833                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421179                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23815209                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1743992                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145044809                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783286                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659543                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102842147     70.90%     70.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16384587     11.30%     82.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11834370      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2647859      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013776      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1069763      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4453145      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901403      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1897759      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145044809                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1897759                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280573845                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278795583                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43384                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2675493                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.516622                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.516622                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.659360                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.659360                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590697411                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165747059                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146815937                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151662220                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25251897                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20477679                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2157590                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10031279                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9683758                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2712230                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99164                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    110165461                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             138165336                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25251897                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12395988                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30383502                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7048000                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3281034                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         12871895                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1693576                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148692941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.137036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.541671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118309439     79.57%     79.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2131872      1.43%     81.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3906954      2.63%     83.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3551612      2.39%     86.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2275571      1.53%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1835582      1.23%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1072505      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1121788      0.75%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14487618      9.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148692941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166501                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.911007                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       109048862                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4744222                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29992033                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        50893                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4856930                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4365884                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5999                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     167106681                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        46191                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4856930                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109932268                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1154412                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2338969                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29139780                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1270580                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     165228064                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        244074                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       546952                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    233732438                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    769425977                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    769425977                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    184775813                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48956600                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36387                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18194                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4554049                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15653369                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7765407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88428                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1741360                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         162096795                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36388                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150514415                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       169074                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28592599                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     62979285                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    148692941                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.012250                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.559353                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     85663399     57.61%     57.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25931771     17.44%     75.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13623794      9.16%     84.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7902767      5.31%     89.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8730809      5.87%     95.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3237309      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2879071      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       549620      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       174401      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148692941                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         601584     68.76%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        124923     14.28%     83.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148354     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126751250     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2129235      1.41%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18193      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13888159      9.23%     94.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7727578      5.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150514415                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.992432                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             874861                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005812                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    450765701                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190726009                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147220330                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151389276                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       289127                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3607975                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          227                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       134921                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4856930                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         742057                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       115703                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    162133184                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        62874                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15653369                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7765407                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18194                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        100540                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          227                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1198534                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1207875                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2406409                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148043178                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13337232                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2471232                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21064408                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21059093                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7727176                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.976137                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147355210                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147220330                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85878562                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        241280766                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.970712                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.355928                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107613391                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    132503573                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29629983                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36388                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2178886                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    143836010                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.921213                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692325                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89327055     62.10%     62.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25253572     17.56%     79.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12544221      8.72%     88.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4263135      2.96%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5257153      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1838998      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1296797      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1072862      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2982217      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    143836010                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107613391                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     132503573                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19675877                       # Number of memory references committed
system.switch_cpus1.commit.loads             12045391                       # Number of loads committed
system.switch_cpus1.commit.membars              18194                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19125690                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        119375349                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2732944                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2982217                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           302987349                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          329124235                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45061                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2969279                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107613391                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            132503573                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107613391                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.409325                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.409325                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.709560                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.709560                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       666602330                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      206064871                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155762984                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36388                       # number of misc regfile writes
system.l20.replacements                         16937                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          172598                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21033                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.206057                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           66.703881                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.317829                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3134.771160                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           892.207130                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016285                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000566                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.765325                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.217824                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        32587                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32587                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8169                       # number of Writeback hits
system.l20.Writeback_hits::total                 8169                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        32587                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32587                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        32587                       # number of overall hits
system.l20.overall_hits::total                  32587                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16920                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16934                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16920                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16934                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16920                       # number of overall misses
system.l20.overall_misses::total                16934                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3342199                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4050598168                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4053940367                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3342199                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4050598168                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4053940367                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3342199                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4050598168                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4053940367                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49507                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49521                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8169                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8169                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49507                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49521                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49507                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49521                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.341770                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.341956                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.341770                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.341956                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.341770                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.341956                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 238728.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 239397.054846                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 239396.502126                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 238728.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 239397.054846                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 239396.502126                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 238728.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 239397.054846                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 239396.502126                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2646                       # number of writebacks
system.l20.writebacks::total                     2646                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16920                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16934                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16920                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16934                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16920                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16934                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2501558                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3035556470                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3038058028                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2501558                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3035556470                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3038058028                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2501558                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3035556470                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3038058028                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.341770                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.341956                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.341770                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.341956                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.341770                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.341956                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178682.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 179406.410757                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 179405.812448                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 178682.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 179406.410757                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 179405.812448                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 178682.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 179406.410757                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 179405.812448                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8616                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          316405                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12712                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.890261                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           83.795124                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.405324                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2496.287595                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1511.511956                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020458                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001076                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.609445                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.369021                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        33202                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  33202                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10491                       # number of Writeback hits
system.l21.Writeback_hits::total                10491                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        33202                       # number of demand (read+write) hits
system.l21.demand_hits::total                   33202                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        33202                       # number of overall hits
system.l21.overall_hits::total                  33202                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8600                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8614                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8600                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8614                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8600                       # number of overall misses
system.l21.overall_misses::total                 8614                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3628293                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2497942400                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2501570693                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3628293                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2497942400                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2501570693                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3628293                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2497942400                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2501570693                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        41802                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              41816                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10491                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10491                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        41802                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               41816                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        41802                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              41816                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.205732                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.205998                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.205732                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.205998                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.205732                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.205998                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 259163.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 290458.418605                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 290407.556652                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 259163.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 290458.418605                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 290407.556652                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 259163.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 290458.418605                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 290407.556652                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4616                       # number of writebacks
system.l21.writebacks::total                     4616                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8600                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8614                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8600                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8614                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8600                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8614                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2788601                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1981376922                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1984165523                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2788601                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1981376922                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1984165523                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2788601                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1981376922                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1984165523                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.205732                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.205998                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.205732                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.205998                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.205732                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.205998                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 199185.785714                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 230392.665349                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 230341.946018                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 199185.785714                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 230392.665349                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 230341.946018                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 199185.785714                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 230392.665349                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 230341.946018                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.982476                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013441627                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873274.726433                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.982476                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022408                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13409513                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13409513                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13409513                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13409513                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13409513                       # number of overall hits
system.cpu0.icache.overall_hits::total       13409513                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4288815                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4288815                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4288815                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4288815                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4288815                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4288815                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13409530                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13409530                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13409530                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13409530                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13409530                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13409530                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 252283.235294                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 252283.235294                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 252283.235294                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 252283.235294                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 252283.235294                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 252283.235294                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3458399                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3458399                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3458399                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3458399                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3458399                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3458399                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 247028.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 247028.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 247028.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 247028.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 247028.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 247028.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49507                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245035873                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49763                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4924.057493                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.643786                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.356214                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826734                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173266                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19253102                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19253102                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23586594                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23586594                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23586594                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23586594                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       189710                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       189710                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       189710                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        189710                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       189710                       # number of overall misses
system.cpu0.dcache.overall_misses::total       189710                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  28081789097                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  28081789097                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  28081789097                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  28081789097                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  28081789097                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  28081789097                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19442812                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19442812                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23776304                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23776304                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23776304                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23776304                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009757                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009757                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007979                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007979                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007979                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007979                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 148024.822608                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 148024.822608                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 148024.822608                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 148024.822608                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 148024.822608                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 148024.822608                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8169                       # number of writebacks
system.cpu0.dcache.writebacks::total             8169                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       140203                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       140203                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       140203                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       140203                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       140203                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       140203                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49507                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49507                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49507                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49507                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49507                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49507                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6314535245                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6314535245                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6314535245                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6314535245                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6314535245                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6314535245                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002082                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002082                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 127548.331448                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 127548.331448                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 127548.331448                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 127548.331448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 127548.331448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 127548.331448                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997222                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1097511564                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2370435.343413                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997222                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12871880                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12871880                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12871880                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12871880                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12871880                       # number of overall hits
system.cpu1.icache.overall_hits::total       12871880                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4187473                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4187473                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4187473                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4187473                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4187473                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4187473                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12871895                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12871895                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12871895                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12871895                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12871895                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12871895                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 279164.866667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 279164.866667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 279164.866667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 279164.866667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 279164.866667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 279164.866667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3744493                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3744493                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3744493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3744493                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3744493                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3744493                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 267463.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 267463.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 267463.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 267463.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 267463.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 267463.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41802                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               182221662                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42058                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4332.627847                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.646167                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.353833                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908774                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091226                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10034157                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10034157                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7594675                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7594675                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18194                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18194                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18194                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18194                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17628832                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17628832                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17628832                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17628832                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       126559                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       126559                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       126559                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        126559                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       126559                       # number of overall misses
system.cpu1.dcache.overall_misses::total       126559                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17366756291                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17366756291                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17366756291                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17366756291                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17366756291                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17366756291                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10160716                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10160716                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7594675                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7594675                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18194                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18194                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17755391                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17755391                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17755391                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17755391                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012456                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012456                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007128                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007128                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007128                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007128                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 137222.609937                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 137222.609937                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 137222.609937                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 137222.609937                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 137222.609937                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 137222.609937                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10491                       # number of writebacks
system.cpu1.dcache.writebacks::total            10491                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84757                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84757                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84757                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84757                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84757                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84757                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41802                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41802                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41802                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41802                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41802                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41802                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4729331381                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4729331381                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4729331381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4729331381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4729331381                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4729331381                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002354                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002354                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002354                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002354                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 113136.485838                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 113136.485838                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 113136.485838                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 113136.485838                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 113136.485838                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 113136.485838                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
