Warning (10268): Verilog HDL information at turbo_test.sv(64): always construct contains both blocking and non-blocking assignments File: C:/Users/jws61/Desktop/turbo-interleaver/turbo_test.sv Line: 64
