Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Tue Feb  8 15:58:58 2022
| Host              : lorenzo-System-Product-Name running 64-bit Linux Mint 19.3 Tricia
| Command           : report_timing_summary -file ./report/ban_interface_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (322)
6. checking no_output_delay (260)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (322)
--------------------------------
 There are 322 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (260)
---------------------------------
 There are 260 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.190        0.000                      0                50881        0.063        0.000                      0                50881        4.468        0.000                       0                 29864  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              6.190        0.000                      0                50881        0.063        0.000                      0                50881        4.468        0.000                       0                 29864  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.190ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/din1_buf1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 3.162ns (83.211%)  route 0.638ns (16.789%))
  Logic Levels:           12  (DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000     0.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/din1_buf1_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/din1_buf1_reg[15]/Q
                         net (fo=2, unplaced)         0.180     0.257    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[15]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[15]_B2_DATA[15])
                                                      0.151     0.408 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, unplaced)         0.000     0.408    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<15>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_B2_DATA[15]_B2B1[15])
                                                      0.073     0.481 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, unplaced)         0.000     0.481    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<15>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_B2B1[15]_V[43])
                                                      0.609     1.090 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, unplaced)         0.000     1.090    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.V<43>
                         DSP_M_DATA (Prop_DSP_M_DATA_V[43]_V_DATA[43])
                                                      0.046     1.136 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, unplaced)         0.000     1.136    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.V_DATA<43>
                         DSP_ALU (Prop_DSP_ALU_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.707 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     1.707    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.829 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     1.843    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.389 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.389    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.511 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.525    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[30])
                                                      0.546     3.071 f  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, unplaced)         0.000     3.071    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[30]_P[30])
                                                      0.109     3.180 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, unplaced)         0.214     3.394    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[7][23]
                         LUT4 (Prop_LUT4_I1_O)        0.100     3.494 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op[7]_i_8/O
                         net (fo=8, unplaced)         0.168     3.662    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/round_exp_inc_op
                         LUT5 (Prop_LUT5_I1_O)        0.090     3.752 r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2/O
                         net (fo=1, unplaced)         0.048     3.800    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_22
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000    10.000    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         FDRE (Setup_FDRE_C_D)        0.025     9.990    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_3_max_dsp_1_U590/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  6.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sqrt_fu_2043/fsqrt_32ns_32ns_32_8_no_dsp_1_U380/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sqrt_fu_2043/fsqrt_32ns_32ns_32_8_no_dsp_1_U380/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_sqrt_fu_2043/fsqrt_32ns_32ns_32_8_no_dsp_1_U380/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sqrt_fu_2043/fsqrt_32ns_32ns_32_8_no_dsp_1_U380/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_sqrt_fu_2043/fsqrt_32ns_32ns_32_8_no_dsp_1_U380/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=1, unplaced)         0.046     0.084    bd_0_i/hls_inst/inst/grp_sqrt_fu_2043/fsqrt_32ns_32ns_32_8_no_dsp_1_U380/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND2/Q[4]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.102 r  bd_0_i/hls_inst/inst/grp_sqrt_fu_2043/fsqrt_32ns_32ns_32_8_no_dsp_1_U380/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND2/CHAIN_GEN[3].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=1, unplaced)         0.007     0.109    bd_0_i/hls_inst/inst/grp_sqrt_fu_2043/fsqrt_32ns_32ns_32_8_no_dsp_1_U380/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/mant_op[16]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sqrt_fu_2043/fsqrt_32ns_32ns_32_8_no_dsp_1_U380/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=30385, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_sqrt_fu_2043/fsqrt_32ns_32ns_32_8_no_dsp_1_U380/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sqrt_fu_2043/fsqrt_32ns_32ns_32_8_no_dsp_1_U380/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[16]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_sqrt_fu_2043/fsqrt_32ns_32ns_32_8_no_dsp_1_U380/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.OP/RESULT_REG.NORMAL.mant_op_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936                bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U597/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.000       4.468                bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U597/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.000       4.468                bd_0_i/hls_inst/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U597/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]_srl5/CLK



