{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 19:04:20 2013 " "Info: Processing started: Fri May 24 19:04:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file INT.v" { { "Info" "ISGN_ENTITY_NAME" "1 INT " "Info: Found entity 1: INT" {  } { { "INT.v" "" { Text "E:/体系结构新案/LC3_pipe/INT.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file IF.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Info: Found entity 1: IF" {  } { { "IF.v" "" { Text "E:/体系结构新案/LC3_pipe/IF.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Info: Found entity 1: ID" {  } { { "ID.v" "" { Text "E:/体系结构新案/LC3_pipe/ID.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file EX.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Info: Found entity 1: EX" {  } { { "EX.v" "" { Text "E:/体系结构新案/LC3_pipe/EX.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Info: Found entity 1: MEM" {  } { { "MEM.v" "" { Text "E:/体系结构新案/LC3_pipe/MEM.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WB.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file WB.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Info: Found entity 1: WB" {  } { { "WB.v" "" { Text "E:/体系结构新案/LC3_pipe/WB.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FD.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FD.v" { { "Info" "ISGN_ENTITY_NAME" "1 FD " "Info: Found entity 1: FD" {  } { { "FD.v" "" { Text "E:/体系结构新案/LC3_pipe/FD.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LC3_sim.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LC3_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3_sim " "Info: Found entity 1: LC3_sim" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LC3.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file LC3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LC3 " "Info: Found entity 1: LC3" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_ram_dq0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.v" "" { Text "E:/体系结构新案/LC3_pipe/lpm_ram_dq0.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_ram_dq1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq1 " "Info: Found entity 1: lpm_ram_dq1" {  } { { "lpm_ram_dq1.v" "" { Text "E:/体系结构新案/LC3_pipe/lpm_ram_dq1.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCMUX.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PCMUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCMUX " "Info: Found entity 1: PCMUX" {  } { { "PCMUX.v" "" { Text "E:/体系结构新案/LC3_pipe/PCMUX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LC3 " "Info: Elaborating entity \"LC3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LC3_sim LC3_sim:inst " "Info: Elaborating entity \"LC3_sim\" for hierarchy \"LC3_sim:inst\"" {  } { { "LC3.bdf" "inst" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -376 184 360 552 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "LC3_sim.v(103) " "Critical Warning (10237): Verilog HDL warning at LC3_sim.v(103): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 103 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_PSR LC3_sim.v(122) " "Warning (10235): Verilog HDL Always Construct warning at LC3_sim.v(122): variable \"_PSR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag LC3_sim.v(166) " "Warning (10240): Verilog HDL Always Construct warning at LC3_sim.v(166): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag LC3_sim.v(166) " "Info (10041): Inferred latch for \"flag\" at LC3_sim.v(166)" {  } { { "LC3_sim.v" "" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCMUX LC3_sim:inst\|PCMUX:mypcmux " "Info: Elaborating entity \"PCMUX\" for hierarchy \"LC3_sim:inst\|PCMUX:mypcmux\"" {  } { { "LC3_sim.v" "mypcmux" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INT LC3_sim:inst\|INT:myint " "Info: Elaborating entity \"INT\" for hierarchy \"LC3_sim:inst\|INT:myint\"" {  } { { "LC3_sim.v" "myint" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 212 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq1 LC3_sim:inst\|lpm_ram_dq1:i_mem " "Info: Elaborating entity \"lpm_ram_dq1\" for hierarchy \"LC3_sim:inst\|lpm_ram_dq1:i_mem\"" {  } { { "LC3_sim.v" "i_mem" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 254 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LC3_sim:inst\|lpm_ram_dq1:i_mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LC3_sim:inst\|lpm_ram_dq1:i_mem\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.v" "altsyncram_component" { Text "E:/体系结构新案/LC3_pipe/lpm_ram_dq1.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LC3_sim:inst\|lpm_ram_dq1:i_mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"LC3_sim:inst\|lpm_ram_dq1:i_mem\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.v" "" { Text "E:/体系结构新案/LC3_pipe/lpm_ram_dq1.v" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LC3_sim:inst\|lpm_ram_dq1:i_mem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"LC3_sim:inst\|lpm_ram_dq1:i_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LC3_mif.mif " "Info: Parameter \"init_file\" = \"LC3_mif.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq1.v" "" { Text "E:/体系结构新案/LC3_pipe/lpm_ram_dq1.v" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l9f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9f1 " "Info: Found entity 1: altsyncram_l9f1" {  } { { "db/altsyncram_l9f1.tdf" "" { Text "E:/体系结构新案/LC3_pipe/db/altsyncram_l9f1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9f1 LC3_sim:inst\|lpm_ram_dq1:i_mem\|altsyncram:altsyncram_component\|altsyncram_l9f1:auto_generated " "Info: Elaborating entity \"altsyncram_l9f1\" for hierarchy \"LC3_sim:inst\|lpm_ram_dq1:i_mem\|altsyncram:altsyncram_component\|altsyncram_l9f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF LC3_sim:inst\|IF:myif " "Info: Elaborating entity \"IF\" for hierarchy \"LC3_sim:inst\|IF:myif\"" {  } { { "LC3_sim.v" "myif" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 259 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID LC3_sim:inst\|ID:myid " "Info: Elaborating entity \"ID\" for hierarchy \"LC3_sim:inst\|ID:myid\"" {  } { { "LC3_sim.v" "myid" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 268 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FD LC3_sim:inst\|FD:myfd " "Info: Elaborating entity \"FD\" for hierarchy \"LC3_sim:inst\|FD:myfd\"" {  } { { "LC3_sim.v" "myfd" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 280 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX LC3_sim:inst\|EX:myex " "Info: Elaborating entity \"EX\" for hierarchy \"LC3_sim:inst\|EX:myex\"" {  } { { "LC3_sim.v" "myex" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 291 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM LC3_sim:inst\|MEM:mymem " "Info: Elaborating entity \"MEM\" for hierarchy \"LC3_sim:inst\|MEM:mymem\"" {  } { { "LC3_sim.v" "mymem" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 304 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB LC3_sim:inst\|WB:mywb " "Info: Elaborating entity \"WB\" for hierarchy \"LC3_sim:inst\|WB:mywb\"" {  } { { "LC3_sim.v" "mywb" { Text "E:/体系结构新案/LC3_pipe/LC3_sim.v" 315 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244b 74244b:inst5 " "Info: Elaborating entity \"74244b\" for hierarchy \"74244b:inst5\"" {  } { { "LC3.bdf" "inst5" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -48 816 952 48 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74244b:inst5 " "Info: Elaborated megafunction instantiation \"74244b:inst5\"" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -48 816 952 48 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 7404:inst6 " "Info: Elaborating entity \"7404\" for hierarchy \"7404:inst6\"" {  } { { "LC3.bdf" "inst6" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -40 664 712 -8 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7404:inst6 " "Info: Elaborated megafunction instantiation \"7404:inst6\"" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -40 664 712 -8 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 lpm_ram_dq0:inst1 " "Info: Elaborating entity \"lpm_ram_dq0\" for hierarchy \"lpm_ram_dq0:inst1\"" {  } { { "LC3.bdf" "inst1" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -264 800 960 -152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_dq0:inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.v" "altsyncram_component" { Text "E:/体系结构新案/LC3_pipe/lpm_ram_dq0.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.v" "" { Text "E:/体系结构新案/LC3_pipe/lpm_ram_dq0.v" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lc3_mif.mif " "Info: Parameter \"init_file\" = \"lc3_mif.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info: Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq0.v" "" { Text "E:/体系结构新案/LC3_pipe/lpm_ram_dq0.v" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5af1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5af1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5af1 " "Info: Found entity 1: altsyncram_5af1" {  } { { "db/altsyncram_5af1.tdf" "" { Text "E:/体系结构新案/LC3_pipe/db/altsyncram_5af1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5af1 lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5af1:auto_generated " "Info: Elaborating entity \"altsyncram_5af1\" for hierarchy \"lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5af1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3pa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_3pa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3pa " "Info: Found entity 1: decode_3pa" {  } { { "db/decode_3pa.tdf" "" { Text "E:/体系结构新案/LC3_pipe/db/decode_3pa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3pa lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5af1:auto_generated\|decode_3pa:decode3 " "Info: Elaborating entity \"decode_3pa\" for hierarchy \"lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5af1:auto_generated\|decode_3pa:decode3\"" {  } { { "db/altsyncram_5af1.tdf" "decode3" { Text "E:/体系结构新案/LC3_pipe/db/altsyncram_5af1.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3pa lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5af1:auto_generated\|decode_3pa:deep_decode " "Info: Elaborating entity \"decode_3pa\" for hierarchy \"lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5af1:auto_generated\|decode_3pa:deep_decode\"" {  } { { "db/altsyncram_5af1.tdf" "deep_decode" { Text "E:/体系结构新案/LC3_pipe/db/altsyncram_5af1.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2lb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_2lb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2lb " "Info: Found entity 1: mux_2lb" {  } { { "db/mux_2lb.tdf" "" { Text "E:/体系结构新案/LC3_pipe/db/mux_2lb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2lb lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5af1:auto_generated\|mux_2lb:mux2 " "Info: Elaborating entity \"mux_2lb\" for hierarchy \"lpm_ram_dq0:inst1\|altsyncram:altsyncram_component\|altsyncram_5af1:auto_generated\|mux_2lb:mux2\"" {  } { { "db/altsyncram_5af1.tdf" "mux2" { Text "E:/体系结构新案/LC3_pipe/db/altsyncram_5af1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a altsyncram_component 13 10 " "Warning (12020): Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 13. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "lpm_ram_dq1.v" "altsyncram_component" { Text "E:/体系结构新案/LC3_pipe/lpm_ram_dq1.v" 71 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "_exPSRout\[15\] VCC " "Warning (13410): Pin \"_exPSRout\[15\]\" is stuck at VCC" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -128 392 574 -112 "_exPSRout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "_exPSRout\[14\] GND " "Warning (13410): Pin \"_exPSRout\[14\]\" is stuck at GND" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -128 392 574 -112 "_exPSRout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "_exPSRout\[13\] GND " "Warning (13410): Pin \"_exPSRout\[13\]\" is stuck at GND" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -128 392 574 -112 "_exPSRout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "_exPSRout\[12\] GND " "Warning (13410): Pin \"_exPSRout\[12\]\" is stuck at GND" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -128 392 574 -112 "_exPSRout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "_exPSRout\[11\] GND " "Warning (13410): Pin \"_exPSRout\[11\]\" is stuck at GND" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -128 392 574 -112 "_exPSRout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "_exPSRout\[10\] GND " "Warning (13410): Pin \"_exPSRout\[10\]\" is stuck at GND" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -128 392 574 -112 "_exPSRout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "_exPSRout\[9\] GND " "Warning (13410): Pin \"_exPSRout\[9\]\" is stuck at GND" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -128 392 574 -112 "_exPSRout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "_exPSRout\[8\] GND " "Warning (13410): Pin \"_exPSRout\[8\]\" is stuck at GND" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -128 392 574 -112 "_exPSRout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "_exPSRout\[7\] GND " "Warning (13410): Pin \"_exPSRout\[7\]\" is stuck at GND" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -128 392 574 -112 "_exPSRout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "_exPSRout\[6\] GND " "Warning (13410): Pin \"_exPSRout\[6\]\" is stuck at GND" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -128 392 574 -112 "_exPSRout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "_exPSRout\[5\] GND " "Warning (13410): Pin \"_exPSRout\[5\]\" is stuck at GND" {  } { { "LC3.bdf" "" { Schematic "E:/体系结构新案/LC3_pipe/LC3.bdf" { { -128 392 574 -112 "_exPSRout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1995 " "Info: Implemented 1995 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "593 " "Info: Implemented 593 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1335 " "Info: Implemented 1335 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Info: Implemented 48 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 19:04:31 2013 " "Info: Processing ended: Fri May 24 19:04:31 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
