

================================================================
== Vitis HLS Report for 'conv_w2_Pipeline_ReadWeightStreamsLOOP'
================================================================
* Date:           Thu Apr 18 02:52:52 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mixed_conv_w2a8
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.337 ns|        0 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadWeightStreamsLOOP  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%perWeightCounter = alloca i32 1"   --->   Operation 4 'alloca' 'perWeightCounter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%saveAddr = alloca i32 1"   --->   Operation 5 'alloca' 'saveAddr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%currPE = alloca i32 1"   --->   Operation 6 'alloca' 'currPE' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%addrOffset = alloca i32 1"   --->   Operation 7 'alloca' 'addrOffset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%streamIter = alloca i32 1"   --->   Operation 8 'alloca' 'streamIter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%streamsPerFilter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %streamsPerFilter"   --->   Operation 10 'read' 'streamsPerFilter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%totalWeightStreams_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %totalWeightStreams"   --->   Operation 11 'read' 'totalWeightStreams_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln190_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln190"   --->   Operation 12 'read' 'sext_ln190_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln190_cast = sext i30 %sext_ln190_read"   --->   Operation 13 'sext' 'sext_ln190_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 0, i1 %strm_in_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 14 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_in_V_last_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_in_V_strb_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_in_V_keep_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %strm_in_V_data_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %streamIter"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %addrOffset"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %currPE"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %saveAddr"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %sext_ln190_cast, i32 %perWeightCounter"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i2947"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%saveAddr_1 = load i32 %saveAddr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 26 'load' 'saveAddr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%currPE_4 = load i32 %currPE" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 27 'load' 'currPE_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%addrOffset_1 = load i32 %addrOffset" [sources/mixed_conv_w2/mixed_conv.cpp:212]   --->   Operation 28 'load' 'addrOffset_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%streamIter_3 = load i32 %streamIter" [sources/mixed_conv_w2/mixed_conv.cpp:206]   --->   Operation 29 'load' 'streamIter_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%i_2 = load i32 %i" [sources/mixed_conv_w2/mixed_conv.cpp:195]   --->   Operation 30 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.99ns)   --->   "%icmp_ln195 = icmp_eq  i32 %i_2, i32 %totalWeightStreams_read" [sources/mixed_conv_w2/mixed_conv.cpp:195]   --->   Operation 31 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.01ns)   --->   "%i_3 = add i32 %i_2, i32 1" [sources/mixed_conv_w2/mixed_conv.cpp:195]   --->   Operation 32 'add' 'i_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %for.body.i2947.split, void %_Z12read_weightsPA9216_6ap_intILi32EEjjjRN3hls6streamINS3_4axisIS_ILi128EELm0ELm0ELm0EEELi0EEE.exit.loopexit.exitStub" [sources/mixed_conv_w2/mixed_conv.cpp:195]   --->   Operation 33 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%perWeightCounter_load = load i32 %perWeightCounter" [sources/mixed_conv_w2/mixed_conv.cpp:160]   --->   Operation 34 'load' 'perWeightCounter_load' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i32 %saveAddr_1" [sources/mixed_conv_w2/mixed_conv.cpp:195]   --->   Operation 35 'trunc' 'trunc_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [sources/mixed_conv_w2/mixed_conv.cpp:196]   --->   Operation 36 'specpipeline' 'specpipeline_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln190 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [sources/mixed_conv_w2/mixed_conv.cpp:190]   --->   Operation 37 'specloopname' 'specloopname_ln190' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V"   --->   Operation 38 'read' 'empty' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Val2_s = extractvalue i161 %empty"   --->   Operation 39 'extractvalue' 'p_Val2_s' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %perWeightCounter_load, i32 2, i32 31" [sources/mixed_conv_w2/mixed_conv.cpp:160]   --->   Operation 40 'partselect' 'tmp' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.00ns)   --->   "%icmp_ln160 = icmp_slt  i30 %tmp, i30 1" [sources/mixed_conv_w2/mixed_conv.cpp:160]   --->   Operation 41 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln195)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.44ns)   --->   "%numIters = select i1 %icmp_ln160, i32 %perWeightCounter_load, i32 4" [sources/mixed_conv_w2/mixed_conv.cpp:160]   --->   Operation 42 'select' 'numIters' <Predicate = (!icmp_ln195)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.01ns)   --->   "%perWeightCounter_1 = sub i32 %perWeightCounter_load, i32 %numIters" [sources/mixed_conv_w2/mixed_conv.cpp:161]   --->   Operation 43 'sub' 'perWeightCounter_1' <Predicate = (!icmp_ln195)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_Val2_s, i32 96, i32 127"   --->   Operation 44 'partselect' 'tmp_s' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %saveAddr_1, i32 2, i32 13" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 45 'partselect' 'lshr_ln' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i12 %lshr_ln" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 46 'zext' 'zext_ln171' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%filter_V_addr = getelementptr i32 %filter_V, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 47 'getelementptr' 'filter_V_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%filter_V_1_addr = getelementptr i32 %filter_V_1, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 48 'getelementptr' 'filter_V_1_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%filter_V_2_addr = getelementptr i32 %filter_V_2, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 49 'getelementptr' 'filter_V_2_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%filter_V_3_addr = getelementptr i32 %filter_V_3, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 50 'getelementptr' 'filter_V_3_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%filter_V_4_addr = getelementptr i32 %filter_V_4, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 51 'getelementptr' 'filter_V_4_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%filter_V_5_addr = getelementptr i32 %filter_V_5, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 52 'getelementptr' 'filter_V_5_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%filter_V_6_addr = getelementptr i32 %filter_V_6, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 53 'getelementptr' 'filter_V_6_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%filter_V_7_addr = getelementptr i32 %filter_V_7, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 54 'getelementptr' 'filter_V_7_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%filter_V_8_addr = getelementptr i32 %filter_V_8, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 55 'getelementptr' 'filter_V_8_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%filter_V_9_addr = getelementptr i32 %filter_V_9, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 56 'getelementptr' 'filter_V_9_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%filter_V_10_addr = getelementptr i32 %filter_V_10, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 57 'getelementptr' 'filter_V_10_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%filter_V_11_addr = getelementptr i32 %filter_V_11, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 58 'getelementptr' 'filter_V_11_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%filter_V_12_addr = getelementptr i32 %filter_V_12, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 59 'getelementptr' 'filter_V_12_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%filter_V_13_addr = getelementptr i32 %filter_V_13, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 60 'getelementptr' 'filter_V_13_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%filter_V_14_addr = getelementptr i32 %filter_V_14, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 61 'getelementptr' 'filter_V_14_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%filter_V_15_addr = getelementptr i32 %filter_V_15, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 62 'getelementptr' 'filter_V_15_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%filter_V_16_addr = getelementptr i32 %filter_V_16, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 63 'getelementptr' 'filter_V_16_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%filter_V_17_addr = getelementptr i32 %filter_V_17, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 64 'getelementptr' 'filter_V_17_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%filter_V_18_addr = getelementptr i32 %filter_V_18, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 65 'getelementptr' 'filter_V_18_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%filter_V_19_addr = getelementptr i32 %filter_V_19, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 66 'getelementptr' 'filter_V_19_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%filter_V_20_addr = getelementptr i32 %filter_V_20, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 67 'getelementptr' 'filter_V_20_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%filter_V_21_addr = getelementptr i32 %filter_V_21, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 68 'getelementptr' 'filter_V_21_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%filter_V_22_addr = getelementptr i32 %filter_V_22, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 69 'getelementptr' 'filter_V_22_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%filter_V_23_addr = getelementptr i32 %filter_V_23, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 70 'getelementptr' 'filter_V_23_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%filter_V_24_addr = getelementptr i32 %filter_V_24, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 71 'getelementptr' 'filter_V_24_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%filter_V_25_addr = getelementptr i32 %filter_V_25, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 72 'getelementptr' 'filter_V_25_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%filter_V_26_addr = getelementptr i32 %filter_V_26, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 73 'getelementptr' 'filter_V_26_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%filter_V_27_addr = getelementptr i32 %filter_V_27, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 74 'getelementptr' 'filter_V_27_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%filter_V_28_addr = getelementptr i32 %filter_V_28, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 75 'getelementptr' 'filter_V_28_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%filter_V_29_addr = getelementptr i32 %filter_V_29, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 76 'getelementptr' 'filter_V_29_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%filter_V_30_addr = getelementptr i32 %filter_V_30, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 77 'getelementptr' 'filter_V_30_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%filter_V_31_addr = getelementptr i32 %filter_V_31, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 78 'getelementptr' 'filter_V_31_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%filter_V_32_addr = getelementptr i32 %filter_V_32, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 79 'getelementptr' 'filter_V_32_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%filter_V_33_addr = getelementptr i32 %filter_V_33, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 80 'getelementptr' 'filter_V_33_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%filter_V_34_addr = getelementptr i32 %filter_V_34, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 81 'getelementptr' 'filter_V_34_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%filter_V_35_addr = getelementptr i32 %filter_V_35, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 82 'getelementptr' 'filter_V_35_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%filter_V_36_addr = getelementptr i32 %filter_V_36, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 83 'getelementptr' 'filter_V_36_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%filter_V_37_addr = getelementptr i32 %filter_V_37, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 84 'getelementptr' 'filter_V_37_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%filter_V_38_addr = getelementptr i32 %filter_V_38, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 85 'getelementptr' 'filter_V_38_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%filter_V_39_addr = getelementptr i32 %filter_V_39, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 86 'getelementptr' 'filter_V_39_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%filter_V_40_addr = getelementptr i32 %filter_V_40, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 87 'getelementptr' 'filter_V_40_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%filter_V_41_addr = getelementptr i32 %filter_V_41, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 88 'getelementptr' 'filter_V_41_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%filter_V_42_addr = getelementptr i32 %filter_V_42, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 89 'getelementptr' 'filter_V_42_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%filter_V_43_addr = getelementptr i32 %filter_V_43, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 90 'getelementptr' 'filter_V_43_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%filter_V_44_addr = getelementptr i32 %filter_V_44, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 91 'getelementptr' 'filter_V_44_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%filter_V_45_addr = getelementptr i32 %filter_V_45, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 92 'getelementptr' 'filter_V_45_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%filter_V_46_addr = getelementptr i32 %filter_V_46, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 93 'getelementptr' 'filter_V_46_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%filter_V_47_addr = getelementptr i32 %filter_V_47, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 94 'getelementptr' 'filter_V_47_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%filter_V_48_addr = getelementptr i32 %filter_V_48, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 95 'getelementptr' 'filter_V_48_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%filter_V_49_addr = getelementptr i32 %filter_V_49, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 96 'getelementptr' 'filter_V_49_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%filter_V_50_addr = getelementptr i32 %filter_V_50, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 97 'getelementptr' 'filter_V_50_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%filter_V_51_addr = getelementptr i32 %filter_V_51, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 98 'getelementptr' 'filter_V_51_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%filter_V_52_addr = getelementptr i32 %filter_V_52, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 99 'getelementptr' 'filter_V_52_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%filter_V_53_addr = getelementptr i32 %filter_V_53, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 100 'getelementptr' 'filter_V_53_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%filter_V_54_addr = getelementptr i32 %filter_V_54, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 101 'getelementptr' 'filter_V_54_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%filter_V_55_addr = getelementptr i32 %filter_V_55, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 102 'getelementptr' 'filter_V_55_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%filter_V_56_addr = getelementptr i32 %filter_V_56, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 103 'getelementptr' 'filter_V_56_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%filter_V_57_addr = getelementptr i32 %filter_V_57, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 104 'getelementptr' 'filter_V_57_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%filter_V_58_addr = getelementptr i32 %filter_V_58, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 105 'getelementptr' 'filter_V_58_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%filter_V_59_addr = getelementptr i32 %filter_V_59, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 106 'getelementptr' 'filter_V_59_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%filter_V_60_addr = getelementptr i32 %filter_V_60, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 107 'getelementptr' 'filter_V_60_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%filter_V_61_addr = getelementptr i32 %filter_V_61, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 108 'getelementptr' 'filter_V_61_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%filter_V_62_addr = getelementptr i32 %filter_V_62, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 109 'getelementptr' 'filter_V_62_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%filter_V_63_addr = getelementptr i32 %filter_V_63, i64 0, i64 %zext_ln171" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 110 'getelementptr' 'filter_V_63_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i32 %currPE_4" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 111 'trunc' 'trunc_ln171' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln171_1 = trunc i32 %saveAddr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 112 'trunc' 'trunc_ln171_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.83ns)   --->   "%add_ln171 = add i14 %trunc_ln195, i14 1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 113 'add' 'add_ln171' <Predicate = (!icmp_ln195)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%lshr_ln171_1 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ln171, i32 2, i32 13" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 114 'partselect' 'lshr_ln171_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln171_1 = zext i12 %lshr_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 115 'zext' 'zext_ln171_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.83ns)   --->   "%add_ln171_1 = add i14 %trunc_ln195, i14 2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 116 'add' 'add_ln171_1' <Predicate = (!icmp_ln195)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%lshr_ln171_2 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ln171_1, i32 2, i32 13" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 117 'partselect' 'lshr_ln171_2' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln171_2 = zext i12 %lshr_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 118 'zext' 'zext_ln171_2' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.83ns)   --->   "%add_ln171_2 = add i14 %trunc_ln195, i14 3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 119 'add' 'add_ln171_2' <Predicate = (!icmp_ln195)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%lshr_ln171_3 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ln171_2, i32 2, i32 13" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 120 'partselect' 'lshr_ln171_3' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln171_3 = zext i12 %lshr_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 121 'zext' 'zext_ln171_3' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_Val2_s, i32 64, i32 95"   --->   Operation 122 'partselect' 'tmp_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 63"   --->   Operation 123 'partselect' 'tmp_2' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %p_Val2_s"   --->   Operation 124 'trunc' 'trunc_ln628' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i4 %trunc_ln171, void %arrayidx.i4.i2987.case.15, i4 0, void %arrayidx.i4.i2987.case.0, i4 1, void %arrayidx.i4.i2987.case.1, i4 2, void %arrayidx.i4.i2987.case.2, i4 3, void %arrayidx.i4.i2987.case.3, i4 4, void %arrayidx.i4.i2987.case.4, i4 5, void %arrayidx.i4.i2987.case.5, i4 6, void %arrayidx.i4.i2987.case.6, i4 7, void %arrayidx.i4.i2987.case.7, i4 8, void %arrayidx.i4.i2987.case.8, i4 9, void %arrayidx.i4.i2987.case.9, i4 10, void %arrayidx.i4.i2987.case.10, i4 11, void %arrayidx.i4.i2987.case.11, i4 12, void %arrayidx.i4.i2987.case.12, i4 13, void %arrayidx.i4.i2987.case.13, i4 14, void %arrayidx.i4.i2987.case.14" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 125 'switch' 'switch_ln171' <Predicate = (!icmp_ln195)> <Delay = 0.44>
ST_2 : Operation 126 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i2 %trunc_ln171_1, void %arrayidx.i4.3.i2990.case.24647, i2 0, void %arrayidx.i4.3.i2990.case.34648, i2 1, void %arrayidx.i4.3.i2990.case.04645, i2 2, void %arrayidx.i4.3.i2990.case.14646" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 126 'switch' 'switch_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14)> <Delay = 0.44>
ST_2 : Operation 127 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_58_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 127 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%filter_V_59_addr_3 = getelementptr i32 %filter_V_59, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 128 'getelementptr' 'filter_V_59_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_59_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 129 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%filter_V_56_addr_3 = getelementptr i32 %filter_V_56, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 130 'getelementptr' 'filter_V_56_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_56_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 131 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%filter_V_57_addr_3 = getelementptr i32 %filter_V_57, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 132 'getelementptr' 'filter_V_57_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_57_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 133 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4644" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 134 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_57_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 135 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%filter_V_58_addr_3 = getelementptr i32 %filter_V_58, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 136 'getelementptr' 'filter_V_58_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_58_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 137 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%filter_V_59_addr_2 = getelementptr i32 %filter_V_59, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 138 'getelementptr' 'filter_V_59_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_59_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 139 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%filter_V_56_addr_2 = getelementptr i32 %filter_V_56, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 140 'getelementptr' 'filter_V_56_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_56_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 141 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4644" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 142 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_56_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 143 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%filter_V_57_addr_2 = getelementptr i32 %filter_V_57, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 144 'getelementptr' 'filter_V_57_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_57_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 145 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%filter_V_58_addr_2 = getelementptr i32 %filter_V_58, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 146 'getelementptr' 'filter_V_58_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_58_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 147 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%filter_V_59_addr_1 = getelementptr i32 %filter_V_59, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 148 'getelementptr' 'filter_V_59_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_59_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 149 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4644" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 150 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_59_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 151 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%filter_V_56_addr_1 = getelementptr i32 %filter_V_56, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 152 'getelementptr' 'filter_V_56_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_56_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 153 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%filter_V_57_addr_1 = getelementptr i32 %filter_V_57, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 154 'getelementptr' 'filter_V_57_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_57_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 155 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%filter_V_58_addr_1 = getelementptr i32 %filter_V_58, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 156 'getelementptr' 'filter_V_58_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_58_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 157 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4644" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 158 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit_ifconv" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 159 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 14)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i2 %trunc_ln171_1, void %arrayidx.i4.3.i2990.case.24641, i2 0, void %arrayidx.i4.3.i2990.case.34642, i2 1, void %arrayidx.i4.3.i2990.case.04639, i2 2, void %arrayidx.i4.3.i2990.case.14640" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 160 'switch' 'switch_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13)> <Delay = 0.44>
ST_2 : Operation 161 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_54_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 161 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%filter_V_55_addr_3 = getelementptr i32 %filter_V_55, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 162 'getelementptr' 'filter_V_55_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_55_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 163 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%filter_V_52_addr_3 = getelementptr i32 %filter_V_52, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 164 'getelementptr' 'filter_V_52_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_52_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 165 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%filter_V_53_addr_3 = getelementptr i32 %filter_V_53, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 166 'getelementptr' 'filter_V_53_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_53_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 167 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4638" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 168 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_53_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 169 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%filter_V_54_addr_3 = getelementptr i32 %filter_V_54, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 170 'getelementptr' 'filter_V_54_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_54_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 171 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%filter_V_55_addr_2 = getelementptr i32 %filter_V_55, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 172 'getelementptr' 'filter_V_55_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_55_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 173 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%filter_V_52_addr_2 = getelementptr i32 %filter_V_52, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 174 'getelementptr' 'filter_V_52_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_52_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 175 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4638" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 176 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_52_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 177 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%filter_V_53_addr_2 = getelementptr i32 %filter_V_53, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 178 'getelementptr' 'filter_V_53_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_53_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 179 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%filter_V_54_addr_2 = getelementptr i32 %filter_V_54, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 180 'getelementptr' 'filter_V_54_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_54_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 181 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%filter_V_55_addr_1 = getelementptr i32 %filter_V_55, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 182 'getelementptr' 'filter_V_55_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_55_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 183 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4638" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 184 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_55_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 185 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%filter_V_52_addr_1 = getelementptr i32 %filter_V_52, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 186 'getelementptr' 'filter_V_52_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_52_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 187 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%filter_V_53_addr_1 = getelementptr i32 %filter_V_53, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 188 'getelementptr' 'filter_V_53_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_53_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 189 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%filter_V_54_addr_1 = getelementptr i32 %filter_V_54, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 190 'getelementptr' 'filter_V_54_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_54_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 191 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4638" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 192 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit_ifconv" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 193 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 13)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i2 %trunc_ln171_1, void %arrayidx.i4.3.i2990.case.24635, i2 0, void %arrayidx.i4.3.i2990.case.34636, i2 1, void %arrayidx.i4.3.i2990.case.04633, i2 2, void %arrayidx.i4.3.i2990.case.14634" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 194 'switch' 'switch_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12)> <Delay = 0.44>
ST_2 : Operation 195 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_50_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 195 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%filter_V_51_addr_3 = getelementptr i32 %filter_V_51, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 196 'getelementptr' 'filter_V_51_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_51_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 197 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%filter_V_48_addr_3 = getelementptr i32 %filter_V_48, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 198 'getelementptr' 'filter_V_48_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_48_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 199 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%filter_V_49_addr_3 = getelementptr i32 %filter_V_49, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 200 'getelementptr' 'filter_V_49_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_49_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 201 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4632" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 202 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_49_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 203 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%filter_V_50_addr_3 = getelementptr i32 %filter_V_50, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 204 'getelementptr' 'filter_V_50_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_50_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 205 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%filter_V_51_addr_2 = getelementptr i32 %filter_V_51, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 206 'getelementptr' 'filter_V_51_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_51_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 207 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%filter_V_48_addr_2 = getelementptr i32 %filter_V_48, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 208 'getelementptr' 'filter_V_48_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_48_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 209 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4632" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 210 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_48_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 211 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%filter_V_49_addr_2 = getelementptr i32 %filter_V_49, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 212 'getelementptr' 'filter_V_49_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_49_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 213 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%filter_V_50_addr_2 = getelementptr i32 %filter_V_50, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 214 'getelementptr' 'filter_V_50_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_50_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 215 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%filter_V_51_addr_1 = getelementptr i32 %filter_V_51, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 216 'getelementptr' 'filter_V_51_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_51_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 217 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4632" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 218 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_51_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 219 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%filter_V_48_addr_1 = getelementptr i32 %filter_V_48, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 220 'getelementptr' 'filter_V_48_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_48_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 221 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%filter_V_49_addr_1 = getelementptr i32 %filter_V_49, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 222 'getelementptr' 'filter_V_49_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_49_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 223 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%filter_V_50_addr_1 = getelementptr i32 %filter_V_50, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 224 'getelementptr' 'filter_V_50_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_50_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 225 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4632" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 226 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit_ifconv" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 227 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 12)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i2 %trunc_ln171_1, void %arrayidx.i4.3.i2990.case.24629, i2 0, void %arrayidx.i4.3.i2990.case.34630, i2 1, void %arrayidx.i4.3.i2990.case.04627, i2 2, void %arrayidx.i4.3.i2990.case.14628" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 228 'switch' 'switch_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11)> <Delay = 0.44>
ST_2 : Operation 229 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_46_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 229 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%filter_V_47_addr_3 = getelementptr i32 %filter_V_47, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 230 'getelementptr' 'filter_V_47_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_47_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 231 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%filter_V_44_addr_3 = getelementptr i32 %filter_V_44, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 232 'getelementptr' 'filter_V_44_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_44_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 233 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%filter_V_45_addr_3 = getelementptr i32 %filter_V_45, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 234 'getelementptr' 'filter_V_45_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_45_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 235 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4626" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 236 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_45_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 237 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%filter_V_46_addr_3 = getelementptr i32 %filter_V_46, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 238 'getelementptr' 'filter_V_46_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_46_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 239 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%filter_V_47_addr_2 = getelementptr i32 %filter_V_47, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 240 'getelementptr' 'filter_V_47_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_47_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 241 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%filter_V_44_addr_2 = getelementptr i32 %filter_V_44, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 242 'getelementptr' 'filter_V_44_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_44_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 243 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4626" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 244 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_44_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 245 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%filter_V_45_addr_2 = getelementptr i32 %filter_V_45, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 246 'getelementptr' 'filter_V_45_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_45_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 247 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%filter_V_46_addr_2 = getelementptr i32 %filter_V_46, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 248 'getelementptr' 'filter_V_46_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_46_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 249 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%filter_V_47_addr_1 = getelementptr i32 %filter_V_47, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 250 'getelementptr' 'filter_V_47_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_47_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 251 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4626" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 252 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_47_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 253 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%filter_V_44_addr_1 = getelementptr i32 %filter_V_44, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 254 'getelementptr' 'filter_V_44_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_44_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 255 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%filter_V_45_addr_1 = getelementptr i32 %filter_V_45, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 256 'getelementptr' 'filter_V_45_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_45_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 257 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%filter_V_46_addr_1 = getelementptr i32 %filter_V_46, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 258 'getelementptr' 'filter_V_46_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_46_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 259 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4626" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 260 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit_ifconv" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 261 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 11)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i2 %trunc_ln171_1, void %arrayidx.i4.3.i2990.case.24623, i2 0, void %arrayidx.i4.3.i2990.case.34624, i2 1, void %arrayidx.i4.3.i2990.case.04621, i2 2, void %arrayidx.i4.3.i2990.case.14622" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 262 'switch' 'switch_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10)> <Delay = 0.44>
ST_2 : Operation 263 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_42_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 263 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%filter_V_43_addr_3 = getelementptr i32 %filter_V_43, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 264 'getelementptr' 'filter_V_43_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_43_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 265 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%filter_V_40_addr_3 = getelementptr i32 %filter_V_40, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 266 'getelementptr' 'filter_V_40_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_40_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 267 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%filter_V_41_addr_3 = getelementptr i32 %filter_V_41, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 268 'getelementptr' 'filter_V_41_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_41_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 269 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4620" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 270 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_41_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 271 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%filter_V_42_addr_3 = getelementptr i32 %filter_V_42, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 272 'getelementptr' 'filter_V_42_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_42_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 273 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%filter_V_43_addr_2 = getelementptr i32 %filter_V_43, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 274 'getelementptr' 'filter_V_43_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_43_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 275 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%filter_V_40_addr_2 = getelementptr i32 %filter_V_40, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 276 'getelementptr' 'filter_V_40_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_40_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 277 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4620" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 278 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_40_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 279 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%filter_V_41_addr_2 = getelementptr i32 %filter_V_41, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 280 'getelementptr' 'filter_V_41_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_41_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 281 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%filter_V_42_addr_2 = getelementptr i32 %filter_V_42, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 282 'getelementptr' 'filter_V_42_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_42_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 283 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%filter_V_43_addr_1 = getelementptr i32 %filter_V_43, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 284 'getelementptr' 'filter_V_43_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_43_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 285 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4620" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 286 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_43_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 287 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%filter_V_40_addr_1 = getelementptr i32 %filter_V_40, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 288 'getelementptr' 'filter_V_40_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_40_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 289 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%filter_V_41_addr_1 = getelementptr i32 %filter_V_41, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 290 'getelementptr' 'filter_V_41_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_41_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 291 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%filter_V_42_addr_1 = getelementptr i32 %filter_V_42, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 292 'getelementptr' 'filter_V_42_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_42_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 293 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4620" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 294 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit_ifconv" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 295 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 10)> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i2 %trunc_ln171_1, void %arrayidx.i4.3.i2990.case.24617, i2 0, void %arrayidx.i4.3.i2990.case.34618, i2 1, void %arrayidx.i4.3.i2990.case.04615, i2 2, void %arrayidx.i4.3.i2990.case.14616" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 296 'switch' 'switch_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9)> <Delay = 0.44>
ST_2 : Operation 297 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_38_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 297 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%filter_V_39_addr_3 = getelementptr i32 %filter_V_39, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 298 'getelementptr' 'filter_V_39_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_39_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 299 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%filter_V_36_addr_3 = getelementptr i32 %filter_V_36, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 300 'getelementptr' 'filter_V_36_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_36_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 301 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%filter_V_37_addr_3 = getelementptr i32 %filter_V_37, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 302 'getelementptr' 'filter_V_37_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_37_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 303 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4614" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 304 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_37_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 305 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%filter_V_38_addr_3 = getelementptr i32 %filter_V_38, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 306 'getelementptr' 'filter_V_38_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_38_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 307 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%filter_V_39_addr_2 = getelementptr i32 %filter_V_39, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 308 'getelementptr' 'filter_V_39_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_39_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 309 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%filter_V_36_addr_2 = getelementptr i32 %filter_V_36, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 310 'getelementptr' 'filter_V_36_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_36_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 311 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4614" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 312 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_36_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 313 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%filter_V_37_addr_2 = getelementptr i32 %filter_V_37, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 314 'getelementptr' 'filter_V_37_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_37_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 315 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%filter_V_38_addr_2 = getelementptr i32 %filter_V_38, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 316 'getelementptr' 'filter_V_38_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_38_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 317 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%filter_V_39_addr_1 = getelementptr i32 %filter_V_39, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 318 'getelementptr' 'filter_V_39_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_39_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 319 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4614" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 320 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_39_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 321 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%filter_V_36_addr_1 = getelementptr i32 %filter_V_36, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 322 'getelementptr' 'filter_V_36_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_36_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 323 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%filter_V_37_addr_1 = getelementptr i32 %filter_V_37, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 324 'getelementptr' 'filter_V_37_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 325 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_37_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 325 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%filter_V_38_addr_1 = getelementptr i32 %filter_V_38, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 326 'getelementptr' 'filter_V_38_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_38_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 327 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4614" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 328 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit_ifconv" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 329 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 9)> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i2 %trunc_ln171_1, void %arrayidx.i4.3.i2990.case.24611, i2 0, void %arrayidx.i4.3.i2990.case.34612, i2 1, void %arrayidx.i4.3.i2990.case.04609, i2 2, void %arrayidx.i4.3.i2990.case.14610" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 330 'switch' 'switch_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8)> <Delay = 0.44>
ST_2 : Operation 331 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_34_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 331 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%filter_V_35_addr_3 = getelementptr i32 %filter_V_35, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 332 'getelementptr' 'filter_V_35_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_35_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 333 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%filter_V_32_addr_3 = getelementptr i32 %filter_V_32, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 334 'getelementptr' 'filter_V_32_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_32_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 335 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%filter_V_33_addr_3 = getelementptr i32 %filter_V_33, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 336 'getelementptr' 'filter_V_33_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_33_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 337 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4608" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 338 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_33_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 339 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%filter_V_34_addr_3 = getelementptr i32 %filter_V_34, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 340 'getelementptr' 'filter_V_34_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_34_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 341 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%filter_V_35_addr_2 = getelementptr i32 %filter_V_35, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 342 'getelementptr' 'filter_V_35_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_35_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 343 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%filter_V_32_addr_2 = getelementptr i32 %filter_V_32, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 344 'getelementptr' 'filter_V_32_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 345 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_32_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 345 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4608" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 346 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_32_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 347 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%filter_V_33_addr_2 = getelementptr i32 %filter_V_33, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 348 'getelementptr' 'filter_V_33_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_33_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 349 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%filter_V_34_addr_2 = getelementptr i32 %filter_V_34, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 350 'getelementptr' 'filter_V_34_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_34_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 351 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%filter_V_35_addr_1 = getelementptr i32 %filter_V_35, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 352 'getelementptr' 'filter_V_35_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_35_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 353 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4608" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 354 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_35_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 355 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%filter_V_32_addr_1 = getelementptr i32 %filter_V_32, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 356 'getelementptr' 'filter_V_32_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_32_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 357 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%filter_V_33_addr_1 = getelementptr i32 %filter_V_33, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 358 'getelementptr' 'filter_V_33_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_33_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 359 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%filter_V_34_addr_1 = getelementptr i32 %filter_V_34, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 360 'getelementptr' 'filter_V_34_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_34_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 361 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4608" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 362 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit_ifconv" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 363 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 8)> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i2 %trunc_ln171_1, void %arrayidx.i4.3.i2990.case.24605, i2 0, void %arrayidx.i4.3.i2990.case.34606, i2 1, void %arrayidx.i4.3.i2990.case.04603, i2 2, void %arrayidx.i4.3.i2990.case.14604" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 364 'switch' 'switch_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7)> <Delay = 0.44>
ST_2 : Operation 365 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_30_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 365 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%filter_V_31_addr_3 = getelementptr i32 %filter_V_31, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 366 'getelementptr' 'filter_V_31_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_31_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 367 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%filter_V_28_addr_3 = getelementptr i32 %filter_V_28, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 368 'getelementptr' 'filter_V_28_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_28_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 369 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%filter_V_29_addr_3 = getelementptr i32 %filter_V_29, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 370 'getelementptr' 'filter_V_29_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_29_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 371 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4602" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 372 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_29_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 373 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%filter_V_30_addr_3 = getelementptr i32 %filter_V_30, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 374 'getelementptr' 'filter_V_30_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_30_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 375 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%filter_V_31_addr_2 = getelementptr i32 %filter_V_31, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 376 'getelementptr' 'filter_V_31_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_31_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 377 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%filter_V_28_addr_2 = getelementptr i32 %filter_V_28, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 378 'getelementptr' 'filter_V_28_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_28_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 379 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4602" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 380 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_28_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 381 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%filter_V_29_addr_2 = getelementptr i32 %filter_V_29, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 382 'getelementptr' 'filter_V_29_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_29_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 383 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%filter_V_30_addr_2 = getelementptr i32 %filter_V_30, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 384 'getelementptr' 'filter_V_30_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_30_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 385 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%filter_V_31_addr_1 = getelementptr i32 %filter_V_31, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 386 'getelementptr' 'filter_V_31_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_31_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 387 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4602" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 388 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_31_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 389 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%filter_V_28_addr_1 = getelementptr i32 %filter_V_28, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 390 'getelementptr' 'filter_V_28_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_28_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 391 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%filter_V_29_addr_1 = getelementptr i32 %filter_V_29, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 392 'getelementptr' 'filter_V_29_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_29_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 393 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%filter_V_30_addr_1 = getelementptr i32 %filter_V_30, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 394 'getelementptr' 'filter_V_30_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_30_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 395 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4602" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 396 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit_ifconv" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 397 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 7)> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i2 %trunc_ln171_1, void %arrayidx.i4.3.i2990.case.24599, i2 0, void %arrayidx.i4.3.i2990.case.34600, i2 1, void %arrayidx.i4.3.i2990.case.04597, i2 2, void %arrayidx.i4.3.i2990.case.14598" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 398 'switch' 'switch_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6)> <Delay = 0.44>
ST_2 : Operation 399 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_26_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 399 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%filter_V_27_addr_3 = getelementptr i32 %filter_V_27, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 400 'getelementptr' 'filter_V_27_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_27_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 401 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%filter_V_24_addr_3 = getelementptr i32 %filter_V_24, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 402 'getelementptr' 'filter_V_24_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_24_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 403 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%filter_V_25_addr_3 = getelementptr i32 %filter_V_25, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 404 'getelementptr' 'filter_V_25_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_25_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 405 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4596" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 406 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_25_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 407 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%filter_V_26_addr_3 = getelementptr i32 %filter_V_26, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 408 'getelementptr' 'filter_V_26_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_26_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 409 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%filter_V_27_addr_2 = getelementptr i32 %filter_V_27, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 410 'getelementptr' 'filter_V_27_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_27_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 411 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%filter_V_24_addr_2 = getelementptr i32 %filter_V_24, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 412 'getelementptr' 'filter_V_24_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_24_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 413 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4596" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 414 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_24_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 415 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%filter_V_25_addr_2 = getelementptr i32 %filter_V_25, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 416 'getelementptr' 'filter_V_25_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_25_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 417 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%filter_V_26_addr_2 = getelementptr i32 %filter_V_26, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 418 'getelementptr' 'filter_V_26_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_26_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 419 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%filter_V_27_addr_1 = getelementptr i32 %filter_V_27, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 420 'getelementptr' 'filter_V_27_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_27_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 421 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4596" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 422 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_27_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 423 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%filter_V_24_addr_1 = getelementptr i32 %filter_V_24, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 424 'getelementptr' 'filter_V_24_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_24_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 425 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%filter_V_25_addr_1 = getelementptr i32 %filter_V_25, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 426 'getelementptr' 'filter_V_25_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_25_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 427 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%filter_V_26_addr_1 = getelementptr i32 %filter_V_26, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 428 'getelementptr' 'filter_V_26_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_26_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 429 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4596" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 430 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit_ifconv" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 431 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 6)> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i2 %trunc_ln171_1, void %arrayidx.i4.3.i2990.case.24593, i2 0, void %arrayidx.i4.3.i2990.case.34594, i2 1, void %arrayidx.i4.3.i2990.case.04591, i2 2, void %arrayidx.i4.3.i2990.case.14592" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 432 'switch' 'switch_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5)> <Delay = 0.44>
ST_2 : Operation 433 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_22_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 433 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%filter_V_23_addr_3 = getelementptr i32 %filter_V_23, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 434 'getelementptr' 'filter_V_23_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_23_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 435 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%filter_V_20_addr_3 = getelementptr i32 %filter_V_20, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 436 'getelementptr' 'filter_V_20_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_20_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 437 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%filter_V_21_addr_3 = getelementptr i32 %filter_V_21, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 438 'getelementptr' 'filter_V_21_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_21_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 439 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4590" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 440 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_21_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 441 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%filter_V_22_addr_3 = getelementptr i32 %filter_V_22, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 442 'getelementptr' 'filter_V_22_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_22_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 443 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%filter_V_23_addr_2 = getelementptr i32 %filter_V_23, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 444 'getelementptr' 'filter_V_23_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_23_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 445 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%filter_V_20_addr_2 = getelementptr i32 %filter_V_20, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 446 'getelementptr' 'filter_V_20_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_20_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 447 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4590" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 448 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_20_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 449 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%filter_V_21_addr_2 = getelementptr i32 %filter_V_21, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 450 'getelementptr' 'filter_V_21_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_21_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 451 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%filter_V_22_addr_2 = getelementptr i32 %filter_V_22, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 452 'getelementptr' 'filter_V_22_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_22_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 453 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%filter_V_23_addr_1 = getelementptr i32 %filter_V_23, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 454 'getelementptr' 'filter_V_23_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_23_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 455 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4590" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 456 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_23_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 457 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%filter_V_20_addr_1 = getelementptr i32 %filter_V_20, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 458 'getelementptr' 'filter_V_20_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_20_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 459 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%filter_V_21_addr_1 = getelementptr i32 %filter_V_21, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 460 'getelementptr' 'filter_V_21_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_21_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 461 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%filter_V_22_addr_1 = getelementptr i32 %filter_V_22, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 462 'getelementptr' 'filter_V_22_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_22_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 463 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4590" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 464 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit_ifconv" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 465 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 5)> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i2 %trunc_ln171_1, void %arrayidx.i4.3.i2990.case.24587, i2 0, void %arrayidx.i4.3.i2990.case.34588, i2 1, void %arrayidx.i4.3.i2990.case.04585, i2 2, void %arrayidx.i4.3.i2990.case.14586" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 466 'switch' 'switch_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4)> <Delay = 0.44>
ST_2 : Operation 467 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_18_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 467 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%filter_V_19_addr_3 = getelementptr i32 %filter_V_19, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 468 'getelementptr' 'filter_V_19_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_19_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 469 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%filter_V_16_addr_3 = getelementptr i32 %filter_V_16, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 470 'getelementptr' 'filter_V_16_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_16_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 471 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%filter_V_17_addr_3 = getelementptr i32 %filter_V_17, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 472 'getelementptr' 'filter_V_17_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_17_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 473 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4584" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 474 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_17_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 475 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%filter_V_18_addr_3 = getelementptr i32 %filter_V_18, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 476 'getelementptr' 'filter_V_18_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_18_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 477 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%filter_V_19_addr_2 = getelementptr i32 %filter_V_19, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 478 'getelementptr' 'filter_V_19_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_19_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 479 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%filter_V_16_addr_2 = getelementptr i32 %filter_V_16, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 480 'getelementptr' 'filter_V_16_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_16_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 481 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4584" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 482 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_16_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 483 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%filter_V_17_addr_2 = getelementptr i32 %filter_V_17, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 484 'getelementptr' 'filter_V_17_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_17_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 485 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%filter_V_18_addr_2 = getelementptr i32 %filter_V_18, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 486 'getelementptr' 'filter_V_18_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_18_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 487 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%filter_V_19_addr_1 = getelementptr i32 %filter_V_19, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 488 'getelementptr' 'filter_V_19_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_19_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 489 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4584" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 490 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_19_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 491 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%filter_V_16_addr_1 = getelementptr i32 %filter_V_16, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 492 'getelementptr' 'filter_V_16_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_16_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 493 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%filter_V_17_addr_1 = getelementptr i32 %filter_V_17, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 494 'getelementptr' 'filter_V_17_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_17_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 495 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%filter_V_18_addr_1 = getelementptr i32 %filter_V_18, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 496 'getelementptr' 'filter_V_18_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_18_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 497 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4584" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 498 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit_ifconv" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 499 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 4)> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i2 %trunc_ln171_1, void %arrayidx.i4.3.i2990.case.24581, i2 0, void %arrayidx.i4.3.i2990.case.34582, i2 1, void %arrayidx.i4.3.i2990.case.04579, i2 2, void %arrayidx.i4.3.i2990.case.14580" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 500 'switch' 'switch_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3)> <Delay = 0.44>
ST_2 : Operation 501 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_14_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 501 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%filter_V_15_addr_3 = getelementptr i32 %filter_V_15, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 502 'getelementptr' 'filter_V_15_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_15_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 503 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%filter_V_12_addr_3 = getelementptr i32 %filter_V_12, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 504 'getelementptr' 'filter_V_12_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_12_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 505 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%filter_V_13_addr_3 = getelementptr i32 %filter_V_13, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 506 'getelementptr' 'filter_V_13_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_13_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 507 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4578" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 508 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_13_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 509 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%filter_V_14_addr_3 = getelementptr i32 %filter_V_14, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 510 'getelementptr' 'filter_V_14_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_14_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 511 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%filter_V_15_addr_2 = getelementptr i32 %filter_V_15, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 512 'getelementptr' 'filter_V_15_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_15_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 513 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%filter_V_12_addr_2 = getelementptr i32 %filter_V_12, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 514 'getelementptr' 'filter_V_12_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_12_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 515 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4578" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 516 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_12_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 517 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%filter_V_13_addr_2 = getelementptr i32 %filter_V_13, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 518 'getelementptr' 'filter_V_13_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_13_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 519 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%filter_V_14_addr_2 = getelementptr i32 %filter_V_14, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 520 'getelementptr' 'filter_V_14_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_14_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 521 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%filter_V_15_addr_1 = getelementptr i32 %filter_V_15, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 522 'getelementptr' 'filter_V_15_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_15_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 523 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4578" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 524 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_15_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 525 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%filter_V_12_addr_1 = getelementptr i32 %filter_V_12, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 526 'getelementptr' 'filter_V_12_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_12_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 527 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%filter_V_13_addr_1 = getelementptr i32 %filter_V_13, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 528 'getelementptr' 'filter_V_13_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_13_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 529 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%filter_V_14_addr_1 = getelementptr i32 %filter_V_14, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 530 'getelementptr' 'filter_V_14_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_14_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 531 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4578" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 532 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit_ifconv" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 533 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 3)> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i2 %trunc_ln171_1, void %arrayidx.i4.3.i2990.case.24575, i2 0, void %arrayidx.i4.3.i2990.case.34576, i2 1, void %arrayidx.i4.3.i2990.case.04573, i2 2, void %arrayidx.i4.3.i2990.case.14574" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 534 'switch' 'switch_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2)> <Delay = 0.44>
ST_2 : Operation 535 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_10_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 535 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%filter_V_11_addr_3 = getelementptr i32 %filter_V_11, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 536 'getelementptr' 'filter_V_11_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_11_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 537 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%filter_V_8_addr_3 = getelementptr i32 %filter_V_8, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 538 'getelementptr' 'filter_V_8_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_8_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 539 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%filter_V_9_addr_3 = getelementptr i32 %filter_V_9, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 540 'getelementptr' 'filter_V_9_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_9_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 541 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4572" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 542 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_9_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 543 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%filter_V_10_addr_3 = getelementptr i32 %filter_V_10, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 544 'getelementptr' 'filter_V_10_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_10_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 545 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%filter_V_11_addr_2 = getelementptr i32 %filter_V_11, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 546 'getelementptr' 'filter_V_11_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_11_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 547 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%filter_V_8_addr_2 = getelementptr i32 %filter_V_8, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 548 'getelementptr' 'filter_V_8_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_8_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 549 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4572" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 550 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_8_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 551 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%filter_V_9_addr_2 = getelementptr i32 %filter_V_9, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 552 'getelementptr' 'filter_V_9_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_9_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 553 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%filter_V_10_addr_2 = getelementptr i32 %filter_V_10, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 554 'getelementptr' 'filter_V_10_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_10_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 555 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%filter_V_11_addr_1 = getelementptr i32 %filter_V_11, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 556 'getelementptr' 'filter_V_11_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_11_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 557 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4572" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 558 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_11_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 559 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%filter_V_8_addr_1 = getelementptr i32 %filter_V_8, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 560 'getelementptr' 'filter_V_8_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_8_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 561 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%filter_V_9_addr_1 = getelementptr i32 %filter_V_9, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 562 'getelementptr' 'filter_V_9_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_9_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 563 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 564 [1/1] (0.00ns)   --->   "%filter_V_10_addr_1 = getelementptr i32 %filter_V_10, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 564 'getelementptr' 'filter_V_10_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 565 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_10_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 565 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4572" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 566 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit_ifconv" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 567 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 2)> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i2 %trunc_ln171_1, void %arrayidx.i4.3.i2990.case.24569, i2 0, void %arrayidx.i4.3.i2990.case.34570, i2 1, void %arrayidx.i4.3.i2990.case.04567, i2 2, void %arrayidx.i4.3.i2990.case.14568" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 568 'switch' 'switch_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1)> <Delay = 0.44>
ST_2 : Operation 569 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_6_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 569 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%filter_V_7_addr_3 = getelementptr i32 %filter_V_7, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 570 'getelementptr' 'filter_V_7_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_7_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 571 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 572 [1/1] (0.00ns)   --->   "%filter_V_4_addr_3 = getelementptr i32 %filter_V_4, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 572 'getelementptr' 'filter_V_4_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 573 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_4_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 573 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%filter_V_5_addr_3 = getelementptr i32 %filter_V_5, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 574 'getelementptr' 'filter_V_5_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_5_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 575 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4566" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 576 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 577 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_5_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 577 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%filter_V_6_addr_3 = getelementptr i32 %filter_V_6, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 578 'getelementptr' 'filter_V_6_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_6_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 579 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%filter_V_7_addr_2 = getelementptr i32 %filter_V_7, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 580 'getelementptr' 'filter_V_7_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_7_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 581 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%filter_V_4_addr_2 = getelementptr i32 %filter_V_4, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 582 'getelementptr' 'filter_V_4_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_4_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 583 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4566" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 584 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_4_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 585 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%filter_V_5_addr_2 = getelementptr i32 %filter_V_5, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 586 'getelementptr' 'filter_V_5_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_5_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 587 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%filter_V_6_addr_2 = getelementptr i32 %filter_V_6, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 588 'getelementptr' 'filter_V_6_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_6_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 589 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%filter_V_7_addr_1 = getelementptr i32 %filter_V_7, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 590 'getelementptr' 'filter_V_7_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_7_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 591 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4566" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 592 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_7_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 593 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%filter_V_4_addr_1 = getelementptr i32 %filter_V_4, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 594 'getelementptr' 'filter_V_4_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_4_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 595 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%filter_V_5_addr_1 = getelementptr i32 %filter_V_5, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 596 'getelementptr' 'filter_V_5_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_5_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 597 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%filter_V_6_addr_1 = getelementptr i32 %filter_V_6, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 598 'getelementptr' 'filter_V_6_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_6_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 599 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4566" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 600 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit_ifconv" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 601 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 1)> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i2 %trunc_ln171_1, void %arrayidx.i4.3.i2990.case.24563, i2 0, void %arrayidx.i4.3.i2990.case.34564, i2 1, void %arrayidx.i4.3.i2990.case.04561, i2 2, void %arrayidx.i4.3.i2990.case.14562" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 602 'switch' 'switch_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0)> <Delay = 0.44>
ST_2 : Operation 603 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_2_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 603 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%filter_V_3_addr_3 = getelementptr i32 %filter_V_3, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 604 'getelementptr' 'filter_V_3_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_3_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 605 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%filter_V_addr_3 = getelementptr i32 %filter_V, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 606 'getelementptr' 'filter_V_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 607 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%filter_V_1_addr_3 = getelementptr i32 %filter_V_1, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 608 'getelementptr' 'filter_V_1_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_1_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 609 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4560" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 610 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_1_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 611 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%filter_V_2_addr_3 = getelementptr i32 %filter_V_2, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 612 'getelementptr' 'filter_V_2_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_2_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 613 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%filter_V_3_addr_2 = getelementptr i32 %filter_V_3, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 614 'getelementptr' 'filter_V_3_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_3_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 615 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%filter_V_addr_2 = getelementptr i32 %filter_V, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 616 'getelementptr' 'filter_V_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 617 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4560" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 618 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 619 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%filter_V_1_addr_2 = getelementptr i32 %filter_V_1, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 620 'getelementptr' 'filter_V_1_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_1_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 621 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%filter_V_2_addr_2 = getelementptr i32 %filter_V_2, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 622 'getelementptr' 'filter_V_2_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_2_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 623 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%filter_V_3_addr_1 = getelementptr i32 %filter_V_3, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 624 'getelementptr' 'filter_V_3_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_3_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 625 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4560" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 626 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_3_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 627 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%filter_V_addr_1 = getelementptr i32 %filter_V, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 628 'getelementptr' 'filter_V_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 629 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%filter_V_1_addr_1 = getelementptr i32 %filter_V_1, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 630 'getelementptr' 'filter_V_1_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_1_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 631 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%filter_V_2_addr_1 = getelementptr i32 %filter_V_2, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 632 'getelementptr' 'filter_V_2_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_2_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 633 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4560" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 634 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit_ifconv" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 635 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 0)> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.44ns)   --->   "%switch_ln171 = switch i2 %trunc_ln171_1, void %arrayidx.i4.3.i2990.case.24653, i2 0, void %arrayidx.i4.3.i2990.case.34654, i2 1, void %arrayidx.i4.3.i2990.case.04651, i2 2, void %arrayidx.i4.3.i2990.case.14652" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 636 'switch' 'switch_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15)> <Delay = 0.44>
ST_2 : Operation 637 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_62_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 637 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%filter_V_63_addr_3 = getelementptr i32 %filter_V_63, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 638 'getelementptr' 'filter_V_63_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_63_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 639 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%filter_V_60_addr_3 = getelementptr i32 %filter_V_60, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 640 'getelementptr' 'filter_V_60_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_60_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 641 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%filter_V_61_addr_3 = getelementptr i32 %filter_V_61, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 642 'getelementptr' 'filter_V_61_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_61_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 643 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4650" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 644 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 2)> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_61_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 645 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%filter_V_62_addr_3 = getelementptr i32 %filter_V_62, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 646 'getelementptr' 'filter_V_62_addr_3' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 647 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_62_addr_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 647 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%filter_V_63_addr_2 = getelementptr i32 %filter_V_63, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 648 'getelementptr' 'filter_V_63_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_63_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 649 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%filter_V_60_addr_2 = getelementptr i32 %filter_V_60, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 650 'getelementptr' 'filter_V_60_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_60_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 651 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4650" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 652 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 1)> <Delay = 0.00>
ST_2 : Operation 653 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_60_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 653 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%filter_V_61_addr_2 = getelementptr i32 %filter_V_61, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 654 'getelementptr' 'filter_V_61_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_61_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 655 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 656 [1/1] (0.00ns)   --->   "%filter_V_62_addr_2 = getelementptr i32 %filter_V_62, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 656 'getelementptr' 'filter_V_62_addr_2' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_62_addr_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 657 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%filter_V_63_addr_1 = getelementptr i32 %filter_V_63, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 658 'getelementptr' 'filter_V_63_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_63_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 659 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 660 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4650" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 660 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 0)> <Delay = 0.00>
ST_2 : Operation 661 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_s, i12 %filter_V_63_addr" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 661 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%filter_V_60_addr_1 = getelementptr i32 %filter_V_60, i64 0, i64 %zext_ln171_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 662 'getelementptr' 'filter_V_60_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_1, i12 %filter_V_60_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 663 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%filter_V_61_addr_1 = getelementptr i32 %filter_V_61, i64 0, i64 %zext_ln171_2" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 664 'getelementptr' 'filter_V_61_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %tmp_2, i12 %filter_V_61_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 665 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%filter_V_62_addr_1 = getelementptr i32 %filter_V_62, i64 0, i64 %zext_ln171_3" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 666 'getelementptr' 'filter_V_62_addr_1' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (1.23ns)   --->   "%store_ln171 = store i32 %trunc_ln628, i12 %filter_V_62_addr_1" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 667 'store' 'store_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit4650" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 668 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15 & trunc_ln171_1 == 3)> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln171 = br void %arrayidx.i4.3.i2990.exit_ifconv" [sources/mixed_conv_w2/mixed_conv.cpp:171]   --->   Operation 669 'br' 'br_ln171' <Predicate = (!icmp_ln195 & trunc_ln171 == 15)> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (1.01ns)   --->   "%saveAddr_5 = add i32 %numIters, i32 %saveAddr_1" [sources/mixed_conv_w2/mixed_conv.cpp:174]   --->   Operation 670 'add' 'saveAddr_5' <Predicate = (!icmp_ln195)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (1.01ns)   --->   "%streamIter_4 = add i32 %streamIter_3, i32 1" [sources/mixed_conv_w2/mixed_conv.cpp:206]   --->   Operation 671 'add' 'streamIter_4' <Predicate = (!icmp_ln195)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.99ns)   --->   "%icmp_ln207 = icmp_slt  i32 %perWeightCounter_1, i32 1" [sources/mixed_conv_w2/mixed_conv.cpp:207]   --->   Operation 672 'icmp' 'icmp_ln207' <Predicate = (!icmp_ln195)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.44ns)   --->   "%perWeightCounter_2 = select i1 %icmp_ln207, i32 %sext_ln190_cast, i32 %perWeightCounter_1" [sources/mixed_conv_w2/mixed_conv.cpp:207]   --->   Operation 673 'select' 'perWeightCounter_2' <Predicate = (!icmp_ln195)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 674 [1/1] (0.99ns)   --->   "%icmp_ln212 = icmp_eq  i32 %streamIter_4, i32 %streamsPerFilter_read" [sources/mixed_conv_w2/mixed_conv.cpp:212]   --->   Operation 674 'icmp' 'icmp_ln212' <Predicate = (!icmp_ln195)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (1.01ns)   --->   "%currPE_5 = add i32 %currPE_4, i32 1" [sources/mixed_conv_w2/mixed_conv.cpp:214]   --->   Operation 675 'add' 'currPE_5' <Predicate = (!icmp_ln195)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.99ns)   --->   "%icmp_ln216 = icmp_eq  i32 %currPE_5, i32 16" [sources/mixed_conv_w2/mixed_conv.cpp:216]   --->   Operation 676 'icmp' 'icmp_ln216' <Predicate = (!icmp_ln195)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.44ns)   --->   "%saveAddr_6 = select i1 %icmp_ln216, i32 %saveAddr_5, i32 %addrOffset_1" [sources/mixed_conv_w2/mixed_conv.cpp:216]   --->   Operation 677 'select' 'saveAddr_6' <Predicate = (!icmp_ln195)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node currPE_7)   --->   "%currPE_6 = select i1 %icmp_ln216, i32 0, i32 %currPE_5" [sources/mixed_conv_w2/mixed_conv.cpp:216]   --->   Operation 678 'select' 'currPE_6' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.44ns)   --->   "%addrOffset_7 = select i1 %icmp_ln212, i32 %saveAddr_6, i32 %saveAddr_5" [sources/mixed_conv_w2/mixed_conv.cpp:212]   --->   Operation 679 'select' 'addrOffset_7' <Predicate = (!icmp_ln195)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.44ns) (out node of the LUT)   --->   "%currPE_7 = select i1 %icmp_ln212, i32 %currPE_6, i32 %currPE_4" [sources/mixed_conv_w2/mixed_conv.cpp:212]   --->   Operation 680 'select' 'currPE_7' <Predicate = (!icmp_ln195)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.44ns)   --->   "%addrOffset_6 = select i1 %icmp_ln212, i32 %saveAddr_6, i32 %addrOffset_1" [sources/mixed_conv_w2/mixed_conv.cpp:212]   --->   Operation 681 'select' 'addrOffset_6' <Predicate = (!icmp_ln195)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.44ns)   --->   "%streamIter_5 = select i1 %icmp_ln212, i32 0, i32 %streamIter_4" [sources/mixed_conv_w2/mixed_conv.cpp:212]   --->   Operation 682 'select' 'streamIter_5' <Predicate = (!icmp_ln195)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.42ns)   --->   "%store_ln195 = store i32 %i_3, i32 %i" [sources/mixed_conv_w2/mixed_conv.cpp:195]   --->   Operation 683 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 684 [1/1] (0.42ns)   --->   "%store_ln195 = store i32 %streamIter_5, i32 %streamIter" [sources/mixed_conv_w2/mixed_conv.cpp:195]   --->   Operation 684 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 685 [1/1] (0.42ns)   --->   "%store_ln195 = store i32 %addrOffset_6, i32 %addrOffset" [sources/mixed_conv_w2/mixed_conv.cpp:195]   --->   Operation 685 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 686 [1/1] (0.42ns)   --->   "%store_ln195 = store i32 %currPE_7, i32 %currPE" [sources/mixed_conv_w2/mixed_conv.cpp:195]   --->   Operation 686 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 687 [1/1] (0.42ns)   --->   "%store_ln195 = store i32 %addrOffset_7, i32 %saveAddr" [sources/mixed_conv_w2/mixed_conv.cpp:195]   --->   Operation 687 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 688 [1/1] (0.42ns)   --->   "%store_ln195 = store i32 %perWeightCounter_2, i32 %perWeightCounter" [sources/mixed_conv_w2/mixed_conv.cpp:195]   --->   Operation 688 'store' 'store_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.42>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%br_ln195 = br void %for.body.i2947" [sources/mixed_conv_w2/mixed_conv.cpp:195]   --->   Operation 689 'br' 'br_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 690 'ret' 'ret_ln0' <Predicate = (icmp_ln195)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i') [77]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [87]  (0.427 ns)

 <State 2>: 4.34ns
The critical path consists of the following:
	'load' operation ('perWeightCounter_load', sources/mixed_conv_w2/mixed_conv.cpp:160) on local variable 'perWeightCounter' [104]  (0 ns)
	'icmp' operation ('icmp_ln160', sources/mixed_conv_w2/mixed_conv.cpp:160) [111]  (1 ns)
	'select' operation ('numIters', sources/mixed_conv_w2/mixed_conv.cpp:160) [112]  (0.449 ns)
	'sub' operation ('perWeightCounter', sources/mixed_conv_w2/mixed_conv.cpp:161) [113]  (1.02 ns)
	'icmp' operation ('icmp_ln207', sources/mixed_conv_w2/mixed_conv.cpp:207) [839]  (0.991 ns)
	'select' operation ('perWeightCounter', sources/mixed_conv_w2/mixed_conv.cpp:207) [840]  (0.449 ns)
	'store' operation ('store_ln195', sources/mixed_conv_w2/mixed_conv.cpp:195) of variable 'perWeightCounter', sources/mixed_conv_w2/mixed_conv.cpp:207 on local variable 'perWeightCounter' [855]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
