Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sat Dec 10 18:09:47 2016
| Host         : en-ec-ph314-19.ece.cornell.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file xillydemo_timing_summary_routed.rpt -rpx xillydemo_timing_summary_routed.rpx
| Design       : xillydemo
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.134        0.000                      0                28180        0.026        0.000                      0                28180        3.000        0.000                       0                 11732  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk_fpga_1             {0.000 5.000}      10.000          100.000         
gclk                   {0.000 5.000}      10.000          100.000         
  vga_clk_ins/clk_fb   {0.000 20.000}     40.000          25.000          
  vga_clk_ins/clkout0  {0.000 7.692}      15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1                   1.134        0.000                      0                27783        0.026        0.000                      0                27783        3.750        0.000                       0                 11529  
gclk                         7.842        0.000                      0                    3        0.239        0.000                      0                    3        3.000        0.000                       0                     5  
  vga_clk_ins/clk_fb                                                                                                                                                    12.633        0.000                       0                     2  
  vga_clk_ins/clkout0        1.854        0.000                      0                  384        0.121        0.000                      0                  384        7.192        0.000                       0                   196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_fpga_1           clk_fpga_1                 7.699        0.000                      0                    6        0.377        0.000                      0                    6  
**async_default**    vga_clk_ins/clkout0  vga_clk_ins/clkout0       12.691        0.000                      0                    4        0.566        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.966ns  (logic 3.469ns (43.549%)  route 4.497ns (56.451%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.721     3.015    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X54Y34         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.518     3.533 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/Q
                         net (fo=2, routed)           0.964     4.497    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_16_reg_994_reg[27][0]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.621 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5/O
                         net (fo=1, routed)           0.000     4.621    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5_n_11
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.153 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.153    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1_n_11
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.267    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1_n_11
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.381    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1_n_11
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.495    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1_n_11
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.609    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1_n_11
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.723    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23]_i_1_n_11
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.837    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/CO[0]
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.093 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/p_Val2_24_reg_1016_reg[30]_i_1/O[2]
                         net (fo=8, routed)           0.906     6.999    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_16_reg_994_reg[30][2]
    SLICE_X44Y33         LUT4 (Prop_lut4_I2_O)        0.328     7.327 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_135/O
                         net (fo=1, routed)           0.441     7.768    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_135_n_11
    SLICE_X44Y33         LUT6 (Prop_lut6_I5_O)        0.326     8.094 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_111/O
                         net (fo=2, routed)           0.824     8.917    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_111_n_11
    SLICE_X43Y32         LUT3 (Prop_lut3_I2_O)        0.152     9.069 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_71/O
                         net (fo=2, routed)           0.457     9.526    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_71_n_11
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.332     9.858 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_37/O
                         net (fo=1, routed)           0.000     9.858    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_37_n_11
    SLICE_X43Y33         MUXF7 (Prop_muxf7_I1_O)      0.217    10.075 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_10__0/O
                         net (fo=1, routed)           0.905    10.981    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_10__0_n_11
    DSP48_X2Y17          DSP48E1                                      r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.586    12.765    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/xillybus_bus_clk
    DSP48_X2Y17          DSP48E1                                      r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p/CLK
                         clock pessimism              0.129    12.894    
                         clock uncertainty           -0.154    12.740    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.625    12.115    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p
  -------------------------------------------------------------------
                         required time                         12.115    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.235ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.866ns  (logic 3.497ns (44.457%)  route 4.369ns (55.543%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.721     3.015    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X54Y34         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.518     3.533 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/Q
                         net (fo=2, routed)           0.964     4.497    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_16_reg_994_reg[27][0]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.621 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5/O
                         net (fo=1, routed)           0.000     4.621    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5_n_11
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.153 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.153    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1_n_11
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.267    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1_n_11
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.381    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1_n_11
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.495    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1_n_11
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.609    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1_n_11
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.723    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23]_i_1_n_11
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.837    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/CO[0]
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.093 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/p_Val2_24_reg_1016_reg[30]_i_1/O[2]
                         net (fo=8, routed)           0.906     6.999    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_16_reg_994_reg[30][2]
    SLICE_X44Y33         LUT4 (Prop_lut4_I2_O)        0.328     7.327 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_135/O
                         net (fo=1, routed)           0.441     7.768    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_135_n_11
    SLICE_X44Y33         LUT6 (Prop_lut6_I5_O)        0.326     8.094 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_111/O
                         net (fo=2, routed)           0.824     8.917    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_111_n_11
    SLICE_X43Y32         LUT3 (Prop_lut3_I2_O)        0.152     9.069 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_71/O
                         net (fo=2, routed)           0.426     9.496    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_71_n_11
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.332     9.828 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_35/O
                         net (fo=1, routed)           0.000     9.828    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_35_n_11
    SLICE_X43Y34         MUXF7 (Prop_muxf7_I1_O)      0.245    10.073 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_9/O
                         net (fo=2, routed)           0.809    10.881    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/D[0]
    DSP48_X2Y17          DSP48E1                                      r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.586    12.765    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/xillybus_bus_clk
    DSP48_X2Y17          DSP48E1                                      r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p/CLK
                         clock pessimism              0.129    12.894    
                         clock uncertainty           -0.154    12.740    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.624    12.116    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  1.235    

Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K2_V_U/dut_sinf_or_cosf_hls_sin_cos_K2_V_rom_U/q0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.474ns  (logic 3.324ns (39.225%)  route 5.150ns (60.775%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.721     3.015    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X54Y34         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.518     3.533 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/Q
                         net (fo=2, routed)           0.964     4.497    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_16_reg_994_reg[27][0]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.621 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5/O
                         net (fo=1, routed)           0.000     4.621    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5_n_11
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.153 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.153    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1_n_11
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.267    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1_n_11
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.381    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1_n_11
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.495    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1_n_11
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.609    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1_n_11
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.844 f  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23]_i_1/O[0]
                         net (fo=6, routed)           0.976     6.820    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23][0]
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.299     7.119 f  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_91__0/O
                         net (fo=4, routed)           0.654     7.773    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/Ex_V_reg_1004_reg[3]_1
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.897 f  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_25/O
                         net (fo=2, routed)           0.569     8.466    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_25_n_11
    SLICE_X44Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.590 f  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_9/O
                         net (fo=1, routed)           0.000     8.590    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_9_n_11
    SLICE_X44Y34         MUXF7 (Prop_muxf7_I0_O)      0.238     8.828 f  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0_reg[29]_i_3/O
                         net (fo=233, routed)         1.487    10.315    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K2_V_U/p_Result_s_48_fu_555_p4[3]
    SLICE_X42Y44         LUT5 (Prop_lut5_I3_O)        0.326    10.641 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K2_V_U/q0[10]_i_4/O
                         net (fo=1, routed)           0.500    11.141    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K2_V_U/q0[10]_i_4_n_11
    SLICE_X42Y44         LUT6 (Prop_lut6_I4_O)        0.348    11.489 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K2_V_U/q0[10]_i_1/O
                         net (fo=1, routed)           0.000    11.489    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K2_V_U/dut_sinf_or_cosf_hls_sin_cos_K2_V_rom_U/D[10]
    SLICE_X42Y44         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K2_V_U/dut_sinf_or_cosf_hls_sin_cos_K2_V_rom_U/q0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.495    12.674    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K2_V_U/dut_sinf_or_cosf_hls_sin_cos_K2_V_rom_U/xillybus_bus_clk
    SLICE_X42Y44         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K2_V_U/dut_sinf_or_cosf_hls_sin_cos_K2_V_rom_U/q0_reg[10]/C
                         clock pessimism              0.129    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X42Y44         FDRE (Setup_fdre_C_D)        0.077    12.726    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K2_V_U/dut_sinf_or_cosf_hls_sin_cos_K2_V_rom_U/q0_reg[10]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.409ns  (logic 3.396ns (40.386%)  route 5.013ns (59.614%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.721     3.015    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X54Y34         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.518     3.533 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/Q
                         net (fo=2, routed)           0.964     4.497    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_16_reg_994_reg[27][0]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.621 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5/O
                         net (fo=1, routed)           0.000     4.621    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5_n_11
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.153 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.153    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1_n_11
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.267    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1_n_11
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.381    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1_n_11
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.495    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1_n_11
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.609    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1_n_11
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.957 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23]_i_1/O[1]
                         net (fo=6, routed)           0.664     6.621    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/D[21]
    SLICE_X49Y33         LUT5 (Prop_lut5_I4_O)        0.303     6.924 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/p_i_95__0/O
                         net (fo=4, routed)           0.673     7.597    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/p_0
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.721 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_26/O
                         net (fo=2, routed)           0.737     8.458    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_26_n_11
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     8.582 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[21]_i_5/O
                         net (fo=1, routed)           0.000     8.582    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[21]_i_5_n_11
    SLICE_X43Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     8.794 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0_reg[21]_i_4/O
                         net (fo=232, routed)         1.309    10.103    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/p_Result_s_48_fu_555_p4[4]
    SLICE_X44Y42         LUT4 (Prop_lut4_I3_O)        0.328    10.431 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/q0[26]_i_2/O
                         net (fo=2, routed)           0.666    11.097    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/q0[26]_i_2_n_11
    SLICE_X44Y43         LUT6 (Prop_lut6_I1_O)        0.327    11.424 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/q0[25]_i_1/O
                         net (fo=1, routed)           0.000    11.424    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/Ex_V_reg_1004_reg[6]_0[25]
    SLICE_X44Y43         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.494    12.674    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/xillybus_bus_clk
    SLICE_X44Y43         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0_reg[25]/C
                         clock pessimism              0.129    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X44Y43         FDRE (Setup_fdre_C_D)        0.029    12.677    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0_reg[25]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.816ns  (logic 3.469ns (44.382%)  route 4.347ns (55.618%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.721     3.015    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X54Y34         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.518     3.533 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/Q
                         net (fo=2, routed)           0.964     4.497    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_16_reg_994_reg[27][0]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.621 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5/O
                         net (fo=1, routed)           0.000     4.621    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5_n_11
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.153 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.153    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1_n_11
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.267    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1_n_11
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.381    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1_n_11
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.495    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1_n_11
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.609    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1_n_11
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.723    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23]_i_1_n_11
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.837 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.837    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/CO[0]
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.093 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/p_Val2_24_reg_1016_reg[30]_i_1/O[2]
                         net (fo=8, routed)           0.906     6.999    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_16_reg_994_reg[30][2]
    SLICE_X44Y33         LUT4 (Prop_lut4_I2_O)        0.328     7.327 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_135/O
                         net (fo=1, routed)           0.441     7.768    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_135_n_11
    SLICE_X44Y33         LUT6 (Prop_lut6_I5_O)        0.326     8.094 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_111/O
                         net (fo=2, routed)           0.628     8.721    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_111_n_11
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.153     8.874 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_67__0/O
                         net (fo=2, routed)           0.460     9.334    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_67__0_n_11
    SLICE_X44Y34         LUT5 (Prop_lut5_I3_O)        0.331     9.665 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_33__0/O
                         net (fo=1, routed)           0.000     9.665    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_33__0_n_11
    SLICE_X44Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     9.882 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_8/O
                         net (fo=2, routed)           0.949    10.831    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/D[1]
    DSP48_X2Y17          DSP48E1                                      r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.586    12.765    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/xillybus_bus_clk
    DSP48_X2Y17          DSP48E1                                      r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p/CLK
                         clock pessimism              0.129    12.894    
                         clock uncertainty           -0.154    12.740    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.625    12.115    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p
  -------------------------------------------------------------------
                         required time                         12.115    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 3.305ns (39.598%)  route 5.041ns (60.402%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.721     3.015    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X54Y34         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.518     3.533 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/Q
                         net (fo=2, routed)           0.964     4.497    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_16_reg_994_reg[27][0]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.621 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5/O
                         net (fo=1, routed)           0.000     4.621    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5_n_11
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.153 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.153    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1_n_11
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.267    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1_n_11
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.381    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1_n_11
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.495    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1_n_11
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.609    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1_n_11
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.844 f  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23]_i_1/O[0]
                         net (fo=6, routed)           0.976     6.820    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23][0]
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.299     7.119 f  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_91__0/O
                         net (fo=4, routed)           0.654     7.773    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/Ex_V_reg_1004_reg[3]_1
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.897 f  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_25/O
                         net (fo=2, routed)           0.569     8.466    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_25_n_11
    SLICE_X44Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.590 f  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_9/O
                         net (fo=1, routed)           0.000     8.590    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_9_n_11
    SLICE_X44Y34         MUXF7 (Prop_muxf7_I0_O)      0.238     8.828 f  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0_reg[29]_i_3/O
                         net (fo=233, routed)         1.429    10.257    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/p_Result_s_48_fu_555_p4[3]
    SLICE_X44Y42         LUT5 (Prop_lut5_I0_O)        0.323    10.580 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/q0[26]_i_3/O
                         net (fo=1, routed)           0.450    11.029    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/q0[26]_i_3_n_11
    SLICE_X44Y42         LUT6 (Prop_lut6_I2_O)        0.332    11.361 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/q0[26]_i_1/O
                         net (fo=1, routed)           0.000    11.361    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/Ex_V_reg_1004_reg[6]_0[26]
    SLICE_X44Y42         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.493    12.672    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/xillybus_bus_clk
    SLICE_X44Y42         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0_reg[26]/C
                         clock pessimism              0.129    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X44Y42         FDRE (Setup_fdre_C_D)        0.029    12.676    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0_reg[26]
  -------------------------------------------------------------------
                         required time                         12.676    
                         arrival time                         -11.361    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.322ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/dut_sinf_or_cosf_hls_sin_cos_K1_V_rom_U/q0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.340ns  (logic 3.072ns (36.832%)  route 5.268ns (63.168%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.721     3.015    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X54Y34         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.518     3.533 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/Q
                         net (fo=2, routed)           0.964     4.497    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_16_reg_994_reg[27][0]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.621 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5/O
                         net (fo=1, routed)           0.000     4.621    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5_n_11
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.153 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.153    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1_n_11
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.267    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1_n_11
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.381    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1_n_11
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.495    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1_n_11
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.609    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1_n_11
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.844 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23]_i_1/O[0]
                         net (fo=6, routed)           0.976     6.820    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23][0]
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.299     7.119 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_91__0/O
                         net (fo=4, routed)           0.654     7.773    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/Ex_V_reg_1004_reg[3]_1
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.897 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_25/O
                         net (fo=2, routed)           0.569     8.466    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_25_n_11
    SLICE_X44Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.590 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_9/O
                         net (fo=1, routed)           0.000     8.590    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_9_n_11
    SLICE_X44Y34         MUXF7 (Prop_muxf7_I0_O)      0.238     8.828 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0_reg[29]_i_3/O
                         net (fo=233, routed)         1.454    10.282    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/p_Result_s_48_fu_555_p4[3]
    SLICE_X43Y42         LUT6 (Prop_lut6_I2_O)        0.298    10.580 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/q0[19]_i_3/O
                         net (fo=2, routed)           0.651    11.231    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/q0[19]_i_3_n_11
    SLICE_X45Y43         LUT6 (Prop_lut6_I1_O)        0.124    11.355 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/q0[19]_i_1/O
                         net (fo=1, routed)           0.000    11.355    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/dut_sinf_or_cosf_hls_sin_cos_K1_V_rom_U/D[19]
    SLICE_X45Y43         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/dut_sinf_or_cosf_hls_sin_cos_K1_V_rom_U/q0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.494    12.674    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/dut_sinf_or_cosf_hls_sin_cos_K1_V_rom_U/xillybus_bus_clk
    SLICE_X45Y43         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/dut_sinf_or_cosf_hls_sin_cos_K1_V_rom_U/q0_reg[19]/C
                         clock pessimism              0.129    12.802    
                         clock uncertainty           -0.154    12.648    
    SLICE_X45Y43         FDRE (Setup_fdre_C_D)        0.029    12.677    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/dut_sinf_or_cosf_hls_sin_cos_K1_V_rom_U/q0_reg[19]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/dut_sinf_or_cosf_hls_sin_cos_K1_V_rom_U/q0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 3.287ns (39.313%)  route 5.074ns (60.687%))
  Logic Levels:           14  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.721     3.015    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X54Y34         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.518     3.533 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/Q
                         net (fo=2, routed)           0.964     4.497    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_16_reg_994_reg[27][0]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.621 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5/O
                         net (fo=1, routed)           0.000     4.621    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5_n_11
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.153 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.153    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1_n_11
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.267    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1_n_11
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.381    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1_n_11
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.495    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1_n_11
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.609    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1_n_11
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.844 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23]_i_1/O[0]
                         net (fo=6, routed)           0.976     6.820    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23][0]
    SLICE_X47Y32         LUT5 (Prop_lut5_I4_O)        0.299     7.119 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_91__0/O
                         net (fo=4, routed)           0.654     7.773    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/Ex_V_reg_1004_reg[3]_1
    SLICE_X45Y32         LUT6 (Prop_lut6_I0_O)        0.124     7.897 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_25/O
                         net (fo=2, routed)           0.569     8.466    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_25_n_11
    SLICE_X44Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.590 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_9/O
                         net (fo=1, routed)           0.000     8.590    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0[29]_i_9_n_11
    SLICE_X44Y34         MUXF7 (Prop_muxf7_I0_O)      0.238     8.828 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K0_V_U/dut_sinf_or_cosf_hls_sin_cos_K0_V_rom_U/q0_reg[29]_i_3/O
                         net (fo=233, routed)         1.911    10.739    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/p_Result_s_48_fu_555_p4[3]
    SLICE_X34Y43         LUT6 (Prop_lut6_I4_O)        0.298    11.037 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/q0[12]_i_4/O
                         net (fo=1, routed)           0.000    11.037    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/q0[12]_i_4_n_11
    SLICE_X34Y43         MUXF7 (Prop_muxf7_I0_O)      0.241    11.278 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/q0_reg[12]_i_2/O
                         net (fo=1, routed)           0.000    11.278    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/q0_reg[12]_i_2_n_11
    SLICE_X34Y43         MUXF8 (Prop_muxf8_I0_O)      0.098    11.376 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/q0_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    11.376    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/dut_sinf_or_cosf_hls_sin_cos_K1_V_rom_U/D[12]
    SLICE_X34Y43         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/dut_sinf_or_cosf_hls_sin_cos_K1_V_rom_U/q0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.496    12.675    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/dut_sinf_or_cosf_hls_sin_cos_K1_V_rom_U/xillybus_bus_clk
    SLICE_X34Y43         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/dut_sinf_or_cosf_hls_sin_cos_K1_V_rom_U/q0_reg[12]/C
                         clock pessimism              0.129    12.804    
                         clock uncertainty           -0.154    12.650    
    SLICE_X34Y43         FDRE (Setup_fdre_C_D)        0.113    12.763    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/hls_sin_cos_K1_V_U/dut_sinf_or_cosf_hls_sin_cos_K1_V_rom_U/q0_reg[12]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                  1.387    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.688ns  (logic 3.149ns (40.958%)  route 4.539ns (59.042%))
  Logic Levels:           13  (CARRY4=7 LUT2=1 LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.721     3.015    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X54Y34         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.518     3.533 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[0]/Q
                         net (fo=2, routed)           0.964     4.497    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_16_reg_994_reg[27][0]
    SLICE_X48Y32         LUT2 (Prop_lut2_I0_O)        0.124     4.621 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5/O
                         net (fo=1, routed)           0.000     4.621    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016[3]_i_5_n_11
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.153 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.153    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[3]_i_1_n_11
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.267 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.267    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[7]_i_1_n_11
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.381 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.381    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1_n_11
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.495 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.495    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1_n_11
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.609 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.609    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[19]_i_1_n_11
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.723 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.723    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[23]_i_1_n_11
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.979 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[27]_i_1/O[2]
                         net (fo=7, routed)           1.000     6.979    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[27][2]
    SLICE_X44Y32         LUT3 (Prop_lut3_I2_O)        0.328     7.307 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_129/O
                         net (fo=1, routed)           0.436     7.744    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_129_n_11
    SLICE_X44Y32         LUT6 (Prop_lut6_I0_O)        0.326     8.070 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_86/O
                         net (fo=2, routed)           0.634     8.704    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_86_n_11
    SLICE_X44Y32         LUT3 (Prop_lut3_I0_O)        0.124     8.828 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_83__0/O
                         net (fo=2, routed)           0.619     9.447    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_83__0_n_11
    SLICE_X42Y35         LUT5 (Prop_lut5_I1_O)        0.124     9.571 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_47__0/O
                         net (fo=1, routed)           0.000     9.571    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_47__0_n_11
    SLICE_X42Y35         MUXF7 (Prop_muxf7_I1_O)      0.247     9.818 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_15/O
                         net (fo=1, routed)           0.886    10.703    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_i_15_n_11
    DSP48_X2Y17          DSP48E1                                      r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.586    12.765    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/xillybus_bus_clk
    DSP48_X2Y17          DSP48E1                                      r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p/CLK
                         clock pessimism              0.129    12.894    
                         clock uncertainty           -0.154    12.740    
    DSP48_X2Y17          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.624    12.116    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p
  -------------------------------------------------------------------
                         required time                         12.116    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.172ns  (logic 2.602ns (31.842%)  route 5.570ns (68.158%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.737     3.031    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[1])
                                                      1.450     4.481 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[1]
                         net (fo=17, routed)          2.261     6.742    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i_reg[0]_5[1]
    SLICE_X33Y107        LUT6 (Prop_lut6_I0_O)        0.124     6.866 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_00_carry_i_4/O
                         net (fo=1, routed)           0.000     6.866    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_00_carry_i_4_n_11
    SLICE_X33Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.398 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_00_carry/CO[3]
                         net (fo=3, routed)           0.998     8.396    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aid_match_00
    SLICE_X30Y107        LUT4 (Prop_lut4_I0_O)        0.124     8.520 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[58]_i_6__0/O
                         net (fo=1, routed)           0.783     9.303    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[58]_i_6__0_n_11
    SLICE_X29Y105        LUT6 (Prop_lut6_I1_O)        0.124     9.427 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[58]_i_4__0/O
                         net (fo=8, routed)           0.517     9.944    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[58]_i_4__0_n_11
    SLICE_X30Y107        LUT5 (Prop_lut5_I0_O)        0.124    10.068 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_target[10]_i_1__0/O
                         net (fo=19, routed)          0.536    10.604    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/cmd_push_1
    SLICE_X31Y107        LUT4 (Prop_lut4_I3_O)        0.124    10.728 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1__0/O
                         net (fo=4, routed)           0.474    11.203    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_61
    SLICE_X31Y108        FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.698    12.877    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X31Y108        FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10]/C
                         clock pessimism              0.129    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X31Y108        FDRE (Setup_fdre_C_CE)      -0.205    12.647    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  1.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_almostfull_d/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_insession/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.489%)  route 0.190ns (50.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.551     0.887    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X49Y86         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_almostfull_d/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141     1.028 f  xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_almostfull_d/Q
                         net (fo=2, routed)           0.190     1.217    xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_almostfull_d
    SLICE_X51Y84         LUT6 (Prop_lut6_I4_O)        0.045     1.262 r  xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_insession_glue_set/O
                         net (fo=1, routed)           0.000     1.262    xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_insession_glue_set
    SLICE_X51Y84         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_insession/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.814     1.180    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X51Y84         FDRE                                         r  xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_insession/C
                         clock pessimism             -0.035     1.145    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.092     1.237    xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_insession
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.200%)  route 0.166ns (52.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.553     0.889    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/aclk
    SLICE_X50Y98         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg[4]/Q
                         net (fo=2, routed)           0.166     1.202    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/m_axi_rdata[4]
    SLICE_X49Y97         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.825     1.191    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/aclk
    SLICE_X49Y97         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.013     1.169    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 test_fpga_design/grp_dut_mfcc_fu_104/tmp_i_reg_1515_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_dut_mfcc_fu_104/z_U/dut_mfcc_z_ram_U/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.498%)  route 0.241ns (59.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.580     0.916    test_fpga_design/grp_dut_mfcc_fu_104/xillybus_bus_clk
    SLICE_X66Y51         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/tmp_i_reg_1515_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y51         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  test_fpga_design/grp_dut_mfcc_fu_104/tmp_i_reg_1515_reg[2]/Q
                         net (fo=1, routed)           0.241     1.321    test_fpga_design/grp_dut_mfcc_fu_104/z_U/dut_mfcc_z_ram_U/Q[2]
    RAMB36_X3Y10         RAMB36E1                                     r  test_fpga_design/grp_dut_mfcc_fu_104/z_U/dut_mfcc_z_ram_U/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.887     1.253    test_fpga_design/grp_dut_mfcc_fu_104/z_U/dut_mfcc_z_ram_U/xillybus_bus_clk
    RAMB36_X3Y10         RAMB36E1                                     r  test_fpga_design/grp_dut_mfcc_fu_104/z_U/dut_mfcc_z_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.264     0.989    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.285    test_fpga_design/grp_dut_mfcc_fu_104/z_U/dut_mfcc_z_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.599%)  route 0.250ns (60.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.631     0.967    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X50Y112        FDRE                                         r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y112        FDRE (Prop_fdre_C_Q)         0.164     1.131 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.250     1.381    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X46Y108        SRLC32E                                      r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.909     1.275    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y108        SRLC32E                                      r  xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.039     1.236    
    SLICE_X46Y108        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.345    xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_word_12/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem3/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.567     0.903    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X55Y79         FDRE                                         r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_word_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_word_12/Q
                         net (fo=1, routed)           0.056     1.099    xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem3/DIA0
    SLICE_X54Y79         RAMD32                                       r  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem3/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.834     1.200    xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem3/WCLK
    SLICE_X54Y79         RAMD32                                       r  xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem3/RAMA/CLK
                         clock pessimism             -0.284     0.916    
    SLICE_X54Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.063    xillybus_ins/xillybus_core_ins/msg_buf_ins/Mram_mem3/RAMA
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_24_reg_1016_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.249ns (61.310%)  route 0.157ns (38.690%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.554     0.890    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X51Y35         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[15]/Q
                         net (fo=1, routed)           0.157     1.188    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_16_reg_994_reg[27][15]
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.296 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1/O[3]
                         net (fo=6, routed)           0.000     1.296    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/tmp_90_i_fu_528_p1[15]
    SLICE_X48Y35         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_24_reg_1016_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.824     1.190    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X48Y35         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_24_reg_1016_reg[15]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y35         FDRE (Hold_fdre_C_D)         0.102     1.257    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_24_reg_1016_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_24_reg_1016_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.251ns (61.803%)  route 0.155ns (38.197%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.554     0.890    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X51Y34         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[9]/Q
                         net (fo=1, routed)           0.155     1.186    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_16_reg_994_reg[27][9]
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.296 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1/O[1]
                         net (fo=6, routed)           0.000     1.296    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/tmp_90_i_fu_528_p1[9]
    SLICE_X48Y34         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_24_reg_1016_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.823     1.189    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X48Y34         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_24_reg_1016_reg[9]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y34         FDRE (Hold_fdre_C_D)         0.102     1.256    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_24_reg_1016_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_24_reg_1016_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.252ns (61.471%)  route 0.158ns (38.529%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.554     0.890    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X51Y34         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[10]/Q
                         net (fo=1, routed)           0.158     1.188    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_16_reg_994_reg[27][10]
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.299 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[11]_i_1/O[2]
                         net (fo=6, routed)           0.000     1.299    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/tmp_90_i_fu_528_p1[10]
    SLICE_X48Y34         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_24_reg_1016_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.823     1.189    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X48Y34         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_24_reg_1016_reg[10]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y34         FDRE (Hold_fdre_C_D)         0.102     1.256    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_24_reg_1016_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 test_fpga_design/grp_dut_mfcc_fu_104/dut_fdiv_32ns_32ns_32_16_U26/dut_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_dut_mfcc_fu_104/p_x_assign_2_reg_1586_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.190%)  route 0.234ns (58.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.577     0.913    test_fpga_design/grp_dut_mfcc_fu_104/dut_fdiv_32ns_32ns_32_16_U26/dut_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X58Y53         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/dut_fdiv_32ns_32ns_32_16_U26/dut_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  test_fpga_design/grp_dut_mfcc_fu_104/dut_fdiv_32ns_32ns_32_16_U26/dut_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/Q
                         net (fo=1, routed)           0.234     1.311    test_fpga_design/grp_dut_mfcc_fu_104/grp_fu_703_p2[22]
    SLICE_X60Y49         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/p_x_assign_2_reg_1586_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.854     1.220    test_fpga_design/grp_dut_mfcc_fu_104/xillybus_bus_clk
    SLICE_X60Y49         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/p_x_assign_2_reg_1586_reg[22]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.075     1.265    test_fpga_design/grp_dut_mfcc_fu_104/p_x_assign_2_reg_1586_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_24_reg_1016_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.256ns (61.820%)  route 0.158ns (38.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.554     0.890    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X51Y35         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_16_reg_994_reg[12]/Q
                         net (fo=1, routed)           0.158     1.189    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_16_reg_994_reg[27][12]
    SLICE_X48Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.304 r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p_Val2_24_reg_1016_reg[15]_i_1/O[0]
                         net (fo=6, routed)           0.000     1.304    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/tmp_90_i_fu_528_p1[12]
    SLICE_X48Y35         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_24_reg_1016_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.824     1.190    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/xillybus_bus_clk
    SLICE_X48Y35         FDRE                                         r  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_24_reg_1016_reg[12]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y35         FDRE (Hold_fdre_C_D)         0.102     1.257    test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/p_Val2_24_reg_1016_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y17   test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_23s_17ns_40_1_U8/dut_mul_mul_23s_17ns_40_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y18   test_fpga_design/grp_dut_mfcc_fu_104/dut_flog_32ns_32ns_32_13_full_dsp_U28/dut_ap_flog_11_full_dsp_32_u/U0/i_synth/LOG_OP.OP/rr/mul/dsp_mult.z1_mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y16   test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_sinf_or_cosf_fu_654/dut_mul_mul_17ns_15s_32_1_U7/dut_mul_mul_17ns_15s_32_1_DSP48_0_U/p/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y29  audio/playback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y29  audio/playback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y29  audio/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y29  audio/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28  fifo_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y28  fifo_32_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y31  fifo_32_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y21  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_knn_fu_647/distance_U/dut_knn_distance_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y21  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_knn_fu_647/distance_U/dut_knn_distance_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y21  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_knn_fu_647/distance_U/dut_knn_distance_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y21  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_knn_fu_647/distance_U/dut_knn_distance_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_knn_fu_647/distance_U/dut_knn_distance_ram_U/ram_reg_0_15_6_6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_knn_fu_647/distance_U/dut_knn_distance_ram_U/ram_reg_0_15_7_7/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_knn_fu_647/distance_U/dut_knn_distance_ram_U/ram_reg_0_15_8_8/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_knn_fu_647/distance_U/dut_knn_distance_ram_U/ram_reg_0_15_9_9/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y15  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_knn_fu_647/group_U/dut_knn_min_distance_ram_U/ram_reg_0_15_0_0__30/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y15  test_fpga_design/grp_dut_mfcc_fu_104/grp_dut_knn_fu_647/group_U/dut_knn_min_distance_ram_U/ram_reg_0_15_0_0__32/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y80  demoarray_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y80  demoarray_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y80  demoarray_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y80  demoarray_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y99  litearray0_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y99  litearray0_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y99  litearray0_reg_0_31_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y99  litearray0_reg_0_31_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y99  litearray0_reg_0_31_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y99  litearray0_reg_0_31_5_5/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        7.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.842ns  (required time - arrival time)
  Source:                 audio/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_mclk_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.478ns (46.174%)  route 0.557ns (53.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 15.109 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.823     5.585    audio/CLK
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.478     6.063 r  audio/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.557     6.621    audio/clk_div[1]
    OLOGIC_X0Y20         FDRE                                         r  audio/audio_mclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.626    15.109    audio/CLK
    OLOGIC_X0Y20         FDRE                                         r  audio/audio_mclk_reg/C
                         clock pessimism              0.394    15.503    
                         clock uncertainty           -0.035    15.467    
    OLOGIC_X0Y20         FDRE (Setup_fdre_C_D)       -1.005    14.462    audio/audio_mclk_reg
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  7.842    

Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 audio/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.795ns (47.773%)  route 0.869ns (52.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.823     5.585    audio/CLK
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.478     6.063 r  audio/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.869     6.933    audio/clk_div[1]
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.317     7.250 r  audio/clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     7.250    audio/clk_div[1]_i_1_n_11
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.645    15.128    audio/CLK
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[1]/C
                         clock pessimism              0.457    15.585    
                         clock uncertainty           -0.035    15.550    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.118    15.668    audio/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         15.668    
                         arrival time                          -7.250    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.879ns  (required time - arrival time)
  Source:                 audio/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.642ns (55.197%)  route 0.521ns (44.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.585ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.823     5.585    audio/CLK
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.518     6.103 f  audio/clk_div_reg[0]/Q
                         net (fo=2, routed)           0.521     6.625    audio/clk_div[0]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.124     6.749 r  audio/clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     6.749    audio/clk_div[0]_i_1_n_11
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.645    15.128    audio/CLK
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[0]/C
                         clock pessimism              0.457    15.585    
                         clock uncertainty           -0.035    15.550    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.077    15.627    audio/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         15.627    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  8.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 audio/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/clk_div_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.615     1.562    audio/CLK
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     1.726 r  audio/clk_div_reg[0]/Q
                         net (fo=2, routed)           0.163     1.889    audio/clk_div[0]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.043     1.932 r  audio/clk_div[1]_i_1/O
                         net (fo=1, routed)           0.000     1.932    audio/clk_div[1]_i_1_n_11
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.883     2.077    audio/CLK
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[1]/C
                         clock pessimism             -0.515     1.562    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.131     1.693    audio/clk_div_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 audio/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.615     1.562    audio/CLK
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.164     1.726 f  audio/clk_div_reg[0]/Q
                         net (fo=2, routed)           0.163     1.889    audio/clk_div[0]
    SLICE_X0Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.934 r  audio/clk_div[0]_i_1/O
                         net (fo=1, routed)           0.000     1.934    audio/clk_div[0]_i_1_n_11
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.883     2.077    audio/CLK
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[0]/C
                         clock pessimism             -0.515     1.562    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.120     1.682    audio/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 audio/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio/audio_mclk_reg/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.166%)  route 0.261ns (63.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.615     1.562    audio/CLK
    SLICE_X0Y19          FDRE                                         r  audio/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.148     1.710 r  audio/clk_div_reg[1]/Q
                         net (fo=2, routed)           0.261     1.971    audio/clk_div[1]
    OLOGIC_X0Y20         FDRE                                         r  audio/audio_mclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.880     2.074    audio/CLK
    OLOGIC_X0Y20         FDRE                                         r  audio/audio_mclk_reg/C
                         clock pessimism             -0.480     1.594    
    OLOGIC_X0Y20         FDRE (Hold_fdre_C_D)        -0.146     1.448    audio/audio_mclk_reg
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.523    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C            n/a            1.474         10.000      8.526      OLOGIC_X0Y20    audio/audio_mclk_reg/C
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y19     audio/clk_div_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y19     audio/clk_div_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y19     audio/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y19     audio/clk_div_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y19     audio/clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y19     audio/clk_div_reg[1]/C
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y19     audio/clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y19     audio/clk_div_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y19     audio/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y19     audio/clk_div_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clk_fb
  To Clock:  vga_clk_ins/clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clk_fb
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clkout0
  To Clock:  vga_clk_ins/clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[2]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 4.030ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.894     9.557    xillybus_ins/vga_clk
    OLOGIC_X1Y33         FDCE                                         r  xillybus_ins/vga_iob_ff[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y33         FDCE (Prop_fdce_C_Q)         0.472    10.029 r  xillybus_ins/vga_iob_ff[8]/Q
                         net (fo=1, routed)           0.001    10.030    vga4_green_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    13.588 r  vga4_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.588    vga4_green[2]
    AB21                                                              r  vga4_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.588    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.854ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[0]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 4.029ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.895     9.558    xillybus_ins/vga_clk
    OLOGIC_X1Y35         FDCE                                         r  xillybus_ins/vga_iob_ff[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y35         FDCE (Prop_fdce_C_Q)         0.472    10.030 r  xillybus_ins/vga_iob_ff[6]/Q
                         net (fo=1, routed)           0.001    10.031    vga4_green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    13.587 r  vga4_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.587    vga4_green[0]
    AB22                                                              r  vga4_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.587    
  -------------------------------------------------------------------
                         slack                                  1.854    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[1]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 4.019ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.558ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.895     9.558    xillybus_ins/vga_clk
    OLOGIC_X1Y36         FDCE                                         r  xillybus_ins/vga_iob_ff[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y36         FDCE (Prop_fdce_C_Q)         0.472    10.030 r  xillybus_ins/vga_iob_ff[7]/Q
                         net (fo=1, routed)           0.001    10.031    vga4_green_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    13.578 r  vga4_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.578    vga4_green[1]
    AA22                                                              r  vga4_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[3]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 4.019ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.557ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.894     9.557    xillybus_ins/vga_clk
    OLOGIC_X1Y34         FDCE                                         r  xillybus_ins/vga_iob_ff[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y34         FDCE (Prop_fdce_C_Q)         0.472    10.029 r  xillybus_ins/vga_iob_ff[9]/Q
                         net (fo=1, routed)           0.001    10.030    vga4_green_OBUF[3]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    13.577 r  vga4_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.577    vga4_green[3]
    AA21                                                              r  vga4_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.577    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_vsync
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 4.025ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.548ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.885     9.548    xillybus_ins/vga_clk
    OLOGIC_X1Y28         FDCE                                         r  xillybus_ins/vga_iob_ff[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         FDCE (Prop_fdce_C_Q)         0.472    10.020 r  xillybus_ins/vga_iob_ff[0]/Q
                         net (fo=1, routed)           0.001    10.021    vga_vsync_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.553    13.574 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.574    vga_vsync
    Y19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.574    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_red[0]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 4.010ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.561ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.898     9.561    xillybus_ins/vga_clk
    OLOGIC_X1Y39         FDCE                                         r  xillybus_ins/vga_iob_ff[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y39         FDCE (Prop_fdce_C_Q)         0.472    10.033 r  xillybus_ins/vga_iob_ff[10]/Q
                         net (fo=1, routed)           0.001    10.034    vga4_red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    13.571 r  vga4_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.571    vga4_red[0]
    V20                                                               r  vga4_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_blue[2]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 4.019ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.550ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.887     9.550    xillybus_ins/vga_clk
    OLOGIC_X1Y29         FDCE                                         r  xillybus_ins/vga_iob_ff[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y29         FDCE (Prop_fdce_C_Q)         0.472    10.022 r  xillybus_ins/vga_iob_ff[4]/Q
                         net (fo=1, routed)           0.001    10.023    vga4_blue_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    13.570 r  vga4_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.570    vga4_blue[2]
    AB20                                                              r  vga4_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[13]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_red[3]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 4.001ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.561ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.898     9.561    xillybus_ins/vga_clk
    OLOGIC_X1Y38         FDCE                                         r  xillybus_ins/vga_iob_ff[13]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         FDCE (Prop_fdce_C_Q)         0.472    10.033 r  xillybus_ins/vga_iob_ff[13]/Q
                         net (fo=1, routed)           0.001    10.034    vga4_red_OBUF[3]
    V18                  OBUF (Prop_obuf_I_O)         3.529    13.563 r  vga4_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.563    vga4_red[3]
    V18                                                               r  vga4_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.563    
  -------------------------------------------------------------------
                         slack                                  1.879    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_hsync
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 4.013ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.548ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.885     9.548    xillybus_ins/vga_clk
    OLOGIC_X1Y27         FDCE                                         r  xillybus_ins/vga_iob_ff[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y27         FDCE (Prop_fdce_C_Q)         0.472    10.020 r  xillybus_ins/vga_iob_ff[1]/Q
                         net (fo=1, routed)           0.001    10.021    vga_hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.541    13.562 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.562    vga_hsync
    AA19                                                              r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.562    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_blue[3]
                            (output port clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 4.009ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns = ( 20.582 - 15.385 ) 
    Source Clock Delay      (SCD):    9.550ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.887     9.550    xillybus_ins/vga_clk
    OLOGIC_X1Y30         FDCE                                         r  xillybus_ins/vga_iob_ff[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y30         FDCE (Prop_fdce_C_Q)         0.472    10.022 r  xillybus_ins/vga_iob_ff[5]/Q
                         net (fo=1, routed)           0.001    10.023    vga4_blue_OBUF[3]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    13.559 r  vga4_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.559    vga4_blue[3]
    AB19                                                              r  vga4_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.481    15.866    
                         clock uncertainty           -0.121    15.745    
                         output delay                -5.500    10.245    
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                         -13.559    
  -------------------------------------------------------------------
                         slack                                  1.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.573     2.739    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.141     2.880 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     2.936    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X31Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.839     3.574    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.835     2.739    
    SLICE_X31Y66         FDCE (Hold_fdce_C_D)         0.076     2.815    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.554     2.720    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDPE (Prop_fdpe_C_Q)         0.141     2.861 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     2.917    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X37Y64         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.821     3.556    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.836     2.720    
    SLICE_X37Y64         FDPE (Hold_fdpe_C_D)         0.075     2.795    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.795    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.575ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.574     2.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y65         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_fdce_C_Q)         0.141     2.881 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     2.937    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X31Y65         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.840     3.575    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y65         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.835     2.740    
    SLICE_X31Y65         FDCE (Hold_fdce_C_D)         0.075     2.815    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.815    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.573     2.739    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.141     2.880 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.936    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X31Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.839     3.574    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.835     2.739    
    SLICE_X31Y66         FDCE (Hold_fdce_C_D)         0.075     2.814    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.573     2.739    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X31Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.141     2.880 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/Q
                         net (fo=1, routed)           0.056     2.936    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[4]
    SLICE_X31Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.839     3.574    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X31Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]/C
                         clock pessimism             -0.835     2.739    
    SLICE_X31Y66         FDCE (Hold_fdce_C_D)         0.071     2.810    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.550ns
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.550     2.716    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X35Y71         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     2.857 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase_2/Q
                         net (fo=2, routed)           0.102     2.960    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hbase[2]
    SLICE_X34Y71         LUT6 (Prop_lut6_I0_O)        0.045     3.005 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/Mmux_GND_11_o_horigin[8]_mux_25_OUT3/O
                         net (fo=1, routed)           0.000     3.005    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/GND_11_o_horigin[8]_mux_25_OUT[2]
    SLICE_X34Y71         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.815     3.550    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X34Y71         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_2/C
                         clock pessimism             -0.821     2.729    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.121     2.850    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/hcursor_2
  -------------------------------------------------------------------
                         required time                         -2.850    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.573     2.739    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE (Prop_fdce_C_Q)         0.164     2.903 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     2.959    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X30Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.839     3.574    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X30Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.835     2.739    
    SLICE_X30Y66         FDCE (Hold_fdce_C_D)         0.064     2.803    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.573     2.739    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE (Prop_fdce_C_Q)         0.164     2.903 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     2.959    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X30Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.839     3.574    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X30Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.835     2.739    
    SLICE_X30Y66         FDCE (Hold_fdce_C_D)         0.064     2.803    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.803    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.836ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.574     2.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y64         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y64         FDCE (Prop_fdce_C_Q)         0.164     2.904 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     2.960    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X30Y64         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.841     3.576    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X30Y64         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.836     2.740    
    SLICE_X30Y64         FDCE (Hold_fdce_C_D)         0.060     2.800    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           2.960    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    2.739ns
    Clock Pessimism Removal (CPR):    0.835ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.573     2.739    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X30Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDCE (Prop_fdce_C_Q)         0.164     2.903 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     2.959    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X30Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.839     3.574    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X30Y66         FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.835     2.739    
    SLICE_X30Y66         FDCE (Hold_fdce_C_D)         0.060     2.799    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clkout0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y30    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y28    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0   xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/I
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X1Y28    xillybus_ins/vga_iob_ff[0]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X1Y39    xillybus_ins/vga_iob_ff[10]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X1Y40    xillybus_ins/vga_iob_ff[11]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X1Y37    xillybus_ins/vga_iob_ff[12]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X1Y38    xillybus_ins/vga_iob_ff[13]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X1Y27    xillybus_ins/vga_iob_ff[1]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X1Y31    xillybus_ins/vga_iob_ff[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       15.385      144.615    PLLE2_ADV_X1Y0  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X63Y99    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X63Y99    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y68    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel_d_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X58Y97    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/h_strobe/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X65Y97    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hdata_en/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y98    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y98    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y98    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y98    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X61Y97    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_4/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X37Y66    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y63    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/locked_d/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X26Y65    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X26Y65    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X29Y68    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         7.692       7.192      SLICE_X29Y68    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X29Y67    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X29Y67    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X29Y67    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X29Y67    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.580ns (32.886%)  route 1.184ns (67.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.645     2.939    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y65         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.051    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X37Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.175 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.528     4.703    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X36Y65         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.473    12.652    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y65         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.265    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X36Y65         FDPE (Recov_fdpe_C_PRE)     -0.361    12.402    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  7.699    

Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.580ns (32.886%)  route 1.184ns (67.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.645     2.939    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y65         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.051    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X37Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.175 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.528     4.703    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X36Y65         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.473    12.652    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y65         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.265    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X36Y65         FDPE (Recov_fdpe_C_PRE)     -0.361    12.402    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  7.699    

Slack (MET) :             7.699ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.580ns (32.886%)  route 1.184ns (67.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.645     2.939    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y65         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     3.395 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.656     4.051    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X37Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.175 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.528     4.703    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X36Y65         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.473    12.652    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y65         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.265    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X36Y65         FDPE (Recov_fdpe_C_PRE)     -0.361    12.402    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  7.699    

Slack (MET) :             8.087ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.478ns (40.913%)  route 0.690ns (59.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.647     2.941    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y64         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDPE (Prop_fdpe_C_Q)         0.478     3.419 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.690     4.109    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X34Y65         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.474    12.653    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X34Y65         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X34Y65         FDPE (Recov_fdpe_C_PRE)     -0.532    12.196    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  8.087    

Slack (MET) :             8.087ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.478ns (40.913%)  route 0.690ns (59.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.647     2.941    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y64         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDPE (Prop_fdpe_C_Q)         0.478     3.419 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.690     4.109    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X34Y65         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.474    12.653    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X34Y65         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X34Y65         FDPE (Recov_fdpe_C_PRE)     -0.532    12.196    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                  8.087    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.478ns (58.222%)  route 0.343ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.647     2.941    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y64         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDPE (Prop_fdpe_C_Q)         0.478     3.419 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.343     3.762    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y65         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    11.088    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       1.473    12.652    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y65         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.263    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X38Y65         FDPE (Recov_fdpe_C_PRE)     -0.532    12.229    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                          -3.762    
  -------------------------------------------------------------------
                         slack                                  8.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.433%)  route 0.119ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.552     0.888    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y64         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDPE (Prop_fdpe_C_Q)         0.148     1.036 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.155    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y65         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.818     1.184    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y65         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.282     0.902    
    SLICE_X38Y65         FDPE (Remov_fdpe_C_PRE)     -0.124     0.778    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.463%)  route 0.269ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.552     0.888    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y64         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDPE (Prop_fdpe_C_Q)         0.148     1.036 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.269     1.305    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X34Y65         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.819     1.185    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X34Y65         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.264     0.921    
    SLICE_X34Y65         FDPE (Remov_fdpe_C_PRE)     -0.124     0.797    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.148ns (35.463%)  route 0.269ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.552     0.888    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y64         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDPE (Prop_fdpe_C_Q)         0.148     1.036 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.269     1.305    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X34Y65         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.819     1.185    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X34Y65         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.264     0.921    
    SLICE_X34Y65         FDPE (Remov_fdpe_C_PRE)     -0.124     0.797    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.199%)  route 0.392ns (67.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.552     0.888    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y65         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.219     1.248    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X37Y65         LUT2 (Prop_lut2_I1_O)        0.045     1.293 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.173     1.465    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X36Y65         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.818     1.184    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y65         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.283     0.901    
    SLICE_X36Y65         FDPE (Remov_fdpe_C_PRE)     -0.071     0.830    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.199%)  route 0.392ns (67.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.552     0.888    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y65         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.219     1.248    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X37Y65         LUT2 (Prop_lut2_I1_O)        0.045     1.293 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.173     1.465    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X36Y65         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.818     1.184    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y65         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.283     0.901    
    SLICE_X36Y65         FDPE (Remov_fdpe_C_PRE)     -0.071     0.830    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.199%)  route 0.392ns (67.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.552     0.888    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X37Y65         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.219     1.248    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X37Y65         LUT2 (Prop_lut2_I1_O)        0.045     1.293 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.173     1.465    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X36Y65         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=11543, routed)       0.818     1.184    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X36Y65         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.283     0.901    
    SLICE_X36Y65         FDPE (Remov_fdpe_C_PRE)     -0.071     0.830    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.636    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vga_clk_ins/clkout0
  To Clock:  vga_clk_ins/clkout0

Setup :            0  Failing Endpoints,  Worst Slack       12.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.691ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.580ns (26.542%)  route 1.605ns (73.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.528ns = ( 23.913 - 15.385 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.697     9.359    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     9.815 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.797    10.613    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X31Y64         LUT2 (Prop_lut2_I1_O)        0.124    10.737 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.808    11.545    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X31Y67         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
    Y9                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.776    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.867 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.631    20.499    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.582 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.720    22.302    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.393 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.520    23.913    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y67         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.803    24.716    
                         clock uncertainty           -0.121    24.595    
    SLICE_X31Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    24.236    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.236    
                         arrival time                         -11.545    
  -------------------------------------------------------------------
                         slack                                 12.691    

Slack (MET) :             12.691ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.580ns (26.542%)  route 1.605ns (73.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.528ns = ( 23.913 - 15.385 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.697     9.359    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     9.815 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.797    10.613    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X31Y64         LUT2 (Prop_lut2_I1_O)        0.124    10.737 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.808    11.545    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X31Y67         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
    Y9                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.776    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.867 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.631    20.499    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.582 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.720    22.302    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.393 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.520    23.913    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y67         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.803    24.716    
                         clock uncertainty           -0.121    24.595    
    SLICE_X31Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    24.236    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.236    
                         arrival time                         -11.545    
  -------------------------------------------------------------------
                         slack                                 12.691    

Slack (MET) :             12.691ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.580ns (26.542%)  route 1.605ns (73.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.528ns = ( 23.913 - 15.385 ) 
    Source Clock Delay      (SCD):    9.359ns
    Clock Pessimism Removal (CPR):    0.803ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.697     9.359    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y63         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456     9.815 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.797    10.613    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X31Y64         LUT2 (Prop_lut2_I1_O)        0.124    10.737 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.808    11.545    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X31Y67         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
    Y9                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.776    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.867 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.631    20.499    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.582 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.720    22.302    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.393 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.520    23.913    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y67         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.803    24.716    
                         clock uncertainty           -0.121    24.595    
    SLICE_X31Y67         FDPE (Recov_fdpe_C_PRE)     -0.359    24.236    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.236    
                         arrival time                         -11.545    
  -------------------------------------------------------------------
                         slack                                 12.691    

Slack (MET) :             13.531ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout0 rise@15.385ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.419ns (35.358%)  route 0.766ns (64.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.531ns = ( 23.916 - 15.385 ) 
    Source Clock Delay      (SCD):    9.312ns
    Clock Pessimism Removal (CPR):    0.768ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.828     5.590    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.678 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.883     7.561    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.662 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.650     9.312    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDPE (Prop_fdpe_C_Q)         0.419     9.731 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.766    10.497    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X31Y64         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                     15.385    15.385 r  
    Y9                                                0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.804 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.776    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.867 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.631    20.499    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.582 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           1.720    22.302    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.393 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         1.523    23.916    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y64         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.768    24.684    
                         clock uncertainty           -0.121    24.563    
    SLICE_X31Y64         FDPE (Recov_fdpe_C_PRE)     -0.534    24.029    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         24.029    
                         arrival time                         -10.497    
  -------------------------------------------------------------------
                         slack                                 13.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.128ns (27.232%)  route 0.342ns (72.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.576ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.803ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.554     2.720    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y64         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y64         FDPE (Prop_fdpe_C_Q)         0.128     2.848 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.342     3.190    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X31Y64         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.841     3.576    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y64         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.803     2.773    
    SLICE_X31Y64         FDPE (Remov_fdpe_C_PRE)     -0.149     2.624    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.301%)  route 0.579ns (75.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.574     2.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y64         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDPE (Prop_fdpe_C_Q)         0.141     2.881 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.181     3.063    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X31Y64         LUT2 (Prop_lut2_I0_O)        0.045     3.108 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.398     3.506    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X31Y67         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.838     3.573    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y67         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.821     2.752    
    SLICE_X31Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     2.657    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.301%)  route 0.579ns (75.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.574     2.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y64         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDPE (Prop_fdpe_C_Q)         0.141     2.881 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.181     3.063    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X31Y64         LUT2 (Prop_lut2_I0_O)        0.045     3.108 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.398     3.506    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X31Y67         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.838     3.573    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y67         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.821     2.752    
    SLICE_X31Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     2.657    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout0 rise@0.000ns - vga_clk_ins/clkout0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.301%)  route 0.579ns (75.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.573ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.600     1.547    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.597 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.544     2.141    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.167 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.574     2.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y64         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDPE (Prop_fdpe_C_Q)         0.141     2.881 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.181     3.063    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X31Y64         LUT2 (Prop_lut2_I0_O)        0.045     3.108 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.398     3.506    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X31Y67         FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_100_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.867     2.061    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.114 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKOUT0
                         net (fo=1, routed)           0.592     2.706    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.735 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1_buf/O
                         net (fo=194, routed)         0.838     3.573    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X31Y67         FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.821     2.752    
    SLICE_X31Y67         FDPE (Remov_fdpe_C_PRE)     -0.095     2.657    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.848    





