============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 19 2019  10:40:21 pm
  Module:                 FME_INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                    Instance                                        Module                      Cells  Cell Area  Net Area   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------
FME_INTER_4                                                                                      6823      37860     15026        52886 
  U_inter                                       interpolation_bit_width10                        4237      22758      8648        31406 
    csa_tree_PUs_1__U_F8_U_s3_add_18_10_groupi  csa_tree_PUs_1__U_F8_U_s3_add_18_10_group_202     131        992       255         1247 
    csa_tree_PUs_0__U_F8_U_s3_add_18_10_groupi  csa_tree_PUs_0__U_F8_U_s3_add_18_10_group_206     129        906       252         1159 
    csa_tree_PUs_0__U_F8_U_s23_add_18_10_groupi csa_tree_PUs_0__U_F8_U_s23_add_18_10_group_204    127        880       251         1131 
    csa_tree_PUs_3__U_F8_U_s3_add_18_10_groupi  csa_tree_PUs_3__U_F8_U_s3_add_18_10_group_194     125        861       248         1110 
    csa_tree_PUs_4__U_F8_U_s23_add_18_10_groupi csa_tree_PUs_4__U_F8_U_s23_add_18_10_group_188    129        813       253         1066 
    csa_tree_PUs_1__U_F8_U_s23_add_18_10_groupi csa_tree_PUs_1__U_F8_U_s23_add_18_10_group_200    131        794       256         1050 
    csa_tree_PUs_4__U_F8_U_s3_add_18_10_groupi  csa_tree_PUs_4__U_F8_U_s3_add_18_10_group_190     131        794       256         1049 
    csa_tree_PUs_2__U_F8_U_s23_add_18_10_groupi csa_tree_PUs_2__U_F8_U_s23_add_18_10_group_196    127        794       250         1044 
    csa_tree_PUs_2__U_F8_U_s3_add_18_10_groupi  csa_tree_PUs_2__U_F8_U_s3_add_18_10_group_198     127        792       250         1042 
    csa_tree_PUs_3__U_F8_U_s23_add_18_10_groupi csa_tree_PUs_3__U_F8_U_s23_add_18_10_group_192    125        777       247         1024 
    csa_tree_PUs_0__U_F8_U_S22_add_18_16_groupi csa_tree_PUs_0__U_F8_U_S22_add_18_16_group_234     87        575       160          735 
    csa_tree_PUs_0__U_F8_U_S2_add_18_16_groupi  csa_tree_PUs_0__U_F8_U_S2_add_18_16_group_236      85        548       157          705 
    csa_tree_PUs_1__U_F8_U_S2_add_18_16_groupi  csa_tree_PUs_1__U_F8_U_S2_add_18_16_group_232      87        530       159          689 
    csa_tree_PUs_2__U_F8_U_S22_add_18_16_groupi csa_tree_PUs_2__U_F8_U_S22_add_18_16_group_226     87        493       160          654 
    csa_tree_PUs_3__U_F8_U_S2_add_18_16_groupi  csa_tree_PUs_3__U_F8_U_S2_add_18_16_group_224      84        492       156          649 
    csa_tree_PUs_2__U_F8_U_S2_add_18_16_groupi  csa_tree_PUs_2__U_F8_U_S2_add_18_16_group_228      87        487       160          647 
    csa_tree_PUs_4__U_F8_U_S22_add_18_16_groupi csa_tree_PUs_4__U_F8_U_S22_add_18_16_group_218     84        476       156          632 
    csa_tree_PUs_3__U_F8_U_S22_add_18_16_groupi csa_tree_PUs_3__U_F8_U_S22_add_18_16_group_222     84        470       156          626 
    csa_tree_PUs_4__U_F8_U_S2_add_18_16_groupi  csa_tree_PUs_4__U_F8_U_S2_add_18_16_group_220      83        466       154          620 
    csa_tree_PUs_1__U_F8_U_S22_add_18_16_groupi csa_tree_PUs_1__U_F8_U_S22_add_18_16_group_230     82        459       153          612 
    csa_tree_PUs_1__U_F8_U_S13_add_18_10_groupi csa_tree_PUs_1__U_F8_U_S13_add_18_10_group_214     62        435       118          554 
    csa_tree_PUs_0__U_F8_U_S13_add_18_10_groupi csa_tree_PUs_0__U_F8_U_S13_add_18_10_group_216     62        435       118          553 
    addinc_PUs[4].U_F8_U_3_U_S0_add_18_16       add_signed_carry_1094                              77        418       130          548 
    addinc_PUs[3].U_F8_U_3_U_S0_add_18_16       add_signed_carry_1096                              77        418       130          548 
    addinc_PUs[2].U_F8_U_3_U_S0_add_18_16       add_signed_carry_1098                              77        418       130          548 
    addinc_PUs[2].U_F8_U_0_U_S0_add_18_16       add_signed_carry_1099                              77        418       130          548 
    addinc_PUs[1].U_F8_U_3_U_S0_add_18_16       add_signed_carry_1100                              77        418       130          548 
    addinc_PUs[1].U_F8_U_0_U_S0_add_18_16       add_signed_carry_1101                              77        418       130          548 
    addinc_PUs[0].U_F8_U_0_U_S0_add_18_16       add_signed_carry                                   77        418       130          548 
    csa_tree_PUs_3__U_F8_U_S13_add_18_10_groupi csa_tree_PUs_3__U_F8_U_S13_add_18_10_group_210     62        425       120          545 
    csa_tree_PUs_2__U_F8_U_S13_add_18_10_groupi csa_tree_PUs_2__U_F8_U_S13_add_18_10_group_212     62        425       120          545 
    csa_tree_PUs_4__U_F8_U_S13_add_18_10_groupi csa_tree_PUs_4__U_F8_U_S13_add_18_10_group_208     58        430       114          544 
    addinc_PUs[0].U_F8_U_3_U_S0_add_18_16       add_signed_carry_1102                              82        404       136          540 
    PUs[4].U_F8_U_S11_add_41_16                 add_unsigned_910_1081                              64        225       105          330 
    PUs[3].U_F8_U_S11_add_41_16                 add_unsigned_910_1082                              64        225       105          330 
    PUs[2].U_F8_U_S11_add_41_16                 add_unsigned_910_1083                              64        225       105          330 
    PUs[1].U_F8_U_S11_add_41_16                 add_unsigned_910_1084                              64        225       105          330 
    PUs[0].U_F8_U_S11_add_41_16                 add_unsigned_910                                   64        225       105          330 
    PUs[4].U_F8_U_2_U_S0_add_18_10              add_signed_933_1085                                50        166        83          249 
    PUs[3].U_F8_U_2_U_S0_add_18_10              add_signed_933_1087                                50        166        83          249 
    PUs[2].U_F8_U_2_U_S0_add_18_10              add_signed_933_1089                                50        166        83          249 
    PUs[1].U_F8_U_2_U_S0_add_18_10              add_signed_933_1091                                50        166        83          249 
    PUs[0].U_F8_U_2_U_S0_add_18_10              add_signed_933_1093                                50        166        83          249 
    PUs[0].U_F8_U_1_U_S0_add_18_10              add_signed_933                                     50        166        83          249 
    PUs[3].U_F8_U_2_U_S1_add_18_10              add_signed_932_1755                                40        172        63          234 
    PUs[2].U_F8_U_2_U_S1_add_18_10              add_signed_932_1756                                40        172        63          234 
    PUs[1].U_F8_U_2_U_S1_add_18_10              add_signed_932_1757                                40        172        63          234 
    PUs[0].U_F8_U_2_U_S1_add_18_10              add_signed_932                                     40        172        63          234 
    PUs[0].U_F8_U_1_U_S1_add_18_10              add_signed_932_1758                                40        172        63          234 
    PUs[4].U_F8_U_2_U_S1_add_18_10              add_signed_932_1754                                40        157        63          220 
  U_buffer                                      buffer_shift                                     1802      10066      3972        14038 
  U_crtl                                        CRTL_bit_width10                                   91        484       173          657 
    inc_add_824_29                              increment_unsigned_22_23                            9         41         9           50 
    inc_add_809_29                              increment_unsigned_19_1748                          8         34         8           42 
    inc_add_794_29                              increment_unsigned_19                               8         34         8           42 
    lt_736_18                                   lt_signed_715                                       2          9         1           11 
    lt_729_18                                   lt_signed_717                                       2          9         1           11 
    lt_722_18                                   lt_signed_719                                       2          9         1           11 
  clipping[3].U_clip                            clip8_bit_width10_319                              15         73        14           87 
    gte_592_34                                  geq_signed_657_1736                                 6         33         7           40 
  clipping[2].U_clip                            clip8_bit_width10_320                              15         73        14           87 
    gte_592_34                                  geq_signed_657_1735                                 6         33         7           40 
  clipping[0].U_clip                            clip8_bit_width10                                  15         73        14           87 
    gte_592_34                                  geq_signed_657_1737                                 6         33         7           40 
  clipping[4].U_clip                            clip8_bit_width10_318                              12         43        10           53 
    gte_592_34                                  geq_signed_657_1080_1745                            4         18         4           22 
  clipping[1].U_clip                            clip8_bit_width10_321                              12         43        10           53 
    gte_592_34                                  geq_signed_657_1080_1744                            4         18         4           22 
  clipping[14].U_clip_gte_592_34                geq_signed_657                                      6         33         7           40 
  clipping[12].U_clip_gte_592_34                geq_signed_657_1743                                 6         33         7           40 
  clipping[11].U_clip_gte_592_34                geq_signed_657_1742                                 6         33         7           40 
  clipping[9].U_clip_gte_592_34                 geq_signed_657_1741                                 6         33         7           40 
  clipping[8].U_clip_gte_592_34                 geq_signed_657_1740                                 6         33         7           40 
  clipping[6].U_clip_gte_592_34                 geq_signed_657_1739                                 6         33         7           40 
  clipping[5].U_clip_gte_592_34                 geq_signed_657_1738                                 6         33         7           40 
  clipping[13].U_clip_gte_592_34                geq_signed_657_1080                                 4         18         4           22 
  clipping[10].U_clip_gte_592_34                geq_signed_657_1080_1747                            4         18         4           22 
  clipping[7].U_clip_gte_592_34                 geq_signed_657_1080_1746                            4         18         4           22 
