cmd=capture record-data --json --args-path /Users/mblsha/src/github/motor-benchmarks/test_voltage_1x/record_options.json --out /Users/mblsha/src/github/motor-benchmarks/test_voltage_1x/record_result.json
[2025-12-31 21:11:28.743029] [I] [tid 57960422] [main] [profile.h:28] GetFirmwareVersion finished, took 1.817 ms
[2025-12-31 21:11:28.748761] [I] [tid 57960422] [main] [profile.h:28] GetFirmwareVersion finished, took 1.648 ms
[2025-12-31 21:11:29.017522] [I] [tid 57960422] [mso] [mso_device_interface.cpp:1080] Reading AFE Metadata
[2025-12-31 21:11:30.046046] [I] [tid 57960422] [mso] [mso_device_interface.cpp:1089] Metadata is 6376 bytes
[2025-12-31 21:11:30.046081] [I] [tid 57960422] [mso] [mso_device.cpp:300] Read MSO and AFE Metadata: 
MSO Device Metadata
	Metadata Version: Initial (1)
	Pod PN:           MsoPod_4ch_100Mhz_9b_100Ms (99200063)
	Board PN:         MsoMain_1_5_GB (91300009)
	Board Revision:   Rev0B (2)
	Board ID:         1580041361759993009 [0x15ED6F3F4220FCB1]
	Device Serial:    B6KES

MSO AFE Metadata
	Metadata Version: Initial (1)
	Board PN:         MsoAfe_4ch_9b (91300007)
	Board Revision:   Rev0E (4)
	Board ID:         5706489996828937159 [0x4F31866AF74F0BC7]

[2025-12-31 21:11:30.046249] [I] [tid 57960422] [mso] [mso_device.cpp:434] MSO firmware version: 1.0.52, build date: Nov  4 2025, info: Joe Edition
[2025-12-31 21:11:30.048253] [I] [tid 57960422] [mso] [mso_device.cpp:526] Firmware is up-to-date
[2025-12-31 21:11:30.115266] [I] [tid 57960422] [device] [spi_flash.cpp:462] data size: 8192
[2025-12-31 21:11:30.115276] [I] [tid 57960422] [device] [spi_flash.cpp:468] Last assert log: last_log_msg_ms=4294967295, log_start_index=4294967295
[2025-12-31 21:11:30.115277] [C] [tid 57960422] [device] [spi_flash.cpp:471] Last assert log start index is too large, ignoring: 4294967295
[2025-12-31 21:11:30.115327] [I] [tid 57960422] [mso] [mso_device.cpp:591] Waiting for wall power
[2025-12-31 21:11:30.115337] [I] [tid 57960422] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=0%) to DSInitializing(msg=Waiting for wall power, progress=0%)
[2025-12-31 21:11:30.115415] [I] [tid 57960428] [mso] [mso_device_mailbox.cpp:447] Initializing MSO
[2025-12-31 21:11:30.117528] [I] [tid 57960428] [mso] [mso_device_mailbox.cpp:526] Starting interrupt read stream for ep 81 40
[2025-12-31 21:11:30.121767] [I] [tid 57960557] [usb] [memory_pool.cpp:17] Memory pool created with max_chunks=16384, chunk_size_bytes=64
[2025-12-31 21:11:30.130792] [I] [tid 57960428] [mso] [mso_device_mailbox.cpp:552] Starting async read stream for ep 84 4000
[2025-12-31 21:11:30.135515] [I] [tid 57960558] [usb] [memory_pool.cpp:17] Memory pool created with max_chunks=256, chunk_size_bytes=4096
[2025-12-31 21:11:30.136271] [I] [tid 57960428] [mso] [mso_device_interface.cpp:454] MSO power supply: output=20V, max_current: 1.5A
[2025-12-31 21:11:30.144257] [I] [tid 57960428] [mso] [mso_device_interface.cpp:524] MSO power supply: output=20V, max_current: 1.5A
[2025-12-31 21:11:30.268038] [I] [tid 57960428] [device] [pmic_tps650864.cpp:196] PMIC Lazy load register address=0xa0 value=0x0
[2025-12-31 21:11:30.270248] [I] [tid 57960428] [device] [pmic_tps650864.cpp:196] PMIC Lazy load register address=0xa1 value=0x0
[2025-12-31 21:11:30.317565] [I] [tid 57960428] [device] [mso_device_interface.cpp:1861] Programming Smart Cable IO Expander A
[2025-12-31 21:11:30.396275] [I] [tid 57960428] [mso] [mso_device_interface.cpp:1325] Programming FPGA bitstream, 4639728 bytes
[2025-12-31 21:11:31.515005] [I] [tid 57960428] [main] [profile.h:28] Programming FPGA  finished, took 1122.791 ms
[2025-12-31 21:11:31.519519] [I] [tid 57960428] [device] [mso_device_interface.cpp:1957] Enabling hardware monitoring in firmware.
[2025-12-31 21:11:31.521791] [I] [tid 57960428] [device] [mso_device_interface.cpp:1971] Enabling fan control in firmware.
[2025-12-31 21:11:31.527522] [I] [tid 57960428] [mso] [fancontroller_lm96063.cpp:35] Setting critical temperature setpoint to 70 degrees C, hysteresis=5 degrees C
[2025-12-31 21:11:31.536492] [I] [tid 57960428] [device] [mso_device_interface.cpp:1917] Programming Smart Cable IO Expander B
[2025-12-31 21:11:31.577295] [I] [tid 57960428] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=Waiting for wall power, progress=0%) to DSInitializing(msg=, progress=30%)
[2025-12-31 21:11:31.577314] [I] [tid 57960428] [main] [mso_device_interface.cpp:595] Configuring IO Expander for Dc/Vga/Adc/Dac
[2025-12-31 21:11:31.642915] [I] [tid 57960428] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=30%) to DSInitializing(msg=, progress=40%)
[2025-12-31 21:11:31.645241] [I] [tid 57960428] [main] [mso_device_interface.cpp:605] FPGA HW Revision: 3.64
[2025-12-31 21:11:31.645245] [I] [tid 57960428] [mso.fpga] [mso_fpga.cpp:284] Waiting for DDR locked and calibrated
[2025-12-31 21:11:32.115766] [I] [tid 57960428] [mso.fpga] [mso_fpga.cpp:297] Locked and calibrated DDR after 470 ms
[2025-12-31 21:11:32.623037] [I] [tid 57960428] [main] [profile.h:28] Initializing Clock finished, took 498.290 ms
[2025-12-31 21:11:32.623055] [I] [tid 57960428] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=40%) to DSInitializing(msg=, progress=60%)
[2025-12-31 21:11:32.641044] [I] [tid 57960428] [mso] [adc_12qj1600.cpp:143] ADC Vendor ID: 0451
[2025-12-31 21:11:33.213266] [I] [tid 57960428] [main] [adc_12qj1600.cpp:176] ADC JesdStatus(link_up=false, sync_status=asserted, realigned=false, aligned=false, spll_locked=true, cpll_locked=true)
[2025-12-31 21:11:33.213275] [I] [tid 57960428] [main] [adc_12qj1600.cpp:179] ADC Locked
[2025-12-31 21:11:33.213281] [I] [tid 57960428] [main] [profile.h:28] Configuring ADC finished, took 590.223 ms
[2025-12-31 21:11:33.213291] [I] [tid 57960428] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=60%) to DSInitializing(msg=, progress=70%)
[2025-12-31 21:11:33.215476] [I] [tid 57960428] [mso.fpga] [mso_fpga.cpp:345] JESD reset started, waiting for lock...
[2025-12-31 21:11:33.347241] [I] [tid 57960428] [mso.fpga] [mso_fpga.cpp:364] Locked JESD after 131 ms, 0 retries
[2025-12-31 21:11:33.364256] [I] [tid 57960428] [main] [profile.h:28] Resetting JESD Transceivers finished, took 150.959 ms
[2025-12-31 21:11:33.373314] [I] [tid 57960428] [main] [mso_device_interface.cpp:669] ADC JesdStatus(link_up=false, sync_status=asserted, realigned=false, aligned=false, spll_locked=true, cpll_locked=true)
[2025-12-31 21:11:33.373343] [I] [tid 57960428] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=70%) to DSInitializing(msg=, progress=90%)
[2025-12-31 21:11:33.765851] [I] [tid 57960428] [main] [profile.h:28] Waiting for ADC calibration to finish finished, took 392.497 ms
[2025-12-31 21:11:33.802504] [I] [tid 57960428] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=90%) to DSInitializing(msg=, progress=100%)
[2025-12-31 21:11:33.802514] [I] [tid 57960428] [device] [mso_device_interface.cpp:682] Resetting FPGA timestamp
[2025-12-31 21:11:33.804775] [I] [tid 57960428] [device] [mso_device_interface.cpp:685] Enabling smart ports
[2025-12-31 21:11:33.831761] [I] [tid 57960428] [device] [mso_device_interface.cpp:302] Sending ScPdProcessingEnable, enabled=0x1f, disabled=0xffe0
[2025-12-31 21:11:33.868497] [I] [tid 57960428] [main] [profile.h:28] Setting LED Color finished, took 2.250 ms
[2025-12-31 21:11:33.868503] [I] [tid 57960428] [main] [profile.h:28] Initializing MSO finished, took 3726.201 ms
[2025-12-31 21:11:33.898709] [I] [tid 57960428] [device] [mso_device_mailbox.cpp:672] MSO origin time is 10:11:33.882599 (timestamp_offset=546208ns)
[2025-12-31 21:11:33.903484] [I] [tid 57960428] [mso] [mso_device_mailbox.cpp:700] Measured ADC/FPGA offset is 242 samples
[2025-12-31 21:11:33.910433] [I] [tid 57960428] [mso.scope] [oscilloscope_instrument.cpp:1467] Resetting OscilloscopeInstrument to default configuration
[2025-12-31 21:11:33.910645] [I] [tid 57960428] [mso.scope] [oscilloscope_instrument.cpp:1565] Padding total samples from 4872 to 5120
[2025-12-31 21:11:33.910711] [I] [tid 57960428] [device] [GenericDevice.cpp:60] Updating device state (Mso/0x15ED6F3F4220FCB1) from DSInitializing(msg=, progress=100%) to DSReady()
[2025-12-31 21:11:33.910720] [I] [tid 57960428] [mso.firmware] [mso_device_mailbox.cpp:162] [fw_thread 0] Wall power: PD contract established. Event count 0
[2025-12-31 21:11:33.910722] [I] [tid 57960428] [mso] [mso_device_mailbox.cpp:447] Initializing MSO
[2025-12-31 21:11:33.910723] [W] [tid 57960428] [mso] [mso_device_mailbox.cpp:452] Attempting to initialize, but device is no longer initializing
[2025-12-31 21:11:33.915284] [I] [tid 57960753] [usb] [memory_pool.cpp:17] Memory pool created with max_chunks=8192, chunk_size_bytes=131072
[2025-12-31 21:11:33.921072] [I] [tid 57960422] [main] [capture_commands.cpp:32] waiting for Logic Analyzer Smart Cable Detection...
[2025-12-31 21:11:33.921094] [I] [tid 57960422] [main] [data_recorder.cpp:233] Waiting for instruments...
[2025-12-31 21:11:33.921096] [I] [tid 57960422] [main] [data_recorder.cpp:182] Checking to see if instruments are available
[2025-12-31 21:11:33.921144] [I] [tid 57960422] [main] [data_recorder.cpp:236] Are instruments available: true
[2025-12-31 21:11:33.921146] [I] [tid 57960422] [main] [data_recorder.cpp:182] Checking to see if instruments are available
[2025-12-31 21:11:33.921151] [I] [tid 57960422] [main] [capture_commands.cpp:48] Required instruments found! starting recording...
[2025-12-31 21:11:33.921238] [I] [tid 57960422] [mso.scope] [oscilloscope_instrument.cpp:1565] Padding total samples from 4872 to 5120
[2025-12-31 21:11:33.921339] [I] [tid 57960422] [main] [capture_commands.cpp:50] recording started. waiting for data to be collected...
[2025-12-31 21:11:34.037420] [W] [tid 57960429] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 499999417
[2025-12-31 21:11:34.039788] [W] [tid 57960429] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 497630500
[2025-12-31 21:11:34.041987] [W] [tid 57960429] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 495430334
[2025-12-31 21:11:34.044230] [W] [tid 57960429] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 493186417
[2025-12-31 21:11:34.060737] [I] [tid 57960429] [main] [profile.h:28] ProcessPendingConfiguration finished, took 149.939 ms
[2025-12-31 21:11:34.165277] [W] [tid 57960429] [mso.fpga] [mso_fpga.cpp:694] Setting a trigger holdoff or timeout in samples that is not a multiple of 8: 372163959
[2025-12-31 21:11:34.190732] [I] [tid 57960429] [main] [profile.h:28] ProcessPendingConfiguration finished, took 129.976 ms
[2025-12-31 21:11:34.623769] [I] [tid 57960444] [mso.firmware] [mso_device_mailbox.cpp:135] [fw_thread 0] Smart cable unplugged on port 0
[2025-12-31 21:11:34.627777] [I] [tid 57960444] [mso] [mso_device.cpp:971] Smart Cable connected, fw_port=0
[2025-12-31 21:11:35.076322] [I] [tid 57960422] [main] [data_recorder.cpp:1143] Analog channel 0 collected data from 1767175894.561225925 to 1767175895.069385924, 0.5081599999999998 seconds. collection holds from 1767175894.561225925 to 1767175895.069385924, 0.5081599999999998 seconds
[2025-12-31 21:11:35.076341] [I] [tid 57960422] [main] [data_recorder.cpp:756] Trim Span: 1767175894.561225925 to 1767175895.061225925, 0.5 seconds
[2025-12-31 21:11:35.076417] [I] [tid 57960422] [main] [data_recorder.cpp:1143] Analog channel 0 collected data from 1767175894.561225925 to 1767175895.069385924, 0.5081599999999998 seconds. collection holds from 1767175894.561225925 to 1767175895.061225925, 0.5 seconds
[2025-12-31 21:11:35.076429] [I] [tid 57960422] [main] [capture_commands.cpp:60] data collection complete! exporting...
[2025-12-31 21:11:35.076487] [I] [tid 57960422] [main] [data_recorder.cpp:850] Export for analog 0, first/target waveform interval: (1767175894.561225925, 1767175895.061225925)
[2025-12-31 21:11:35.076498] [I] [tid 57960422] [main] [data_recorder.cpp:853] set zero time to trigger time, 1767175894.561225925
[2025-12-31 21:11:35.076500] [I] [tid 57960422] [main] [data_recorder.cpp:857] analog channel 0 contains 0 waveforms. Only the first is exported.
[2025-12-31 21:11:35.076503] [I] [tid 57960422] [main] [data_recorder.cpp:883] Starting Export, time zero is set to 1767175894.561225925.		export interval: (1767175894.561225925, 1767175895.061225925)
[2025-12-31 21:11:35.100360] [I] [tid 57960422] [main] [capture_commands.cpp:62] export complete! exiting...
retcode=0 
mso> 
