# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:11:11 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 15:11:11 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a-DLX.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:11:12 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a-DLX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity DLX
# -- Compiling architecture dlx_rtl of DLX
# End time: 15:11:12 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:11:17 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd(99): near "signal": (vcom-1576) expecting ';'.
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd(120): Illegal target for signal assignment.
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd(120): (vcom-1136) Unknown identifier "IR_opcode".
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd(123): (vcom-1136) Unknown identifier "cw_mem".
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd(182): (vcom-1136) Unknown identifier "IR_opcode".
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd(182): Expression is not a signal.
# ** Error: /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd(184): (vcom-1136) Unknown identifier "IR_opcode".
# ** Note: /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd(224): VHDL Compiler exiting
# End time: 15:11:18 on Jun 13,2021, Elapsed time: 0:00:01
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:17:08 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 15:17:08 on Jun 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 15:17:15 on Jun 13,2021
# vcom -reportprogress 300 -work work /home/ms21.42/DLX/Files/DLX_vhd/a.a-CU_HW.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package myTypes
# -- Compiling entity dlx_cu
# -- Compiling architecture dlx_cu_hw of dlx_cu
# End time: 15:17:16 on Jun 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
