/*
 * Arm SCP/MCP Software
 * Copyright (c) 2018-2020, Arm Limited and Contributors. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef MOD_N1SDP_PLL_H
#define MOD_N1SDP_PLL_H

#include <stdbool.h>
#include <stdint.h>

/*!
 * \addtogroup GroupN1SDPModule N1SDP Product Modules
 * @{
 */

/*!
 * \defgroup GroupN1SDPPLL N1SDP PLL Driver
 *
 * \details A driver for PLL hardware in N1SDP product.
 *
 * @{
 */

/*! Timeout value to wait for a PLL to lock. */
#define MOD_N1SDP_PLL_LOCK_TIMEOUT UINT32_C(0x100000)

/*! Indexes of APIs that the module offers for binding. */
enum mod_n1sdp_pll_api_types {
    MOD_N1SDP_PLL_API_TYPE_DEFAULT,
    MOD_N1SDP_PLL_API_COUNT,
};

/*!
 * \brief PLL device configuration.
 */
struct mod_n1sdp_pll_dev_config {
    /*! Pointer to the PLL's control register 0. */
    volatile uint32_t * const control_reg0;

    /*! Pointer to the PLL's control register 1. */
    volatile uint32_t * const control_reg1;

    /*! The initial rate the PLL is set to during initialization. */
    const uint64_t initial_rate;

    /*!
     * The frequency of the reference clock applied to the PLL. Each PLL
     * instance has a dedicated reference clock input configured through
     * the board controller and the same value should be used in module's
     * element configuration table. This value will be multiplied with a
     * multiplication factor by the PLL to generate the required output
     * frequency.
     */
    const uint64_t ref_rate;

    /*!
     * If \c true, the driver will not attempt to set a default frequency, or
     * to otherwise configure the PLL during the pre-runtime phase. The PLL is
     * expected to be initialized later in response to a notification or other
     * event.
     */
    const bool defer_initialization;
};

/*!
 * \brief PLL parameter values for non-absolute frequencies.
 */
struct n1sdp_pll_custom_freq_param_entry {
    /*! Required output frequency value in MHz */
    uint16_t freq_value_mhz;

    /*! Feedback divider value for this frequency */
    uint16_t fbdiv;

    /*! Reference clock divider value for this frequency */
    uint8_t refdiv;

    /*! Post divider 1 value for this frequency */
    uint8_t postdiv;
};

/*!
 * \brief N1SDP PLL module configuration.
 */
struct n1sdp_pll_module_config {
    /*! Pointer to custom frequency table */
    struct n1sdp_pll_custom_freq_param_entry *custom_freq_table;

    /*! Size of custom frequency table */
    size_t custom_freq_table_size;
};

/*!
 * @}
 */

/*!
 * @}
 */

#endif /* MOD_N1SDP_PLL_H */
