[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/rv-core_2.12-0.1.0-SNAPSHOT.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	ALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/ALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ALU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/ALU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Decoder_REGREAD_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Decoder_REGREAD_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ALU_DATAIN_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/ALU_DATAIN_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	RegFile_CTRL_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/RegFile_CTRL_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Decoder_INSTRIN_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Decoder_INSTRIN_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Decoder$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Decoder$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ALU_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/ALU_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	RegFile_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/RegFile_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Transfer$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Transfer$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	WordALU_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/WordALU_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Transfer_DATAIN_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Transfer_DATAIN_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	RegFile$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/RegFile$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Decoder_MEMCTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Decoder_MEMCTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ImmSext_DATAIN_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/ImmSext_DATAIN_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	WordALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/WordALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Transfer_CTRLOUT_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Transfer_CTRLOUT_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Decoder_JUMPCTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Decoder_JUMPCTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	RegFile_DATAOUT_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/RegFile_DATAOUT_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ALU_CTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/ALU_CTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Transfer$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Transfer$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Decoder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Decoder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Decoder_REGREAD_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Decoder_REGREAD_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Decoder_ALUCTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Decoder_ALUCTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Transfer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Transfer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ImmSext.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/ImmSext.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ImmSext_CTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/ImmSext_CTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IDEX$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IDEX$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DataPath_ID_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DataPath_ID_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/Decoder_EX_IOD.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/Decoder_EX_IOD.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/RegFile_ID_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/RegFile_ID_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MEMStage_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MEMStage_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IDEX_ID_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IDEX_ID_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/CoreCtrl_CORE_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/CoreCtrl_CORE_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IFStage_ID_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IFStage_ID_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IDStage$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IDStage$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IDStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IDStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/HazardCheck_IDStage_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/HazardCheck_IDStage_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/PC$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/PC$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/Decoder_ID_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/Decoder_ID_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IFStage_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IFStage_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IFStage_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IFStage_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IDStage_IF_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IDStage_IF_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DWrite_CORE_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DWrite_CORE_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MainCtrl_CORE_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MainCtrl_CORE_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/CoreCtrl_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/CoreCtrl_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IRead_CTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IRead_CTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MEMWB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MEMWB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IDEX$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IDEX$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/ALU_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/ALU_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MEMStage_MEM_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MEMStage_MEM_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MEMStage_WB_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MEMStage_WB_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/EXMEM_MEM_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/EXMEM_MEM_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DWriteFSM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DWriteFSM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/EXMEM$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/EXMEM$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DataPath$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DataPath$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/PC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/PC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/RegFile_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/RegFile_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/HazardCheck_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/HazardCheck_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/WordALU_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/WordALU_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IF_ID$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IF_ID$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/EXStage_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/EXStage_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/CoreCtrl_CORE_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/CoreCtrl_CORE_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/HazardCheck_EXStage_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/HazardCheck_EXStage_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DWrite_CTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DWrite_CTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/EXMEM_MEM_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/EXMEM_MEM_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IF_ID$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IF_ID$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/WordALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/WordALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DataPath.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DataPath.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/Transfer_ID_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/Transfer_ID_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DReadFSM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DReadFSM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/PC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/PC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IDStage_DATAPATH_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IDStage_DATAPATH_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/HazardCheck.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/HazardCheck.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DReadFSM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DReadFSM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/ALU_ID_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/ALU_ID_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IF_IDIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IF_IDIO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/Decoder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/Decoder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/Decoder_EX_IOC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/Decoder_EX_IOC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IDStage_EX_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IDStage_EX_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IFStage_PC_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IFStage_PC_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IDEX.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IDEX.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/Decoder_EX_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/Decoder_EX_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/Transfer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/Transfer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MainCtrl_CORE_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MainCtrl_CORE_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MainCtrlFSM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MainCtrlFSM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/ImmSext.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/ImmSext.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/Transfer_ID_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/Transfer_ID_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/RegFile_EX_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/RegFile_EX_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/EXStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/EXStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/EXMEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/EXMEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/CoreCtrl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/CoreCtrl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DRead_CTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DRead_CTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/Transfer_PC_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/Transfer_PC_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/CoreCtrl$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/CoreCtrl$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IFStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IFStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/EXStage_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/EXStage_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/WordALU_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/WordALU_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IFStage$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IFStage$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MEMStage_MEM_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MEMStage_MEM_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DataPath$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DataPath$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IRead_CORE_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IRead_CORE_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IDStage_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IDStage_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MEMWB$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MEMWB$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/WordALU_ID_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/WordALU_ID_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/CoreCtrl$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/CoreCtrl$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IRead_MEM_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IRead_MEM_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DataPath_ID_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DataPath_ID_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/ImmSext_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/ImmSext_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/Decoder_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/Decoder_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DRead_CORE_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DRead_CORE_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/Decoder_EX_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/Decoder_EX_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MEMWB_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MEMWB_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/EXStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/EXStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IFStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IFStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/EXMEM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/EXMEM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/EXStage_ID_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/EXStage_ID_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DataPath_WB_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DataPath_WB_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DataPath_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DataPath_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MEMStage$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MEMStage$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/Decoder_IF_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/Decoder_IF_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MainCtrlFSM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MainCtrlFSM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IDEX_EX_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IDEX_EX_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IDStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IDStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IDStage_PC_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IDStage_PC_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/CoreCtrl_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/CoreCtrl_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/RegFile_WB_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/RegFile_WB_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MEMStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MEMStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IReadFSM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IReadFSM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DataPath_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DataPath_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IDEX_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IDEX_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IRead_MEM_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IRead_MEM_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/EXMEM_EX_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/EXMEM_EX_IOA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IDStage_HAZARD_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IDStage_HAZARD_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/EXMEM_EX_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/EXMEM_EX_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MEMWB_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MEMWB_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IReadFSM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IReadFSM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/ALU_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/ALU_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MEMWB_WB_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MEMWB_WB_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/RegFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/RegFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/HazardCheck_CTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/HazardCheck_CTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DWrite_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DWrite_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MEMStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MEMStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/MEMWB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/MEMWB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/EXMEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/EXMEM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DRead_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DRead_MEM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/IF_ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/IF_ID.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/Transfer_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/Transfer_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/DWriteFSM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/DWriteFSM_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/HazardCheck_MEMStage_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/HazardCheck_MEMStage_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/EXStage$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/EXStage$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	miniCore/PC_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/miniCore/PC_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ImmSext$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/ImmSext$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ALU_DATAOUT_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/ALU_DATAOUT_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	RegFile_CTRL_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/RegFile_CTRL_IOB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Decoder$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Decoder$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ImmSext_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/ImmSext_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Decoder_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Decoder_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Transfer_DATAOUT_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Transfer_DATAOUT_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	WordALU_DATAIN_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/WordALU_DATAIN_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	WordALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/WordALU$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	WordALU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/WordALU$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	RegFile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/RegFile$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Decoder_IMMCTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Decoder_IMMCTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	WordALU_CTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/WordALU_CTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ImmSext$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/ImmSext$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/ALU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	WordALU_DATAOUT_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/WordALU_DATAOUT_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	RegFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/RegFile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Transfer_CTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Transfer_CTRL_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	RegFile_DATAIN_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/RegFile_DATAIN_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Decoder_REGWRITE_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Decoder_REGWRITE_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	ImmSext_DATAOUT_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/ImmSext_DATAOUT_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Transfer_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/xiabin/workstation/CPU-Core/RV-Core/target/scala-2.12/classes/Transfer_IO.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
