strict digraph "()" {
	DMAC_ADDR0_Wr -> "DMAC_ADDR0_0.Write"	 [weight=1.0];
	DMAC_ADDR0_Wr -> "DMAC_ADDR0_1.Write"	 [weight=1.0];
	DMAC_ADDR0_Wr -> "DMAC_ADDR0_2.Write"	 [weight=1.0];
	DMAC_ADDR0_Wr -> "DMAC_ADDR0_3.Write"	 [weight=1.0];
	irq_busy -> INT_SOURCEOut	 [weight=1.0];
	irq_busy -> int_o	 [weight=1.0];
	"PACKETLEN_2.Reset" -> "PACKETLEN_2.DataOut"	 [weight=3.0];
	MAC_ADDR1_Wr -> "MAC_ADDR1_0.Write"	 [weight=1.0];
	MAC_ADDR1_Wr -> "MAC_ADDR1_1.Write"	 [weight=1.0];
	"RXHASH1_0.SyncReset" -> "RXHASH1_0.DataOut"	 [weight=2.0];
	"MAC_ADDR1_0.DataIn" -> "MAC_ADDR1_0.DataOut"	 [weight=1.0];
	"MIIMODER_0.Write" -> "MIIMODER_0.DataOut"	 [weight=1.0];
	"DMAC_ADDR0_0.Write" -> "DMAC_ADDR0_0.DataOut"	 [weight=1.0];
	DMAC_ADDR1_Sel -> DMAC_ADDR1_Wr	 [weight=2.0];
	"IPv4_L1_1.DataOut" -> IPv4_L1_out	 [weight=1.0];
	"MAC_ADDR0_0.DataOut" -> MAC_ADDR0Out	 [weight=1.0];
	"IPv4_L1_3.SyncReset" -> "IPv4_L1_3.DataOut"	 [weight=2.0];
	"COLLCONF_0.DataIn" -> "COLLCONF_0.DataOut"	 [weight=1.0];
	CTRLMODEROut -> r_RxFlow	 [weight=1.0];
	CTRLMODEROut -> r_PassAll	 [weight=1.0];
	CTRLMODEROut -> DataOut	 [weight=1.0];
	CTRLMODEROut -> r_TxFlow	 [weight=1.0];
	"MIICOMMAND1.SyncReset" -> "MIICOMMAND1.DataOut"	 [weight=2.0];
	"TXCTRL_1.SyncReset" -> "TXCTRL_1.DataOut"	 [weight=2.0];
	"MODER_2.SyncReset" -> "MODER_2.DataOut"	 [weight=2.0];
	"MIICOMMAND1.Write" -> "MIICOMMAND1.DataOut"	 [weight=1.0];
	"MIITX_DATA_1.Reset" -> "MIITX_DATA_1.DataOut"	 [weight=3.0];
	IPv4_L1_Wr -> "IPv4_L1_2.Write"	 [weight=1.0];
	IPv4_L1_Wr -> "IPv4_L1_0.Write"	 [weight=1.0];
	IPv4_L1_Wr -> "IPv4_L1_3.Write"	 [weight=1.0];
	IPv4_L1_Wr -> "IPv4_L1_1.Write"	 [weight=1.0];
	"PACKETLEN_3.Reset" -> "PACKETLEN_3.DataOut"	 [weight=3.0];
	SetTxCIrq -> irq_txc	 [weight=2.0];
	"MAC_ADDR1_0.Write" -> "MAC_ADDR1_0.DataOut"	 [weight=1.0];
	"PACKETLEN_3.SyncReset" -> "PACKETLEN_3.DataOut"	 [weight=2.0];
	"PACKETLEN_2.DataOut" -> PACKETLENOut	 [weight=1.0];
	"TXCTRL_1.DataIn" -> "TXCTRL_1.DataOut"	 [weight=1.0];
	"TXCTRL_2.Reset" -> "TXCTRL_2.DataOut"	 [weight=3.0];
	"MAC_ADDR0_1.Write" -> "MAC_ADDR0_1.DataOut"	 [weight=1.0];
	MIIMODER_Wr -> "MIIMODER_0.Write"	 [weight=1.0];
	MIIMODER_Wr -> "MIIMODER_1.Write"	 [weight=1.0];
	MAC_ADDR0Out -> r_MAC	 [weight=1.0];
	MAC_ADDR0Out -> DataOut	 [weight=1.0];
	MIIADDRESS_Wr -> "MIIADDRESS_0.Write"	 [weight=1.0];
	MIIADDRESS_Wr -> "MIIADDRESS_1.Write"	 [weight=1.0];
	"PACKETLEN_1.Reset" -> "PACKETLEN_1.DataOut"	 [weight=3.0];
	IPGTOut -> r_IPGT	 [weight=1.0];
	IPGTOut -> DataOut	 [weight=1.0];
	HASH0_Sel -> HASH0_Wr	 [weight=4.0];
	"TXCTRL_1.DataOut" -> TXCTRLOut	 [weight=1.0];
	"IPv4_L1_2.Write" -> "IPv4_L1_2.DataOut"	 [weight=1.0];
	"PACKETLEN_1.DataOut" -> PACKETLENOut	 [weight=1.0];
	"DMAC_ADDR0_2.DataOut" -> DMAC_ADDR0Out	 [weight=1.0];
	COLLCONF_Wr -> "COLLCONF_0.Write"	 [weight=1.0];
	COLLCONF_Wr -> "COLLCONF_2.Write"	 [weight=1.0];
	"MIICOMMAND2.Reset" -> "MIICOMMAND2.DataOut"	 [weight=3.0];
	SetRxCIrq -> irq_rxc	 [weight=2.0];
	"MAC_ADDR0_3.DataIn" -> "MAC_ADDR0_3.DataOut"	 [weight=1.0];
	"RXHASH1_2.Write" -> "RXHASH1_2.DataOut"	 [weight=1.0];
	"RXHASH0_2.DataOut" -> HASH0Out	 [weight=1.0];
	"MIIADDRESS_1.DataOut" -> MIIADDRESSOut	 [weight=1.0];
	"IPv4_L1_0.DataIn" -> "IPv4_L1_0.DataOut"	 [weight=1.0];
	SetRxCIrq_sync1 -> SetRxCIrq_sync2	 [weight=1.0];
	SetRxCIrq_sync2 -> SetRxCIrq	 [weight=1.0];
	SetRxCIrq_sync2 -> SetRxCIrq_sync3	 [weight=1.0];
	SetRxCIrq_sync2 -> ResetRxCIrq_sync1	 [weight=1.0];
	SetRxCIrq_sync3 -> SetRxCIrq	 [weight=1.0];
	"RXHASH0_0.DataIn" -> "RXHASH0_0.DataOut"	 [weight=1.0];
	"RXHASH1_1.DataOut" -> HASH1Out	 [weight=1.0];
	"MIIMODER_0.DataOut" -> MIIMODEROut	 [weight=1.0];
	"MAC_ADDR1_1.DataIn" -> "MAC_ADDR1_1.DataOut"	 [weight=1.0];
	INT_SOURCEOut -> DataOut	 [weight=1.0];
	"MIICOMMAND0.Reset" -> "MIICOMMAND0.DataOut"	 [weight=3.0];
	irq_rxe -> INT_SOURCEOut	 [weight=1.0];
	irq_rxe -> int_o	 [weight=1.0];
	irq_rxb -> INT_SOURCEOut	 [weight=1.0];
	irq_rxb -> int_o	 [weight=1.0];
	"PACKETLEN_3.DataOut" -> PACKETLENOut	 [weight=1.0];
	"MAC_ADDR0_3.SyncReset" -> "MAC_ADDR0_3.DataOut"	 [weight=2.0];
	"MIIADDRESS_0.SyncReset" -> "MIIADDRESS_0.DataOut"	 [weight=2.0];
	"RXHASH1_0.DataIn" -> "RXHASH1_0.DataOut"	 [weight=1.0];
	TXCTRL_Wr -> "TXCTRL_0.Write"	 [weight=1.0];
	TXCTRL_Wr -> "TXCTRL_2.Write"	 [weight=1.0];
	TXCTRL_Wr -> "TXCTRL_1.Write"	 [weight=1.0];
	"INT_MASK_0.DataIn" -> "INT_MASK_0.DataOut"	 [weight=1.0];
	"RXHASH0_3.DataIn" -> "RXHASH0_3.DataOut"	 [weight=1.0];
	"RXHASH1_0.Write" -> "RXHASH1_0.DataOut"	 [weight=1.0];
	"RXHASH0_3.SyncReset" -> "RXHASH0_3.DataOut"	 [weight=2.0];
	INT_SOURCE_Sel -> INT_SOURCE_Wr	 [weight=1.0];
	MIIRX_DATAOut -> DataOut	 [weight=1.0];
	"RXHASH1_2.DataIn" -> "RXHASH1_2.DataOut"	 [weight=1.0];
	DataIn -> irq_busy	 [weight=1.0];
	DataIn -> "MAC_ADDR1_0.DataIn"	 [weight=1.0];
	DataIn -> "COLLCONF_0.DataIn"	 [weight=1.0];
	DataIn -> "TXCTRL_1.DataIn"	 [weight=1.0];
	DataIn -> "MAC_ADDR0_3.DataIn"	 [weight=1.0];
	DataIn -> "IPv4_L1_0.DataIn"	 [weight=1.0];
	DataIn -> "RXHASH0_0.DataIn"	 [weight=1.0];
	DataIn -> "MAC_ADDR1_1.DataIn"	 [weight=1.0];
	DataIn -> irq_rxe	 [weight=1.0];
	DataIn -> irq_rxb	 [weight=1.0];
	DataIn -> "RXHASH1_0.DataIn"	 [weight=1.0];
	DataIn -> "INT_MASK_0.DataIn"	 [weight=1.0];
	DataIn -> "RXHASH0_3.DataIn"	 [weight=1.0];
	DataIn -> "RXHASH1_2.DataIn"	 [weight=1.0];
	DataIn -> irq_txb	 [weight=1.0];
	DataIn -> irq_txc	 [weight=1.0];
	DataIn -> irq_txe	 [weight=1.0];
	DataIn -> "IPv4_L1_3.DataIn"	 [weight=1.0];
	DataIn -> "RXHASH1_3.DataIn"	 [weight=1.0];
	DataIn -> "RXHASH0_1.DataIn"	 [weight=1.0];
	DataIn -> "MODER_2.DataIn"	 [weight=1.0];
	DataIn -> "MIITX_DATA_1.DataIn"	 [weight=1.0];
	DataIn -> "PACKETLEN_0.DataIn"	 [weight=1.0];
	DataIn -> "MIIADDRESS_1.DataIn"	 [weight=1.0];
	DataIn -> "PACKETLEN_2.DataIn"	 [weight=1.0];
	DataIn -> "IPv4_L1_2.DataIn"	 [weight=1.0];
	DataIn -> "MIIMODER_0.DataIn"	 [weight=1.0];
	DataIn -> "DMAC_ADDR0_2.DataIn"	 [weight=1.0];
	DataIn -> "MAC_ADDR0_2.DataIn"	 [weight=1.0];
	DataIn -> "PACKETLEN_1.DataIn"	 [weight=1.0];
	DataIn -> "IPv4_L1_1.DataIn"	 [weight=1.0];
	DataIn -> "IPGT_0.DataIn"	 [weight=1.0];
	DataIn -> "MODER_1.DataIn"	 [weight=1.0];
	DataIn -> "MIICOMMAND1.DataIn"	 [weight=1.0];
	DataIn -> "PACKETLEN_3.DataIn"	 [weight=1.0];
	DataIn -> "MAC_ADDR0_0.DataIn"	 [weight=1.0];
	DataIn -> "TX_BD_NUM_0.DataIn"	 [weight=1.0];
	DataIn -> "MIIADDRESS_0.DataIn"	 [weight=1.0];
	DataIn -> "MIITX_DATA_0.DataIn"	 [weight=1.0];
	DataIn -> "IPGR2_0.DataIn"	 [weight=1.0];
	DataIn -> "MIICOMMAND0.DataIn"	 [weight=1.0];
	DataIn -> "RXHASH0_2.DataIn"	 [weight=1.0];
	DataIn -> "MIICOMMAND2.DataIn"	 [weight=1.0];
	DataIn -> "TXCTRL_2.DataIn"	 [weight=1.0];
	DataIn -> "COLLCONF_2.DataIn"	 [weight=1.0];
	DataIn -> "RXHASH1_1.DataIn"	 [weight=1.0];
	DataIn -> "DMAC_ADDR0_1.DataIn"	 [weight=1.0];
	DataIn -> "CTRLMODER_0.DataIn"	 [weight=1.0];
	DataIn -> "DMAC_ADDR1_1.DataIn"	 [weight=1.0];
	DataIn -> "MAC_ADDR0_1.DataIn"	 [weight=1.0];
	DataIn -> TX_BD_NUM_Wr	 [weight=1.0];
	DataIn -> "MIIMODER_1.DataIn"	 [weight=1.0];
	DataIn -> "MODER_0.DataIn"	 [weight=1.0];
	DataIn -> irq_rxc	 [weight=1.0];
	DataIn -> "DMAC_ADDR1_0.DataIn"	 [weight=1.0];
	DataIn -> "TXCTRL_0.DataIn"	 [weight=1.0];
	DataIn -> "DMAC_ADDR0_0.DataIn"	 [weight=1.0];
	DataIn -> "IPGR1_0.DataIn"	 [weight=1.0];
	DataIn -> "DMAC_ADDR0_3.DataIn"	 [weight=1.0];
	irq_txb -> INT_SOURCEOut	 [weight=1.0];
	irq_txb -> int_o	 [weight=1.0];
	irq_txc -> INT_SOURCEOut	 [weight=1.0];
	irq_txc -> int_o	 [weight=1.0];
	"RXHASH0_3.Reset" -> "RXHASH0_3.DataOut"	 [weight=3.0];
	irq_txe -> INT_SOURCEOut	 [weight=1.0];
	irq_txe -> int_o	 [weight=1.0];
	"MIICOMMAND0.SyncReset" -> "MIICOMMAND0.DataOut"	 [weight=2.0];
	"MODER_0.Reset" -> "MODER_0.DataOut"	 [weight=3.0];
	HASH1_Wr -> "RXHASH1_2.Write"	 [weight=1.0];
	HASH1_Wr -> "RXHASH1_0.Write"	 [weight=1.0];
	HASH1_Wr -> "RXHASH1_3.Write"	 [weight=1.0];
	HASH1_Wr -> "RXHASH1_1.Write"	 [weight=1.0];
	"TX_BD_NUM_0.DataOut" -> TX_BD_NUMOut	 [weight=1.0];
	TxCtrlEndFrm -> SetTxCIrq_txclk	 [weight=2.0];
	MIITX_DATA_Sel -> MIITX_DATA_Wr	 [weight=2.0];
	"MIIMODER_1.Reset" -> "MIIMODER_1.DataOut"	 [weight=3.0];
	"MIIMODER_0.SyncReset" -> "MIIMODER_0.DataOut"	 [weight=2.0];
	StartTxDone -> SetTxCIrq_txclk	 [weight=2.0];
	"RXHASH1_3.Write" -> "RXHASH1_3.DataOut"	 [weight=1.0];
	"IPv4_L1_3.DataIn" -> "IPv4_L1_3.DataOut"	 [weight=1.0];
	"RXHASH1_3.DataIn" -> "RXHASH1_3.DataOut"	 [weight=1.0];
	MIICOMMAND_Wr -> "MIICOMMAND1.Write"	 [weight=1.0];
	MIICOMMAND_Wr -> "MIICOMMAND0.Write"	 [weight=1.0];
	MIICOMMAND_Wr -> "MIICOMMAND2.Write"	 [weight=1.0];
	"MAC_ADDR0_1.DataOut" -> MAC_ADDR0Out	 [weight=1.0];
	"IPv4_L1_2.Reset" -> "IPv4_L1_2.DataOut"	 [weight=3.0];
	WCtrlDataStart -> "MIICOMMAND2.SyncReset"	 [weight=1.0];
	"MAC_ADDR0_3.DataOut" -> MAC_ADDR0Out	 [weight=1.0];
	"PACKETLEN_3.Write" -> "PACKETLEN_3.DataOut"	 [weight=1.0];
	"RXHASH0_1.DataIn" -> "RXHASH0_1.DataOut"	 [weight=1.0];
	"TX_BD_NUM_0.SyncReset" -> "TX_BD_NUM_0.DataOut"	 [weight=2.0];
	Rw -> Write	 [weight=1.0];
	Rw -> Read	 [weight=1.0];
	"TXCTRL_0.DataOut" -> TXCTRLOut	 [weight=1.0];
	"MAC_ADDR1_0.DataOut" -> MAC_ADDR1Out	 [weight=1.0];
	"MODER_1.DataOut" -> MODEROut	 [weight=1.0];
	"MODER_2.DataIn" -> "MODER_2.DataOut"	 [weight=1.0];
	"TX_BD_NUM_0.Write" -> "TX_BD_NUM_0.DataOut"	 [weight=1.0];
	"IPGR2_0.SyncReset" -> "IPGR2_0.DataOut"	 [weight=2.0];
	"MAC_ADDR0_2.SyncReset" -> "MAC_ADDR0_2.DataOut"	 [weight=2.0];
	"RXHASH0_0.Reset" -> "RXHASH0_0.DataOut"	 [weight=3.0];
	"INT_MASK_0.Write" -> "INT_MASK_0.DataOut"	 [weight=1.0];
	"INT_MASK_0.DataOut" -> INT_MASKOut	 [weight=1.0];
	"IPv4_L1_0.Write" -> "IPv4_L1_0.DataOut"	 [weight=1.0];
	MAC_ADDR0_Wr -> "MAC_ADDR0_1.Write"	 [weight=1.0];
	MAC_ADDR0_Wr -> "MAC_ADDR0_0.Write"	 [weight=1.0];
	MAC_ADDR0_Wr -> "MAC_ADDR0_3.Write"	 [weight=1.0];
	MAC_ADDR0_Wr -> "MAC_ADDR0_2.Write"	 [weight=1.0];
	"DMAC_ADDR0_1.Write" -> "DMAC_ADDR0_1.DataOut"	 [weight=1.0];
	INT_MASKOut -> int_o	 [weight=1.0];
	INT_MASKOut -> DataOut	 [weight=1.0];
	"MIITX_DATA_1.DataIn" -> "MIITX_DATA_1.DataOut"	 [weight=1.0];
	"COLLCONF_2.Reset" -> "COLLCONF_2.DataOut"	 [weight=3.0];
	"DMAC_ADDR0_0.DataOut" -> DMAC_ADDR0Out	 [weight=1.0];
	RxB_IRQ -> irq_rxb	 [weight=2.0];
	SetTxCIrq_txclk -> SetTxCIrq_sync1	 [weight=1.0];
	"PACKETLEN_0.DataIn" -> "PACKETLEN_0.DataOut"	 [weight=1.0];
	"DMAC_ADDR0_1.Reset" -> "DMAC_ADDR0_1.DataOut"	 [weight=3.0];
	"MIIADDRESS_1.DataIn" -> "MIIADDRESS_1.DataOut"	 [weight=1.0];
	"PACKETLEN_1.Write" -> "PACKETLEN_1.DataOut"	 [weight=1.0];
	"IPGR1_0.DataOut" -> IPGR1Out	 [weight=1.0];
	"PACKETLEN_2.DataIn" -> "PACKETLEN_2.DataOut"	 [weight=1.0];
	"DMAC_ADDR1_1.Reset" -> "DMAC_ADDR1_1.DataOut"	 [weight=3.0];
	"IPv4_L1_2.DataIn" -> "IPv4_L1_2.DataOut"	 [weight=1.0];
	"DMAC_ADDR0_0.Reset" -> "DMAC_ADDR0_0.DataOut"	 [weight=3.0];
	"MAC_ADDR0_0.Write" -> "MAC_ADDR0_0.DataOut"	 [weight=1.0];
	"MIIMODER_1.DataOut" -> MIIMODEROut	 [weight=1.0];
	MODER_Wr -> "MODER_0.Write"	 [weight=1.0];
	MODER_Wr -> "MODER_1.Write"	 [weight=1.0];
	MODER_Wr -> "MODER_2.Write"	 [weight=1.0];
	"MIIRX_DATA.Write" -> "MIIRX_DATA.DataOut"	 [weight=1.0];
	HASH0Out -> r_HASH0	 [weight=1.0];
	HASH0Out -> DataOut	 [weight=1.0];
	"MIIMODER_0.DataIn" -> "MIIMODER_0.DataOut"	 [weight=1.0];
	"RXHASH1_1.Reset" -> "RXHASH1_1.DataOut"	 [weight=3.0];
	"PACKETLEN_2.Write" -> "PACKETLEN_2.DataOut"	 [weight=1.0];
	"MODER_0.DataOut" -> MODEROut	 [weight=1.0];
	"DMAC_ADDR0_2.DataIn" -> "DMAC_ADDR0_2.DataOut"	 [weight=1.0];
	r_RxFlow -> SetRxCIrq_rxclk	 [weight=2.0];
	UpdateMIIRX_DATAReg -> MIIRX_DATA_Wr	 [weight=1.0];
	TX_BD_NUMOut -> r_RxEn	 [weight=1.0];
	TX_BD_NUMOut -> r_TxEn	 [weight=1.0];
	TX_BD_NUMOut -> DataOut	 [weight=1.0];
	TX_BD_NUMOut -> r_TxBDNum	 [weight=1.0];
	"DMAC_ADDR0_2.SyncReset" -> "DMAC_ADDR0_2.DataOut"	 [weight=2.0];
	"RXHASH0_1.SyncReset" -> "RXHASH0_1.DataOut"	 [weight=2.0];
	"MIICOMMAND0.Write" -> "MIICOMMAND0.DataOut"	 [weight=1.0];
	"COLLCONF_0.DataOut" -> COLLCONFOut	 [weight=1.0];
	Clk -> "RXHASH1_1.Clk"	 [weight=1.0];
	Clk -> "PACKETLEN_1.Clk"	 [weight=1.0];
	Clk -> "MODER_2.Clk"	 [weight=1.0];
	Clk -> "MODER_1.Clk"	 [weight=1.0];
	Clk -> "MAC_ADDR0_0.Clk"	 [weight=1.0];
	Clk -> "DMAC_ADDR0_3.Clk"	 [weight=1.0];
	Clk -> "MIIRX_DATA.Clk"	 [weight=1.0];
	Clk -> "IPGR1_0.Clk"	 [weight=1.0];
	Clk -> "IPv4_L1_3.Clk"	 [weight=1.0];
	Clk -> "PACKETLEN_3.Clk"	 [weight=1.0];
	Clk -> "TXCTRL_1.Clk"	 [weight=1.0];
	Clk -> "MAC_ADDR1_1.Clk"	 [weight=1.0];
	Clk -> "MIIMODER_1.Clk"	 [weight=1.0];
	Clk -> "RXHASH1_3.Clk"	 [weight=1.0];
	Clk -> "RXHASH0_2.Clk"	 [weight=1.0];
	Clk -> "MIICOMMAND0.Clk"	 [weight=1.0];
	Clk -> "MIIADDRESS_1.Clk"	 [weight=1.0];
	Clk -> "PACKETLEN_2.Clk"	 [weight=1.0];
	Clk -> "IPv4_L1_2.Clk"	 [weight=1.0];
	Clk -> "DMAC_ADDR0_0.Clk"	 [weight=1.0];
	Clk -> "COLLCONF_2.Clk"	 [weight=1.0];
	Clk -> "RXHASH0_3.Clk"	 [weight=1.0];
	Clk -> "IPv4_L1_0.Clk"	 [weight=1.0];
	Clk -> "DMAC_ADDR0_2.Clk"	 [weight=1.0];
	Clk -> "MIICOMMAND2.Clk"	 [weight=1.0];
	Clk -> "IPGT_0.Clk"	 [weight=1.0];
	Clk -> "MIIADDRESS_0.Clk"	 [weight=1.0];
	Clk -> "RXHASH0_0.Clk"	 [weight=1.0];
	Clk -> "PACKETLEN_0.Clk"	 [weight=1.0];
	Clk -> "DMAC_ADDR1_0.Clk"	 [weight=1.0];
	Clk -> "MAC_ADDR0_2.Clk"	 [weight=1.0];
	Clk -> "MIITX_DATA_1.Clk"	 [weight=1.0];
	Clk -> "RXHASH1_0.Clk"	 [weight=1.0];
	Clk -> "CTRLMODER_0.Clk"	 [weight=1.0];
	Clk -> "IPv4_L1_1.Clk"	 [weight=1.0];
	Clk -> "MAC_ADDR0_3.Clk"	 [weight=1.0];
	Clk -> "MIITX_DATA_0.Clk"	 [weight=1.0];
	Clk -> "MIICOMMAND1.Clk"	 [weight=1.0];
	Clk -> "RXHASH0_1.Clk"	 [weight=1.0];
	Clk -> "TXCTRL_0.Clk"	 [weight=1.0];
	Clk -> "IPGR2_0.Clk"	 [weight=1.0];
	Clk -> "MODER_0.Clk"	 [weight=1.0];
	Clk -> "COLLCONF_0.Clk"	 [weight=1.0];
	Clk -> "MIIMODER_0.Clk"	 [weight=1.0];
	Clk -> "RXHASH1_2.Clk"	 [weight=1.0];
	Clk -> "DMAC_ADDR1_1.Clk"	 [weight=1.0];
	Clk -> "TXCTRL_2.Clk"	 [weight=1.0];
	Clk -> "TX_BD_NUM_0.Clk"	 [weight=1.0];
	Clk -> "DMAC_ADDR0_1.Clk"	 [weight=1.0];
	Clk -> "INT_MASK_0.Clk"	 [weight=1.0];
	Clk -> "MAC_ADDR0_1.Clk"	 [weight=1.0];
	Clk -> "MAC_ADDR1_0.Clk"	 [weight=1.0];
	"IPv4_L1_2.SyncReset" -> "IPv4_L1_2.DataOut"	 [weight=2.0];
	TXCTRL_Sel -> TXCTRL_Wr	 [weight=3.0];
	"IPGR1_0.Write" -> "IPGR1_0.DataOut"	 [weight=1.0];
	"PACKETLEN_0.Reset" -> "PACKETLEN_0.DataOut"	 [weight=3.0];
	"RXHASH0_0.DataOut" -> HASH0Out	 [weight=1.0];
	"MAC_ADDR0_2.DataIn" -> "MAC_ADDR0_2.DataOut"	 [weight=1.0];
	"MIITX_DATA_0.Write" -> "MIITX_DATA_0.DataOut"	 [weight=1.0];
	"IPGR2_0.Reset" -> "IPGR2_0.DataOut"	 [weight=3.0];
	"DMAC_ADDR1_1.Write" -> "DMAC_ADDR1_1.DataOut"	 [weight=1.0];
	"PACKETLEN_1.DataIn" -> "PACKETLEN_1.DataOut"	 [weight=1.0];
	NValid_stat -> MIISTATUSOut	 [weight=1.0];
	"DMAC_ADDR1_0.DataOut" -> DMAC_ADDR1Out	 [weight=1.0];
	"PACKETLEN_0.DataOut" -> PACKETLENOut	 [weight=1.0];
	"IPv4_L1_3.Write" -> "IPv4_L1_3.DataOut"	 [weight=1.0];
	"IPGT_0.Reset" -> "IPGT_0.DataOut"	 [weight=3.0];
	dbg_dat -> DataOut	 [weight=1.0];
	"MIITX_DATA_1.DataOut" -> MIITX_DATAOut	 [weight=1.0];
	"MIICOMMAND0.DataOut" -> MIICOMMANDOut	 [weight=1.0];
	"MIIMODER_1.Write" -> "MIIMODER_1.DataOut"	 [weight=1.0];
	"IPGR1_0.Reset" -> "IPGR1_0.DataOut"	 [weight=3.0];
	"MAC_ADDR0_1.Reset" -> "MAC_ADDR0_1.DataOut"	 [weight=3.0];
	CTRLMODER_Sel -> CTRLMODER_Wr	 [weight=1.0];
	"INT_MASK_0.SyncReset" -> "INT_MASK_0.DataOut"	 [weight=2.0];
	"COLLCONF_0.Reset" -> "COLLCONF_0.DataOut"	 [weight=3.0];
	"MAC_ADDR1_0.Reset" -> "MAC_ADDR1_0.DataOut"	 [weight=3.0];
	MIITX_DATA_Wr -> "MIITX_DATA_0.Write"	 [weight=1.0];
	MIITX_DATA_Wr -> "MIITX_DATA_1.Write"	 [weight=1.0];
	IPGR1_Wr -> "IPGR1_0.Write"	 [weight=1.0];
	PACKETLENOut -> r_MaxFL	 [weight=1.0];
	PACKETLENOut -> r_MinFL	 [weight=1.0];
	PACKETLENOut -> DataOut	 [weight=1.0];
	SetTxCIrq_sync2 -> SetTxCIrq	 [weight=1.0];
	SetTxCIrq_sync2 -> SetTxCIrq_sync3	 [weight=1.0];
	SetTxCIrq_sync2 -> ResetTxCIrq_sync1	 [weight=1.0];
	"MIIMODER_1.SyncReset" -> "MIIMODER_1.DataOut"	 [weight=2.0];
	"IPv4_L1_1.DataIn" -> "IPv4_L1_1.DataOut"	 [weight=1.0];
	"TXCTRL_0.Write" -> "TXCTRL_0.DataOut"	 [weight=1.0];
	"MIITX_DATA_0.DataOut" -> MIITX_DATAOut	 [weight=1.0];
	SetTxCIrq_sync1 -> SetTxCIrq_sync2	 [weight=1.0];
	SetTxCIrq_sync1 -> ResetTxCIrq_sync2	 [weight=1.0];
	"MODER_2.DataOut" -> MODEROut	 [weight=1.0];
	"MAC_ADDR1_0.SyncReset" -> "MAC_ADDR1_0.DataOut"	 [weight=2.0];
	"RXHASH0_2.Write" -> "RXHASH0_2.DataOut"	 [weight=1.0];
	MAC_ADDR1_Sel -> MAC_ADDR1_Wr	 [weight=2.0];
	"IPGR2_0.DataOut" -> IPGR2Out	 [weight=1.0];
	"COLLCONF_2.DataOut" -> COLLCONFOut	 [weight=1.0];
	IPGT_Wr -> "IPGT_0.Write"	 [weight=1.0];
	"IPGT_0.DataIn" -> "IPGT_0.DataOut"	 [weight=1.0];
	ResetRxCIrq_sync3 -> SetRxCIrq_rxclk	 [weight=1.0];
	ResetRxCIrq_sync2 -> ResetRxCIrq_sync3	 [weight=1.0];
	ResetRxCIrq_sync2 -> SetRxCIrq_rxclk	 [weight=1.0];
	ResetRxCIrq_sync1 -> ResetRxCIrq_sync2	 [weight=1.0];
	MIISTATUSOut -> DataOut	 [weight=1.0];
	"CTRLMODER_0.Write" -> "CTRLMODER_0.DataOut"	 [weight=1.0];
	"MODER_1.DataIn" -> "MODER_1.DataOut"	 [weight=1.0];
	"IPv4_L1_0.DataOut" -> IPv4_L1_out	 [weight=1.0];
	"RXHASH1_3.Reset" -> "RXHASH1_3.DataOut"	 [weight=3.0];
	"MIICOMMAND1.DataIn" -> "MIICOMMAND1.DataOut"	 [weight=1.0];
	"MODER_0.Write" -> "MODER_0.DataOut"	 [weight=1.0];
	"TXCTRL_2.SyncReset" -> "TXCTRL_2.DataOut"	 [weight=2.0];
	COLLCONFOut -> DataOut	 [weight=1.0];
	COLLCONFOut -> r_CollValid	 [weight=1.0];
	COLLCONFOut -> r_MaxRet	 [weight=1.0];
	"PACKETLEN_3.DataIn" -> "PACKETLEN_3.DataOut"	 [weight=1.0];
	"MAC_ADDR0_0.DataIn" -> "MAC_ADDR0_0.DataOut"	 [weight=1.0];
	"MIICOMMAND1.Reset" -> "MIICOMMAND1.DataOut"	 [weight=3.0];
	MIIMODEROut -> r_MiiNoPre	 [weight=1.0];
	MIIMODEROut -> r_ClkDiv	 [weight=1.0];
	MIIMODEROut -> DataOut	 [weight=1.0];
	Busy_IRQ -> irq_busy	 [weight=2.0];
	"MODER_1.Write" -> "MODER_1.DataOut"	 [weight=1.0];
	"RXHASH1_3.SyncReset" -> "RXHASH1_3.DataOut"	 [weight=2.0];
	"TX_BD_NUM_0.DataIn" -> "TX_BD_NUM_0.DataOut"	 [weight=1.0];
	"PACKETLEN_2.SyncReset" -> "PACKETLEN_2.DataOut"	 [weight=2.0];
	"IPv4_L1_1.SyncReset" -> "IPv4_L1_1.DataOut"	 [weight=2.0];
	"MIIRX_DATA.DataOut" -> MIIRX_DATAOut	 [weight=1.0];
	"TXCTRL_2.Write" -> "TXCTRL_2.DataOut"	 [weight=1.0];
	"RXHASH0_0.SyncReset" -> "RXHASH0_0.DataOut"	 [weight=2.0];
	"PACKETLEN_0.SyncReset" -> "PACKETLEN_0.DataOut"	 [weight=2.0];
	"IPv4_L1_3.Reset" -> "IPv4_L1_3.DataOut"	 [weight=3.0];
	"IPGT_0.Write" -> "IPGT_0.DataOut"	 [weight=1.0];
	"MAC_ADDR0_0.SyncReset" -> "MAC_ADDR0_0.DataOut"	 [weight=2.0];
	"DMAC_ADDR1_1.DataOut" -> DMAC_ADDR1Out	 [weight=1.0];
	CTRLMODER_Wr -> "CTRLMODER_0.Write"	 [weight=1.0];
	DMAC_ADDR1_Wr -> "DMAC_ADDR1_1.Write"	 [weight=1.0];
	DMAC_ADDR1_Wr -> "DMAC_ADDR1_0.Write"	 [weight=1.0];
	"MIIADDRESS_0.DataIn" -> "MIIADDRESS_0.DataOut"	 [weight=1.0];
	"MAC_ADDR0_2.Reset" -> "MAC_ADDR0_2.DataOut"	 [weight=3.0];
	"MAC_ADDR0_3.Reset" -> "MAC_ADDR0_3.DataOut"	 [weight=3.0];
	MAC_ADDR1Out -> r_MAC	 [weight=1.0];
	MAC_ADDR1Out -> DataOut	 [weight=1.0];
	"DMAC_ADDR0_2.Write" -> "DMAC_ADDR0_2.DataOut"	 [weight=1.0];
	"MIITX_DATA_0.DataIn" -> "MIITX_DATA_0.DataOut"	 [weight=1.0];
	"MODER_2.Write" -> "MODER_2.DataOut"	 [weight=1.0];
	"INT_MASK_0.Reset" -> "INT_MASK_0.DataOut"	 [weight=3.0];
	"PACKETLEN_0.Write" -> "PACKETLEN_0.DataOut"	 [weight=1.0];
	"MAC_ADDR0_3.Write" -> "MAC_ADDR0_3.DataOut"	 [weight=1.0];
	"DMAC_ADDR1_0.Write" -> "DMAC_ADDR1_0.DataOut"	 [weight=1.0];
	"MIIRX_DATA.SyncReset" -> "MIIRX_DATA.DataOut"	 [weight=2.0];
	"RXHASH0_3.DataOut" -> HASH0Out	 [weight=1.0];
	"MIIRX_DATA.Reset" -> "MIIRX_DATA.DataOut"	 [weight=3.0];
	"IPGR2_0.DataIn" -> "IPGR2_0.DataOut"	 [weight=1.0];
	"TX_BD_NUM_0.Reset" -> "TX_BD_NUM_0.DataOut"	 [weight=3.0];
	Busy_stat -> MIISTATUSOut	 [weight=1.0];
	RStatStart -> "MIICOMMAND1.SyncReset"	 [weight=1.0];
	"CTRLMODER_0.DataOut" -> CTRLMODEROut	 [weight=1.0];
	DMAC_ADDR1Out -> r_DMAC	 [weight=1.0];
	"RXHASH0_1.DataOut" -> HASH0Out	 [weight=1.0];
	"IPGT_0.SyncReset" -> "IPGT_0.DataOut"	 [weight=2.0];
	"MIICOMMAND2.DataOut" -> MIICOMMANDOut	 [weight=1.0];
	"IPv4_L1_3.DataOut" -> IPv4_L1_out	 [weight=1.0];
	"MAC_ADDR1_1.DataOut" -> MAC_ADDR1Out	 [weight=1.0];
	HASH0_Wr -> "RXHASH0_2.Write"	 [weight=1.0];
	HASH0_Wr -> "RXHASH0_0.Write"	 [weight=1.0];
	HASH0_Wr -> "RXHASH0_1.Write"	 [weight=1.0];
	HASH0_Wr -> "RXHASH0_3.Write"	 [weight=1.0];
	"CTRLMODER_0.Reset" -> "CTRLMODER_0.DataOut"	 [weight=3.0];
	IPGR2Out -> r_IPGR2	 [weight=1.0];
	IPGR2Out -> DataOut	 [weight=1.0];
	IPv4_L1_out -> DataOut	 [weight=1.0];
	"MODER_1.SyncReset" -> "MODER_1.DataOut"	 [weight=2.0];
	COLLCONF_Sel -> COLLCONF_Wr	 [weight=2.0];
	Cs -> Write	 [weight=1.0];
	Cs -> Read	 [weight=1.0];
	"DMAC_ADDR0_2.Reset" -> "DMAC_ADDR0_2.DataOut"	 [weight=3.0];
	"DMAC_ADDR0_3.Reset" -> "DMAC_ADDR0_3.DataOut"	 [weight=3.0];
	"DMAC_ADDR0_0.SyncReset" -> "DMAC_ADDR0_0.DataOut"	 [weight=2.0];
	IPGR1_Sel -> IPGR1_Wr	 [weight=1.0];
	"RXHASH0_1.Reset" -> "RXHASH0_1.DataOut"	 [weight=3.0];
	MAC_ADDR0_Sel -> MAC_ADDR0_Wr	 [weight=4.0];
	DMAC_ADDR0Out -> r_DMAC	 [weight=1.0];
	Write -> DMAC_ADDR0_Wr	 [weight=4.0];
	Write -> MAC_ADDR1_Wr	 [weight=2.0];
	Write -> IPv4_L1_Wr	 [weight=4.0];
	Write -> MIIMODER_Wr	 [weight=2.0];
	Write -> MIIADDRESS_Wr	 [weight=2.0];
	Write -> COLLCONF_Wr	 [weight=2.0];
	Write -> TXCTRL_Wr	 [weight=3.0];
	Write -> HASH1_Wr	 [weight=4.0];
	Write -> MIICOMMAND_Wr	 [weight=1.0];
	Write -> MAC_ADDR0_Wr	 [weight=4.0];
	Write -> MODER_Wr	 [weight=3.0];
	Write -> MIITX_DATA_Wr	 [weight=2.0];
	Write -> IPGR1_Wr	 [weight=1.0];
	Write -> IPGT_Wr	 [weight=1.0];
	Write -> CTRLMODER_Wr	 [weight=1.0];
	Write -> DMAC_ADDR1_Wr	 [weight=2.0];
	Write -> HASH0_Wr	 [weight=4.0];
	Write -> IPGR2_Wr	 [weight=1.0];
	Write -> PACKETLEN_Wr	 [weight=4.0];
	Write -> TX_BD_NUM_Wr	 [weight=1.0];
	Write -> INT_SOURCE_Wr	 [weight=1.0];
	Write -> INT_MASK_Wr	 [weight=1.0];
	"MIITX_DATA_1.Write" -> "MIITX_DATA_1.DataOut"	 [weight=1.0];
	"IPv4_L1_0.SyncReset" -> "IPv4_L1_0.DataOut"	 [weight=2.0];
	"MIIADDRESS_0.Reset" -> "MIIADDRESS_0.DataOut"	 [weight=3.0];
	"RXHASH1_2.SyncReset" -> "RXHASH1_2.DataOut"	 [weight=2.0];
	IPGR2_Sel -> IPGR2_Wr	 [weight=1.0];
	"COLLCONF_0.Write" -> "COLLCONF_0.DataOut"	 [weight=1.0];
	Address -> DMAC_ADDR1_Sel	 [weight=1.0];
	Address -> HASH0_Sel	 [weight=1.0];
	Address -> INT_SOURCE_Sel	 [weight=1.0];
	Address -> MIITX_DATA_Sel	 [weight=1.0];
	Address -> TXCTRL_Sel	 [weight=1.0];
	Address -> CTRLMODER_Sel	 [weight=1.0];
	Address -> RXCTRL_Sel	 [weight=1.0];
	Address -> MAC_ADDR1_Sel	 [weight=1.0];
	Address -> DataOut	 [weight=24.0];
	Address -> COLLCONF_Sel	 [weight=1.0];
	Address -> IPGR1_Sel	 [weight=1.0];
	Address -> MAC_ADDR0_Sel	 [weight=1.0];
	Address -> IPGR2_Sel	 [weight=1.0];
	Address -> MIIMODER_Sel	 [weight=1.0];
	Address -> PACKETLEN_Sel	 [weight=1.0];
	Address -> TX_BD_NUM_Sel	 [weight=1.0];
	Address -> INT_MASK_Sel	 [weight=1.0];
	Address -> IPv4_L1_Sel	 [weight=1.0];
	Address -> DMAC_ADDR0_Sel	 [weight=1.0];
	Address -> MODER_Sel	 [weight=1.0];
	Address -> MIIADDRESS_Sel	 [weight=1.0];
	Address -> MIICOMMAND_Sel	 [weight=1.0];
	Address -> HASH1_Sel	 [weight=1.0];
	Address -> DBG_REG_Sel	 [weight=1.0];
	Address -> IPGT_Sel	 [weight=1.0];
	"CTRLMODER_0.SyncReset" -> "CTRLMODER_0.DataOut"	 [weight=2.0];
	MIIMODER_Sel -> MIIMODER_Wr	 [weight=2.0];
	"TXCTRL_1.Reset" -> "TXCTRL_1.DataOut"	 [weight=3.0];
	"MIICOMMAND0.DataIn" -> "MIICOMMAND0.DataOut"	 [weight=1.0];
	"DMAC_ADDR0_1.SyncReset" -> "DMAC_ADDR0_1.DataOut"	 [weight=2.0];
	"MIITX_DATA_0.SyncReset" -> "MIITX_DATA_0.DataOut"	 [weight=2.0];
	PACKETLEN_Sel -> PACKETLEN_Wr	 [weight=4.0];
	"MIICOMMAND2.Write" -> "MIICOMMAND2.DataOut"	 [weight=1.0];
	"RXHASH0_2.DataIn" -> "RXHASH0_2.DataOut"	 [weight=1.0];
	"RXHASH1_0.DataOut" -> HASH1Out	 [weight=1.0];
	"DMAC_ADDR1_1.SyncReset" -> "DMAC_ADDR1_1.DataOut"	 [weight=2.0];
	SetRxCIrq_rxclk -> SetRxCIrq_sync1	 [weight=1.0];
	"MIICOMMAND2.DataIn" -> "MIICOMMAND2.DataOut"	 [weight=1.0];
	"DMAC_ADDR0_3.SyncReset" -> "DMAC_ADDR0_3.DataOut"	 [weight=2.0];
	"TXCTRL_2.DataIn" -> "TXCTRL_2.DataOut"	 [weight=1.0];
	"MIIADDRESS_0.Write" -> "MIIADDRESS_0.DataOut"	 [weight=1.0];
	"MAC_ADDR1_1.Write" -> "MAC_ADDR1_1.DataOut"	 [weight=1.0];
	MIICOMMANDOut -> r_RStat	 [weight=1.0];
	MIICOMMANDOut -> r_ScanStat	 [weight=1.0];
	MIICOMMANDOut -> DataOut	 [weight=1.0];
	MIICOMMANDOut -> r_WCtrlData	 [weight=1.0];
	"IPGT_0.DataOut" -> IPGTOut	 [weight=1.0];
	"MIITX_DATA_0.Reset" -> "MIITX_DATA_0.DataOut"	 [weight=3.0];
	TX_BD_NUM_Sel -> TX_BD_NUM_Wr	 [weight=1.0];
	INT_MASK_Sel -> INT_MASK_Wr	 [weight=1.0];
	MIIADDRESSOut -> DataOut	 [weight=1.0];
	MIIADDRESSOut -> r_RGAD	 [weight=1.0];
	MIIADDRESSOut -> r_FIAD	 [weight=1.0];
	"RXHASH0_0.Write" -> "RXHASH0_0.DataOut"	 [weight=1.0];
	"COLLCONF_2.DataIn" -> "COLLCONF_2.DataOut"	 [weight=1.0];
	"MIIMODER_0.Reset" -> "MIIMODER_0.DataOut"	 [weight=3.0];
	Reset -> irq_busy	 [weight=3.0];
	Reset -> "PACKETLEN_2.Reset"	 [weight=1.0];
	Reset -> "MIITX_DATA_1.Reset"	 [weight=1.0];
	Reset -> "PACKETLEN_3.Reset"	 [weight=1.0];
	Reset -> SetTxCIrq	 [weight=2.0];
	Reset -> "TXCTRL_2.Reset"	 [weight=1.0];
	Reset -> "PACKETLEN_1.Reset"	 [weight=1.0];
	Reset -> "MIICOMMAND2.Reset"	 [weight=1.0];
	Reset -> SetRxCIrq	 [weight=2.0];
	Reset -> SetRxCIrq_sync1	 [weight=2.0];
	Reset -> SetRxCIrq_sync2	 [weight=2.0];
	Reset -> SetRxCIrq_sync3	 [weight=2.0];
	Reset -> "MIICOMMAND0.Reset"	 [weight=1.0];
	Reset -> irq_rxe	 [weight=3.0];
	Reset -> irq_rxb	 [weight=3.0];
	Reset -> irq_txb	 [weight=3.0];
	Reset -> irq_txc	 [weight=3.0];
	Reset -> "RXHASH0_3.Reset"	 [weight=1.0];
	Reset -> irq_txe	 [weight=3.0];
	Reset -> "MODER_0.Reset"	 [weight=1.0];
	Reset -> "MIIMODER_1.Reset"	 [weight=1.0];
	Reset -> "IPv4_L1_2.Reset"	 [weight=1.0];
	Reset -> "RXHASH0_0.Reset"	 [weight=1.0];
	Reset -> "COLLCONF_2.Reset"	 [weight=1.0];
	Reset -> SetTxCIrq_txclk	 [weight=3.0];
	Reset -> "DMAC_ADDR0_1.Reset"	 [weight=1.0];
	Reset -> "DMAC_ADDR1_1.Reset"	 [weight=1.0];
	Reset -> "DMAC_ADDR0_0.Reset"	 [weight=1.0];
	Reset -> "RXHASH1_1.Reset"	 [weight=1.0];
	Reset -> "PACKETLEN_0.Reset"	 [weight=1.0];
	Reset -> "IPGR2_0.Reset"	 [weight=1.0];
	Reset -> "IPGT_0.Reset"	 [weight=1.0];
	Reset -> "IPGR1_0.Reset"	 [weight=1.0];
	Reset -> "MAC_ADDR0_1.Reset"	 [weight=1.0];
	Reset -> "COLLCONF_0.Reset"	 [weight=1.0];
	Reset -> "MAC_ADDR1_0.Reset"	 [weight=1.0];
	Reset -> SetTxCIrq_sync2	 [weight=2.0];
	Reset -> SetTxCIrq_sync1	 [weight=2.0];
	Reset -> ResetRxCIrq_sync3	 [weight=2.0];
	Reset -> ResetRxCIrq_sync2	 [weight=2.0];
	Reset -> ResetRxCIrq_sync1	 [weight=2.0];
	Reset -> "RXHASH1_3.Reset"	 [weight=1.0];
	Reset -> "MIICOMMAND1.Reset"	 [weight=1.0];
	Reset -> "IPv4_L1_3.Reset"	 [weight=1.0];
	Reset -> "MAC_ADDR0_2.Reset"	 [weight=1.0];
	Reset -> "MAC_ADDR0_3.Reset"	 [weight=1.0];
	Reset -> "INT_MASK_0.Reset"	 [weight=1.0];
	Reset -> "MIIRX_DATA.Reset"	 [weight=1.0];
	Reset -> "TX_BD_NUM_0.Reset"	 [weight=1.0];
	Reset -> "CTRLMODER_0.Reset"	 [weight=1.0];
	Reset -> "DMAC_ADDR0_2.Reset"	 [weight=1.0];
	Reset -> "DMAC_ADDR0_3.Reset"	 [weight=1.0];
	Reset -> "RXHASH0_1.Reset"	 [weight=1.0];
	Reset -> "MIIADDRESS_0.Reset"	 [weight=1.0];
	Reset -> "TXCTRL_1.Reset"	 [weight=1.0];
	Reset -> SetRxCIrq_rxclk	 [weight=3.0];
	Reset -> "MIITX_DATA_0.Reset"	 [weight=1.0];
	Reset -> "MIIMODER_0.Reset"	 [weight=1.0];
	Reset -> "IPv4_L1_0.Reset"	 [weight=1.0];
	Reset -> "MIIADDRESS_1.Reset"	 [weight=1.0];
	Reset -> "DMAC_ADDR1_0.Reset"	 [weight=1.0];
	Reset -> "RXHASH0_2.Reset"	 [weight=1.0];
	Reset -> "TXCTRL_0.Reset"	 [weight=1.0];
	Reset -> "RXHASH1_0.Reset"	 [weight=1.0];
	Reset -> SetTxCIrq_sync3	 [weight=2.0];
	Reset -> "MAC_ADDR1_1.Reset"	 [weight=1.0];
	Reset -> "RXHASH1_2.Reset"	 [weight=1.0];
	Reset -> "IPv4_L1_1.Reset"	 [weight=1.0];
	Reset -> "MODER_1.Reset"	 [weight=1.0];
	Reset -> irq_rxc	 [weight=3.0];
	Reset -> "MODER_2.Reset"	 [weight=1.0];
	Reset -> "MAC_ADDR0_0.Reset"	 [weight=1.0];
	Reset -> ResetTxCIrq_sync2	 [weight=2.0];
	Reset -> ResetTxCIrq_sync1	 [weight=2.0];
	"RXHASH1_1.DataIn" -> "RXHASH1_1.DataOut"	 [weight=1.0];
	"MIITX_DATA_1.SyncReset" -> "MIITX_DATA_1.DataOut"	 [weight=2.0];
	TXCTRLOut -> r_TxPauseTV	 [weight=1.0];
	TXCTRLOut -> DataOut	 [weight=1.0];
	TXCTRLOut -> r_TxPauseRq	 [weight=1.0];
	IPv4_L1_Sel -> IPv4_L1_Wr	 [weight=4.0];
	"COLLCONF_2.SyncReset" -> "COLLCONF_2.DataOut"	 [weight=2.0];
	"RXHASH0_1.Write" -> "RXHASH0_1.DataOut"	 [weight=1.0];
	"COLLCONF_2.Write" -> "COLLCONF_2.DataOut"	 [weight=1.0];
	"MAC_ADDR0_2.Write" -> "MAC_ADDR0_2.DataOut"	 [weight=1.0];
	"IPv4_L1_0.Reset" -> "IPv4_L1_0.DataOut"	 [weight=3.0];
	"TXCTRL_0.SyncReset" -> "TXCTRL_0.DataOut"	 [weight=2.0];
	"MIIADDRESS_1.Reset" -> "MIIADDRESS_1.DataOut"	 [weight=3.0];
	"DMAC_ADDR1_0.Reset" -> "DMAC_ADDR1_0.DataOut"	 [weight=3.0];
	RstTxPauseRq -> "TXCTRL_2.SyncReset"	 [weight=1.0];
	"DMAC_ADDR1_0.SyncReset" -> "DMAC_ADDR1_0.DataOut"	 [weight=2.0];
	DMAC_ADDR0_Sel -> DMAC_ADDR0_Wr	 [weight=4.0];
	"MIICOMMAND1.DataOut" -> MIICOMMANDOut	 [weight=1.0];
	"RXHASH0_2.Reset" -> "RXHASH0_2.DataOut"	 [weight=3.0];
	"MAC_ADDR0_2.DataOut" -> MAC_ADDR0Out	 [weight=1.0];
	"DMAC_ADDR0_1.DataIn" -> "DMAC_ADDR0_1.DataOut"	 [weight=1.0];
	TxE_IRQ -> irq_txe	 [weight=2.0];
	"IPv4_L1_1.Write" -> "IPv4_L1_1.DataOut"	 [weight=1.0];
	"CTRLMODER_0.DataIn" -> "CTRLMODER_0.DataOut"	 [weight=1.0];
	"RXHASH1_1.SyncReset" -> "RXHASH1_1.DataOut"	 [weight=2.0];
	"DMAC_ADDR1_1.DataIn" -> "DMAC_ADDR1_1.DataOut"	 [weight=1.0];
	"TXCTRL_0.Reset" -> "TXCTRL_0.DataOut"	 [weight=3.0];
	IPGR2_Wr -> "IPGR2_0.Write"	 [weight=1.0];
	Prsd -> "MIIRX_DATA.DataIn"	 [weight=1.0];
	"MAC_ADDR0_1.SyncReset" -> "MAC_ADDR0_1.DataOut"	 [weight=2.0];
	SetPauseTimer -> SetRxCIrq_rxclk	 [weight=2.0];
	"PACKETLEN_1.SyncReset" -> "PACKETLEN_1.DataOut"	 [weight=2.0];
	"TXCTRL_2.DataOut" -> TXCTRLOut	 [weight=1.0];
	MIIRX_DATA_Wr -> "MIIRX_DATA.Write"	 [weight=1.0];
	HASH1Out -> r_HASH1	 [weight=1.0];
	HASH1Out -> DataOut	 [weight=1.0];
	MIITX_DATAOut -> r_CtrlData	 [weight=1.0];
	MIITX_DATAOut -> DataOut	 [weight=1.0];
	"MIICOMMAND2.SyncReset" -> "MIICOMMAND2.DataOut"	 [weight=2.0];
	PACKETLEN_Wr -> "PACKETLEN_3.Write"	 [weight=1.0];
	PACKETLEN_Wr -> "PACKETLEN_1.Write"	 [weight=1.0];
	PACKETLEN_Wr -> "PACKETLEN_2.Write"	 [weight=1.0];
	PACKETLEN_Wr -> "PACKETLEN_0.Write"	 [weight=1.0];
	"MAC_ADDR0_1.DataIn" -> "MAC_ADDR0_1.DataOut"	 [weight=1.0];
	"MAC_ADDR1_1.SyncReset" -> "MAC_ADDR1_1.DataOut"	 [weight=2.0];
	TX_BD_NUM_Wr -> "TX_BD_NUM_0.Write"	 [weight=1.0];
	"RXHASH1_0.Reset" -> "RXHASH1_0.DataOut"	 [weight=3.0];
	RxE_IRQ -> irq_rxe	 [weight=2.0];
	SetTxCIrq_sync3 -> SetTxCIrq	 [weight=1.0];
	MODEROut -> r_DlyCrcEn	 [weight=1.0];
	MODEROut -> r_CrcEn	 [weight=1.0];
	MODEROut -> r_NoPre	 [weight=1.0];
	MODEROut -> r_Pad	 [weight=1.0];
	MODEROut -> r_NoBckof	 [weight=1.0];
	MODEROut -> r_Iam	 [weight=1.0];
	MODEROut -> r_Bro	 [weight=1.0];
	MODEROut -> r_Pro	 [weight=1.0];
	MODEROut -> r_RxEn	 [weight=1.0];
	MODEROut -> r_FullD	 [weight=1.0];
	MODEROut -> r_HugEn	 [weight=1.0];
	MODEROut -> r_TxEn	 [weight=1.0];
	MODEROut -> r_LoopBck	 [weight=1.0];
	MODEROut -> DataOut	 [weight=1.0];
	MODEROut -> r_IFG	 [weight=1.0];
	MODEROut -> r_RecSmall	 [weight=1.0];
	MODEROut -> r_ExDfrEn	 [weight=1.0];
	r_TxFlow -> SetTxCIrq_txclk	 [weight=2.0];
	"IPv4_L1_2.DataOut" -> IPv4_L1_out	 [weight=1.0];
	"RXHASH0_2.SyncReset" -> "RXHASH0_2.DataOut"	 [weight=2.0];
	"RXHASH0_3.Write" -> "RXHASH0_3.DataOut"	 [weight=1.0];
	"COLLCONF_0.SyncReset" -> "COLLCONF_0.DataOut"	 [weight=2.0];
	"MAC_ADDR1_1.Reset" -> "MAC_ADDR1_1.DataOut"	 [weight=3.0];
	"IPGR2_0.Write" -> "IPGR2_0.DataOut"	 [weight=1.0];
	LinkFail -> MIISTATUSOut	 [weight=1.0];
	TxB_IRQ -> irq_txb	 [weight=2.0];
	"MIIMODER_1.DataIn" -> "MIIMODER_1.DataOut"	 [weight=1.0];
	"IPGR1_0.SyncReset" -> "IPGR1_0.DataOut"	 [weight=2.0];
	"RXHASH1_2.Reset" -> "RXHASH1_2.DataOut"	 [weight=3.0];
	"MODER_0.DataIn" -> "MODER_0.DataOut"	 [weight=1.0];
	"MODER_0.SyncReset" -> "MODER_0.DataOut"	 [weight=2.0];
	MODER_Sel -> MODER_Wr	 [weight=3.0];
	"MIIRX_DATA.DataIn" -> "MIIRX_DATA.DataOut"	 [weight=1.0];
	"RXHASH1_3.DataOut" -> HASH1Out	 [weight=1.0];
	IPGR1Out -> r_IPGR1	 [weight=1.0];
	IPGR1Out -> DataOut	 [weight=1.0];
	"MIIADDRESS_0.DataOut" -> MIIADDRESSOut	 [weight=1.0];
	"MIIADDRESS_1.SyncReset" -> "MIIADDRESS_1.DataOut"	 [weight=2.0];
	MIIADDRESS_Sel -> MIIADDRESS_Wr	 [weight=2.0];
	"IPv4_L1_1.Reset" -> "IPv4_L1_1.DataOut"	 [weight=3.0];
	"MODER_1.Reset" -> "MODER_1.DataOut"	 [weight=3.0];
	"RXHASH1_1.Write" -> "RXHASH1_1.DataOut"	 [weight=1.0];
	irq_rxc -> INT_SOURCEOut	 [weight=1.0];
	irq_rxc -> int_o	 [weight=1.0];
	"DMAC_ADDR1_0.DataIn" -> "DMAC_ADDR1_0.DataOut"	 [weight=1.0];
	INT_SOURCE_Wr -> irq_busy	 [weight=1.0];
	INT_SOURCE_Wr -> irq_rxe	 [weight=1.0];
	INT_SOURCE_Wr -> irq_rxb	 [weight=1.0];
	INT_SOURCE_Wr -> irq_txb	 [weight=1.0];
	INT_SOURCE_Wr -> irq_txc	 [weight=1.0];
	INT_SOURCE_Wr -> irq_txe	 [weight=1.0];
	INT_SOURCE_Wr -> irq_rxc	 [weight=1.0];
	"MIIADDRESS_1.Write" -> "MIIADDRESS_1.DataOut"	 [weight=1.0];
	Read -> DataOut	 [weight=25.0];
	"MODER_2.Reset" -> "MODER_2.DataOut"	 [weight=3.0];
	"DMAC_ADDR0_3.DataOut" -> DMAC_ADDR0Out	 [weight=1.0];
	"TXCTRL_0.DataIn" -> "TXCTRL_0.DataOut"	 [weight=1.0];
	INT_MASK_Wr -> "INT_MASK_0.Write"	 [weight=1.0];
	"RXHASH1_2.DataOut" -> HASH1Out	 [weight=1.0];
	"DMAC_ADDR0_1.DataOut" -> DMAC_ADDR0Out	 [weight=1.0];
	MIICOMMAND_Sel -> MIICOMMAND_Wr	 [weight=1.0];
	"MAC_ADDR0_0.Reset" -> "MAC_ADDR0_0.DataOut"	 [weight=3.0];
	"DMAC_ADDR0_3.Write" -> "DMAC_ADDR0_3.DataOut"	 [weight=1.0];
	"TXCTRL_1.Write" -> "TXCTRL_1.DataOut"	 [weight=1.0];
	HASH1_Sel -> HASH1_Wr	 [weight=4.0];
	IPGT_Sel -> IPGT_Wr	 [weight=1.0];
	"DMAC_ADDR0_0.DataIn" -> "DMAC_ADDR0_0.DataOut"	 [weight=1.0];
	ResetTxCIrq_sync2 -> SetTxCIrq_txclk	 [weight=1.0];
	"IPGR1_0.DataIn" -> "IPGR1_0.DataOut"	 [weight=1.0];
	"DMAC_ADDR0_3.DataIn" -> "DMAC_ADDR0_3.DataOut"	 [weight=1.0];
}
