Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Mar 20 07:31:35 2023
| Host         : ubuntu running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file uart_wrapper_timing_summary_routed.rpt -pb uart_wrapper_timing_summary_routed.pb -rpx uart_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.609        0.000                      0                  509        0.140        0.000                      0                  509        3.500        0.000                       0                   190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.609        0.000                      0                  509        0.140        0.000                      0                  509        3.500        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.252ns (30.957%)  route 2.792ns (69.043%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.865     5.939    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y95        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.478     6.417 r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/Q
                         net (fo=31, routed)          0.735     7.151    uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current[2]
    SLICE_X110Y96        LUT3 (Prop_lut3_I0_O)        0.324     7.475 r  uart_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM[3]_i_3/O
                         net (fo=2, routed)           0.521     7.996    uart_i/uart_top_0/inst/UART_RX_INST/wRxDone
    SLICE_X109Y90        LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.565     8.888    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.124     9.012 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.971     9.983    uart_i/uart_top_0/inst/rBuffer
    SLICE_X104Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.609    13.373    uart_i/uart_top_0/inst/iClk
    SLICE_X104Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[24]/C
                         clock pessimism              0.423    13.797    
                         clock uncertainty           -0.035    13.761    
    SLICE_X104Y95        FDRE (Setup_fdre_C_CE)      -0.169    13.592    uart_i/uart_top_0/inst/rBuffer_reg[24]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.252ns (30.957%)  route 2.792ns (69.043%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.865     5.939    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y95        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.478     6.417 r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/Q
                         net (fo=31, routed)          0.735     7.151    uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current[2]
    SLICE_X110Y96        LUT3 (Prop_lut3_I0_O)        0.324     7.475 r  uart_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM[3]_i_3/O
                         net (fo=2, routed)           0.521     7.996    uart_i/uart_top_0/inst/UART_RX_INST/wRxDone
    SLICE_X109Y90        LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.565     8.888    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.124     9.012 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.971     9.983    uart_i/uart_top_0/inst/rBuffer
    SLICE_X104Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.609    13.373    uart_i/uart_top_0/inst/iClk
    SLICE_X104Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[25]/C
                         clock pessimism              0.423    13.797    
                         clock uncertainty           -0.035    13.761    
    SLICE_X104Y95        FDRE (Setup_fdre_C_CE)      -0.169    13.592    uart_i/uart_top_0/inst/rBuffer_reg[25]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.252ns (30.957%)  route 2.792ns (69.043%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.865     5.939    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y95        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.478     6.417 r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/Q
                         net (fo=31, routed)          0.735     7.151    uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current[2]
    SLICE_X110Y96        LUT3 (Prop_lut3_I0_O)        0.324     7.475 r  uart_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM[3]_i_3/O
                         net (fo=2, routed)           0.521     7.996    uart_i/uart_top_0/inst/UART_RX_INST/wRxDone
    SLICE_X109Y90        LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.565     8.888    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.124     9.012 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.971     9.983    uart_i/uart_top_0/inst/rBuffer
    SLICE_X104Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.609    13.373    uart_i/uart_top_0/inst/iClk
    SLICE_X104Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[32]/C
                         clock pessimism              0.423    13.797    
                         clock uncertainty           -0.035    13.761    
    SLICE_X104Y95        FDRE (Setup_fdre_C_CE)      -0.169    13.592    uart_i/uart_top_0/inst/rBuffer_reg[32]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.252ns (30.957%)  route 2.792ns (69.043%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.865     5.939    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y95        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.478     6.417 r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/Q
                         net (fo=31, routed)          0.735     7.151    uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current[2]
    SLICE_X110Y96        LUT3 (Prop_lut3_I0_O)        0.324     7.475 r  uart_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM[3]_i_3/O
                         net (fo=2, routed)           0.521     7.996    uart_i/uart_top_0/inst/UART_RX_INST/wRxDone
    SLICE_X109Y90        LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.565     8.888    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.124     9.012 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.971     9.983    uart_i/uart_top_0/inst/rBuffer
    SLICE_X104Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.609    13.373    uart_i/uart_top_0/inst/iClk
    SLICE_X104Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[33]/C
                         clock pessimism              0.423    13.797    
                         clock uncertainty           -0.035    13.761    
    SLICE_X104Y95        FDRE (Setup_fdre_C_CE)      -0.169    13.592    uart_i/uart_top_0/inst/rBuffer_reg[33]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.252ns (30.957%)  route 2.792ns (69.043%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.865     5.939    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y95        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.478     6.417 r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/Q
                         net (fo=31, routed)          0.735     7.151    uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current[2]
    SLICE_X110Y96        LUT3 (Prop_lut3_I0_O)        0.324     7.475 r  uart_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM[3]_i_3/O
                         net (fo=2, routed)           0.521     7.996    uart_i/uart_top_0/inst/UART_RX_INST/wRxDone
    SLICE_X109Y90        LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.565     8.888    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.124     9.012 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.971     9.983    uart_i/uart_top_0/inst/rBuffer
    SLICE_X104Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.609    13.373    uart_i/uart_top_0/inst/iClk
    SLICE_X104Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[40]/C
                         clock pessimism              0.423    13.797    
                         clock uncertainty           -0.035    13.761    
    SLICE_X104Y95        FDRE (Setup_fdre_C_CE)      -0.169    13.592    uart_i/uart_top_0/inst/rBuffer_reg[40]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.609ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.252ns (30.957%)  route 2.792ns (69.043%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.865     5.939    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y95        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.478     6.417 r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/Q
                         net (fo=31, routed)          0.735     7.151    uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current[2]
    SLICE_X110Y96        LUT3 (Prop_lut3_I0_O)        0.324     7.475 r  uart_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM[3]_i_3/O
                         net (fo=2, routed)           0.521     7.996    uart_i/uart_top_0/inst/UART_RX_INST/wRxDone
    SLICE_X109Y90        LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.565     8.888    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.124     9.012 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.971     9.983    uart_i/uart_top_0/inst/rBuffer
    SLICE_X104Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.609    13.373    uart_i/uart_top_0/inst/iClk
    SLICE_X104Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[41]/C
                         clock pessimism              0.423    13.797    
                         clock uncertainty           -0.035    13.761    
    SLICE_X104Y95        FDRE (Setup_fdre_C_CE)      -0.169    13.592    uart_i/uart_top_0/inst/rBuffer_reg[41]
  -------------------------------------------------------------------
                         required time                         13.592    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  3.609    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 1.252ns (31.953%)  route 2.666ns (68.047%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.865     5.939    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y95        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.478     6.417 r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/Q
                         net (fo=31, routed)          0.735     7.151    uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current[2]
    SLICE_X110Y96        LUT3 (Prop_lut3_I0_O)        0.324     7.475 r  uart_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM[3]_i_3/O
                         net (fo=2, routed)           0.521     7.996    uart_i/uart_top_0/inst/UART_RX_INST/wRxDone
    SLICE_X109Y90        LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.565     8.888    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.124     9.012 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.845     9.857    uart_i/uart_top_0/inst/rBuffer
    SLICE_X107Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.683    13.447    uart_i/uart_top_0/inst/iClk
    SLICE_X107Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[38]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X107Y95        FDRE (Setup_fdre_C_CE)      -0.205    13.630    uart_i/uart_top_0/inst/rBuffer_reg[38]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 1.252ns (31.953%)  route 2.666ns (68.047%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.865     5.939    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y95        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.478     6.417 r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/Q
                         net (fo=31, routed)          0.735     7.151    uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current[2]
    SLICE_X110Y96        LUT3 (Prop_lut3_I0_O)        0.324     7.475 r  uart_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM[3]_i_3/O
                         net (fo=2, routed)           0.521     7.996    uart_i/uart_top_0/inst/UART_RX_INST/wRxDone
    SLICE_X109Y90        LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.565     8.888    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.124     9.012 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.845     9.857    uart_i/uart_top_0/inst/rBuffer
    SLICE_X107Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.683    13.447    uart_i/uart_top_0/inst/iClk
    SLICE_X107Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[39]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X107Y95        FDRE (Setup_fdre_C_CE)      -0.205    13.630    uart_i/uart_top_0/inst/rBuffer_reg[39]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.789ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[64]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 1.252ns (32.084%)  route 2.650ns (67.916%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.865     5.939    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y95        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.478     6.417 r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/Q
                         net (fo=31, routed)          0.735     7.151    uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current[2]
    SLICE_X110Y96        LUT3 (Prop_lut3_I0_O)        0.324     7.475 r  uart_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM[3]_i_3/O
                         net (fo=2, routed)           0.521     7.996    uart_i/uart_top_0/inst/UART_RX_INST/wRxDone
    SLICE_X109Y90        LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.565     8.888    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.124     9.012 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.829     9.841    uart_i/uart_top_0/inst/rBuffer
    SLICE_X106Y93        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.683    13.447    uart_i/uart_top_0/inst/iClk
    SLICE_X106Y93        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[64]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X106Y93        FDRE (Setup_fdre_C_CE)      -0.205    13.630    uart_i/uart_top_0/inst/rBuffer_reg[64]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  3.789    

Slack (MET) :             3.789ns  (required time - arrival time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[65]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 1.252ns (32.084%)  route 2.650ns (67.916%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.447ns = ( 13.447 - 8.000 ) 
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.865     5.939    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y95        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y95        FDRE (Prop_fdre_C_Q)         0.478     6.417 r  uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current_reg[2]/Q
                         net (fo=31, routed)          0.735     7.151    uart_i/uart_top_0/inst/UART_RX_INST/rFSM_Current[2]
    SLICE_X110Y96        LUT3 (Prop_lut3_I0_O)        0.324     7.475 r  uart_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM[3]_i_3/O
                         net (fo=2, routed)           0.521     7.996    uart_i/uart_top_0/inst/UART_RX_INST/wRxDone
    SLICE_X109Y90        LUT6 (Prop_lut6_I5_O)        0.326     8.322 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3/O
                         net (fo=2, routed)           0.565     8.888    uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_3_n_0
    SLICE_X110Y90        LUT3 (Prop_lut3_I0_O)        0.124     9.012 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[95]_i_1/O
                         net (fo=96, routed)          0.829     9.841    uart_i/uart_top_0/inst/rBuffer
    SLICE_X106Y93        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.683    13.447    uart_i/uart_top_0/inst/iClk
    SLICE_X106Y93        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[65]/C
                         clock pessimism              0.423    13.871    
                         clock uncertainty           -0.035    13.835    
    SLICE_X106Y93        FDRE (Setup_fdre_C_CE)      -0.205    13.630    uart_i/uart_top_0/inst/rBuffer_reg[65]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  3.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rBuffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.247ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.635     1.721    uart_i/uart_top_0/inst/iClk
    SLICE_X109Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y95        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  uart_i/uart_top_0/inst/rBuffer_reg[6]/Q
                         net (fo=1, routed)           0.087     1.949    uart_i/uart_top_0/inst/in8[14]
    SLICE_X108Y95        LUT3 (Prop_lut3_I0_O)        0.045     1.994 r  uart_i/uart_top_0/inst/rBuffer[14]_i_1/O
                         net (fo=1, routed)           0.000     1.994    uart_i/uart_top_0/inst/rBuffer[14]_i_1_n_0
    SLICE_X108Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.905     2.247    uart_i/uart_top_0/inst/iClk
    SLICE_X108Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[14]/C
                         clock pessimism             -0.513     1.734    
    SLICE_X108Y95        FDRE (Hold_fdre_C_D)         0.120     1.854    uart_i/uart_top_0/inst/rBuffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.482%)  route 0.112ns (37.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.633     1.719    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X109Y88        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[1]/Q
                         net (fo=12, routed)          0.112     1.972    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg_n_0_[1]
    SLICE_X108Y88        LUT5 (Prop_lut5_I0_O)        0.045     2.017 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[6]_i_1/O
                         net (fo=1, routed)           0.000     2.017    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[6]_i_1_n_0
    SLICE_X108Y88        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.903     2.245    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y88        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]/C
                         clock pessimism             -0.513     1.732    
    SLICE_X108Y88        FDRE (Hold_fdre_C_D)         0.121     1.853    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rBuffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.636     1.722    uart_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y95        FDRE                                         r  uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDRE (Prop_fdre_C_Q)         0.141     1.863 r  uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current_reg[0]/Q
                         net (fo=1, routed)           0.086     1.949    uart_i/uart_top_0/inst/UART_RX_INST/rRxData_Current[0]
    SLICE_X111Y95        LUT2 (Prop_lut2_I1_O)        0.045     1.994 r  uart_i/uart_top_0/inst/UART_RX_INST/rBuffer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.994    uart_i/uart_top_0/inst/UART_RX_INST_n_15
    SLICE_X111Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.908     2.250    uart_i/uart_top_0/inst/iClk
    SLICE_X111Y95        FDRE                                         r  uart_i/uart_top_0/inst/rBuffer_reg[0]/C
                         clock pessimism             -0.515     1.735    
    SLICE_X111Y95        FDRE (Hold_fdre_C_D)         0.091     1.826    uart_i/uart_top_0/inst/rBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.895%)  route 0.108ns (34.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.633     1.719    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y88        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y88        FDRE (Prop_fdre_C_Q)         0.164     1.883 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[5]/Q
                         net (fo=1, routed)           0.108     1.991    uart_i/uart_top_0/inst/UART_TX_INST/in7[4]
    SLICE_X108Y89        LUT5 (Prop_lut5_I3_O)        0.045     2.036 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[4]_i_1/O
                         net (fo=1, routed)           0.000     2.036    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[4]_i_1_n_0
    SLICE_X108Y89        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.903     2.245    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y89        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]/C
                         clock pessimism             -0.510     1.735    
    SLICE_X108Y89        FDRE (Hold_fdre_C_D)         0.121     1.856    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.983%)  route 0.129ns (41.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.633     1.719    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X109Y88        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141     1.860 r  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[0]/Q
                         net (fo=6, routed)           0.129     1.990    uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I5_O)        0.045     2.035 r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[3]_i_1/O
                         net (fo=1, routed)           0.000     2.035    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[3]_i_1_n_0
    SLICE_X108Y87        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.901     2.243    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y87        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]/C
                         clock pessimism             -0.510     1.733    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.121     1.854    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.611%)  route 0.131ns (41.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.633     1.719    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X109Y88        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDRE (Prop_fdre_C_Q)         0.141     1.860 f  uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[0]/Q
                         net (fo=6, routed)           0.131     1.992    uart_i/uart_top_0/inst/UART_TX_INST/rBit_Current[0]
    SLICE_X108Y87        LUT6 (Prop_lut6_I2_O)        0.045     2.037 r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[2]_i_1/O
                         net (fo=1, routed)           0.000     2.037    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[2]_i_1_n_0
    SLICE_X108Y87        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.901     2.243    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y87        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[2]/C
                         clock pessimism             -0.510     1.733    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.120     1.853    uart_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rTxByte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.144%)  route 0.134ns (41.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.634     1.720    uart_i/uart_top_0/inst/iClk
    SLICE_X109Y91        FDRE                                         r  uart_i/uart_top_0/inst/rCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  uart_i/uart_top_0/inst/rCnt_reg[4]/Q
                         net (fo=17, routed)          0.134     1.995    uart_i/uart_top_0/inst/UART_TX_INST/Q[2]
    SLICE_X108Y91        LUT6 (Prop_lut6_I4_O)        0.045     2.040 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxByte[5]_i_1/O
                         net (fo=1, routed)           0.000     2.040    uart_i/uart_top_0/inst/UART_TX_INST_n_2
    SLICE_X108Y91        FDRE                                         r  uart_i/uart_top_0/inst/rTxByte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.904     2.246    uart_i/uart_top_0/inst/iClk
    SLICE_X108Y91        FDRE                                         r  uart_i/uart_top_0/inst/rTxByte_reg[5]/C
                         clock pessimism             -0.513     1.733    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121     1.854    uart_i/uart_top_0/inst/rTxByte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rTxByte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.983%)  route 0.135ns (42.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.634     1.720    uart_i/uart_top_0/inst/iClk
    SLICE_X109Y91        FDRE                                         r  uart_i/uart_top_0/inst/rCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  uart_i/uart_top_0/inst/rCnt_reg[3]/Q
                         net (fo=17, routed)          0.135     1.996    uart_i/uart_top_0/inst/UART_TX_INST/Q[1]
    SLICE_X108Y91        LUT6 (Prop_lut6_I2_O)        0.045     2.041 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxByte[6]_i_1/O
                         net (fo=1, routed)           0.000     2.041    uart_i/uart_top_0/inst/UART_TX_INST_n_1
    SLICE_X108Y91        FDRE                                         r  uart_i/uart_top_0/inst/rTxByte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.904     2.246    uart_i/uart_top_0/inst/iClk
    SLICE_X108Y91        FDRE                                         r  uart_i/uart_top_0/inst/rTxByte_reg[6]/C
                         clock pessimism             -0.513     1.733    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.121     1.854    uart_i/uart_top_0/inst/rTxByte_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.719ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.633     1.719    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X108Y89        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y89        FDRE (Prop_fdre_C_Q)         0.164     1.883 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[1]/Q
                         net (fo=1, routed)           0.082     1.965    uart_i/uart_top_0/inst/UART_TX_INST/in7[0]
    SLICE_X109Y89        LUT5 (Prop_lut5_I3_O)        0.045     2.010 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[0]_i_1/O
                         net (fo=1, routed)           0.000     2.010    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[0]_i_1_n_0
    SLICE_X109Y89        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.903     2.245    uart_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X109Y89        FDRE                                         r  uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[0]/C
                         clock pessimism             -0.513     1.732    
    SLICE_X109Y89        FDRE (Hold_fdre_C_D)         0.091     1.823    uart_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_i/uart_top_0/inst/rCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_i/uart_top_0/inst/rTxByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.783%)  route 0.136ns (42.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.634     1.720    uart_i/uart_top_0/inst/iClk
    SLICE_X109Y91        FDRE                                         r  uart_i/uart_top_0/inst/rCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDRE (Prop_fdre_C_Q)         0.141     1.861 f  uart_i/uart_top_0/inst/rCnt_reg[4]/Q
                         net (fo=17, routed)          0.136     1.997    uart_i/uart_top_0/inst/UART_TX_INST/Q[2]
    SLICE_X108Y91        LUT6 (Prop_lut6_I4_O)        0.045     2.042 r  uart_i/uart_top_0/inst/UART_TX_INST/rTxByte[4]_i_1/O
                         net (fo=1, routed)           0.000     2.042    uart_i/uart_top_0/inst/UART_TX_INST_n_3
    SLICE_X108Y91        FDRE                                         r  uart_i/uart_top_0/inst/rTxByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.904     2.246    uart_i/uart_top_0/inst/iClk
    SLICE_X108Y91        FDRE                                         r  uart_i/uart_top_0/inst/rTxByte_reg[4]/C
                         clock pessimism             -0.513     1.733    
    SLICE_X108Y91        FDRE (Hold_fdre_C_D)         0.120     1.853    uart_i/uart_top_0/inst/rTxByte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y88   uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y90   uart_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y90   uart_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y91   uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y91   uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y91   uart_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y91   uart_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y92   uart_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X111Y92   uart_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y86   uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y86   uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y86   uart_i/uart_top_0/inst/UART_TX_INST/rCnt_Current_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y92   uart_i/uart_top_0/inst/rBuffer_reg[70]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y92   uart_i/uart_top_0/inst/rBuffer_reg[71]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   uart_i/uart_top_0/inst/rBuffer_reg[78]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y92   uart_i/uart_top_0/inst/rBuffer_reg[79]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y92   uart_i/uart_top_0/inst/rBuffer_reg[80]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y92   uart_i/uart_top_0/inst/rBuffer_reg[81]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y92   uart_i/uart_top_0/inst/rBuffer_reg[82]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y88   uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y88   uart_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y90   uart_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y90   uart_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y90   uart_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y90   uart_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   uart_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X111Y91   uart_i/Debounce_Switch_0/inst/r_Count_reg[13]/C



