Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/COMBO_PC_IR_Contr_ADDER1_Mux1_isim_beh.exe -prj C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/COMBO_PC_IR_Contr_ADDER1_Mux1_beh.prj work.COMBO_PC_IR_Contr_ADDER1_Mux1 work.glbl 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/half_adder.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/one_bit_full_adder.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Four_Bit_Adder.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Sixteen_Bit_Adder.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Adder2_32bit_adder.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Thirty_Two_Bit_Program_Counter.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Mux1.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Instruction_Memory_Thirty_Two_Bit.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Controller.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/Adder1_32bit_adder.v" into library work
Analyzing Verilog file "C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/COMBO_PC_IR_Contr_ADDER1_Mux1.v" into library work
Analyzing Verilog file "C:/Xilinx/14.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Thirty_Two_Bit_Program_Counter
Compiling module Instruction_Memory_Thirty_Two_Bi...
Compiling module Controller
Compiling module half_adder
Compiling module one_bit_full_adder
Compiling module Four_Bit_Adder
Compiling module Sixteen_Bit_Adder
Compiling module Adder2_32bit_adder
Compiling module Adder1_32bit_adder
Compiling module Mux1
Compiling module COMBO_PC_IR_Contr_ADDER1_Mux1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/tuf22191/Projects/Github_Repos/Building_Microprocessor_Verilog/MicroP_for_legv8/COMBO_PC_IR_Contr_ADDER1_Mux1_isim_beh.exe
Fuse Memory Usage: 28296 KB
Fuse CPU Usage: 546 ms
