# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../VGA_CODE_EXAMPLE.srcs/sources_1/new/VGA.vhd" \
"../../../../VGA_CODE_EXAMPLE.srcs/sources_1/imports/Design Sources/clock_div.vhd" \

vhdl xil_defaultlib  \
"../../../../VGA_CODE_EXAMPLE.srcs/sim_1/new/VGA_tb.vhd" \

# Do not sort compile order
nosort
