#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sat Nov 29 01:12:11 2025
# Process ID         : 17428
# Current directory  : D:/Projekte/Arty/hw/hw.runs/impl_1
# Command line       : vivado.exe -log GPIO_demo.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source GPIO_demo.tcl -notrace
# Log file           : D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo.vdi
# Journal file       : D:/Projekte/Arty/hw/hw.runs/impl_1\vivado.jou
# Running On         : DESKTOP-E28LK6R
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 9 5900X 12-Core Processor            
# CPU Frequency      : 3693 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 34257 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39358 MB
# Available Virtual  : 21038 MB
#-----------------------------------------------------------
source GPIO_demo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/VivadoMigrations2025.1/Arty-S7/hw/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Command: link_design -top GPIO_demo -part xc7s25csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga324-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'd:/Projekte/Arty/hw/hw.gen/sources_1/ip/UART_Fifo_2/UART_Fifo.dcp' for cell 'Inst_UART_Fifo'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projekte/Arty/hw/hw.gen/sources_1/ip/DataRam/DataRam.dcp' for cell 'inst_DataRam'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projekte/Arty/hw/hw.gen/sources_1/ip/ProgRam/ProgRam.dcp' for cell 'inst_ProgRam'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 697.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 445 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'GPIO_demo' is not ideal for floorplanning, since the cellview 'LogicUnit' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Projekte/Arty/hw/hw.gen/sources_1/ip/UART_Fifo_2/UART_Fifo.xdc] for cell 'Inst_UART_Fifo/U0'
Finished Parsing XDC File [d:/Projekte/Arty/hw/hw.gen/sources_1/ip/UART_Fifo_2/UART_Fifo.xdc] for cell 'Inst_UART_Fifo/U0'
Parsing XDC File [D:/Projekte/Arty/hw/hw.srcs/constrs_1/imports/constraints/Arty-S7-25-Master.xdc]
Finished Parsing XDC File [D:/Projekte/Arty/hw/hw.srcs/constrs_1/imports/constraints/Arty-S7-25-Master.xdc]
Parsing XDC File [D:/Projekte/Arty/hw/hw.srcs/constrs_1/new/Arty-S7-25-Debug.xdc]
Finished Parsing XDC File [D:/Projekte/Arty/hw/hw.srcs/constrs_1/new/Arty-S7-25-Debug.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 826.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.783 . Memory (MB): peak = 865.449 ; gain = 39.258

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1ed1e6308

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1270.062 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1ed1e6308

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1270.062 ; gain = 0.000
Phase 1 Initialization | Checksum: 1ed1e6308

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1270.062 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: 1ed1e6308

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1651.523 ; gain = 381.461

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1ed1e6308

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1651.523 ; gain = 381.461
Phase 2 Timer Update And Timing Data Collection | Checksum: 1ed1e6308

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1651.523 ; gain = 381.461

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 295 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 179dcaf17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1651.523 ; gain = 381.461
Retarget | Checksum: 179dcaf17
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 8 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1d73cccae

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1651.523 ; gain = 381.461
Constant propagation | Checksum: 1d73cccae
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.523 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.523 ; gain = 0.000
Phase 5 Sweep | Checksum: 1974f9006

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1651.523 ; gain = 381.461
Sweep | Checksum: 1974f9006
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Sweep, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1974f9006

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.523 ; gain = 381.461
BUFG optimization | Checksum: 1974f9006
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1974f9006

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.523 ; gain = 381.461
Shift Register Optimization | Checksum: 1974f9006
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7s25 is unsupported

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1974f9006

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.523 ; gain = 381.461
Post Processing Netlist | Checksum: 1974f9006
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 16376f469

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.523 ; gain = 381.461

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1651.523 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 16376f469

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.523 ; gain = 381.461
Phase 9 Finalization | Checksum: 16376f469

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.523 ; gain = 381.461
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               8  |                                              4  |
|  Constant propagation         |               0  |               0  |                                              4  |
|  Sweep                        |               0  |               1  |                                             26  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              6  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 16376f469

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1651.523 ; gain = 381.461

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1651.523 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 16376f469

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1651.523 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1651.523 ; gain = 825.336
INFO: [Vivado 12-24828] Executing command : report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
Command: report_drc -file GPIO_demo_drc_opted.rpt -pb GPIO_demo_drc_opted.pb -rpx GPIO_demo_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.523 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.523 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1651.523 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1651.523 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1651.523 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1651.523 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1651.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_opt.dcp' has been generated.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'Explore' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1651.523 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15e9ddc96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1651.523 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1651.523 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 185dbdbfe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.380 . Memory (MB): peak = 1660.172 ; gain = 8.648

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 21ebb1429

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1671.355 ; gain = 19.832

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 21ebb1429

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1671.355 ; gain = 19.832
Phase 1 Placer Initialization | Checksum: 21ebb1429

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1671.355 ; gain = 19.832

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2650f96cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1671.355 ; gain = 19.832

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19226814d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1671.355 ; gain = 19.832

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 19226814d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1671.355 ; gain = 19.832

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 194fa1fee

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1671.355 ; gain = 19.832

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 18e306776

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1671.355 ; gain = 19.832

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 493 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 194 nets or LUTs. Breaked 0 LUT, combined 194 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1671.355 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            194  |                   194  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            194  |                   194  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 24b78ae46

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1671.355 ; gain = 19.832
Phase 2.5 Global Place Phase2 | Checksum: 2c8b5e95a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1671.355 ; gain = 19.832
Phase 2 Global Placement | Checksum: 2c8b5e95a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1671.355 ; gain = 19.832

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23ed61296

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1671.355 ; gain = 19.832

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d10f31ea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1671.355 ; gain = 19.832

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2385eca49

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1671.355 ; gain = 19.832

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2863b9005

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1671.355 ; gain = 19.832

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 21d73fc46

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1671.355 ; gain = 19.832

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 231ef0048

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1671.355 ; gain = 19.832

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21621d4b2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1671.355 ; gain = 19.832

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2c05f19f6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1671.355 ; gain = 19.832
Phase 3 Detail Placement | Checksum: 2c05f19f6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1671.355 ; gain = 19.832

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2094c77c2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.753 | TNS=-316.059 |
Phase 1 Physical Synthesis Initialization | Checksum: e6ba8b9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1705.930 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 17cb1bc34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1705.930 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2094c77c2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1705.930 ; gain = 54.406

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.072. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f144984c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:52 . Memory (MB): peak = 1705.930 ; gain = 54.406

Time (s): cpu = 00:00:55 ; elapsed = 00:00:52 . Memory (MB): peak = 1705.930 ; gain = 54.406
Phase 4.1 Post Commit Optimization | Checksum: 1f144984c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1705.930 ; gain = 54.406

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f144984c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1705.930 ; gain = 54.406

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f144984c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1705.930 ; gain = 54.406
Phase 4.3 Placer Reporting | Checksum: 1f144984c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1705.930 ; gain = 54.406

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1705.930 ; gain = 0.000

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1705.930 ; gain = 54.406
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ca8ef60d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1705.930 ; gain = 54.406
Ending Placer Task | Checksum: 19d226109

Time (s): cpu = 00:00:55 ; elapsed = 00:00:53 . Memory (MB): peak = 1705.930 ; gain = 54.406
84 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 1705.930 ; gain = 54.406
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file GPIO_demo_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1705.930 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file GPIO_demo_utilization_placed.rpt -pb GPIO_demo_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1705.930 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1718.957 ; gain = 8.945
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1724.383 ; gain = 5.426
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1724.383 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1724.383 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1724.383 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1724.383 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1724.383 ; gain = 14.359
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_placed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.367 . Memory (MB): peak = 1724.504 ; gain = 0.121
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.39s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1724.504 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.261 | TNS=-1.118 |
Phase 1 Physical Synthesis Initialization | Checksum: c41580f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: c41580f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1724.531 ; gain = 0.027
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.261 | TNS=-1.118 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 12 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net inst_LogicUnit/current_instruction_reg[21]_rep__0_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_LogicUnit/registers[16][0]_i_8_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0. Replicated 2 times.
INFO: [Physopt 32-572] Net inst_LogicUnit/registers[16][18]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_LogicUnit/registers[16][24]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net inst_LogicUnit/p_0_in__0__0__0[16]. Replicated 1 times.
INFO: [Physopt 32-572] Net inst_LogicUnit/registers[16][20]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net inst_LogicUnit/registers[16][21]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 5 nets. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.004 | TNS=-0.004 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1724.531 ; gain = 0.000
Phase 3 Fanout Optimization | Checksum: b45cac2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][0]_i_8_n_0_repN.  Did not re-place instance inst_LogicUnit/registers[16][0]_i_8_replica
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[15]_i_1_n_0.  Did not re-place instance inst_LogicUnit/b_add[15]_i_1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/jmp_addr[31]_i_79_n_0.  Re-placed instance inst_LogicUnit/jmp_addr[31]_i_79
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[15].  Did not re-place instance inst_LogicUnit/registers_reg[31][15]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[15]_i_7_n_0.  Did not re-place instance inst_LogicUnit/b_add[15]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[23][0]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[23][0]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[23][0]_i_2_n_0.  Did not re-place instance inst_LogicUnit/registers[23][0]_i_2
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[23][0]_i_5_n_0.  Re-placed instance inst_LogicUnit/registers[23][0]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[23]__0[0].  Did not re-place instance inst_LogicUnit/registers_reg[23][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[14][0]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[14][0]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[14][0]_i_2_n_0.  Did not re-place instance inst_LogicUnit/registers[14][0]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[14][0]_i_4_n_0.  Did not re-place instance inst_LogicUnit/registers[14][0]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[14]__0[0].  Did not re-place instance inst_LogicUnit/registers_reg[14][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[6][0]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[6][0]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[6][0]_i_2_n_0.  Did not re-place instance inst_LogicUnit/registers[6][0]_i_2
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[6][0]_i_4_n_0.  Re-placed instance inst_LogicUnit/registers[6][0]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[6]_9[0].  Did not re-place instance inst_LogicUnit/registers_reg[6][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][7]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[16][7]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][22]_i_29_n_0.  Did not re-place instance inst_LogicUnit/registers[16][22]_i_29
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][14]_i_40_n_0.  Did not re-place instance inst_LogicUnit/registers[16][14]_i_40
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][9]_i_22_n_0.  Re-placed instance inst_LogicUnit/registers[16][9]_i_22
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][8]_i_14_n_0.  Did not re-place instance inst_LogicUnit/registers[16][8]_i_14
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg_n_0_[26][22].  Re-placed instance inst_LogicUnit/registers_reg[26][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[22]_i_10_n_0.  Did not re-place instance inst_LogicUnit/a_add[22]_i_10
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][7]_i_4_n_0.  Re-placed instance inst_LogicUnit/registers[16][7]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[16]__0[7].  Did not re-place instance inst_LogicUnit/registers_reg[16][7]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][24]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[16][24]_i_1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][25]_i_23_n_0.  Re-placed instance inst_LogicUnit/registers[16][25]_i_23
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_36[6].  Did not re-place instance inst_LogicUnit/a_add[6]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][29]_i_26_n_0.  Did not re-place instance inst_LogicUnit/registers[16][29]_i_26
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[11]__0[24].  Did not re-place instance inst_LogicUnit/registers_reg[11][24]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[23]__0[6].  Did not re-place instance inst_LogicUnit/registers_reg[23][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[6]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_add[6]_i_9
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][24]_i_3_n_0.  Re-placed instance inst_LogicUnit/registers[16][24]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][24]_i_8_n_0.  Did not re-place instance inst_LogicUnit/registers[16][24]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[11][0]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[11][0]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[11][0]_i_2_n_0.  Did not re-place instance inst_LogicUnit/registers[11][0]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[11][0]_i_4_n_0.  Did not re-place instance inst_LogicUnit/registers[11][0]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[11]__0[0].  Did not re-place instance inst_LogicUnit/registers_reg[11][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[16]_rep_n_0.  Did not re-place instance inst_LogicUnit/current_instruction_reg[16]_rep
INFO: [Physopt 32-663] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0_repN_1.  Re-placed instance inst_LogicUnit/current_instruction_reg[16]_rep__0_replica_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][14]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[16][14]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][18]_i_20_n_0.  Did not re-place instance inst_LogicUnit/registers[16][18]_i_20
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_36[31].  Did not re-place instance inst_LogicUnit/a_add[31]_i_1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][10]_i_26_n_0.  Re-placed instance inst_LogicUnit/registers[16][10]_i_26
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][14]_i_46_n_0.  Did not re-place instance inst_LogicUnit/registers[16][14]_i_46
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][18]_i_28_n_0.  Re-placed instance inst_LogicUnit/registers[16][18]_i_28
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[18]_i_3_n_0.  Did not re-place instance inst_LogicUnit/a_add[18]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][14]_i_27_n_0.  Did not re-place instance inst_LogicUnit/registers[16][14]_i_27
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_add[18]_i_8_n_0.  Re-placed instance inst_LogicUnit/a_add[18]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[31]_i_12_n_0.  Did not re-place instance inst_LogicUnit/a_add[31]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][14]_i_13_n_0.  Did not re-place instance inst_LogicUnit/registers[16][14]_i_13
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][14]_i_4_n_0.  Did not re-place instance inst_LogicUnit/registers[16][14]_i_4
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[18]__0[14].  Re-placed instance inst_LogicUnit/registers_reg[18][14]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[9]__0[7].  Did not re-place instance inst_LogicUnit/registers_reg[9][7]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[19]__0[6].  Re-placed instance inst_LogicUnit/registers_reg[19][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[6]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_add[6]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][25]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[16][25]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_36[0].  Did not re-place instance inst_LogicUnit/a_add[0]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][25]_i_15_n_0.  Did not re-place instance inst_LogicUnit/registers[16][25]_i_15
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][27]_i_22_n_0.  Re-placed instance inst_LogicUnit/registers[16][27]_i_22
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][25]_i_29_n_0.  Did not re-place instance inst_LogicUnit/registers[16][25]_i_29
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[11]__0[25].  Re-placed instance inst_LogicUnit/registers_reg[11][25]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[19]__0[0].  Did not re-place instance inst_LogicUnit/registers_reg[19][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[0]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_add[0]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][25]_i_5_n_0.  Did not re-place instance inst_LogicUnit/registers[16][25]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][20]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[16][20]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][31]_i_42_n_0.  Did not re-place instance inst_LogicUnit/registers[16][31]_i_42
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][21]_i_29_n_0.  Re-placed instance inst_LogicUnit/registers[16][21]_i_29
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][25]_i_17_n_0.  Did not re-place instance inst_LogicUnit/registers[16][25]_i_17
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][21]_i_23_n_0.  Did not re-place instance inst_LogicUnit/registers[16][21]_i_23
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_36[24].  Did not re-place instance inst_LogicUnit/a_add[24]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[25]_i_3_n_0.  Did not re-place instance inst_LogicUnit/a_add[25]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[3]__0[24].  Did not re-place instance inst_LogicUnit/registers_reg[3][24]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[7]__0[25].  Re-placed instance inst_LogicUnit/registers_reg[7][25]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[24]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_add[24]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[25]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_add[25]_i_8
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][20]_i_13_n_0.  Re-placed instance inst_LogicUnit/registers[16][20]_i_13
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][20]_i_4_n_0.  Did not re-place instance inst_LogicUnit/registers[16][20]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[21]_7[20].  Did not re-place instance inst_LogicUnit/registers_reg[21][20]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[27]__0[24].  Re-placed instance inst_LogicUnit/registers_reg[27][24]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][25]_i_3_n_0.  Did not re-place instance inst_LogicUnit/registers[16][25]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][25]_i_9_n_0.  Did not re-place instance inst_LogicUnit/registers[16][25]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[24]_i_6_n_0.  Did not re-place instance inst_LogicUnit/a_add[24]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[17]_6[25].  Did not re-place instance inst_LogicUnit/registers_reg[17][25]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][18]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[16][18]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][27]_i_27_n_0.  Did not re-place instance inst_LogicUnit/registers[16][27]_i_27
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[4]_i_1_n_0.  Did not re-place instance inst_LogicUnit/b_add[4]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][20]_i_26_n_0.  Did not re-place instance inst_LogicUnit/registers[16][20]_i_26
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[30]__0[4].  Re-placed instance inst_LogicUnit/registers_reg[30][4]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[6]_9[4].  Did not re-place instance inst_LogicUnit/registers_reg[6][4]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[7]__0[18].  Did not re-place instance inst_LogicUnit/registers_reg[7][18]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[4]_i_10_n_0.  Did not re-place instance inst_LogicUnit/b_add[4]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[4]_i_4_n_0.  Did not re-place instance inst_LogicUnit/b_add[4]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[4]_i_7_n_0.  Did not re-place instance inst_LogicUnit/b_add[4]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][18]_i_12_n_0.  Did not re-place instance inst_LogicUnit/registers[16][18]_i_12
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][18]_i_25_n_0.  Re-placed instance inst_LogicUnit/registers[16][18]_i_25
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][18]_i_4_n_0.  Did not re-place instance inst_LogicUnit/registers[16][18]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[25][0]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[25][0]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[25][0]_i_2_n_0.  Did not re-place instance inst_LogicUnit/registers[25][0]_i_2
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[25][0]_i_4_n_0.  Re-placed instance inst_LogicUnit/registers[25][0]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[25]__0[0].  Did not re-place instance inst_LogicUnit/registers_reg[25][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[18]__0[7].  Did not re-place instance inst_LogicUnit/registers_reg[18][7]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][31]_i_13_n_0.  Did not re-place instance inst_LogicUnit/registers[16][31]_i_13
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][23]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[16][23]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][7]_i_15_n_0.  Did not re-place instance inst_LogicUnit/registers[16][7]_i_15
INFO: [Physopt 32-662] Processed net inst_DataRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31].  Did not re-place instance inst_DataRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[31]_INST_0
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][31]_i_22_n_0.  Did not re-place instance inst_LogicUnit/registers[16][31]_i_22
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][23]_i_12_n_0.  Did not re-place instance inst_LogicUnit/registers[16][23]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][23]_i_5_n_0.  Did not re-place instance inst_LogicUnit/registers[16][23]_i_5
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[4]__0[23].  Re-placed instance inst_LogicUnit/registers_reg[4][23]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][27]_i_31_n_0.  Did not re-place instance inst_LogicUnit/registers[16][27]_i_31
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][20]_i_12_n_0.  Did not re-place instance inst_LogicUnit/registers[16][20]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][27]_i_23_n_0.  Did not re-place instance inst_LogicUnit/registers[16][27]_i_23
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[31]__0[20].  Re-placed instance inst_LogicUnit/registers_reg[31][20]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[20]_i_11_n_0.  Did not re-place instance inst_LogicUnit/a_add[20]_i_11
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][21]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[16][21]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][24]_i_23_n_0.  Did not re-place instance inst_LogicUnit/registers[16][24]_i_23
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][23]_i_13_n_0.  Did not re-place instance inst_LogicUnit/registers[16][23]_i_13
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[0]_36[13].  Re-placed instance inst_LogicUnit/a_add[13]_i_1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][28]_i_16_n_0.  Re-placed instance inst_LogicUnit/registers[16][28]_i_16
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[15]__0[13].  Did not re-place instance inst_LogicUnit/registers_reg[15][13]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[13]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_add[13]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][21]_i_12_n_0.  Did not re-place instance inst_LogicUnit/registers[16][21]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][21]_i_4_n_0.  Did not re-place instance inst_LogicUnit/registers[16][21]_i_4
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][23]_i_6_n_0.  Re-placed instance inst_LogicUnit/registers[16][23]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[17]_6[24].  Did not re-place instance inst_LogicUnit/registers_reg[17][24]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[8]__0[21].  Re-placed instance inst_LogicUnit/registers_reg[8][21]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][29]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[16][29]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][29]_i_15_n_0.  Did not re-place instance inst_LogicUnit/registers[16][29]_i_15
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][31]_i_25_n_0.  Did not re-place instance inst_LogicUnit/registers[16][31]_i_25
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][29]_i_6_n_0.  Re-placed instance inst_LogicUnit/registers[16][29]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][31]_i_40_n_0.  Did not re-place instance inst_LogicUnit/registers[16][31]_i_40
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[15]__0[29].  Did not re-place instance inst_LogicUnit/registers_reg[15][29]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[6]_9[24].  Did not re-place instance inst_LogicUnit/registers_reg[6][24]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0_repN.  Did not re-place instance inst_LogicUnit/current_instruction_reg[21]_rep__1_replica
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[27]__0[21].  Re-placed instance inst_LogicUnit/registers_reg[27][21]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[26][18].  Did not re-place instance inst_LogicUnit/registers_reg[26][18]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[9][0]_i_6_n_0.  Re-placed instance inst_LogicUnit/registers[9][0]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[13][0]_i_4_n_0.  Did not re-place instance inst_LogicUnit/registers[13][0]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[13][0]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[13][0]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[13][0]_i_2_n_0.  Did not re-place instance inst_LogicUnit/registers[13][0]_i_2
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[13]__0[0].  Did not re-place instance inst_LogicUnit/registers_reg[13][0]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[18]__0[24].  Did not re-place instance inst_LogicUnit/registers_reg[18][24]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][4]_i_17_n_0.  Re-placed instance inst_LogicUnit/registers[16][4]_i_17
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][4]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[16][4]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][10]_i_24_n_0.  Did not re-place instance inst_LogicUnit/registers[16][10]_i_24
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][6]_i_29_n_0.  Did not re-place instance inst_LogicUnit/registers[16][6]_i_29
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[6]_9[25].  Did not re-place instance inst_LogicUnit/registers_reg[6][25]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][4]_i_3_n_0.  Did not re-place instance inst_LogicUnit/registers[16][4]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][4]_i_8_n_0.  Did not re-place instance inst_LogicUnit/registers[16][4]_i_8
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[21]_7[29].  Re-placed instance inst_LogicUnit/registers_reg[21][29]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[6]_9[21].  Re-placed instance inst_LogicUnit/registers_reg[6][21]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[25]__0[18].  Did not re-place instance inst_LogicUnit/registers_reg[25][18]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][21]_i_24_n_0.  Did not re-place instance inst_LogicUnit/registers[16][21]_i_24
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[13]__0[24].  Did not re-place instance inst_LogicUnit/registers_reg[13][24]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__0__0__0[16]_repN.  Did not re-place instance inst_LogicUnit/current_instruction_reg[16]_replica
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[0]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_add[0]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[0]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_add[0]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[7]__0[22].  Did not re-place instance inst_LogicUnit/registers_reg[7][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[22]_i_13_n_0.  Did not re-place instance inst_LogicUnit/a_add[22]_i_13
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__0__0__0[16].  Did not re-place instance inst_LogicUnit/current_instruction_reg[16]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/o_DM_Data[15]_i_7_n_0.  Did not re-place instance inst_LogicUnit/o_DM_Data[15]_i_7
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][31]_i_53_n_0.  Re-placed instance inst_LogicUnit/registers[16][31]_i_53
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][29]_i_21_n_0.  Did not re-place instance inst_LogicUnit/registers[16][29]_i_21
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[2]_i_11_n_0.  Did not re-place instance inst_LogicUnit/a_add[2]_i_11
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][29]_i_14_n_0.  Re-placed instance inst_LogicUnit/registers[16][29]_i_14
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][29]_i_4_n_0.  Did not re-place instance inst_LogicUnit/registers[16][29]_i_4
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[2]__0[21].  Re-placed instance inst_LogicUnit/registers_reg[2][21]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[31]__0[6].  Did not re-place instance inst_LogicUnit/registers_reg[31][6]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[31]_i_13_n_0.  Did not re-place instance inst_LogicUnit/a_add[31]_i_13
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[6]_i_7_n_0.  Did not re-place instance inst_LogicUnit/a_add[6]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][15]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[16][15]_i_1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][21]_i_26_n_0.  Re-placed instance inst_LogicUnit/registers[16][21]_i_26
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][12]_i_26_n_0.  Did not re-place instance inst_LogicUnit/registers[16][12]_i_26
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][8]_i_21_n_0.  Re-placed instance inst_LogicUnit/registers[16][8]_i_21
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][15]_i_21_n_0.  Re-placed instance inst_LogicUnit/registers[16][15]_i_21
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][15]_i_13_n_0.  Did not re-place instance inst_LogicUnit/registers[16][15]_i_13
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][15]_i_4_n_0.  Did not re-place instance inst_LogicUnit/registers[16][15]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[18]__0[15].  Did not re-place instance inst_LogicUnit/registers_reg[18][15]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[20]_rep__1_n_0.  Did not re-place instance inst_LogicUnit/current_instruction_reg[20]_rep__1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[29]_i_1_n_0.  Did not re-place instance inst_LogicUnit/b_add[29]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/jmp_addr[31]_i_22_n_0.  Did not re-place instance inst_LogicUnit/jmp_addr[31]_i_22
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[29]_i_6_n_0.  Did not re-place instance inst_LogicUnit/b_add[29]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][31]_i_51_n_0.  Did not re-place instance inst_LogicUnit/registers[16][31]_i_51
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][25]_i_24_n_0.  Re-placed instance inst_LogicUnit/registers[16][25]_i_24
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[19][0]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[19][0]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[19][0]_i_2_n_0.  Did not re-place instance inst_LogicUnit/registers[19][0]_i_2
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[19][0]_i_4_n_0.  Re-placed instance inst_LogicUnit/registers[19][0]_i_4
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[4]__0[21].  Re-placed instance inst_LogicUnit/registers_reg[4][21]
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][29]_i_17_n_0.  Re-placed instance inst_LogicUnit/registers[16][29]_i_17
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[0]_36[26].  Did not re-place instance inst_LogicUnit/a_add[26]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][5]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[16][5]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0_repN.  Did not re-place instance inst_LogicUnit/current_instruction_reg[16]_rep__0_replica
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[29]_i_2_n_0.  Did not re-place instance inst_LogicUnit/a_add[29]_i_2
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][5]_i_26_n_0.  Re-placed instance inst_LogicUnit/registers[16][5]_i_26
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[3]__0[26].  Did not re-place instance inst_LogicUnit/registers_reg[3][26]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[26]_i_8_n_0.  Did not re-place instance inst_LogicUnit/a_add[26]_i_8
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[29]_i_5_n_0.  Did not re-place instance inst_LogicUnit/a_add[29]_i_5
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][5]_i_13_n_0.  Did not re-place instance inst_LogicUnit/registers[16][5]_i_13
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][5]_i_22_n_0.  Re-placed instance inst_LogicUnit/registers[16][5]_i_22
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][5]_i_4_n_0.  Re-placed instance inst_LogicUnit/registers[16][5]_i_4
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[31]__0[5].  Re-placed instance inst_LogicUnit/registers_reg[31][5]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[20][18].  Did not re-place instance inst_LogicUnit/registers_reg[20][18]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][8]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[16][8]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[7]__0[24].  Did not re-place instance inst_LogicUnit/registers_reg[7][24]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg_n_0_[26][15].  Did not re-place instance inst_LogicUnit/registers_reg[26][15]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[24]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_add[24]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[15]_i_6_n_0.  Did not re-place instance inst_LogicUnit/b_add[15]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][8]_i_4_n_0.  Did not re-place instance inst_LogicUnit/registers[16][8]_i_4
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[18]__0[8].  Re-placed instance inst_LogicUnit/registers_reg[18][8]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[29]_i_7_n_0.  Did not re-place instance inst_LogicUnit/b_add[29]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/current_instruction_reg[15]_rep_n_0.  Did not re-place instance inst_LogicUnit/current_instruction_reg[15]_rep
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][9]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[16][9]_i_1
INFO: [Physopt 32-663] Processed net inst_LogicUnit/a_add[18]_i_9_n_0.  Re-placed instance inst_LogicUnit/a_add[18]_i_9
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][9]_i_12_n_0.  Did not re-place instance inst_LogicUnit/registers[16][9]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][9]_i_4_n_0.  Did not re-place instance inst_LogicUnit/registers[16][9]_i_4
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[31]__0[9].  Re-placed instance inst_LogicUnit/registers_reg[31][9]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][11]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[16][11]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][16]_i_1_n_0.  Did not re-place instance inst_LogicUnit/registers[16][16]_i_1
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][17]_i_15_n_0.  Did not re-place instance inst_LogicUnit/registers[16][17]_i_15
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][17]_i_23_n_0.  Did not re-place instance inst_LogicUnit/registers[16][17]_i_23
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][11]_i_19_n_0.  Re-placed instance inst_LogicUnit/registers[16][11]_i_19
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[11]__0[11].  Re-placed instance inst_LogicUnit/registers_reg[11][11]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][11]_i_3_n_0.  Did not re-place instance inst_LogicUnit/registers[16][11]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][11]_i_7_n_0.  Did not re-place instance inst_LogicUnit/registers[16][11]_i_7
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][16]_i_10_n_0.  Did not re-place instance inst_LogicUnit/registers[16][16]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][16]_i_3_n_0.  Did not re-place instance inst_LogicUnit/registers[16][16]_i_3
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[13]__0[16].  Did not re-place instance inst_LogicUnit/registers_reg[13][16]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[8]__0[18].  Did not re-place instance inst_LogicUnit/registers_reg[8][18]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[10]__0[18].  Did not re-place instance inst_LogicUnit/registers_reg[10][18]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/b_add[4]_i_11_n_0.  Did not re-place instance inst_LogicUnit/b_add[4]_i_11
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[15]__0[2].  Did not re-place instance inst_LogicUnit/registers_reg[15][2]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[2]_i_9_n_0.  Did not re-place instance inst_LogicUnit/a_add[2]_i_9
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][23]_i_30_n_0.  Re-placed instance inst_LogicUnit/registers[16][23]_i_30
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][25]_i_35_n_0.  Re-placed instance inst_LogicUnit/registers[16][25]_i_35
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][23]_i_10_n_0.  Re-placed instance inst_LogicUnit/registers[16][23]_i_10
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][23]_i_21_n_0.  Re-placed instance inst_LogicUnit/registers[16][23]_i_21
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][23]_i_4_n_0.  Did not re-place instance inst_LogicUnit/registers[16][23]_i_4
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][21]_i_14_n_0.  Did not re-place instance inst_LogicUnit/registers[16][21]_i_14
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][21]_i_6_n_0.  Did not re-place instance inst_LogicUnit/registers[16][21]_i_6
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[17]_6[18].  Did not re-place instance inst_LogicUnit/registers_reg[17][18]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[7]__0[4].  Did not re-place instance inst_LogicUnit/registers_reg[7][4]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[3]__0[22].  Did not re-place instance inst_LogicUnit/registers_reg[3][22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/a_add[22]_i_12_n_0.  Did not re-place instance inst_LogicUnit/a_add[22]_i_12
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers_reg[7]__0[8].  Did not re-place instance inst_LogicUnit/registers_reg[7][8]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/p_0_in__0__0__0[22].  Did not re-place instance inst_LogicUnit/current_instruction_reg[22]
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][21]_i_10_n_0.  Did not re-place instance inst_LogicUnit/registers[16][21]_i_10
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][21]_i_20_n_0.  Did not re-place instance inst_LogicUnit/registers[16][21]_i_20
INFO: [Physopt 32-662] Processed net inst_LogicUnit/registers[16][21]_i_3_n_0.  Did not re-place instance inst_LogicUnit/registers[16][21]_i_3
INFO: [Physopt 32-661] Optimized 58 nets.  Re-placed 58 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 58 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 58 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.166 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1724.531 ; gain = 0.000
Phase 4 Single Cell Placement Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 5 Multi Cell Placement Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: 61d5e590

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1724.531 ; gain = 0.000
Phase 8 Fanout Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1724.531 ; gain = 0.000
Phase 9 Single Cell Placement Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 10 Multi Cell Placement Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 13 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 13 SLR Crossing Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1724.531 ; gain = 0.000
Phase 14 Fanout Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1724.531 ; gain = 0.000
Phase 15 Single Cell Placement Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 16 Multi Cell Placement Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1724.531 ; gain = 0.000
Phase 29 Single Cell Placement Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 30 Multi Cell Placement Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 31 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 31 SLR Crossing Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.166 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.166 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1724.531 ; gain = 0.000
Phase 32 Critical Path Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: 61d5e590

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1724.531 ; gain = 0.027
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1724.531 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.166 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.257  |          1.113  |            8  |              0  |                     5  |           0  |           1  |  00:00:01  |
|  Single Cell Placement   |          0.170  |          0.004  |            0  |              0  |                    58  |           0  |           1  |  00:00:03  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.427  |          1.118  |            8  |              0  |                    63  |           0  |           6  |  00:00:04  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1724.531 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 21782f03a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1724.531 ; gain = 0.027
INFO: [Common 17-83] Releasing license: Implementation
397 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1751.367 ; gain = 8.902
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 1756.789 ; gain = 5.422
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1756.789 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1756.789 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1756.789 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1756.789 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1756.789 ; gain = 11.363
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_physopt.dcp' has been generated.
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f5649ee0 ConstDB: 0 ShapeSum: 29090f5 RouteDB: d2732ae5
Post Restoration Checksum: NetGraph: 656d26fa | NumContArr: 2d3b390d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 217fa5541

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1814.719 ; gain = 55.930

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 217fa5541

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1814.719 ; gain = 55.930

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 217fa5541

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1814.719 ; gain = 55.930
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fcd3bf35

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1849.945 ; gain = 91.156
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.296  | TNS=0.000  | WHS=-0.349 | THS=-55.641|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 268820dff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1882.641 ; gain = 123.852

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4774
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4774
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23ddbae0d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1882.641 ; gain = 123.852

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 23ddbae0d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1882.641 ; gain = 123.852

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 205022ca8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1882.641 ; gain = 123.852
Phase 4 Initial Routing | Checksum: 205022ca8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1882.641 ; gain = 123.852

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2747
 Number of Nodes with overlaps = 1292
 Number of Nodes with overlaps = 816
 Number of Nodes with overlaps = 493
 Number of Nodes with overlaps = 321
 Number of Nodes with overlaps = 225
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.143 | TNS=-388.151| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 19d1f74e1

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1887.133 ; gain = 128.344

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1244
 Number of Nodes with overlaps = 631
 Number of Nodes with overlaps = 363
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.884 | TNS=-164.424| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 34f25a0e5

Time (s): cpu = 00:01:36 ; elapsed = 00:01:06 . Memory (MB): peak = 1887.145 ; gain = 128.355

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 1492
 Number of Nodes with overlaps = 933
 Number of Nodes with overlaps = 582
 Number of Nodes with overlaps = 325
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 115
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.831 | TNS=-151.088| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 21d00be65

Time (s): cpu = 00:02:10 ; elapsed = 00:01:27 . Memory (MB): peak = 1887.145 ; gain = 128.355

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 1293
 Number of Nodes with overlaps = 997
 Number of Nodes with overlaps = 615
 Number of Nodes with overlaps = 336
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 142
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 43
Phase 5.4 Global Iteration 3 | Checksum: 3156b73a7

Time (s): cpu = 00:02:48 ; elapsed = 00:01:51 . Memory (MB): peak = 1887.145 ; gain = 128.355
Phase 5 Rip-up And Reroute | Checksum: 3156b73a7

Time (s): cpu = 00:02:48 ; elapsed = 00:01:51 . Memory (MB): peak = 1887.145 ; gain = 128.355

Phase 6 Delay and Skew Optimization

Phase 6.1 TNS Cleanup

Phase 6.1.1 Delay CleanUp

Phase 6.1.1.1 Update Timing
Phase 6.1.1.1 Update Timing | Checksum: 2e28b7668

Time (s): cpu = 00:02:48 ; elapsed = 00:01:51 . Memory (MB): peak = 1887.145 ; gain = 128.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.752 | TNS=-119.950| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.2 Update Timing
Phase 6.1.1.2 Update Timing | Checksum: 18ecf11fd

Time (s): cpu = 00:02:49 ; elapsed = 00:01:52 . Memory (MB): peak = 1887.145 ; gain = 128.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.752 | TNS=-104.921| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.3 Update Timing
Phase 6.1.1.3 Update Timing | Checksum: 20e38c5e1

Time (s): cpu = 00:02:50 ; elapsed = 00:01:52 . Memory (MB): peak = 1887.145 ; gain = 128.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.752 | TNS=-101.224| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 6.1.1.4 Update Timing
Phase 6.1.1.4 Update Timing | Checksum: 176d6fcf4

Time (s): cpu = 00:02:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1887.145 ; gain = 128.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.752 | TNS=-101.092| WHS=N/A    | THS=N/A    |

Phase 6.1.1 Delay CleanUp | Checksum: 208d25dde

Time (s): cpu = 00:02:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1887.145 ; gain = 128.355
Phase 6.1 TNS Cleanup | Checksum: 208d25dde

Time (s): cpu = 00:02:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1887.145 ; gain = 128.355

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 208d25dde

Time (s): cpu = 00:02:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1887.145 ; gain = 128.355
Phase 6 Delay and Skew Optimization | Checksum: 208d25dde

Time (s): cpu = 00:02:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1887.145 ; gain = 128.355

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.752 | TNS=-101.092| WHS=0.052  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1d4009626

Time (s): cpu = 00:02:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1887.145 ; gain = 128.355
Phase 7 Post Hold Fix | Checksum: 1d4009626

Time (s): cpu = 00:02:50 ; elapsed = 00:01:53 . Memory (MB): peak = 1887.145 ; gain = 128.355

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 1d4009626

Time (s): cpu = 00:02:51 ; elapsed = 00:01:53 . Memory (MB): peak = 1887.145 ; gain = 128.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.752 | TNS=-101.092| WHS=0.052  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 1d4009626

Time (s): cpu = 00:02:51 ; elapsed = 00:01:53 . Memory (MB): peak = 1887.145 ; gain = 128.355

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.14019 %
  Global Horizontal Routing Utilization  = 7.742 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 1d4009626

Time (s): cpu = 00:02:51 ; elapsed = 00:01:53 . Memory (MB): peak = 1887.145 ; gain = 128.355

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 1d4009626

Time (s): cpu = 00:02:51 ; elapsed = 00:01:53 . Memory (MB): peak = 1887.145 ; gain = 128.355

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 25f6a7cff

Time (s): cpu = 00:02:51 ; elapsed = 00:01:53 . Memory (MB): peak = 1887.145 ; gain = 128.355

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1887.145 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.156. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 16b5d5043

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1887.145 ; gain = 0.000
Phase 12 Incr Placement Change | Checksum: 16b5d5043

Time (s): cpu = 00:03:21 ; elapsed = 00:02:22 . Memory (MB): peak = 1887.145 ; gain = 128.355

Phase 13 Build RT Design
Checksum: PlaceDB: 4c0e324 ConstDB: 0 ShapeSum: b3841fc4 RouteDB: b3184d5b
Post Restoration Checksum: NetGraph: e7bdbba5 | NumContArr: 1501e8b1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 282119990

Time (s): cpu = 00:03:22 ; elapsed = 00:02:23 . Memory (MB): peak = 1887.145 ; gain = 128.355

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 282119990

Time (s): cpu = 00:03:22 ; elapsed = 00:02:23 . Memory (MB): peak = 1887.145 ; gain = 128.355

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 2b4c7061c

Time (s): cpu = 00:03:22 ; elapsed = 00:02:23 . Memory (MB): peak = 1887.145 ; gain = 128.355
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 1f931040d

Time (s): cpu = 00:03:24 ; elapsed = 00:02:24 . Memory (MB): peak = 1887.145 ; gain = 128.355
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.179 | TNS=-0.510 | WHS=-0.349 | THS=-55.150|


Phase 14.4 Soft Constraint Pins - Fast Budgeting
Phase 14.4 Soft Constraint Pins - Fast Budgeting | Checksum: 1d058c9a6

Time (s): cpu = 00:03:24 ; elapsed = 00:02:24 . Memory (MB): peak = 1902.555 ; gain = 143.766

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.73763 %
  Global Horizontal Routing Utilization  = 7.19014 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 919
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 301
  Number of Partially Routed Nets     = 618
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 1d058c9a6

Time (s): cpu = 00:03:24 ; elapsed = 00:02:24 . Memory (MB): peak = 1902.555 ; gain = 143.766

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 1d058c9a6

Time (s): cpu = 00:03:24 ; elapsed = 00:02:24 . Memory (MB): peak = 1902.555 ; gain = 143.766

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 20b142889

Time (s): cpu = 00:03:25 ; elapsed = 00:02:24 . Memory (MB): peak = 1902.555 ; gain = 143.766
Phase 16 Initial Routing | Checksum: 20b142889

Time (s): cpu = 00:03:25 ; elapsed = 00:02:24 . Memory (MB): peak = 1902.555 ; gain = 143.766
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=============================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                         |
+====================+===================+=============================================+
| sys_clk_pin        | sys_clk_pin       | inst_LogicUnit/wait_instruction_ready_reg/D |
| sys_clk_pin        | sys_clk_pin       | inst_LogicUnit/registers_reg[22][0]/D       |
| sys_clk_pin        | sys_clk_pin       | inst_LogicUnit/registers_reg[23][0]/D       |
+--------------------+-------------------+---------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 1749
 Number of Nodes with overlaps = 1123
 Number of Nodes with overlaps = 749
 Number of Nodes with overlaps = 525
 Number of Nodes with overlaps = 355
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.174 | TNS=-254.660| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 2841d0af6

Time (s): cpu = 00:04:02 ; elapsed = 00:02:47 . Memory (MB): peak = 1907.320 ; gain = 148.531

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 1047
 Number of Nodes with overlaps = 749
 Number of Nodes with overlaps = 627
 Number of Nodes with overlaps = 343
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 92
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.858 | TNS=-140.316| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 27de370f4

Time (s): cpu = 00:04:30 ; elapsed = 00:03:06 . Memory (MB): peak = 1907.352 ; gain = 148.562

Phase 17.3 Global Iteration 2
 Number of Nodes with overlaps = 743
 Number of Nodes with overlaps = 740
 Number of Nodes with overlaps = 497
 Number of Nodes with overlaps = 339
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.777 | TNS=-68.975| WHS=N/A    | THS=N/A    |

Phase 17.3 Global Iteration 2 | Checksum: 23b809d7f

Time (s): cpu = 00:05:04 ; elapsed = 00:03:29 . Memory (MB): peak = 1907.352 ; gain = 148.562

Phase 17.4 Global Iteration 3
 Number of Nodes with overlaps = 879
 Number of Nodes with overlaps = 768
 Number of Nodes with overlaps = 511
 Number of Nodes with overlaps = 357
 Number of Nodes with overlaps = 241
 Number of Nodes with overlaps = 185
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.647 | TNS=-69.374| WHS=N/A    | THS=N/A    |

Phase 17.4 Global Iteration 3 | Checksum: 231861f9c

Time (s): cpu = 00:05:46 ; elapsed = 00:03:55 . Memory (MB): peak = 1907.352 ; gain = 148.562

Phase 17.5 Global Iteration 4
 Number of Nodes with overlaps = 1335
 Number of Nodes with overlaps = 847
Phase 17.5 Global Iteration 4 | Checksum: 25b2292ef

Time (s): cpu = 00:05:56 ; elapsed = 00:04:01 . Memory (MB): peak = 1907.352 ; gain = 148.562
Phase 17 Rip-up And Reroute | Checksum: 25b2292ef

Time (s): cpu = 00:05:56 ; elapsed = 00:04:01 . Memory (MB): peak = 1907.352 ; gain = 148.562

Phase 18 Delay and Skew Optimization

Phase 18.1 TNS Cleanup

Phase 18.1.1 Delay CleanUp

Phase 18.1.1.1 Update Timing
Phase 18.1.1.1 Update Timing | Checksum: 2c02b8e00

Time (s): cpu = 00:05:56 ; elapsed = 00:04:02 . Memory (MB): peak = 1907.352 ; gain = 148.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.602 | TNS=-51.367| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.2 Update Timing
Phase 18.1.1.2 Update Timing | Checksum: 17dddeac3

Time (s): cpu = 00:05:57 ; elapsed = 00:04:02 . Memory (MB): peak = 1907.352 ; gain = 148.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.507 | TNS=-44.518| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.3 Update Timing
Phase 18.1.1.3 Update Timing | Checksum: 2382a0b9e

Time (s): cpu = 00:05:57 ; elapsed = 00:04:02 . Memory (MB): peak = 1907.352 ; gain = 148.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.507 | TNS=-44.195| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.4 Update Timing
Phase 18.1.1.4 Update Timing | Checksum: 24123f086

Time (s): cpu = 00:05:57 ; elapsed = 00:04:02 . Memory (MB): peak = 1907.352 ; gain = 148.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.507 | TNS=-47.087| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.5 Update Timing
Phase 18.1.1.5 Update Timing | Checksum: 2a0a59c5d

Time (s): cpu = 00:05:58 ; elapsed = 00:04:03 . Memory (MB): peak = 1907.352 ; gain = 148.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.507 | TNS=-47.087| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.6 Update Timing
Phase 18.1.1.6 Update Timing | Checksum: 1f50b0366

Time (s): cpu = 00:05:58 ; elapsed = 00:04:03 . Memory (MB): peak = 1907.352 ; gain = 148.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.507 | TNS=-43.009| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.7 Update Timing
Phase 18.1.1.7 Update Timing | Checksum: 1a251c010

Time (s): cpu = 00:05:58 ; elapsed = 00:04:03 . Memory (MB): peak = 1907.352 ; gain = 148.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.507 | TNS=-43.140| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 18.1.1.8 Update Timing
Phase 18.1.1.8 Update Timing | Checksum: 244d08317

Time (s): cpu = 00:05:59 ; elapsed = 00:04:03 . Memory (MB): peak = 1907.352 ; gain = 148.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.507 | TNS=-43.140| WHS=N/A    | THS=N/A    |

Phase 18.1.1 Delay CleanUp | Checksum: 1ed1b3fc8

Time (s): cpu = 00:05:59 ; elapsed = 00:04:03 . Memory (MB): peak = 1907.352 ; gain = 148.562
Phase 18.1 TNS Cleanup | Checksum: 1ed1b3fc8

Time (s): cpu = 00:05:59 ; elapsed = 00:04:03 . Memory (MB): peak = 1907.352 ; gain = 148.562

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 1ed1b3fc8

Time (s): cpu = 00:05:59 ; elapsed = 00:04:03 . Memory (MB): peak = 1907.352 ; gain = 148.562
Phase 18 Delay and Skew Optimization | Checksum: 1ed1b3fc8

Time (s): cpu = 00:05:59 ; elapsed = 00:04:03 . Memory (MB): peak = 1907.352 ; gain = 148.562

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.507 | TNS=-43.140| WHS=0.052  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 191eebb88

Time (s): cpu = 00:05:59 ; elapsed = 00:04:03 . Memory (MB): peak = 1907.352 ; gain = 148.562
Phase 19 Post Hold Fix | Checksum: 191eebb88

Time (s): cpu = 00:05:59 ; elapsed = 00:04:03 . Memory (MB): peak = 1907.352 ; gain = 148.562

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 191eebb88

Time (s): cpu = 00:05:59 ; elapsed = 00:04:04 . Memory (MB): peak = 1907.352 ; gain = 148.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.507 | TNS=-43.140| WHS=0.052  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 191eebb88

Time (s): cpu = 00:05:59 ; elapsed = 00:04:04 . Memory (MB): peak = 1907.352 ; gain = 148.562

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.44982 %
  Global Horizontal Routing Utilization  = 8.03328 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 81.982%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 81.982%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X17Y47 -> INT_R_X17Y47

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 21 Route finalize | Checksum: 191eebb88

Time (s): cpu = 00:05:59 ; elapsed = 00:04:04 . Memory (MB): peak = 1907.352 ; gain = 148.562

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 191eebb88

Time (s): cpu = 00:05:59 ; elapsed = 00:04:04 . Memory (MB): peak = 1907.352 ; gain = 148.562

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 1c9abc8f5

Time (s): cpu = 00:06:00 ; elapsed = 00:04:04 . Memory (MB): peak = 1907.352 ; gain = 148.562

Phase 24 Post Process Routing
Phase 24 Post Process Routing | Checksum: 1c9abc8f5

Time (s): cpu = 00:06:00 ; elapsed = 00:04:04 . Memory (MB): peak = 1907.352 ; gain = 148.562

Phase 25 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.536 | TNS=-43.474| WHS=0.052  | THS=0.000  |

Phase 25 Post Router Timing | Checksum: 240f668b3

Time (s): cpu = 00:06:01 ; elapsed = 00:04:05 . Memory (MB): peak = 1907.352 ; gain = 148.562
WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 244.551 secs

Phase 26 Post-Route Event Processing
Phase 26 Post-Route Event Processing | Checksum: 160ab05fe

Time (s): cpu = 00:06:01 ; elapsed = 00:04:05 . Memory (MB): peak = 1907.352 ; gain = 148.562
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 160ab05fe

Time (s): cpu = 00:06:01 ; elapsed = 00:04:05 . Memory (MB): peak = 1907.352 ; gain = 148.562

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
436 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:02 ; elapsed = 00:04:05 . Memory (MB): peak = 1907.352 ; gain = 150.562
INFO: [Vivado 12-24828] Executing command : report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
Command: report_drc -file GPIO_demo_drc_routed.rpt -pb GPIO_demo_drc_routed.pb -rpx GPIO_demo_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
Command: report_methodology -file GPIO_demo_methodology_drc_routed.rpt -pb GPIO_demo_methodology_drc_routed.pb -rpx GPIO_demo_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file GPIO_demo_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file GPIO_demo_route_status.rpt -pb GPIO_demo_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
Command: report_power -file GPIO_demo_power_routed.rpt -pb GPIO_demo_power_summary_routed.pb -rpx GPIO_demo_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
453 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file GPIO_demo_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file GPIO_demo_bus_skew_routed.rpt -pb GPIO_demo_bus_skew_routed.pb -rpx GPIO_demo_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1907.352 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1907.352 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1907.352 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1907.352 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1907.352 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1907.352 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1907.352 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.299 . Memory (MB): peak = 1907.352 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_routed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.07s
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1907.352 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.536 | TNS=-43.474 | WHS=0.052 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: fcd20caf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.670 . Memory (MB): peak = 1907.352 ; gain = 0.000
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.536 | TNS=-43.474 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[24]__0[11].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[20]_rep__1_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[20]_rep__1.
INFO: [Physopt 32-952] Improved path group WNS = -0.478. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[20]_rep__1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[11]__0[25].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[21]_rep__1.
INFO: [Physopt 32-952] Improved path group WNS = -0.458. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[24]__0[4]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[24][4].
INFO: [Physopt 32-952] Improved path group WNS = -0.395. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[24]__0[4].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[6]_9[7].  Re-placed instance inst_LogicUnit/registers_reg[6][7]
INFO: [Physopt 32-952] Improved path group WNS = -0.392. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[6]_9[7].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[20]_rep__1_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[20]_rep__1.
INFO: [Physopt 32-952] Improved path group WNS = -0.383. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[20]_rep__1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[17]_6[24].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[15]_rep__0_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[15]_rep__0.
INFO: [Physopt 32-952] Improved path group WNS = -0.366. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[15]_rep__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[28]__0[18].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.317. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[21]_rep__1.
INFO: [Physopt 32-952] Improved path group WNS = -0.314. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[21]_rep__1_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[24]__0[4]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[24][4].
INFO: [Physopt 32-952] Improved path group WNS = -0.269. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[24]__0[4].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[11]__0[4]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[11][4].
INFO: [Physopt 32-952] Improved path group WNS = -0.265. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[11]__0[4].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/p_0_in__0__0__0[24]. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.250. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__0__0__0[24].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[25]__0[4]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[25][4].
INFO: [Physopt 32-952] Improved path group WNS = -0.249. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[25]__0[4].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[22]_rep_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[22]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.242. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[22]_rep_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[31]__0[4]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[31][4].
INFO: [Physopt 32-952] Improved path group WNS = -0.218. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[31]__0[4].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[28]__0[4]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[28][4].
INFO: [Physopt 32-952] Improved path group WNS = -0.213. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[28]__0[4].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[29]__0[4]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[29][4].
INFO: [Physopt 32-952] Improved path group WNS = -0.209. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[29]__0[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[7]__0[12].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/p_0_in__0__0__0[16]. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16].
INFO: [Physopt 32-952] Improved path group WNS = -0.202. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__0__0__0[16].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[29]__0[7].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.201. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[26][4].
INFO: [Physopt 32-710] Processed net inst_LogicUnit/registers[16][11]_i_1_n_0. Critical path length was reduced through logic transformation on cell inst_LogicUnit/registers[16][11]_i_1_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.194. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][11]_i_4_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.187. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][11]_i_12_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/p_0_in__0__0__0[17]. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[17].
INFO: [Physopt 32-952] Improved path group WNS = -0.181. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__0__0__0[17].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[6]_9[3]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[6][3].
INFO: [Physopt 32-952] Improved path group WNS = -0.161. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[6]_9[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[23]__0[0].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[20]_rep_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[20]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.159. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[20]_rep_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[15]_rep__0_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[15]_rep__0.
INFO: [Physopt 32-952] Improved path group WNS = -0.091. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[15]_rep__0_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[18]__0[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][25]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][25]_i_15_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][25]_i_29_n_0.
INFO: [Physopt 32-952] Improved path group WNS = -0.091. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][27]_i_22_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[28]__0[24]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[28][24].
INFO: [Physopt 32-952] Improved path group WNS = -0.089. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[28]__0[24].
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers[16][27]_i_22_n_0.  Re-placed instance inst_LogicUnit/registers[16][27]_i_22
INFO: [Physopt 32-952] Improved path group WNS = -0.084. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][27]_i_22_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[28]__0[24].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[14]__0[27]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[14][27].
INFO: [Physopt 32-952] Improved path group WNS = -0.070. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[14]__0[27].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.065. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep_n_0.
INFO: [Physopt 32-703] Processed net inst_LogicUnit/p_0_in__0__0__0[16]. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16].
INFO: [Physopt 32-952] Improved path group WNS = -0.062. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__0__0__0[16].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/p_0_in__0__0__0[18]. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[18].
INFO: [Physopt 32-952] Improved path group WNS = -0.053. Path group: sys_clk_pin. Processed net: inst_LogicUnit/p_0_in__0__0__0[18].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][18]_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][18]_i_12_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][19]_i_19_n_0.
INFO: [Physopt 32-710] Processed net inst_LogicUnit/registers[16][19]_i_19_n_0. Critical path length was reduced through logic transformation on cell inst_LogicUnit/registers[16][19]_i_19_comp.
INFO: [Physopt 32-952] Improved path group WNS = -0.041. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][16]_i_20_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][11]_i_12_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.037. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][11]_i_23_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[18]__0[25].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0_repN_1. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[16]_rep__0_replica_1.
INFO: [Physopt 32-952] Improved path group WNS = -0.035. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[16]_rep__0_n_0_repN_1.
INFO: [Physopt 32-663] Processed net inst_LogicUnit/registers_reg[14]__0[21].  Re-placed instance inst_LogicUnit/registers_reg[14][21]
INFO: [Physopt 32-952] Improved path group WNS = -0.031. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[14]__0[21].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg[12]__0[9]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[12][9].
INFO: [Physopt 32-952] Improved path group WNS = -0.017. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[12]__0[9].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/current_instruction_reg[20]_rep_n_0. Clock skew was adjusted for instance inst_LogicUnit/current_instruction_reg[20]_rep.
INFO: [Physopt 32-952] Improved path group WNS = -0.013. Path group: sys_clk_pin. Processed net: inst_LogicUnit/current_instruction_reg[20]_rep_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][16]_i_20_n_0_repN.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/b_add[3]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/b_add_reg[3]_i_5_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/b_add[3]_i_12_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][18]_i_1_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: CLK_IBUF.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[28]__0[18].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[18]__0[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][18]_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][18]_i_12_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-952] Improved path group WNS = -0.012. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][19]_i_19_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[23]__0[0].
INFO: [Physopt 32-703] Processed net inst_LogicUnit/registers_reg_n_0_[26][8]. Clock skew was adjusted for instance inst_LogicUnit/registers_reg[26][8].
INFO: [Physopt 32-952] Improved path group WNS = -0.005. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[26][8].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg[24]__0[9].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers_reg_n_0_[26][4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][9]_i_4_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][9]_i_14_n_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: sys_clk_pin. Processed net: inst_LogicUnit/registers[16][9]_i_25_n_0.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net inst_LogicUnit/registers[16][15]_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.052 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.052 | THS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2034.434 ; gain = 0.000
Phase 2 Critical Path Optimization | Checksum: 190197f53

Time (s): cpu = 00:01:12 ; elapsed = 00:00:58 . Memory (MB): peak = 2034.434 ; gain = 127.082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2034.434 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.052 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.536  |         43.474  |            0  |              0  |                    40  |           0  |           1  |  00:00:57  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2034.434 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 190197f53

Time (s): cpu = 00:01:12 ; elapsed = 00:00:58 . Memory (MB): peak = 2034.434 ; gain = 127.082
INFO: [Common 17-83] Releasing license: Implementation
586 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:14 ; elapsed = 00:00:58 . Memory (MB): peak = 2034.434 ; gain = 127.082
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file GPIO_demo_timing_summary_postroute_physopted.rpt -pb GPIO_demo_timing_summary_postroute_physopted.pb -rpx GPIO_demo_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file GPIO_demo_bus_skew_postroute_physopted.rpt -pb GPIO_demo_bus_skew_postroute_physopted.pb -rpx GPIO_demo_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2034.434 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 2038.605 ; gain = 4.172
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2038.605 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2038.605 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2038.605 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2038.605 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.297 . Memory (MB): peak = 2038.605 ; gain = 4.172
INFO: [Common 17-1381] The checkpoint 'D:/Projekte/Arty/hw/hw.runs/impl_1/GPIO_demo_postroute_physopt.dcp' has been generated.
Command: write_bitstream -force GPIO_demo.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./GPIO_demo.bit...
Writing bitstream ./GPIO_demo.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
603 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2399.664 ; gain = 361.059
INFO: [Common 17-206] Exiting Vivado at Sat Nov 29 01:18:53 2025...
