ANA:
  - { mem_rd:1, wr_mdr:1 }
  - { ir_load:1, pc_inc:1 }
  - { src_a: REG_RS1, alu_op: U_ALU_PASS, wr_mdr:1 }
  - { src_a: REG_RS2, alu_op: U_ALU_PASS, wr_mar:1 }
  - { src_a: MDR, src_b: MAR, alu_op: U_ALU_AND, flags_we:1, wr_mdr:1 }
  - { src_a: MDR, alu_op: U_ALU_PASS, wr_rd:1, endi:1 }

ORA:
  - { mem_rd:1, wr_mdr:1 }
  - { ir_load:1, pc_inc:1 }
  - { src_a: REG_RS1, alu_op: U_ALU_PASS, wr_mdr:1 }
  - { src_a: REG_RS2, alu_op: U_ALU_PASS, wr_mar:1 }
  - { src_a: MDR, src_b: MAR, alu_op: U_ALU_OR, flags_we:1, wr_mdr:1 }
  - { src_a: MDR, alu_op: U_ALU_PASS, wr_rd:1, endi:1 }

XRA:
  - { mem_rd:1, wr_mdr:1 }
  - { ir_load:1, pc_inc:1 }
  - { src_a: REG_RS1, alu_op: U_ALU_PASS, wr_mdr:1 }
  - { src_a: REG_RS2, alu_op: U_ALU_PASS, wr_mar:1 }
  - { src_a: MDR, src_b: MAR, alu_op: U_ALU_XOR, flags_we:1, wr_mdr:1 }
  - { src_a: MDR, alu_op: U_ALU_PASS, wr_rd:1, endi:1 }
