Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Tue Jun 12 11:26:35 2018
| Host         : ram-Lenovo-ideapad-520-15IKB running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file .//fpga/mkbtb/syn_timing.txt
| Design       : mkbtb
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 80 input ports with no input delay specified. (HIGH)

EN_ma_flush
EN_ma_put
EN_ma_update
RST_N
ma_put_pc[0]
ma_put_pc[10]
ma_put_pc[11]
ma_put_pc[12]
ma_put_pc[13]
ma_put_pc[14]
ma_put_pc[15]
ma_put_pc[16]
ma_put_pc[17]
ma_put_pc[18]
ma_put_pc[19]
ma_put_pc[1]
ma_put_pc[20]
ma_put_pc[21]
ma_put_pc[22]
ma_put_pc[23]
ma_put_pc[24]
ma_put_pc[25]
ma_put_pc[26]
ma_put_pc[27]
ma_put_pc[28]
ma_put_pc[29]
ma_put_pc[2]
ma_put_pc[30]
ma_put_pc[31]
ma_put_pc[3]
ma_put_pc[4]
ma_put_pc[5]
ma_put_pc[6]
ma_put_pc[7]
ma_put_pc[8]
ma_put_pc[9]
ma_update_branch_imm[0]
ma_update_branch_imm[10]
ma_update_branch_imm[11]
ma_update_branch_imm[1]
ma_update_branch_imm[2]
ma_update_branch_imm[3]
ma_update_branch_imm[4]
ma_update_branch_imm[5]
ma_update_branch_imm[6]
ma_update_branch_imm[7]
ma_update_branch_imm[8]
ma_update_branch_imm[9]
ma_update_pc[10]
ma_update_pc[11]
ma_update_pc[12]
ma_update_pc[13]
ma_update_pc[14]
ma_update_pc[15]
ma_update_pc[16]
ma_update_pc[17]
ma_update_pc[18]
ma_update_pc[19]
ma_update_pc[20]
ma_update_pc[21]
ma_update_pc[22]
ma_update_pc[23]
ma_update_pc[24]
ma_update_pc[25]
ma_update_pc[26]
ma_update_pc[27]
ma_update_pc[28]
ma_update_pc[29]
ma_update_pc[2]
ma_update_pc[30]
ma_update_pc[31]
ma_update_pc[3]
ma_update_pc[4]
ma_update_pc[5]
ma_update_pc[6]
ma_update_pc[7]
ma_update_pc[8]
ma_update_pc[9]
ma_update_way_num[0]
ma_update_way_num[1]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

RDY_ma_flush
RDY_ma_update
RDY_mn_get
mn_get[0]
mn_get[10]
mn_get[11]
mn_get[12]
mn_get[13]
mn_get[14]
mn_get[15]
mn_get[16]
mn_get[17]
mn_get[18]
mn_get[19]
mn_get[1]
mn_get[20]
mn_get[21]
mn_get[22]
mn_get[23]
mn_get[24]
mn_get[25]
mn_get[26]
mn_get[27]
mn_get[28]
mn_get[29]
mn_get[2]
mn_get[30]
mn_get[31]
mn_get[32]
mn_get[33]
mn_get[34]
mn_get[3]
mn_get[4]
mn_get[5]
mn_get[6]
mn_get[7]
mn_get[8]
mn_get[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.847        0.000                      0                  222        0.147        0.000                      0                  222        3.750        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 6.847        0.000                      0                  222        0.147        0.000                      0                  222        3.750        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        6.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 rg_flush_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_way1/RAM_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.773ns (31.667%)  route 1.668ns (68.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  rg_flush_addr_reg[8]/Q
                         net (fo=19, unplaced)        0.865     3.797    p_0_in__0
                                                                      f  bram_way1_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.092 r  bram_way1_i_1/O
                         net (fo=4, unplaced)         0.803     4.895    bram_way1/ENB
                         RAMB18E1                                     r  bram_way1/RAM_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439    12.131    bram_way1/CLKA
                         RAMB18E1                                     r  bram_way1/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    11.742    bram_way1/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 rg_flush_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_way1/RAM_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.773ns (31.667%)  route 1.668ns (68.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  rg_flush_addr_reg[8]/Q
                         net (fo=19, unplaced)        0.865     3.797    p_0_in__0
                                                                      f  bram_way1_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.092 r  bram_way1_i_1/O
                         net (fo=4, unplaced)         0.803     4.895    bram_way1/ENB
                         RAMB18E1                                     r  bram_way1/RAM_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439    12.131    bram_way1/CLKA
                         RAMB18E1                                     r  bram_way1/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    11.742    bram_way1/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 rg_flush_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_way1/RAM_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.773ns (31.667%)  route 1.668ns (68.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  rg_flush_addr_reg[8]/Q
                         net (fo=19, unplaced)        0.865     3.797    p_0_in__0
                                                                      f  bram_way1_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.092 r  bram_way1_i_1/O
                         net (fo=4, unplaced)         0.803     4.895    bram_way1/ENB
                         RAMB18E1                                     r  bram_way1/RAM_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439    12.131    bram_way1/CLKA
                         RAMB18E1                                     r  bram_way1/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    11.742    bram_way1/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 rg_flush_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_way1/RAM_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.773ns (31.667%)  route 1.668ns (68.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  rg_flush_addr_reg[8]/Q
                         net (fo=19, unplaced)        0.865     3.797    p_0_in__0
                                                                      f  bram_way1_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.092 r  bram_way1_i_1/O
                         net (fo=4, unplaced)         0.803     4.895    bram_way1/ENB
                         RAMB18E1                                     r  bram_way1/RAM_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439    12.131    bram_way1/CLKA
                         RAMB18E1                                     r  bram_way1/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    11.742    bram_way1/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 rg_flush_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_way2/RAM_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.773ns (31.667%)  route 1.668ns (68.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  rg_flush_addr_reg[8]/Q
                         net (fo=19, unplaced)        0.865     3.797    p_0_in__0
                                                                      f  bram_way2_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.092 r  bram_way2_i_1/O
                         net (fo=4, unplaced)         0.803     4.895    bram_way2/ENB
                         RAMB18E1                                     r  bram_way2/RAM_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439    12.131    bram_way2/CLKA
                         RAMB18E1                                     r  bram_way2/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    11.742    bram_way2/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 rg_flush_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_way2/RAM_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.773ns (31.667%)  route 1.668ns (68.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  rg_flush_addr_reg[8]/Q
                         net (fo=19, unplaced)        0.865     3.797    p_0_in__0
                                                                      f  bram_way2_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.092 r  bram_way2_i_1/O
                         net (fo=4, unplaced)         0.803     4.895    bram_way2/ENB
                         RAMB18E1                                     r  bram_way2/RAM_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439    12.131    bram_way2/CLKA
                         RAMB18E1                                     r  bram_way2/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    11.742    bram_way2/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 rg_flush_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_way2/RAM_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.773ns (31.667%)  route 1.668ns (68.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  rg_flush_addr_reg[8]/Q
                         net (fo=19, unplaced)        0.865     3.797    p_0_in__0
                                                                      f  bram_way2_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.092 r  bram_way2_i_1/O
                         net (fo=4, unplaced)         0.803     4.895    bram_way2/ENB
                         RAMB18E1                                     r  bram_way2/RAM_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439    12.131    bram_way2/CLKA
                         RAMB18E1                                     r  bram_way2/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    11.742    bram_way2/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 rg_flush_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_way2/RAM_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.773ns (31.667%)  route 1.668ns (68.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  rg_flush_addr_reg[8]/Q
                         net (fo=19, unplaced)        0.865     3.797    p_0_in__0
                                                                      f  bram_way2_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.092 r  bram_way2_i_1/O
                         net (fo=4, unplaced)         0.803     4.895    bram_way2/ENB
                         RAMB18E1                                     r  bram_way2/RAM_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439    12.131    bram_way2/CLKA
                         RAMB18E1                                     r  bram_way2/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    11.742    bram_way2/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 rg_flush_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_way3/RAM_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.773ns (31.667%)  route 1.668ns (68.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  rg_flush_addr_reg[8]/Q
                         net (fo=19, unplaced)        0.865     3.797    p_0_in__0
                                                                      f  bram_way3_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.092 r  bram_way3_i_1/O
                         net (fo=4, unplaced)         0.803     4.895    bram_way3/ENB
                         RAMB18E1                                     r  bram_way3/RAM_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439    12.131    bram_way3/CLKA
                         RAMB18E1                                     r  bram_way3/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    11.742    bram_way3/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  6.847    

Slack (MET) :             6.847ns  (required time - arrival time)
  Source:                 rg_flush_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_way3/RAM_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.773ns (31.667%)  route 1.668ns (68.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 f  rg_flush_addr_reg[8]/Q
                         net (fo=19, unplaced)        0.865     3.797    p_0_in__0
                                                                      f  bram_way3_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.092 r  bram_way3_i_1/O
                         net (fo=4, unplaced)         0.803     4.895    bram_way3/ENB
                         RAMB18E1                                     r  bram_way3/RAM_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439    12.131    bram_way3/CLKA
                         RAMB18E1                                     r  bram_way3/RAM_reg/CLKBWRCLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    11.742    bram_way3/RAM_reg
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -4.895    
  -------------------------------------------------------------------
                         slack                                  6.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rg_flush_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_flush_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_flush_addr_reg[5]/Q
                         net (fo=7, unplaced)         0.146     0.971    rg_flush_addr_reg__0[5]
                                                                      r  rg_flush_addr[5]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.069 r  rg_flush_addr[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.069    MUX_rg_flush_addr$write_1__VAL_1[5]
                         FDRE                                         r  rg_flush_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[5]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    rg_flush_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rg_flush_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_flush_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.245ns (62.482%)  route 0.147ns (37.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_flush_addr_reg[4]/Q
                         net (fo=8, unplaced)         0.147     0.973    rg_flush_addr_reg__0[4]
                                                                      r  rg_flush_addr[4]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.071 r  rg_flush_addr[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    MUX_rg_flush_addr$write_1__VAL_1[4]
                         FDRE                                         r  rg_flush_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[4]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    rg_flush_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 rg_flush_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_flush_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.245ns (61.950%)  route 0.150ns (38.050%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_flush_addr_reg[1]/Q
                         net (fo=11, unplaced)        0.150     0.976    rg_flush_addr_reg__0[1]
                                                                      r  rg_flush_addr[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.074 r  rg_flush_addr[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.074    MUX_rg_flush_addr$write_1__VAL_1[1]
                         FDRE                                         r  rg_flush_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[1]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    rg_flush_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rg_flush_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_flush_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.245ns (61.818%)  route 0.151ns (38.182%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  rg_flush_addr_reg[0]/Q
                         net (fo=12, unplaced)        0.151     0.977    rg_flush_addr_reg__0[0]
                                                                      f  rg_flush_addr[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.075 r  rg_flush_addr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.075    MUX_rg_flush_addr$write_1__VAL_1[0]
                         FDRE                                         r  rg_flush_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    rg_flush_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 rg_flush_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_flush_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.248ns (62.567%)  route 0.148ns (37.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_flush_addr_reg[3]/Q
                         net (fo=9, unplaced)         0.148     0.974    rg_flush_addr_reg__0[3]
                                                                      r  rg_flush_addr[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.075 r  rg_flush_addr[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.075    MUX_rg_flush_addr$write_1__VAL_1[3]
                         FDRE                                         r  rg_flush_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[3]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    rg_flush_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rg_flush_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_flush_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.248ns (62.434%)  route 0.149ns (37.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_flush_addr_reg[2]/Q
                         net (fo=10, unplaced)        0.149     0.975    rg_flush_addr_reg__0[2]
                                                                      r  rg_flush_addr[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.076 r  rg_flush_addr[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.076    MUX_rg_flush_addr$write_1__VAL_1[2]
                         FDRE                                         r  rg_flush_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[2]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    rg_flush_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rg_flush_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_flush_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.246ns (53.610%)  route 0.213ns (46.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_flush_addr_reg[7]/Q
                         net (fo=7, unplaced)         0.213     1.038    rg_flush_addr_reg__0[7]
                                                                      r  rg_flush_addr[7]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.099     1.137 r  rg_flush_addr[7]_i_1/O
                         net (fo=1, unplaced)         0.000     1.137    MUX_rg_flush_addr$write_1__VAL_1[7]
                         FDRE                                         r  rg_flush_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[7]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    rg_flush_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rg_flush_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_flush_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.246ns (53.463%)  route 0.214ns (46.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_flush_addr_reg[6]/Q
                         net (fo=8, unplaced)         0.214     1.040    rg_flush_addr_reg__0[6]
                                                                      r  rg_flush_addr[6]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.099     1.139 r  rg_flush_addr[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.139    MUX_rg_flush_addr$write_1__VAL_1[6]
                         FDRE                                         r  rg_flush_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[6]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    rg_flush_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rg_flush_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rg_flush_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.245ns (52.352%)  route 0.223ns (47.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_flush_addr_reg[8]/Q
                         net (fo=19, unplaced)        0.223     1.049    p_0_in__0
                                                                      r  rg_flush_addr[8]_i_3/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.147 r  rg_flush_addr[8]_i_3/O
                         net (fo=1, unplaced)         0.000     1.147    MUX_rg_flush_addr$write_1__VAL_1[8]
                         FDRE                                         r  rg_flush_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[8]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    rg_flush_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 rg_flush_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_replacement/RAM_reg_0_127_0_0/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.245ns (40.217%)  route 0.364ns (59.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_flush_addr_reg[8]/Q
                         net (fo=19, unplaced)        0.156     0.982    p_0_in__0
                                                                      r  bram_replacement_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.080 r  bram_replacement_i_5/O
                         net (fo=24, unplaced)        0.208     1.288    bram_replacement/RAM_reg_0_127_0_0/A4
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_0_0/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    bram_replacement/RAM_reg_0_127_0_0/WCLK
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_0_0/DP.HIGH/CLK
                         clock pessimism             -0.210     0.824    
                         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.024    bram_replacement/RAM_reg_0_127_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                bram_way1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056                bram_way1/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                bram_way2/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056                bram_way2/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                bram_way3/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056                bram_way3/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                bram_way4/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056                bram_way4/RAM_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845                CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000                bram_replacement/DOA_R_reg[0]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_128_255_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_128_255_1_1/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_128_255_1_1/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_128_255_1_1/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_128_255_1_1/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_128_255_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_128_255_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_128_255_1_1/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_128_255_1_1/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_128_255_1_1/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750                bram_replacement/RAM_reg_0_127_1_1/DP.HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.122ns  (logic 7.861ns (70.680%)  route 3.261ns (29.320%))
  Logic Levels:           14  (CARRY4=10 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    bram_way4/CLKA
                         RAMB18E1                                     r  bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    bram_way4$DOA[17]
                                                                      r  mn_get_OBUF[34]_inst_i_29/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  mn_get_OBUF[34]_inst_i_29/O
                         net (fo=1, unplaced)         0.000     5.835    mn_get_OBUF[34]_inst_i_29_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  mn_get_OBUF[34]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    mn_get_OBUF[34]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  mn_get_OBUF[34]_inst_i_2/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    x__h1416[0]
                                                                      r  mn_get_OBUF[11]_inst_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  mn_get_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.497     8.264    mn_get_OBUF[11]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  mn_get_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.388    mn_get_OBUF[3]_inst_i_4_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  mn_get_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    mn_get_OBUF[3]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  mn_get_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    mn_get_OBUF[7]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  mn_get_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    mn_get_OBUF[11]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  mn_get_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    mn_get_OBUF[15]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  mn_get_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    mn_get_OBUF[19]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[23]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  mn_get_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    mn_get_OBUF[23]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[27]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  mn_get_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.623    mn_get_OBUF[27]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[31]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.960 r  mn_get_OBUF[31]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.803    10.763    mn_get_OBUF[29]
                                                                      r  mn_get_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    13.576 r  mn_get_OBUF[29]_inst/O
                         net (fo=0)                   0.000    13.576    mn_get[29]
                                                                      r  mn_get[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.119ns  (logic 7.858ns (70.672%)  route 3.261ns (29.328%))
  Logic Levels:           14  (CARRY4=10 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    bram_way4/CLKA
                         RAMB18E1                                     r  bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    bram_way4$DOA[17]
                                                                      r  mn_get_OBUF[34]_inst_i_29/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  mn_get_OBUF[34]_inst_i_29/O
                         net (fo=1, unplaced)         0.000     5.835    mn_get_OBUF[34]_inst_i_29_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  mn_get_OBUF[34]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    mn_get_OBUF[34]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  mn_get_OBUF[34]_inst_i_2/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    x__h1416[0]
                                                                      r  mn_get_OBUF[11]_inst_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  mn_get_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.497     8.264    mn_get_OBUF[11]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  mn_get_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.388    mn_get_OBUF[3]_inst_i_4_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  mn_get_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    mn_get_OBUF[3]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  mn_get_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    mn_get_OBUF[7]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  mn_get_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    mn_get_OBUF[11]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  mn_get_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    mn_get_OBUF[15]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  mn_get_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    mn_get_OBUF[19]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[23]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  mn_get_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    mn_get_OBUF[23]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[27]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  mn_get_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.623    mn_get_OBUF[27]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[31]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.954 r  mn_get_OBUF[31]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.803    10.757    mn_get_OBUF[31]
                                                                      r  mn_get_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    13.573 r  mn_get_OBUF[31]_inst/O
                         net (fo=0)                   0.000    13.573    mn_get[31]
                                                                      r  mn_get[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.040ns  (logic 7.779ns (70.462%)  route 3.261ns (29.538%))
  Logic Levels:           14  (CARRY4=10 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    bram_way4/CLKA
                         RAMB18E1                                     r  bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    bram_way4$DOA[17]
                                                                      r  mn_get_OBUF[34]_inst_i_29/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  mn_get_OBUF[34]_inst_i_29/O
                         net (fo=1, unplaced)         0.000     5.835    mn_get_OBUF[34]_inst_i_29_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  mn_get_OBUF[34]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    mn_get_OBUF[34]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  mn_get_OBUF[34]_inst_i_2/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    x__h1416[0]
                                                                      r  mn_get_OBUF[11]_inst_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  mn_get_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.497     8.264    mn_get_OBUF[11]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  mn_get_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.388    mn_get_OBUF[3]_inst_i_4_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  mn_get_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    mn_get_OBUF[3]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  mn_get_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    mn_get_OBUF[7]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  mn_get_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    mn_get_OBUF[11]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  mn_get_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    mn_get_OBUF[15]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  mn_get_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    mn_get_OBUF[19]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[23]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  mn_get_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    mn_get_OBUF[23]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[27]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  mn_get_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.623    mn_get_OBUF[27]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[31]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.879 r  mn_get_OBUF[31]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.803    10.682    mn_get_OBUF[30]
                                                                      r  mn_get_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812    13.494 r  mn_get_OBUF[30]_inst/O
                         net (fo=0)                   0.000    13.494    mn_get[30]
                                                                      r  mn_get[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.013ns  (logic 7.752ns (70.390%)  route 3.261ns (29.610%))
  Logic Levels:           14  (CARRY4=10 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    bram_way4/CLKA
                         RAMB18E1                                     r  bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    bram_way4$DOA[17]
                                                                      r  mn_get_OBUF[34]_inst_i_29/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  mn_get_OBUF[34]_inst_i_29/O
                         net (fo=1, unplaced)         0.000     5.835    mn_get_OBUF[34]_inst_i_29_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  mn_get_OBUF[34]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    mn_get_OBUF[34]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  mn_get_OBUF[34]_inst_i_2/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    x__h1416[0]
                                                                      r  mn_get_OBUF[11]_inst_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  mn_get_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.497     8.264    mn_get_OBUF[11]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  mn_get_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.388    mn_get_OBUF[3]_inst_i_4_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  mn_get_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    mn_get_OBUF[3]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  mn_get_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    mn_get_OBUF[7]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  mn_get_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    mn_get_OBUF[11]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  mn_get_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    mn_get_OBUF[15]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  mn_get_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    mn_get_OBUF[19]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[23]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  mn_get_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    mn_get_OBUF[23]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[27]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.623 r  mn_get_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.623    mn_get_OBUF[27]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[31]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.855 r  mn_get_OBUF[31]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.803    10.658    mn_get_OBUF[28]
                                                                      r  mn_get_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809    13.467 r  mn_get_OBUF[28]_inst/O
                         net (fo=0)                   0.000    13.467    mn_get[28]
                                                                      r  mn_get[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.005ns  (logic 7.744ns (70.368%)  route 3.261ns (29.632%))
  Logic Levels:           13  (CARRY4=9 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    bram_way4/CLKA
                         RAMB18E1                                     r  bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    bram_way4$DOA[17]
                                                                      r  mn_get_OBUF[34]_inst_i_29/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  mn_get_OBUF[34]_inst_i_29/O
                         net (fo=1, unplaced)         0.000     5.835    mn_get_OBUF[34]_inst_i_29_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  mn_get_OBUF[34]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    mn_get_OBUF[34]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  mn_get_OBUF[34]_inst_i_2/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    x__h1416[0]
                                                                      r  mn_get_OBUF[11]_inst_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  mn_get_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.497     8.264    mn_get_OBUF[11]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  mn_get_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.388    mn_get_OBUF[3]_inst_i_4_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  mn_get_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    mn_get_OBUF[3]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  mn_get_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    mn_get_OBUF[7]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  mn_get_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    mn_get_OBUF[11]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  mn_get_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    mn_get_OBUF[15]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  mn_get_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    mn_get_OBUF[19]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[23]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  mn_get_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    mn_get_OBUF[23]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[27]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.843 r  mn_get_OBUF[27]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.803    10.646    mn_get_OBUF[25]
                                                                      r  mn_get_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    13.459 r  mn_get_OBUF[25]_inst/O
                         net (fo=0)                   0.000    13.459    mn_get[25]
                                                                      r  mn_get[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.002ns  (logic 7.741ns (70.360%)  route 3.261ns (29.640%))
  Logic Levels:           13  (CARRY4=9 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    bram_way4/CLKA
                         RAMB18E1                                     r  bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    bram_way4$DOA[17]
                                                                      r  mn_get_OBUF[34]_inst_i_29/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  mn_get_OBUF[34]_inst_i_29/O
                         net (fo=1, unplaced)         0.000     5.835    mn_get_OBUF[34]_inst_i_29_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  mn_get_OBUF[34]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    mn_get_OBUF[34]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  mn_get_OBUF[34]_inst_i_2/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    x__h1416[0]
                                                                      r  mn_get_OBUF[11]_inst_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  mn_get_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.497     8.264    mn_get_OBUF[11]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  mn_get_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.388    mn_get_OBUF[3]_inst_i_4_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  mn_get_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    mn_get_OBUF[3]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  mn_get_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    mn_get_OBUF[7]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  mn_get_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    mn_get_OBUF[11]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  mn_get_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    mn_get_OBUF[15]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  mn_get_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    mn_get_OBUF[19]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[23]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  mn_get_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    mn_get_OBUF[23]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[27]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.837 r  mn_get_OBUF[27]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.803    10.640    mn_get_OBUF[27]
                                                                      r  mn_get_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    13.456 r  mn_get_OBUF[27]_inst/O
                         net (fo=0)                   0.000    13.456    mn_get[27]
                                                                      r  mn_get[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.923ns  (logic 7.662ns (70.146%)  route 3.261ns (29.854%))
  Logic Levels:           13  (CARRY4=9 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    bram_way4/CLKA
                         RAMB18E1                                     r  bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    bram_way4$DOA[17]
                                                                      r  mn_get_OBUF[34]_inst_i_29/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  mn_get_OBUF[34]_inst_i_29/O
                         net (fo=1, unplaced)         0.000     5.835    mn_get_OBUF[34]_inst_i_29_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  mn_get_OBUF[34]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    mn_get_OBUF[34]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  mn_get_OBUF[34]_inst_i_2/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    x__h1416[0]
                                                                      r  mn_get_OBUF[11]_inst_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  mn_get_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.497     8.264    mn_get_OBUF[11]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  mn_get_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.388    mn_get_OBUF[3]_inst_i_4_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  mn_get_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    mn_get_OBUF[3]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  mn_get_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    mn_get_OBUF[7]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  mn_get_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    mn_get_OBUF[11]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  mn_get_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    mn_get_OBUF[15]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  mn_get_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    mn_get_OBUF[19]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[23]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  mn_get_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    mn_get_OBUF[23]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[27]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     9.762 r  mn_get_OBUF[27]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.803    10.565    mn_get_OBUF[26]
                                                                      r  mn_get_OBUF[26]_inst/I
                         OBUF (Prop_obuf_I_O)         2.812    13.377 r  mn_get_OBUF[26]_inst/O
                         net (fo=0)                   0.000    13.377    mn_get[26]
                                                                      r  mn_get[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.896ns  (logic 7.635ns (70.072%)  route 3.261ns (29.928%))
  Logic Levels:           13  (CARRY4=9 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    bram_way4/CLKA
                         RAMB18E1                                     r  bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    bram_way4$DOA[17]
                                                                      r  mn_get_OBUF[34]_inst_i_29/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  mn_get_OBUF[34]_inst_i_29/O
                         net (fo=1, unplaced)         0.000     5.835    mn_get_OBUF[34]_inst_i_29_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  mn_get_OBUF[34]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    mn_get_OBUF[34]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  mn_get_OBUF[34]_inst_i_2/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    x__h1416[0]
                                                                      r  mn_get_OBUF[11]_inst_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  mn_get_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.497     8.264    mn_get_OBUF[11]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  mn_get_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.388    mn_get_OBUF[3]_inst_i_4_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  mn_get_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    mn_get_OBUF[3]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  mn_get_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    mn_get_OBUF[7]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  mn_get_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    mn_get_OBUF[11]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  mn_get_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    mn_get_OBUF[15]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  mn_get_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    mn_get_OBUF[19]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[23]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.506 r  mn_get_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.506    mn_get_OBUF[23]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[27]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     9.738 r  mn_get_OBUF[27]_inst_i_1/O[0]
                         net (fo=1, unplaced)         0.803    10.541    mn_get_OBUF[24]
                                                                      r  mn_get_OBUF[24]_inst/I
                         OBUF (Prop_obuf_I_O)         2.809    13.350 r  mn_get_OBUF[24]_inst/O
                         net (fo=0)                   0.000    13.350    mn_get[24]
                                                                      r  mn_get[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.888ns  (logic 7.627ns (70.050%)  route 3.261ns (29.950%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    bram_way4/CLKA
                         RAMB18E1                                     r  bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    bram_way4$DOA[17]
                                                                      r  mn_get_OBUF[34]_inst_i_29/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  mn_get_OBUF[34]_inst_i_29/O
                         net (fo=1, unplaced)         0.000     5.835    mn_get_OBUF[34]_inst_i_29_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  mn_get_OBUF[34]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    mn_get_OBUF[34]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  mn_get_OBUF[34]_inst_i_2/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    x__h1416[0]
                                                                      r  mn_get_OBUF[11]_inst_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  mn_get_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.497     8.264    mn_get_OBUF[11]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  mn_get_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.388    mn_get_OBUF[3]_inst_i_4_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  mn_get_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    mn_get_OBUF[3]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  mn_get_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    mn_get_OBUF[7]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  mn_get_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    mn_get_OBUF[11]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  mn_get_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    mn_get_OBUF[15]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  mn_get_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    mn_get_OBUF[19]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[23]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     9.726 r  mn_get_OBUF[23]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.803    10.529    mn_get_OBUF[21]
                                                                      r  mn_get_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.813    13.342 r  mn_get_OBUF[21]_inst/O
                         net (fo=0)                   0.000    13.342    mn_get[21]
                                                                      r  mn_get[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bram_way4/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.885ns  (logic 7.624ns (70.042%)  route 3.261ns (29.958%))
  Logic Levels:           12  (CARRY4=8 LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.584     2.454    bram_way4/CLKA
                         RAMB18E1                                     r  bram_way4/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     4.908 r  bram_way4/RAM_reg/DOBDO[1]
                         net (fo=1, unplaced)         0.803     5.711    bram_way4$DOA[17]
                                                                      r  mn_get_OBUF[34]_inst_i_29/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.835 r  mn_get_OBUF[34]_inst_i_29/O
                         net (fo=1, unplaced)         0.000     5.835    mn_get_OBUF[34]_inst_i_29_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_7/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.368 r  mn_get_OBUF[34]_inst_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     6.368    mn_get_OBUF[34]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[34]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.485 r  mn_get_OBUF[34]_inst_i_2/CO[3]
                         net (fo=5, unplaced)         1.158     7.643    x__h1416[0]
                                                                      r  mn_get_OBUF[11]_inst_i_7/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  mn_get_OBUF[11]_inst_i_7/O
                         net (fo=12, unplaced)        0.497     8.264    mn_get_OBUF[11]_inst_i_7_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_4/I2
                         LUT4 (Prop_lut4_I2_O)        0.124     8.388 r  mn_get_OBUF[3]_inst_i_4/O
                         net (fo=1, unplaced)         0.000     8.388    mn_get_OBUF[3]_inst_i_4_n_0
                                                                      r  mn_get_OBUF[3]_inst_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.921 r  mn_get_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.921    mn_get_OBUF[3]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[7]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.038 r  mn_get_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.038    mn_get_OBUF[7]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[11]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.155 r  mn_get_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.155    mn_get_OBUF[11]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[15]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.272 r  mn_get_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.272    mn_get_OBUF[15]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[19]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.389 r  mn_get_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.389    mn_get_OBUF[19]_inst_i_1_n_0
                                                                      r  mn_get_OBUF[23]_inst_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.720 r  mn_get_OBUF[23]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.803    10.523    mn_get_OBUF[23]
                                                                      r  mn_get_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.816    13.339 r  mn_get_OBUF[23]_inst/O
                         net (fo=0)                   0.000    13.339    mn_get[23]
                                                                      r  mn_get[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rg_flush_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_ma_flush
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.396ns (73.844%)  route 0.494ns (26.156%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  rg_flush_reg/Q
                         net (fo=19, unplaced)        0.156     0.982    rg_flush
                                                                      f  RDY_ma_update_OBUF_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.080 r  RDY_ma_update_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.338     1.418    RDY_ma_flush_OBUF
                                                                      r  RDY_ma_flush_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.569 r  RDY_ma_flush_OBUF_inst/O
                         net (fo=0)                   0.000     2.569    RDY_ma_flush
                                                                      r  RDY_ma_flush (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rg_flush_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_ma_update
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.396ns (73.844%)  route 0.494ns (26.156%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_flush_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  rg_flush_reg/Q
                         net (fo=19, unplaced)        0.156     0.982    rg_flush
                                                                      f  RDY_ma_update_OBUF_inst_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.080 r  RDY_ma_update_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.338     1.418    RDY_ma_flush_OBUF
                                                                      r  RDY_ma_update_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.569 r  RDY_ma_update_OBUF_inst/O
                         net (fo=0)                   0.000     2.569    RDY_ma_update
                                                                      r  RDY_ma_update (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rg_pc_copy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.505ns (75.653%)  route 0.484ns (24.347%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_pc_copy_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_pc_copy_reg[0]/Q
                         net (fo=2, unplaced)         0.146     0.971    rg_pc_copy_reg_n_0_[0]
                                                                      r  mn_get_OBUF[3]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.116 r  mn_get_OBUF[3]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.338     1.455    mn_get_OBUF[1]
                                                                      r  mn_get_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     2.668 r  mn_get_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.668    mn_get[1]
                                                                      r  mn_get[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rg_pc_copy_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.505ns (75.653%)  route 0.484ns (24.347%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_pc_copy_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_pc_copy_reg[4]/Q
                         net (fo=2, unplaced)         0.146     0.971    rg_pc_copy_reg_n_0_[4]
                                                                      r  mn_get_OBUF[7]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.116 r  mn_get_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.338     1.455    mn_get_OBUF[5]
                                                                      r  mn_get_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     2.668 r  mn_get_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.668    mn_get[5]
                                                                      r  mn_get[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rg_pc_copy_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.989ns  (logic 1.505ns (75.653%)  route 0.484ns (24.347%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_pc_copy_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_pc_copy_reg[8]/Q
                         net (fo=2, unplaced)         0.146     0.971    rg_pc_copy_reg_n_0_[8]
                                                                      r  mn_get_OBUF[11]_inst_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.145     1.116 r  mn_get_OBUF[11]_inst_i_1/O[1]
                         net (fo=1, unplaced)         0.338     1.455    mn_get_OBUF[9]
                                                                      r  mn_get_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.213     2.668 r  mn_get_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.668    mn_get[9]
                                                                      r  mn_get[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rg_pc_copy_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.508ns (75.673%)  route 0.485ns (24.327%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_pc_copy_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_pc_copy_reg[2]/Q
                         net (fo=2, unplaced)         0.146     0.972    rg_pc_copy_reg_n_0_[2]
                                                                      r  mn_get_OBUF[3]_inst_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.145     1.117 r  mn_get_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.338     1.455    mn_get_OBUF[3]
                                                                      r  mn_get_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.671 r  mn_get_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.671    mn_get[3]
                                                                      r  mn_get[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rg_pc_copy_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.508ns (75.673%)  route 0.485ns (24.327%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_pc_copy_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_pc_copy_reg[6]/Q
                         net (fo=2, unplaced)         0.146     0.972    rg_pc_copy_reg_n_0_[6]
                                                                      r  mn_get_OBUF[7]_inst_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.145     1.117 r  mn_get_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.338     1.455    mn_get_OBUF[7]
                                                                      r  mn_get_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.671 r  mn_get_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.671    mn_get[7]
                                                                      r  mn_get[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rg_pc_copy_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.508ns (75.339%)  route 0.494ns (24.661%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_pc_copy_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_pc_copy_reg[10]/Q
                         net (fo=6, unplaced)         0.155     0.981    p_0_in[0]
                                                                      r  mn_get_OBUF[11]_inst_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.145     1.126 r  mn_get_OBUF[11]_inst_i_1/O[3]
                         net (fo=1, unplaced)         0.338     1.464    mn_get_OBUF[11]
                                                                      r  mn_get_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.216     2.680 r  mn_get_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.680    mn_get[11]
                                                                      r  mn_get[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rg_pc_copy_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.522ns (75.859%)  route 0.484ns (24.141%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_pc_copy_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_pc_copy_reg[9]/Q
                         net (fo=2, unplaced)         0.146     0.971    rg_pc_copy_reg_n_0_[9]
                                                                      r  mn_get_OBUF[11]_inst_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.161     1.132 r  mn_get_OBUF[11]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.338     1.471    mn_get_OBUF[10]
                                                                      r  mn_get_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.214     2.685 r  mn_get_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.685    mn_get[10]
                                                                      r  mn_get[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rg_pc_copy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mn_get[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.522ns (75.859%)  route 0.484ns (24.141%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  rg_pc_copy_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  rg_pc_copy_reg[1]/Q
                         net (fo=2, unplaced)         0.146     0.971    rg_pc_copy_reg_n_0_[1]
                                                                      r  mn_get_OBUF[3]_inst_i_1/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.161     1.132 r  mn_get_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, unplaced)         0.338     1.471    mn_get_OBUF[2]
                                                                      r  mn_get_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.214     2.685 r  mn_get_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.685    mn_get[2]
                                                                      r  mn_get[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           485 Endpoints
Min Delay           485 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ma_update_pc[3]
                            (input port)
  Destination:            bram_replacement/RAM_reg_0_127_0_0/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.916ns  (logic 1.095ns (37.559%)  route 1.821ns (62.441%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_update_pc[3] (IN)
                         net (fo=0)                   0.000     0.000    ma_update_pc[3]
                                                                      r  ma_update_pc_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_update_pc_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ma_update_pc_IBUF[3]
                                                                      r  bram_replacement_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  bram_replacement_i_8/O
                         net (fo=24, unplaced)        1.018     2.916    bram_replacement/RAM_reg_0_127_0_0/A1
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_0_0/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439     2.131    bram_replacement/RAM_reg_0_127_0_0/WCLK
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 ma_update_pc[3]
                            (input port)
  Destination:            bram_replacement/RAM_reg_0_127_0_0/DP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.916ns  (logic 1.095ns (37.559%)  route 1.821ns (62.441%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_update_pc[3] (IN)
                         net (fo=0)                   0.000     0.000    ma_update_pc[3]
                                                                      r  ma_update_pc_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_update_pc_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ma_update_pc_IBUF[3]
                                                                      r  bram_replacement_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  bram_replacement_i_8/O
                         net (fo=24, unplaced)        1.018     2.916    bram_replacement/RAM_reg_0_127_0_0/A1
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_0_0/DP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439     2.131    bram_replacement/RAM_reg_0_127_0_0/WCLK
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_0_0/DP.LOW/CLK

Slack:                    inf
  Source:                 ma_update_pc[3]
                            (input port)
  Destination:            bram_replacement/RAM_reg_0_127_0_0/SP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.916ns  (logic 1.095ns (37.559%)  route 1.821ns (62.441%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_update_pc[3] (IN)
                         net (fo=0)                   0.000     0.000    ma_update_pc[3]
                                                                      r  ma_update_pc_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_update_pc_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ma_update_pc_IBUF[3]
                                                                      r  bram_replacement_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  bram_replacement_i_8/O
                         net (fo=24, unplaced)        1.018     2.916    bram_replacement/RAM_reg_0_127_0_0/A1
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_0_0/SP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439     2.131    bram_replacement/RAM_reg_0_127_0_0/WCLK
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_0_0/SP.HIGH/CLK

Slack:                    inf
  Source:                 ma_update_pc[3]
                            (input port)
  Destination:            bram_replacement/RAM_reg_0_127_0_0/SP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.916ns  (logic 1.095ns (37.559%)  route 1.821ns (62.441%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_update_pc[3] (IN)
                         net (fo=0)                   0.000     0.000    ma_update_pc[3]
                                                                      r  ma_update_pc_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_update_pc_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ma_update_pc_IBUF[3]
                                                                      r  bram_replacement_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  bram_replacement_i_8/O
                         net (fo=24, unplaced)        1.018     2.916    bram_replacement/RAM_reg_0_127_0_0/A1
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_0_0/SP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439     2.131    bram_replacement/RAM_reg_0_127_0_0/WCLK
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_0_0/SP.LOW/CLK

Slack:                    inf
  Source:                 ma_update_pc[3]
                            (input port)
  Destination:            bram_replacement/RAM_reg_0_127_1_1/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.916ns  (logic 1.095ns (37.559%)  route 1.821ns (62.441%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_update_pc[3] (IN)
                         net (fo=0)                   0.000     0.000    ma_update_pc[3]
                                                                      r  ma_update_pc_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_update_pc_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ma_update_pc_IBUF[3]
                                                                      r  bram_replacement_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  bram_replacement_i_8/O
                         net (fo=24, unplaced)        1.018     2.916    bram_replacement/RAM_reg_0_127_1_1/A1
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_1_1/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439     2.131    bram_replacement/RAM_reg_0_127_1_1/WCLK
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_1_1/DP.HIGH/CLK

Slack:                    inf
  Source:                 ma_update_pc[3]
                            (input port)
  Destination:            bram_replacement/RAM_reg_0_127_1_1/DP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.916ns  (logic 1.095ns (37.559%)  route 1.821ns (62.441%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_update_pc[3] (IN)
                         net (fo=0)                   0.000     0.000    ma_update_pc[3]
                                                                      r  ma_update_pc_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_update_pc_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ma_update_pc_IBUF[3]
                                                                      r  bram_replacement_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  bram_replacement_i_8/O
                         net (fo=24, unplaced)        1.018     2.916    bram_replacement/RAM_reg_0_127_1_1/A1
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_1_1/DP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439     2.131    bram_replacement/RAM_reg_0_127_1_1/WCLK
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_1_1/DP.LOW/CLK

Slack:                    inf
  Source:                 ma_update_pc[3]
                            (input port)
  Destination:            bram_replacement/RAM_reg_0_127_1_1/SP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.916ns  (logic 1.095ns (37.559%)  route 1.821ns (62.441%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_update_pc[3] (IN)
                         net (fo=0)                   0.000     0.000    ma_update_pc[3]
                                                                      r  ma_update_pc_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_update_pc_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ma_update_pc_IBUF[3]
                                                                      r  bram_replacement_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  bram_replacement_i_8/O
                         net (fo=24, unplaced)        1.018     2.916    bram_replacement/RAM_reg_0_127_1_1/A1
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_1_1/SP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439     2.131    bram_replacement/RAM_reg_0_127_1_1/WCLK
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_1_1/SP.HIGH/CLK

Slack:                    inf
  Source:                 ma_update_pc[3]
                            (input port)
  Destination:            bram_replacement/RAM_reg_0_127_1_1/SP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.916ns  (logic 1.095ns (37.559%)  route 1.821ns (62.441%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_update_pc[3] (IN)
                         net (fo=0)                   0.000     0.000    ma_update_pc[3]
                                                                      r  ma_update_pc_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_update_pc_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ma_update_pc_IBUF[3]
                                                                      r  bram_replacement_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  bram_replacement_i_8/O
                         net (fo=24, unplaced)        1.018     2.916    bram_replacement/RAM_reg_0_127_1_1/A1
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_1_1/SP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439     2.131    bram_replacement/RAM_reg_0_127_1_1/WCLK
                         RAMD64E                                      r  bram_replacement/RAM_reg_0_127_1_1/SP.LOW/CLK

Slack:                    inf
  Source:                 ma_update_pc[3]
                            (input port)
  Destination:            bram_replacement/RAM_reg_128_255_0_0/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.916ns  (logic 1.095ns (37.559%)  route 1.821ns (62.441%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_update_pc[3] (IN)
                         net (fo=0)                   0.000     0.000    ma_update_pc[3]
                                                                      r  ma_update_pc_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_update_pc_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ma_update_pc_IBUF[3]
                                                                      r  bram_replacement_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  bram_replacement_i_8/O
                         net (fo=24, unplaced)        1.018     2.916    bram_replacement/RAM_reg_128_255_0_0/A1
                         RAMD64E                                      r  bram_replacement/RAM_reg_128_255_0_0/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439     2.131    bram_replacement/RAM_reg_128_255_0_0/WCLK
                         RAMD64E                                      r  bram_replacement/RAM_reg_128_255_0_0/DP.HIGH/CLK

Slack:                    inf
  Source:                 ma_update_pc[3]
                            (input port)
  Destination:            bram_replacement/RAM_reg_128_255_0_0/DP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.916ns  (logic 1.095ns (37.559%)  route 1.821ns (62.441%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_update_pc[3] (IN)
                         net (fo=0)                   0.000     0.000    ma_update_pc[3]
                                                                      r  ma_update_pc_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  ma_update_pc_IBUF[3]_inst/O
                         net (fo=5, unplaced)         0.803     1.774    ma_update_pc_IBUF[3]
                                                                      r  bram_replacement_i_8/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.898 r  bram_replacement_i_8/O
                         net (fo=24, unplaced)        1.018     2.916    bram_replacement/RAM_reg_128_255_0_0/A1
                         RAMD64E                                      r  bram_replacement/RAM_reg_128_255_0_0/DP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.439     2.131    bram_replacement/RAM_reg_128_255_0_0/WCLK
                         RAMD64E                                      r  bram_replacement/RAM_reg_128_255_0_0/DP.LOW/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ma_put_pc[7]
                            (input port)
  Destination:            bram_way1/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_put_pc[7] (IN)
                         net (fo=0)                   0.000     0.000    ma_put_pc[7]
                                                                      r  ma_put_pc_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ma_put_pc_IBUF[7]_inst/O
                         net (fo=13, unplaced)        0.338     0.539    bram_way1/ADDRA[5]
                         RAMB18E1                                     r  bram_way1/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    bram_way1/CLKA
                         RAMB18E1                                     r  bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 ma_put_pc[8]
                            (input port)
  Destination:            bram_way1/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_put_pc[8] (IN)
                         net (fo=0)                   0.000     0.000    ma_put_pc[8]
                                                                      r  ma_put_pc_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ma_put_pc_IBUF[8]_inst/O
                         net (fo=9, unplaced)         0.338     0.539    bram_way1/ADDRA[6]
                         RAMB18E1                                     r  bram_way1/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    bram_way1/CLKA
                         RAMB18E1                                     r  bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 ma_put_pc[9]
                            (input port)
  Destination:            bram_way1/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_put_pc[9] (IN)
                         net (fo=0)                   0.000     0.000    ma_put_pc[9]
                                                                      r  ma_put_pc_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ma_put_pc_IBUF[9]_inst/O
                         net (fo=7, unplaced)         0.338     0.539    bram_way1/ADDRA[7]
                         RAMB18E1                                     r  bram_way1/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    bram_way1/CLKA
                         RAMB18E1                                     r  bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 ma_put_pc[2]
                            (input port)
  Destination:            bram_way1/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_put_pc[2] (IN)
                         net (fo=0)                   0.000     0.000    ma_put_pc[2]
                                                                      r  ma_put_pc_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ma_put_pc_IBUF[2]_inst/O
                         net (fo=13, unplaced)        0.338     0.539    bram_way1/ADDRA[0]
                         RAMB18E1                                     r  bram_way1/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    bram_way1/CLKA
                         RAMB18E1                                     r  bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 ma_put_pc[3]
                            (input port)
  Destination:            bram_way1/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_put_pc[3] (IN)
                         net (fo=0)                   0.000     0.000    ma_put_pc[3]
                                                                      r  ma_put_pc_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ma_put_pc_IBUF[3]_inst/O
                         net (fo=13, unplaced)        0.338     0.539    bram_way1/ADDRA[1]
                         RAMB18E1                                     r  bram_way1/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    bram_way1/CLKA
                         RAMB18E1                                     r  bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 ma_put_pc[4]
                            (input port)
  Destination:            bram_way1/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_put_pc[4] (IN)
                         net (fo=0)                   0.000     0.000    ma_put_pc[4]
                                                                      r  ma_put_pc_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ma_put_pc_IBUF[4]_inst/O
                         net (fo=13, unplaced)        0.338     0.539    bram_way1/ADDRA[2]
                         RAMB18E1                                     r  bram_way1/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    bram_way1/CLKA
                         RAMB18E1                                     r  bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 ma_put_pc[5]
                            (input port)
  Destination:            bram_way1/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_put_pc[5] (IN)
                         net (fo=0)                   0.000     0.000    ma_put_pc[5]
                                                                      r  ma_put_pc_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ma_put_pc_IBUF[5]_inst/O
                         net (fo=13, unplaced)        0.338     0.539    bram_way1/ADDRA[3]
                         RAMB18E1                                     r  bram_way1/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    bram_way1/CLKA
                         RAMB18E1                                     r  bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 ma_put_pc[6]
                            (input port)
  Destination:            bram_way1/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_put_pc[6] (IN)
                         net (fo=0)                   0.000     0.000    ma_put_pc[6]
                                                                      r  ma_put_pc_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ma_put_pc_IBUF[6]_inst/O
                         net (fo=13, unplaced)        0.338     0.539    bram_way1/ADDRA[4]
                         RAMB18E1                                     r  bram_way1/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    bram_way1/CLKA
                         RAMB18E1                                     r  bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 EN_ma_put
                            (input port)
  Destination:            bram_way1/RAM_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN_ma_put (IN)
                         net (fo=0)                   0.000     0.000    EN_ma_put
                                                                      r  EN_ma_put_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN_ma_put_IBUF_inst/O
                         net (fo=38, unplaced)        0.338     0.539    bram_way1/ENA
                         RAMB18E1                                     r  bram_way1/RAM_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    bram_way1/CLKA
                         RAMB18E1                                     r  bram_way1/RAM_reg/CLKARDCLK

Slack:                    inf
  Source:                 ma_put_pc[7]
                            (input port)
  Destination:            bram_way2/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ma_put_pc[7] (IN)
                         net (fo=0)                   0.000     0.000    ma_put_pc[7]
                                                                      r  ma_put_pc_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ma_put_pc_IBUF[7]_inst/O
                         net (fo=13, unplaced)        0.338     0.539    bram_way2/ADDRA[5]
                         RAMB18E1                                     r  bram_way2/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, unplaced)        0.259     1.033    bram_way2/CLKA
                         RAMB18E1                                     r  bram_way2/RAM_reg/CLKARDCLK





