# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../only_accelerator.srcs/sources_1/imports/hdl/mat_mul.v" \

sv xil_defaultlib  \
"../../../../only_accelerator.srcs/sim_1/new/accelerator_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
