# do RAM.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:10 on Apr 23,2018
# vlog -work work RAM.vo 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 17:34:12 on Apr 23,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:34:12 on Apr 23,2018
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module ram_vlg_vec_tst
# 
# Top level modules:
# 	ram_vlg_vec_tst
# End time: 17:34:15 on Apr 23,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ram_vlg_vec_tst 
# Start time: 17:34:15 on Apr 23,2018
# Loading work.ram_vlg_vec_tst
# Loading work.ram
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 42672 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Simulation time: 0 ps
# ** Note: $finish    : Waveform1.vwf.vt(50)
#    Time: 800 ns  Iteration: 0  Instance: /ram_vlg_vec_tst
# End time: 17:34:20 on Apr 23,2018, Elapsed time: 0:00:05
# Errors: 0, Warnings: 2
