// Seed: 359204388
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_6;
endmodule
module module_2 (
    input  tri1 id_0,
    output wand id_1,
    input  tri  id_2,
    input  wor  id_3,
    input  tri0 id_4
);
  logic [1 : 1] id_6;
  ;
  module_0 modCall_1 ();
  wire id_7, id_8 = id_0;
  wor #1 id_9;
  ;
  assign id_9 = 1;
  wand id_10 = -1 + id_6 + id_8 - id_3 - id_7;
endmodule
