Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 30 12:41:16 2025
| Host         : LAPTOP-Q99NL9L5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_1_timing_summary_routed.rpt -pb ALU_1_timing_summary_routed.pb -rpx ALU_1_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU_1
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            alu_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.933ns  (logic 3.347ns (48.272%)  route 3.586ns (51.728%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP27                                              0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    AP27                 IBUF (Prop_ibuf_I_O)         0.733     0.733 r  A_IBUF[1]_inst/O
                         net (fo=6, routed)           1.503     2.236    A_IBUF[1]
    SLICE_X46Y57         LUT4 (Prop_lut4_I1_O)        0.053     2.289 r  alu_out_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.666     2.955    alu_out_OBUF[2]_inst_i_5_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.053     3.008 r  alu_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     3.008    alu_out_OBUF[2]_inst_i_2_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I0_O)      0.127     3.135 r  alu_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.417     4.552    alu_out_OBUF[2]
    AL26                 OBUF (Prop_obuf_I_O)         2.381     6.933 r  alu_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.933    alu_out[2]
    AL26                                                              r  alu_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            alu_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 3.376ns (49.159%)  route 3.491ns (50.841%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  A_IBUF[2]_inst/O
                         net (fo=4, routed)           1.364     2.103    A_IBUF[2]
    SLICE_X47Y56         LUT6 (Prop_lut6_I1_O)        0.053     2.156 r  alu_out_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.529     2.685    alu_out_OBUF[3]_inst_i_4_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I0_O)        0.053     2.738 r  alu_out_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.738    alu_out_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I0_O)      0.143     2.881 r  alu_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.598     4.479    alu_out_OBUF[3]
    AL25                 OBUF (Prop_obuf_I_O)         2.387     6.867 r  alu_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.867    alu_out[3]
    AL25                                                              r  alu_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            alu_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.159ns  (logic 3.141ns (50.998%)  route 3.018ns (49.002%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP25                                              0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    AP25                 IBUF (Prop_ibuf_I_O)         0.738     0.738 r  B_IBUF[0]_inst/O
                         net (fo=6, routed)           1.438     2.175    B_IBUF[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I4_O)        0.053     2.228 r  alu_out_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.136     2.364    alu_out_OBUF[1]_inst_i_2_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.053     2.417 r  alu_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.445     3.862    alu_out_OBUF[1]
    AM26                 OBUF (Prop_obuf_I_O)         2.297     6.159 r  alu_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.159    alu_out[1]
    AM26                                                              r  alu_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            alu_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.067ns  (logic 3.088ns (50.904%)  route 2.978ns (49.096%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP25                                              0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    AP25                 IBUF (Prop_ibuf_I_O)         0.738     0.738 r  B_IBUF[0]_inst/O
                         net (fo=6, routed)           1.430     2.168    B_IBUF[0]
    SLICE_X46Y57         LUT5 (Prop_lut5_I3_O)        0.053     2.221 r  alu_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.549     3.769    alu_out_OBUF[0]
    AM27                 OBUF (Prop_obuf_I_O)         2.297     6.067 r  alu_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.067    alu_out[0]
    AM27                                                              r  alu_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            alu_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.373ns (59.256%)  route 0.944ns (40.744%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN25                                              0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    AN25                 IBUF (Prop_ibuf_I_O)         0.124     0.124 r  B_IBUF[3]_inst/O
                         net (fo=2, routed)           0.408     0.532    B_IBUF[3]
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.028     0.560 r  alu_out_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.560    alu_out_OBUF[3]_inst_i_3_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.059     0.619 r  alu_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.536     1.155    alu_out_OBUF[3]
    AL25                 OBUF (Prop_obuf_I_O)         1.162     2.317 r  alu_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.317    alu_out[3]
    AL25                                                              r  alu_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op[0]
                            (input port)
  Destination:            alu_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.361ns (58.083%)  route 0.982ns (41.917%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM25                                              0.000     0.000 r  Op[0] (IN)
                         net (fo=0)                   0.000     0.000    Op[0]
    AM25                 IBUF (Prop_ibuf_I_O)         0.127     0.127 r  Op_IBUF[0]_inst/O
                         net (fo=7, routed)           0.514     0.641    Op_IBUF[0]
    SLICE_X47Y57         LUT4 (Prop_lut4_I1_O)        0.028     0.669 r  alu_out_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.669    alu_out_OBUF[2]_inst_i_3_n_0
    SLICE_X47Y57         MUXF7 (Prop_muxf7_I1_O)      0.051     0.720 r  alu_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.468     1.188    alu_out_OBUF[2]
    AL26                 OBUF (Prop_obuf_I_O)         1.155     2.343 r  alu_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.343    alu_out[2]
    AL26                                                              r  alu_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Op[2]
                            (input port)
  Destination:            alu_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.309ns (55.772%)  route 1.038ns (44.228%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN29                                              0.000     0.000 r  Op[2] (IN)
                         net (fo=0)                   0.000     0.000    Op[2]
    AN29                 IBUF (Prop_ibuf_I_O)         0.150     0.150 r  Op_IBUF[2]_inst/O
                         net (fo=4, routed)           0.547     0.697    Op_IBUF[2]
    SLICE_X46Y57         LUT6 (Prop_lut6_I4_O)        0.028     0.725 r  alu_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.492     1.216    alu_out_OBUF[1]
    AM26                 OBUF (Prop_obuf_I_O)         1.131     2.347 r  alu_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.347    alu_out[1]
    AM26                                                              r  alu_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            alu_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.408ns  (logic 1.236ns (51.305%)  route 1.173ns (48.695%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    AF24                 IBUF (Prop_ibuf_I_O)         0.077     0.077 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           0.635     0.712    A_IBUF[0]
    SLICE_X46Y57         LUT5 (Prop_lut5_I4_O)        0.028     0.740 r  alu_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.538     1.277    alu_out_OBUF[0]
    AM27                 OBUF (Prop_obuf_I_O)         1.131     2.408 r  alu_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.408    alu_out[0]
    AM27                                                              r  alu_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





