

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Fri Sep 20 17:09:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        2mm.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  117648028|  117648028|  0.392 sec|  0.392 sec|  117648029|  117648029|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                                                           |                                                                 |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                                  Instance                                 |                              Module                             |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_kernel_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2_VITIS_LOOP_35_3_fu_50  |kernel_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2_VITIS_LOOP_35_3  |  57456014|  57456014|  0.191 sec|  0.191 sec|  57456014|  57456014|       no|
        |grp_kernel_Pipeline_VITIS_LOOP_38_4_VITIS_LOOP_39_5_VITIS_LOOP_42_6_fu_62  |kernel_Pipeline_VITIS_LOOP_38_4_VITIS_LOOP_39_5_VITIS_LOOP_42_6  |  60192011|  60192011|  0.200 sec|  0.200 sec|  60192011|  60192011|       no|
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    10|     1393|     1306|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      147|    -|
|Register             |        -|     -|        6|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    10|     1399|     1453|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                  Instance                                 |                              Module                             | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U21                                         |fadd_32ns_32ns_32_7_full_dsp_1                                   |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22                                          |fmul_32ns_32ns_32_4_max_dsp_1                                    |        0|   3|  143|   78|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2_VITIS_LOOP_35_3_fu_50  |kernel_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2_VITIS_LOOP_35_3  |        0|   3|  474|  486|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_38_4_VITIS_LOOP_39_5_VITIS_LOOP_42_6_fu_62  |kernel_Pipeline_VITIS_LOOP_38_4_VITIS_LOOP_39_5_VITIS_LOOP_42_6  |        0|   2|  458|  544|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                      |                                                                 |        0|  10| 1393| 1306|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  26|          5|    1|          5|
    |grp_fu_84_ce  |  14|          3|    1|          3|
    |grp_fu_84_p0  |  14|          3|   32|         96|
    |grp_fu_84_p1  |  14|          3|   32|         96|
    |grp_fu_88_ce  |  14|          3|    1|          3|
    |grp_fu_88_p0  |  14|          3|   32|         96|
    |grp_fu_88_p1  |  14|          3|   32|         96|
    |tmp_address0  |  14|          3|   16|         48|
    |tmp_ce0       |  14|          3|    1|          3|
    |tmp_we0       |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         | 147|         31|  149|        448|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                          Name                                          | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                               |  4|   0|    4|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2_VITIS_LOOP_35_3_fu_50_ap_start_reg  |  1|   0|    1|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_38_4_VITIS_LOOP_39_5_VITIS_LOOP_42_6_fu_62_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                   |  6|   0|    6|          0|
    +----------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|alpha         |   in|   32|     ap_none|         alpha|        scalar|
|beta          |   in|   32|     ap_none|          beta|        scalar|
|tmp_address0  |  out|   16|   ap_memory|           tmp|         array|
|tmp_ce0       |  out|    1|   ap_memory|           tmp|         array|
|tmp_we0       |  out|    1|   ap_memory|           tmp|         array|
|tmp_d0        |  out|   32|   ap_memory|           tmp|         array|
|tmp_q0        |   in|   32|   ap_memory|           tmp|         array|
|A_address0    |  out|   16|   ap_memory|             A|         array|
|A_ce0         |  out|    1|   ap_memory|             A|         array|
|A_q0          |   in|   32|   ap_memory|             A|         array|
|B_address0    |  out|   16|   ap_memory|             B|         array|
|B_ce0         |  out|    1|   ap_memory|             B|         array|
|B_q0          |   in|   32|   ap_memory|             B|         array|
|C_address0    |  out|   16|   ap_memory|             C|         array|
|C_ce0         |  out|    1|   ap_memory|             C|         array|
|C_q0          |   in|   32|   ap_memory|             C|         array|
|D_address0    |  out|   16|   ap_memory|             D|         array|
|D_ce0         |  out|    1|   ap_memory|             D|         array|
|D_we0         |  out|    1|   ap_memory|             D|         array|
|D_d0          |  out|   32|   ap_memory|             D|         array|
|D_q0          |   in|   32|   ap_memory|             D|         array|
+--------------+-----+-----+------------+--------------+--------------+

