#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Nov 28 14:41:48 2023
# Process ID: 40628
# Current directory: C:/Users/ryana/CPE333/cpe333/lab5_cache/cache_vivado/cache_vivado.runs/synth_1
# Command line: vivado.exe -log OTTER_MCU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source OTTER_MCU.tcl
# Log file: C:/Users/ryana/CPE333/cpe333/lab5_cache/cache_vivado/cache_vivado.runs/synth_1/OTTER_MCU.vds
# Journal file: C:/Users/ryana/CPE333/cpe333/lab5_cache/cache_vivado/cache_vivado.runs/synth_1\vivado.jou
# Running On: LAPTOP-I3MDA0LJ, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 8, Host memory: 16497 MB
#-----------------------------------------------------------
source OTTER_MCU.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1289.055 ; gain = 0.000
Command: synth_design -top OTTER_MCU -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33200
WARNING: [Synth 8-1801] case statement with no case item violates IEEE 1800 syntax [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/cache_fsm.sv:39]
WARNING: [Synth 8-9971] redeclaration of ansi port 'MEM_CLK' is not allowed [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/memory_wrapper.sv:61]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1289.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OTTER_MCU' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2t1_nb' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv:31]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'mux_2t1_nb' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv:31]
INFO: [Synth 8-6157] synthesizing module 'reg_nb' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/register_nb.sv:24]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_nb' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/register_nb.sv:24]
INFO: [Synth 8-6157] synthesizing module 'MemoryWrapper' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/memory_wrapper.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/memory_wrapper.sv:22]
INFO: [Synth 8-6157] synthesizing module 'Cache_FSM' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/cache_fsm.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Cache_FSM' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/cache_fsm.sv:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/memory_wrapper.sv:37]
INFO: [Synth 8-6157] synthesizing module 'instr_cache' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/instr_cache.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'instr_cache' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/instr_cache.sv:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/memory_wrapper.sv:48]
INFO: [Synth 8-6157] synthesizing module 'cache_adapter' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/cache_adapter.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'cache_adapter' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/cache_adapter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'clk_2n_div_test' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/clk_2n_div_test_v1_01.v:39]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_2n_div_test' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/clk_2n_div_test_v1_01.v:39]
WARNING: [Synth 8-6104] Input port 'MEM_CLK' has an internal driver [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/memory_wrapper.sv:65]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/otter_memory.sv:47]
INFO: [Synth 8-3876] $readmem data file 'otter_memory.mem' is read successfully [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/otter_memory.sv:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/otter_memory.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/otter_memory.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'MemoryWrapper' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/memory_wrapper.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg_fetch_decode' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg_fetch_decode' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/Decoder.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/Decoder.sv:127]
INFO: [Synth 8-226] default block is never used [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/Decoder.sv:146]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/Decoder.sv:75]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/Decoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/reg_file.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/reg_file.sv:37]
INFO: [Synth 8-6157] synthesizing module 'immed_gen' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/immed_gen.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'immed_gen' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/immed_gen.sv:27]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg_decode_execute' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg_decode_execute' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv:23]
INFO: [Synth 8-6157] synthesizing module 'branch_cond_gen' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'branch_cond_gen' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/Branch_cond_gen.sv:28]
INFO: [Synth 8-6157] synthesizing module 'mux_4t1_nb' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv:24]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'mux_4t1_nb' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv:24]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/alu.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/alu.sv:22]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg_execute_memory' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg_execute_memory' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg_memory_writeback' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg_memory_writeback' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv:22]
INFO: [Synth 8-6157] synthesizing module 'Hazard_Unit' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/hazard.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Hazard_Unit' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/hazard.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_MCU' (0#1) [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:23]
WARNING: [Synth 8-3848] Net we_IM in module/entity Cache_FSM does not have driver. [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/cache_fsm.sv:11]
WARNING: [Synth 8-3848] Net we_DM in module/entity Cache_FSM does not have driver. [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/cache_fsm.sv:12]
WARNING: [Synth 8-3848] Net we_apt in module/entity Cache_FSM does not have driver. [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/cache_fsm.sv:13]
WARNING: [Synth 8-3848] Net we_MM in module/entity Cache_FSM does not have driver. [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/cache_fsm.sv:14]
WARNING: [Synth 8-3848] Net memValid1 in module/entity MemoryWrapper does not have driver. [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/memory_wrapper.sv:16]
WARNING: [Synth 8-3848] Net memValid2 in module/entity MemoryWrapper does not have driver. [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/memory_wrapper.sv:17]
WARNING: [Synth 8-3848] Net CLK in module/entity MemoryWrapper does not have driver. [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/cache/memory_wrapper.sv:23]
WARNING: [Synth 8-7129] Port memValid2 in module Hazard_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port we_IM in module Cache_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port we_DM in module Cache_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port we_apt in module Cache_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port we_MM in module Cache_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module Cache_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST in module Cache_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port hit in module Cache_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port fill in module Cache_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port done in module Cache_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port read in module Cache_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port d_cache in module Cache_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port d_apt in module Cache_FSM is either unconnected or has no load
WARNING: [Synth 8-7129] Port memValid1 in module MemoryWrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port memValid2 in module MemoryWrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INTR in module OTTER_MCU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1289.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1289.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1289.055 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1289.055 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 19    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 11    
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   9 Input   32 Bit        Muxes := 2     
	  16 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 2     
	  10 Input    4 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port memValid2 in module Hazard_Unit is either unconnected or has no load
WARNING: [Synth 8-7129] Port memValid1 in module MemoryWrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port memValid2 in module MemoryWrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INTR in module OTTER_MCU is either unconnected or has no load
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/OTTER_MEMORY/memory_reg"
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin load with 1st driver pin 'hazard_unit//p_0_out'
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin load with 2nd driver pin 'GND'
CRITICAL WARNING: [Synth 8-6858] multi-driven net load is connected to at least one constant driver which has been preserved, other driver is ignored
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin stall_D_reg with 1st driver pin 'hazard_unit/stall_D0_inferred/stall_D_reg' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/hazard.sv:54]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin stall_D_reg with 2nd driver pin 'GND' [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/hazard.sv:54]
CRITICAL WARNING: [Synth 8-6858] multi-driven net stall_D_reg is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/ryana/CPE333/cpe333/lab5_cache/OtterPipelineFiles/otter_mcu/hazard.sv:54]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:14 . Memory (MB): peak = 1289.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|OTTER_MCU   | OTTER_MEMORY/OTTER_MEMORY/memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------+-----------+----------------------+--------------+
|OTTER_MCU   | OTTER_reg_file/reg_file_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-----------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:15 . Memory (MB): peak = 1289.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|OTTER_MCU   | OTTER_MEMORY/OTTER_MEMORY/memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+-----------------------------+-----------+----------------------+--------------+
|Module Name | RTL Object                  | Inference | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------+-----------+----------------------+--------------+
|OTTER_MCU   | OTTER_reg_file/reg_file_reg | Implied   | 32 x 32              | RAM32M x 12  | 
+------------+-----------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/OTTER_MEMORY/memory_reg_mux_sel_a_pos_3) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/OTTER_MEMORY/memory_reg_mux_sel_a_pos_1) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/OTTER_MEMORY/memory_reg_mux_sel_a_pos_0) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/OTTER_MEMORY/memory_reg_mux_sel_b_pos_3) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/OTTER_MEMORY/memory_reg_mux_sel_b_pos_2) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/OTTER_MEMORY/memory_reg_mux_sel_b_pos_1) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_33) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_35) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_37) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_39) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_41) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_43) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_45) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_47) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_49) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_51) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_53) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_55) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_57) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_59) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_61) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_63) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module OTTER_MCU.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:01:15 . Memory (MB): peak = 1289.055 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance \OTTER_MEMORY/IM  of module instr_cache having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \OTTER_MEMORY/adapter  of module cache_adapter having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
ERROR: [Synth 8-4485] pin CLK is connected to multiply driven net where other driver is constant
ERROR: synthesis optimization failed, fatal insert_io failure.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:01:29 . Memory (MB): peak = 1289.055 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 75 Warnings, 6 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 14:44:16 2023...
