// Seed: 481823908
module module_0 ();
  logic [7:0] id_1;
  assign module_1.id_8 = 0;
  assign id_2 = id_1[-1==(-1)];
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    output uwire id_2,
    input wire id_3,
    input wor id_4,
    output supply0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    input wand id_9,
    input tri1 id_10,
    input supply0 id_11,
    output tri0 id_12,
    input wire id_13,
    input wire id_14,
    output wire id_15,
    input wire id_16
);
  wire id_18;
  module_0 modCall_1 ();
  always id_8 = id_10;
  wire id_19;
endmodule
