
NorthSide_0.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015fcc  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000494  08016270  08016270  00017270  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08016704  08016704  00017704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   0000000c  0801670c  0801670c  0001770c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000008  08016718  08016718  00017718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  08016720  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000d64c  240001dc  080168fc  000181dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2400d828  080168fc  00018828  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000181dc  2**0
                  CONTENTS, READONLY
 10 .RAM_D3       00000000  38000000  38000000  0001820a  2**0
                  CONTENTS
 11 .debug_info   000537b6  00000000  00000000  0001820a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00007f20  00000000  00000000  0006b9c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002f98  00000000  00000000  000738e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000251f  00000000  00000000  00076878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  000098bc  00000000  00000000  00078d97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003a485  00000000  00000000  00082653  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001a7d51  00000000  00000000  000bcad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00264829  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000dd14  00000000  00000000  0026486c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 000000ab  00000000  00000000  00272580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001dc 	.word	0x240001dc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08016254 	.word	0x08016254

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e0 	.word	0x240001e0
 80002dc:	08016254 	.word	0x08016254

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <_ZN12CasualNoises13W25Qxx_Driver13isDriverReadyEv>:
	uint32_t& operator[] (uint32_t index) override;

	HAL_StatusTypeDef	eraseAllDevices() override;
	HAL_StatusTypeDef 	flushSectorCache() override;

	bool				isDriverReady() override		{ return mDriverReady; }
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
 8000396:	6078      	str	r0, [r7, #4]
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	7a1b      	ldrb	r3, [r3, #8]
 800039c:	4618      	mov	r0, r3
 800039e:	370c      	adds	r7, #12
 80003a0:	46bd      	mov	sp, r7
 80003a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a6:	4770      	bx	lr

080003a8 <_ZN12CasualNoises13W25Qxx_Driver16getTotalCapacityEv>:
	uint32_t			getTotalCapacity() override		{ return mDeviceCapacity * mInitDataPtr->noOfDevices; }
 80003a8:	b480      	push	{r7}
 80003aa:	b083      	sub	sp, #12
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	695b      	ldr	r3, [r3, #20]
 80003b4:	687a      	ldr	r2, [r7, #4]
 80003b6:	6852      	ldr	r2, [r2, #4]
 80003b8:	8812      	ldrh	r2, [r2, #0]
 80003ba:	fb02 f303 	mul.w	r3, r2, r3
 80003be:	4618      	mov	r0, r3
 80003c0:	370c      	adds	r7, #12
 80003c2:	46bd      	mov	sp, r7
 80003c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c8:	4770      	bx	lr

080003ca <_ZN12CasualNoises13W25Qxx_Driver18outOfRangeDetectedEv>:

	bool				outOfRangeDetected() override	{ return mOutOfRangeDetected; }
 80003ca:	b480      	push	{r7}
 80003cc:	b083      	sub	sp, #12
 80003ce:	af00      	add	r7, sp, #0
 80003d0:	6078      	str	r0, [r7, #4]
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80003d8:	4618      	mov	r0, r3
 80003da:	370c      	adds	r7, #12
 80003dc:	46bd      	mov	sp, r7
 80003de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e2:	4770      	bx	lr

080003e4 <_ZN12CasualNoises13W25Qxx_Driver14getNoOfDevicesEv>:

	uint32_t			getNoOfDevices() override		{ return mInitDataPtr->noOfDevices; }
 80003e4:	b480      	push	{r7}
 80003e6:	b083      	sub	sp, #12
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	685b      	ldr	r3, [r3, #4]
 80003f0:	881b      	ldrh	r3, [r3, #0]
 80003f2:	4618      	mov	r0, r3
 80003f4:	370c      	adds	r7, #12
 80003f6:	46bd      	mov	sp, r7
 80003f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fc:	4770      	bx	lr

080003fe <_ZN12CasualNoises13W25Qxx_Driver17getDeviceCapacityEv>:
	uint32_t			getDeviceCapacity()	override	{ return mDeviceCapacity; }
 80003fe:	b480      	push	{r7}
 8000400:	b083      	sub	sp, #12
 8000402:	af00      	add	r7, sp, #0
 8000404:	6078      	str	r0, [r7, #4]
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	695b      	ldr	r3, [r3, #20]
 800040a:	4618      	mov	r0, r3
 800040c:	370c      	adds	r7, #12
 800040e:	46bd      	mov	sp, r7
 8000410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000414:	4770      	bx	lr
	...

08000418 <_ZN12CasualNoises10NVM_DriverC1Ev>:
} sNVM_DriverInitData;

/*
 * The NVM_Driver class
 */
class NVM_Driver
 8000418:	b480      	push	{r7}
 800041a:	b083      	sub	sp, #12
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
 8000420:	4a04      	ldr	r2, [pc, #16]	@ (8000434 <_ZN12CasualNoises10NVM_DriverC1Ev+0x1c>)
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	601a      	str	r2, [r3, #0]
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	4618      	mov	r0, r3
 800042a:	370c      	adds	r7, #12
 800042c:	46bd      	mov	sp, r7
 800042e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000432:	4770      	bx	lr
 8000434:	08016318 	.word	0x08016318

08000438 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE>:
//==============================================================================
//          W25Qxx_Driver()
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
W25Qxx_Driver::W25Qxx_Driver(const sNVM_DriverInitData* initDataPtr)
 8000438:	b580      	push	{r7, lr}
 800043a:	b08e      	sub	sp, #56	@ 0x38
 800043c:	af08      	add	r7, sp, #32
 800043e:	6078      	str	r0, [r7, #4]
 8000440:	6039      	str	r1, [r7, #0]
: mInitDataPtr(initDataPtr)
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	4618      	mov	r0, r3
 8000446:	f7ff ffe7 	bl	8000418 <_ZN12CasualNoises10NVM_DriverC1Ev>
 800044a:	4a94      	ldr	r2, [pc, #592]	@ (800069c <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x264>)
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	601a      	str	r2, [r3, #0]
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	683a      	ldr	r2, [r7, #0]
 8000454:	605a      	str	r2, [r3, #4]
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	2200      	movs	r2, #0
 800045a:	721a      	strb	r2, [r3, #8]
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	2200      	movs	r2, #0
 8000460:	615a      	str	r2, [r3, #20]
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	2200      	movs	r2, #0
 8000466:	619a      	str	r2, [r3, #24]
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800046e:	61da      	str	r2, [r3, #28]
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	2200      	movs	r2, #0
 8000474:	f883 2020 	strb.w	r2, [r3, #32]
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	2200      	movs	r2, #0
 800047c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	2200      	movs	r2, #0
 8000484:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800048e:	645a      	str	r2, [r3, #68]	@ 0x44
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	2200      	movs	r2, #0
 8000494:	649a      	str	r2, [r3, #72]	@ 0x48
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800049c:	64da      	str	r2, [r3, #76]	@ 0x4c
{

	// Disable all devices
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 800049e:	2300      	movs	r3, #0
 80004a0:	82fb      	strh	r3, [r7, #22]
 80004a2:	e013      	b.n	80004cc <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x94>
	{
		HAL_GPIO_WritePin(mInitDataPtr->deviceSelectPorts[i], mInitDataPtr->deviceSelectPins[i], GPIO_PIN_SET);
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	685a      	ldr	r2, [r3, #4]
 80004a8:	8afb      	ldrh	r3, [r7, #22]
 80004aa:	009b      	lsls	r3, r3, #2
 80004ac:	4413      	add	r3, r2
 80004ae:	6858      	ldr	r0, [r3, #4]
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	685a      	ldr	r2, [r3, #4]
 80004b4:	8afb      	ldrh	r3, [r7, #22]
 80004b6:	3310      	adds	r3, #16
 80004b8:	005b      	lsls	r3, r3, #1
 80004ba:	4413      	add	r3, r2
 80004bc:	889b      	ldrh	r3, [r3, #4]
 80004be:	2201      	movs	r2, #1
 80004c0:	4619      	mov	r1, r3
 80004c2:	f009 f831 	bl	8009528 <HAL_GPIO_WritePin>
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 80004c6:	8afb      	ldrh	r3, [r7, #22]
 80004c8:	3301      	adds	r3, #1
 80004ca:	82fb      	strh	r3, [r7, #22]
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	685b      	ldr	r3, [r3, #4]
 80004d0:	881b      	ldrh	r3, [r3, #0]
 80004d2:	8afa      	ldrh	r2, [r7, #22]
 80004d4:	429a      	cmp	r2, r3
 80004d6:	d3e5      	bcc.n	80004a4 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x6c>
	}

	// Enable SPI and initialise the flash devices
	__HAL_SPI_ENABLE(mInitDataPtr->hspix_ptr);
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	685b      	ldr	r3, [r3, #4]
 80004dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	681a      	ldr	r2, [r3, #0]
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	685b      	ldr	r3, [r3, #4]
 80004e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80004e8:	681b      	ldr	r3, [r3, #0]
 80004ea:	f042 0201 	orr.w	r2, r2, #1
 80004ee:	601a      	str	r2, [r3, #0]
	HAL_StatusTypeDef res;
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 80004f0:	2300      	movs	r3, #0
 80004f2:	82bb      	strh	r3, [r7, #20]
 80004f4:	e09d      	b.n	8000632 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1fa>
	{
		res = sendDeviceCommand(i, eFlashCommandCodes::ReleasePowerDown, 5);
 80004f6:	8ab9      	ldrh	r1, [r7, #20]
 80004f8:	2300      	movs	r3, #0
 80004fa:	9306      	str	r3, [sp, #24]
 80004fc:	2300      	movs	r3, #0
 80004fe:	9305      	str	r3, [sp, #20]
 8000500:	2300      	movs	r3, #0
 8000502:	9304      	str	r3, [sp, #16]
 8000504:	2300      	movs	r3, #0
 8000506:	9303      	str	r3, [sp, #12]
 8000508:	2300      	movs	r3, #0
 800050a:	9302      	str	r3, [sp, #8]
 800050c:	2300      	movs	r3, #0
 800050e:	9301      	str	r3, [sp, #4]
 8000510:	2300      	movs	r3, #0
 8000512:	9300      	str	r3, [sp, #0]
 8000514:	2305      	movs	r3, #5
 8000516:	22ab      	movs	r2, #171	@ 0xab
 8000518:	6878      	ldr	r0, [r7, #4]
 800051a:	f000 f9d6 	bl	80008ca <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 800051e:	4603      	mov	r3, r0
 8000520:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000522:	7bfb      	ldrb	r3, [r7, #15]
 8000524:	2b00      	cmp	r3, #0
 8000526:	f040 80a3 	bne.w	8000670 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x238>
		res = sendDeviceCommand(i, eFlashCommandCodes::EnableReset, 1);
 800052a:	8ab9      	ldrh	r1, [r7, #20]
 800052c:	2300      	movs	r3, #0
 800052e:	9306      	str	r3, [sp, #24]
 8000530:	2300      	movs	r3, #0
 8000532:	9305      	str	r3, [sp, #20]
 8000534:	2300      	movs	r3, #0
 8000536:	9304      	str	r3, [sp, #16]
 8000538:	2300      	movs	r3, #0
 800053a:	9303      	str	r3, [sp, #12]
 800053c:	2300      	movs	r3, #0
 800053e:	9302      	str	r3, [sp, #8]
 8000540:	2300      	movs	r3, #0
 8000542:	9301      	str	r3, [sp, #4]
 8000544:	2300      	movs	r3, #0
 8000546:	9300      	str	r3, [sp, #0]
 8000548:	2301      	movs	r3, #1
 800054a:	2266      	movs	r2, #102	@ 0x66
 800054c:	6878      	ldr	r0, [r7, #4]
 800054e:	f000 f9bc 	bl	80008ca <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000552:	4603      	mov	r3, r0
 8000554:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000556:	7bfb      	ldrb	r3, [r7, #15]
 8000558:	2b00      	cmp	r3, #0
 800055a:	f040 808b 	bne.w	8000674 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x23c>
		res = sendDeviceCommand(i, eFlashCommandCodes::Reset, 1);
 800055e:	8ab9      	ldrh	r1, [r7, #20]
 8000560:	2300      	movs	r3, #0
 8000562:	9306      	str	r3, [sp, #24]
 8000564:	2300      	movs	r3, #0
 8000566:	9305      	str	r3, [sp, #20]
 8000568:	2300      	movs	r3, #0
 800056a:	9304      	str	r3, [sp, #16]
 800056c:	2300      	movs	r3, #0
 800056e:	9303      	str	r3, [sp, #12]
 8000570:	2300      	movs	r3, #0
 8000572:	9302      	str	r3, [sp, #8]
 8000574:	2300      	movs	r3, #0
 8000576:	9301      	str	r3, [sp, #4]
 8000578:	2300      	movs	r3, #0
 800057a:	9300      	str	r3, [sp, #0]
 800057c:	2301      	movs	r3, #1
 800057e:	2299      	movs	r2, #153	@ 0x99
 8000580:	6878      	ldr	r0, [r7, #4]
 8000582:	f000 f9a2 	bl	80008ca <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000586:	4603      	mov	r3, r0
 8000588:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 800058a:	7bfb      	ldrb	r3, [r7, #15]
 800058c:	2b00      	cmp	r3, #0
 800058e:	d173      	bne.n	8000678 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x240>
		vTaskDelay(pdMS_TO_TICKS(1));
 8000590:	2001      	movs	r0, #1
 8000592:	f011 f9f5 	bl	8011980 <vTaskDelay>
		res = sendDeviceCommand(i, eFlashCommandCodes::ManufactuereDeviceId, 6);
 8000596:	8ab9      	ldrh	r1, [r7, #20]
 8000598:	2300      	movs	r3, #0
 800059a:	9306      	str	r3, [sp, #24]
 800059c:	2300      	movs	r3, #0
 800059e:	9305      	str	r3, [sp, #20]
 80005a0:	2300      	movs	r3, #0
 80005a2:	9304      	str	r3, [sp, #16]
 80005a4:	2300      	movs	r3, #0
 80005a6:	9303      	str	r3, [sp, #12]
 80005a8:	2300      	movs	r3, #0
 80005aa:	9302      	str	r3, [sp, #8]
 80005ac:	2300      	movs	r3, #0
 80005ae:	9301      	str	r3, [sp, #4]
 80005b0:	2300      	movs	r3, #0
 80005b2:	9300      	str	r3, [sp, #0]
 80005b4:	2306      	movs	r3, #6
 80005b6:	2290      	movs	r2, #144	@ 0x90
 80005b8:	6878      	ldr	r0, [r7, #4]
 80005ba:	f000 f986 	bl	80008ca <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 80005be:	4603      	mov	r3, r0
 80005c0:	73fb      	strb	r3, [r7, #15]
		if ((res != HAL_OK) ||
 80005c2:	7bfb      	ldrb	r3, [r7, #15]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d159      	bne.n	800067c <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x244>
				(((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x15)) &&
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	7b5b      	ldrb	r3, [r3, #13]
		if ((res != HAL_OK) ||
 80005cc:	2bef      	cmp	r3, #239	@ 0xef
 80005ce:	d103      	bne.n	80005d8 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1a0>
				(((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x15)) &&
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	7b9b      	ldrb	r3, [r3, #14]
 80005d4:	2b15      	cmp	r3, #21
 80005d6:	d007      	beq.n	80005e8 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1b0>
				 ((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x17))))
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	7b5b      	ldrb	r3, [r3, #13]
				(((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x15)) &&
 80005dc:	2bef      	cmp	r3, #239	@ 0xef
 80005de:	d14d      	bne.n	800067c <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x244>
				 ((mInBuffer[4] != 0xef) || (mInBuffer[5] != 0x17))))
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	7b9b      	ldrb	r3, [r3, #14]
 80005e4:	2b17      	cmp	r3, #23
 80005e6:	d149      	bne.n	800067c <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x244>
			goto error;
		uint32_t capacity = 8 * 1024 * 1024;
 80005e8:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80005ec:	613b      	str	r3, [r7, #16]
		if (mInBuffer[5] == 0x17)
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	7b9b      	ldrb	r3, [r3, #14]
 80005f2:	2b17      	cmp	r3, #23
 80005f4:	d102      	bne.n	80005fc <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1c4>
			capacity = 16 * 1024 * 1024;
 80005f6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80005fa:	613b      	str	r3, [r7, #16]
		if ((i > 0) && (capacity != mDeviceCapacity))
 80005fc:	8abb      	ldrh	r3, [r7, #20]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d004      	beq.n	800060c <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x1d4>
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	695b      	ldr	r3, [r3, #20]
 8000606:	693a      	ldr	r2, [r7, #16]
 8000608:	429a      	cmp	r2, r3
 800060a:	d139      	bne.n	8000680 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x248>
			goto error;
		mDeviceCapacity = capacity;
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	693a      	ldr	r2, [r7, #16]
 8000610:	615a      	str	r2, [r3, #20]
		if (res != HAL_OK) goto error;
 8000612:	7bfb      	ldrb	r3, [r7, #15]
 8000614:	2b00      	cmp	r3, #0
 8000616:	d135      	bne.n	8000684 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x24c>
		res = readStatusRegisters(i);
 8000618:	8abb      	ldrh	r3, [r7, #20]
 800061a:	4619      	mov	r1, r3
 800061c:	6878      	ldr	r0, [r7, #4]
 800061e:	f000 f9c3 	bl	80009a8 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt>
 8000622:	4603      	mov	r3, r0
 8000624:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000626:	7bfb      	ldrb	r3, [r7, #15]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d12d      	bne.n	8000688 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x250>
	for (uint16_t i = 0; i < mInitDataPtr->noOfDevices; ++i)
 800062c:	8abb      	ldrh	r3, [r7, #20]
 800062e:	3301      	adds	r3, #1
 8000630:	82bb      	strh	r3, [r7, #20]
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	685b      	ldr	r3, [r3, #4]
 8000636:	881b      	ldrh	r3, [r3, #0]
 8000638:	8aba      	ldrh	r2, [r7, #20]
 800063a:	429a      	cmp	r2, r3
 800063c:	f4ff af5b 	bcc.w	80004f6 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0xbe>
	}

	// Index 1 word above the upper limit, this is used for index error checking
	mErrorIndex = (mDeviceCapacity * mInitDataPtr->noOfDevices) / 4;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	695b      	ldr	r3, [r3, #20]
 8000644:	687a      	ldr	r2, [r7, #4]
 8000646:	6852      	ldr	r2, [r2, #4]
 8000648:	8812      	ldrh	r2, [r2, #0]
 800064a:	fb02 f303 	mul.w	r3, r2, r3
 800064e:	089a      	lsrs	r2, r3, #2
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	619a      	str	r2, [r3, #24]

	// Load the first sector of the first device into the cache
	res = fastSectorRead(0);
 8000654:	2100      	movs	r1, #0
 8000656:	6878      	ldr	r0, [r7, #4]
 8000658:	f000 fa1a 	bl	8000a90 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
 800065c:	4603      	mov	r3, r0
 800065e:	73fb      	strb	r3, [r7, #15]
	mCurrentSectorNo = 0;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	2200      	movs	r2, #0
 8000664:	64da      	str	r2, [r3, #76]	@ 0x4c

	// On success
	mDriverReady = true;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	2201      	movs	r2, #1
 800066a:	721a      	strb	r2, [r3, #8]
	return;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	e010      	b.n	8000692 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x25a>
		if (res != HAL_OK) goto error;
 8000670:	bf00      	nop
 8000672:	e00a      	b.n	800068a <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8000674:	bf00      	nop
 8000676:	e008      	b.n	800068a <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8000678:	bf00      	nop
 800067a:	e006      	b.n	800068a <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
			goto error;
 800067c:	bf00      	nop
 800067e:	e004      	b.n	800068a <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
			goto error;
 8000680:	bf00      	nop
 8000682:	e002      	b.n	800068a <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8000684:	bf00      	nop
 8000686:	e000      	b.n	800068a <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE+0x252>
		if (res != HAL_OK) goto error;
 8000688:	bf00      	nop

	// On failure
	error:
	mDriverReady = false;
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	2200      	movs	r2, #0
 800068e:	721a      	strb	r2, [r3, #8]
	return;
 8000690:	687b      	ldr	r3, [r7, #4]

}
 8000692:	4618      	mov	r0, r3
 8000694:	3718      	adds	r7, #24
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	080162f0 	.word	0x080162f0

080006a0 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv>:
// ToDo fill this in...
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
bool W25Qxx_Driver::checkForCacheChange()
{
 80006a0:	b480      	push	{r7}
 80006a2:	b085      	sub	sp, #20
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]

	if ((mPreviousWordOffset != 0xffffffff) &&
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80006b0:	d036      	beq.n	8000720 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x80>
		(mSectorCache[mPreviousWordOffset] != mPreviousValue))
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006b6:	4a1e      	ldr	r2, [pc, #120]	@ (8000730 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x90>)
 80006b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
	if ((mPreviousWordOffset != 0xffffffff) &&
 80006c0:	429a      	cmp	r2, r3
 80006c2:	d02d      	beq.n	8000720 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x80>
	{

		// Set corresponding dirty flags
		mSectorCacheDirty = true;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2201      	movs	r2, #1
 80006c8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		uint32_t pageNo = (mPreviousWordOffset * 4) / cFlashPageSizeBytes;
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006d0:	009b      	lsls	r3, r3, #2
 80006d2:	0a1b      	lsrs	r3, r3, #8
 80006d4:	60fb      	str	r3, [r7, #12]
		mPageCacheDirty[pageNo] = true;
 80006d6:	687a      	ldr	r2, [r7, #4]
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	4413      	add	r3, r2
 80006dc:	3332      	adds	r3, #50	@ 0x32
 80006de:	2201      	movs	r2, #1
 80006e0:	701a      	strb	r2, [r3, #0]

		// Do we have to erase the complete sector
		// This has to be done when a 0 bit in flash is changed to a logical 1
		mSectorEraseRequired |= ~mPreviousValue & mSectorCache[mPreviousWordOffset];
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80006e8:	4618      	mov	r0, r3
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006ee:	43da      	mvns	r2, r3
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006f4:	490e      	ldr	r1, [pc, #56]	@ (8000730 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x90>)
 80006f6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80006fa:	4013      	ands	r3, r2
 80006fc:	4303      	orrs	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	bf14      	ite	ne
 8000702:	2301      	movne	r3, #1
 8000704:	2300      	moveq	r3, #0
 8000706:	b2da      	uxtb	r2, r3
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

		// Update previous value and report change
		mPreviousValue = mSectorCache[mPreviousWordOffset];
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000712:	4a07      	ldr	r2, [pc, #28]	@ (8000730 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x90>)
 8000714:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	649a      	str	r2, [r3, #72]	@ 0x48
		return true;
 800071c:	2301      	movs	r3, #1
 800071e:	e000      	b.n	8000722 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv+0x82>

	}
	else
		return false;
 8000720:	2300      	movs	r3, #0

}
 8000722:	4618      	mov	r0, r3
 8000724:	3714      	adds	r7, #20
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	240001f8 	.word	0x240001f8

08000734 <_ZN12CasualNoises13W25Qxx_DriverixEm>:
//	a 32 bit word index
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
uint32_t& W25Qxx_Driver::operator[] (uint32_t index)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
 800073c:	6039      	str	r1, [r7, #0]

	// Some useful values
	uint32_t byteIndex  = index * 4;
 800073e:	683b      	ldr	r3, [r7, #0]
 8000740:	009b      	lsls	r3, r3, #2
 8000742:	617b      	str	r3, [r7, #20]
	uint32_t sectorNo   = byteIndex / cFlashSectorSizeBytes;
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	0b1b      	lsrs	r3, r3, #12
 8000748:	613b      	str	r3, [r7, #16]
	uint32_t byteOffset = byteIndex - (sectorNo * cFlashSectorSizeBytes);
 800074a:	693b      	ldr	r3, [r7, #16]
 800074c:	031b      	lsls	r3, r3, #12
 800074e:	697a      	ldr	r2, [r7, #20]
 8000750:	1ad3      	subs	r3, r2, r3
 8000752:	60fb      	str	r3, [r7, #12]
	uint32_t wordOffset = byteOffset / 4;
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	089b      	lsrs	r3, r3, #2
 8000758:	60bb      	str	r3, [r7, #8]

	// Valid index?
	if (index >= mErrorIndex)
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	699b      	ldr	r3, [r3, #24]
 800075e:	683a      	ldr	r2, [r7, #0]
 8000760:	429a      	cmp	r2, r3
 8000762:	d306      	bcc.n	8000772 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x3e>
	{
		mOutOfRangeDetected = true;
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	2201      	movs	r2, #1
 8000768:	f883 2020 	strb.w	r2, [r3, #32]
		return mOutOfRangeWord;
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	331c      	adds	r3, #28
 8000770:	e02a      	b.n	80007c8 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x94>
	}

	// Access to the same location?
	if ((wordOffset == mPreviousWordOffset) &&
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000776:	68ba      	ldr	r2, [r7, #8]
 8000778:	429a      	cmp	r2, r3
 800077a:	d109      	bne.n	8000790 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x5c>
		(sectorNo   == mCurrentSectorNo))
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
	if ((wordOffset == mPreviousWordOffset) &&
 8000780:	693a      	ldr	r2, [r7, #16]
 8000782:	429a      	cmp	r2, r3
 8000784:	d104      	bne.n	8000790 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x5c>
	{
		return mSectorCache[wordOffset];
 8000786:	68bb      	ldr	r3, [r7, #8]
 8000788:	009b      	lsls	r3, r3, #2
 800078a:	4a11      	ldr	r2, [pc, #68]	@ (80007d0 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x9c>)
 800078c:	4413      	add	r3, r2
 800078e:	e01b      	b.n	80007c8 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x94>
	}

	// Did previous location change?
	checkForCacheChange();
 8000790:	6878      	ldr	r0, [r7, #4]
 8000792:	f7ff ff85 	bl	80006a0 <_ZN12CasualNoises13W25Qxx_Driver19checkForCacheChangeEv>

	// Have to change sector?
	if (sectorNo != mCurrentSectorNo)
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800079a:	693a      	ldr	r2, [r7, #16]
 800079c:	429a      	cmp	r2, r3
 800079e:	d005      	beq.n	80007ac <_ZN12CasualNoises13W25Qxx_DriverixEm+0x78>
	{
		fastSectorRead(sectorNo * cFlashSectorSizeBytes);
 80007a0:	693b      	ldr	r3, [r7, #16]
 80007a2:	031b      	lsls	r3, r3, #12
 80007a4:	4619      	mov	r1, r3
 80007a6:	6878      	ldr	r0, [r7, #4]
 80007a8:	f000 f972 	bl	8000a90 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
	}

	// Remember this access and return reference
	mPreviousWordOffset = wordOffset;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	68ba      	ldr	r2, [r7, #8]
 80007b0:	645a      	str	r2, [r3, #68]	@ 0x44
	mPreviousValue 		= mSectorCache[wordOffset];
 80007b2:	4a07      	ldr	r2, [pc, #28]	@ (80007d0 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x9c>)
 80007b4:	68bb      	ldr	r3, [r7, #8]
 80007b6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	649a      	str	r2, [r3, #72]	@ 0x48
	return mSectorCache[mPreviousWordOffset];
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007c2:	009b      	lsls	r3, r3, #2
 80007c4:	4a02      	ldr	r2, [pc, #8]	@ (80007d0 <_ZN12CasualNoises13W25Qxx_DriverixEm+0x9c>)
 80007c6:	4413      	add	r3, r2

}
 80007c8:	4618      	mov	r0, r3
 80007ca:	3718      	adds	r7, #24
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	240001f8 	.word	0x240001f8

080007d4 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv>:
// Erase all flash devices
//
//  CasualNoises    01/04/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::eraseAllDevices()
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b08c      	sub	sp, #48	@ 0x30
 80007d8:	af08      	add	r7, sp, #32
 80007da:	6078      	str	r0, [r7, #4]

	// Erase devices one by one
	HAL_StatusTypeDef res;
	for ( uint16_t deviceNo = 0; deviceNo < mInitDataPtr->noOfDevices; ++deviceNo )
 80007dc:	2300      	movs	r3, #0
 80007de:	81bb      	strh	r3, [r7, #12]
 80007e0:	e057      	b.n	8000892 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xbe>
	{

		// Erase a single device
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteEnable, 1);
 80007e2:	89b9      	ldrh	r1, [r7, #12]
 80007e4:	2300      	movs	r3, #0
 80007e6:	9306      	str	r3, [sp, #24]
 80007e8:	2300      	movs	r3, #0
 80007ea:	9305      	str	r3, [sp, #20]
 80007ec:	2300      	movs	r3, #0
 80007ee:	9304      	str	r3, [sp, #16]
 80007f0:	2300      	movs	r3, #0
 80007f2:	9303      	str	r3, [sp, #12]
 80007f4:	2300      	movs	r3, #0
 80007f6:	9302      	str	r3, [sp, #8]
 80007f8:	2300      	movs	r3, #0
 80007fa:	9301      	str	r3, [sp, #4]
 80007fc:	2300      	movs	r3, #0
 80007fe:	9300      	str	r3, [sp, #0]
 8000800:	2301      	movs	r3, #1
 8000802:	2206      	movs	r2, #6
 8000804:	6878      	ldr	r0, [r7, #4]
 8000806:	f000 f860 	bl	80008ca <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 800080a:	4603      	mov	r3, r0
 800080c:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 800080e:	7bfb      	ldrb	r3, [r7, #15]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d14e      	bne.n	80008b2 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xde>
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::ChipErase, 1);
 8000814:	89b9      	ldrh	r1, [r7, #12]
 8000816:	2300      	movs	r3, #0
 8000818:	9306      	str	r3, [sp, #24]
 800081a:	2300      	movs	r3, #0
 800081c:	9305      	str	r3, [sp, #20]
 800081e:	2300      	movs	r3, #0
 8000820:	9304      	str	r3, [sp, #16]
 8000822:	2300      	movs	r3, #0
 8000824:	9303      	str	r3, [sp, #12]
 8000826:	2300      	movs	r3, #0
 8000828:	9302      	str	r3, [sp, #8]
 800082a:	2300      	movs	r3, #0
 800082c:	9301      	str	r3, [sp, #4]
 800082e:	2300      	movs	r3, #0
 8000830:	9300      	str	r3, [sp, #0]
 8000832:	2301      	movs	r3, #1
 8000834:	22c7      	movs	r2, #199	@ 0xc7
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f000 f847 	bl	80008ca <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 800083c:	4603      	mov	r3, r0
 800083e:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000840:	7bfb      	ldrb	r3, [r7, #15]
 8000842:	2b00      	cmp	r3, #0
 8000844:	d137      	bne.n	80008b6 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xe2>
		res = waitUntilDeviceReady(deviceNo);
 8000846:	89bb      	ldrh	r3, [r7, #12]
 8000848:	4619      	mov	r1, r3
 800084a:	6878      	ldr	r0, [r7, #4]
 800084c:	f000 f8fa 	bl	8000a44 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>
 8000850:	4603      	mov	r3, r0
 8000852:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000854:	7bfb      	ldrb	r3, [r7, #15]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d12f      	bne.n	80008ba <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xe6>
		res = sendDeviceCommand(deviceNo, eFlashCommandCodes::WriteDisable, 1);
 800085a:	89b9      	ldrh	r1, [r7, #12]
 800085c:	2300      	movs	r3, #0
 800085e:	9306      	str	r3, [sp, #24]
 8000860:	2300      	movs	r3, #0
 8000862:	9305      	str	r3, [sp, #20]
 8000864:	2300      	movs	r3, #0
 8000866:	9304      	str	r3, [sp, #16]
 8000868:	2300      	movs	r3, #0
 800086a:	9303      	str	r3, [sp, #12]
 800086c:	2300      	movs	r3, #0
 800086e:	9302      	str	r3, [sp, #8]
 8000870:	2300      	movs	r3, #0
 8000872:	9301      	str	r3, [sp, #4]
 8000874:	2300      	movs	r3, #0
 8000876:	9300      	str	r3, [sp, #0]
 8000878:	2301      	movs	r3, #1
 800087a:	2204      	movs	r2, #4
 800087c:	6878      	ldr	r0, [r7, #4]
 800087e:	f000 f824 	bl	80008ca <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000882:	4603      	mov	r3, r0
 8000884:	73fb      	strb	r3, [r7, #15]
		if (res != HAL_OK) goto error;
 8000886:	7bfb      	ldrb	r3, [r7, #15]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d118      	bne.n	80008be <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xea>
	for ( uint16_t deviceNo = 0; deviceNo < mInitDataPtr->noOfDevices; ++deviceNo )
 800088c:	89bb      	ldrh	r3, [r7, #12]
 800088e:	3301      	adds	r3, #1
 8000890:	81bb      	strh	r3, [r7, #12]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	685b      	ldr	r3, [r3, #4]
 8000896:	881b      	ldrh	r3, [r3, #0]
 8000898:	89ba      	ldrh	r2, [r7, #12]
 800089a:	429a      	cmp	r2, r3
 800089c:	d3a1      	bcc.n	80007e2 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xe>

	}

	// Load the first sector of the first device into the cache
	res = fastSectorRead(0);
 800089e:	2100      	movs	r1, #0
 80008a0:	6878      	ldr	r0, [r7, #4]
 80008a2:	f000 f8f5 	bl	8000a90 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>
 80008a6:	4603      	mov	r3, r0
 80008a8:	73fb      	strb	r3, [r7, #15]
	mCurrentSectorNo = 0;
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	2200      	movs	r2, #0
 80008ae:	64da      	str	r2, [r3, #76]	@ 0x4c
 80008b0:	e006      	b.n	80008c0 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 80008b2:	bf00      	nop
 80008b4:	e004      	b.n	80008c0 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 80008b6:	bf00      	nop
 80008b8:	e002      	b.n	80008c0 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 80008ba:	bf00      	nop
 80008bc:	e000      	b.n	80008c0 <_ZN12CasualNoises13W25Qxx_Driver15eraseAllDevicesEv+0xec>
		if (res != HAL_OK) goto error;
 80008be:	bf00      	nop

	error:
	return res;
 80008c0:	7bfb      	ldrb	r3, [r7, #15]

}
 80008c2:	4618      	mov	r0, r3
 80008c4:	3710      	adds	r7, #16
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>:
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::sendDeviceCommand(uint16_t deviceNo, eFlashCommandCodes commandCode, uint8_t length,
		uint8_t byte_1, uint8_t byte_2, uint8_t byte_3, uint8_t byte_4, uint8_t byte_5, uint8_t byte_6, uint8_t byte_7)
{
 80008ca:	b590      	push	{r4, r7, lr}
 80008cc:	b08b      	sub	sp, #44	@ 0x2c
 80008ce:	af02      	add	r7, sp, #8
 80008d0:	60f8      	str	r0, [r7, #12]
 80008d2:	607a      	str	r2, [r7, #4]
 80008d4:	461a      	mov	r2, r3
 80008d6:	460b      	mov	r3, r1
 80008d8:	817b      	strh	r3, [r7, #10]
 80008da:	4613      	mov	r3, r2
 80008dc:	727b      	strb	r3, [r7, #9]

	// Set chip select low (make sure it toggles)
	uint16_t deviceSelectPin = mInitDataPtr->deviceSelectPins[deviceNo];
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	685a      	ldr	r2, [r3, #4]
 80008e2:	897b      	ldrh	r3, [r7, #10]
 80008e4:	3310      	adds	r3, #16
 80008e6:	005b      	lsls	r3, r3, #1
 80008e8:	4413      	add	r3, r2
 80008ea:	889b      	ldrh	r3, [r3, #4]
 80008ec:	83bb      	strh	r3, [r7, #28]
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 80008ee:	68fb      	ldr	r3, [r7, #12]
 80008f0:	685a      	ldr	r2, [r3, #4]
 80008f2:	897b      	ldrh	r3, [r7, #10]
 80008f4:	009b      	lsls	r3, r3, #2
 80008f6:	4413      	add	r3, r2
 80008f8:	685b      	ldr	r3, [r3, #4]
 80008fa:	8bb9      	ldrh	r1, [r7, #28]
 80008fc:	2201      	movs	r2, #1
 80008fe:	4618      	mov	r0, r3
 8000900:	f008 fe12 	bl	8009528 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_RESET);
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	685a      	ldr	r2, [r3, #4]
 8000908:	897b      	ldrh	r3, [r7, #10]
 800090a:	009b      	lsls	r3, r3, #2
 800090c:	4413      	add	r3, r2
 800090e:	685b      	ldr	r3, [r3, #4]
 8000910:	8bb9      	ldrh	r1, [r7, #28]
 8000912:	2200      	movs	r2, #0
 8000914:	4618      	mov	r0, r3
 8000916:	f008 fe07 	bl	8009528 <HAL_GPIO_WritePin>

	// Fill output buffer with command code and clear input buffer
	uint8_t outBuffer[cCommandBufferSize];		   // Data to send
	outBuffer[0] = (uint8_t)commandCode;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	b2db      	uxtb	r3, r3
 800091e:	743b      	strb	r3, [r7, #16]
	outBuffer[1] = byte_1;
 8000920:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8000924:	747b      	strb	r3, [r7, #17]
	outBuffer[2] = byte_2;
 8000926:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800092a:	74bb      	strb	r3, [r7, #18]
	outBuffer[3] = byte_3;
 800092c:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8000930:	74fb      	strb	r3, [r7, #19]
	outBuffer[4] = byte_4;
 8000932:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8000936:	753b      	strb	r3, [r7, #20]
	outBuffer[5] = byte_5;
 8000938:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800093c:	757b      	strb	r3, [r7, #21]
	outBuffer[6] = byte_6;
 800093e:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8000942:	75bb      	strb	r3, [r7, #22]
	outBuffer[7] = byte_7;
 8000944:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8000948:	75fb      	strb	r3, [r7, #23]
	for (uint8_t i = 0; i < cCommandBufferSize; ++i)
 800094a:	2300      	movs	r3, #0
 800094c:	77fb      	strb	r3, [r7, #31]
 800094e:	e007      	b.n	8000960 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh+0x96>
		mInBuffer[i]  = 0x00;
 8000950:	7ffb      	ldrb	r3, [r7, #31]
 8000952:	68fa      	ldr	r2, [r7, #12]
 8000954:	4413      	add	r3, r2
 8000956:	2200      	movs	r2, #0
 8000958:	725a      	strb	r2, [r3, #9]
	for (uint8_t i = 0; i < cCommandBufferSize; ++i)
 800095a:	7ffb      	ldrb	r3, [r7, #31]
 800095c:	3301      	adds	r3, #1
 800095e:	77fb      	strb	r3, [r7, #31]
 8000960:	7ffb      	ldrb	r3, [r7, #31]
 8000962:	2b07      	cmp	r3, #7
 8000964:	d9f4      	bls.n	8000950 <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh+0x86>

	// Handle the command to the device and receive the response
	HAL_StatusTypeDef res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, outBuffer, mInBuffer, length, HAL_MAX_DELAY);
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	685b      	ldr	r3, [r3, #4]
 800096a:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	f103 0209 	add.w	r2, r3, #9
 8000972:	7a7b      	ldrb	r3, [r7, #9]
 8000974:	b29b      	uxth	r3, r3
 8000976:	f107 0110 	add.w	r1, r7, #16
 800097a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800097e:	9400      	str	r4, [sp, #0]
 8000980:	f00d fd10 	bl	800e3a4 <HAL_SPI_TransmitReceive>
 8000984:	4603      	mov	r3, r0
 8000986:	76fb      	strb	r3, [r7, #27]

	// Chip select goes high to end the transaction
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	685a      	ldr	r2, [r3, #4]
 800098c:	897b      	ldrh	r3, [r7, #10]
 800098e:	009b      	lsls	r3, r3, #2
 8000990:	4413      	add	r3, r2
 8000992:	685b      	ldr	r3, [r3, #4]
 8000994:	8bb9      	ldrh	r1, [r7, #28]
 8000996:	2201      	movs	r2, #1
 8000998:	4618      	mov	r0, r3
 800099a:	f008 fdc5 	bl	8009528 <HAL_GPIO_WritePin>

	return res;
 800099e:	7efb      	ldrb	r3, [r7, #27]

}
 80009a0:	4618      	mov	r0, r3
 80009a2:	3724      	adds	r7, #36	@ 0x24
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd90      	pop	{r4, r7, pc}

080009a8 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt>:
// Read status registers for a given device into mStatusRegisters
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::readStatusRegisters(uint16_t deviceNo)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b08c      	sub	sp, #48	@ 0x30
 80009ac:	af08      	add	r7, sp, #32
 80009ae:	6078      	str	r0, [r7, #4]
 80009b0:	460b      	mov	r3, r1
 80009b2:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef res = sendDeviceCommand(deviceNo, eFlashCommandCodes::ReadStatusRegister1, 2);
 80009b4:	8879      	ldrh	r1, [r7, #2]
 80009b6:	2300      	movs	r3, #0
 80009b8:	9306      	str	r3, [sp, #24]
 80009ba:	2300      	movs	r3, #0
 80009bc:	9305      	str	r3, [sp, #20]
 80009be:	2300      	movs	r3, #0
 80009c0:	9304      	str	r3, [sp, #16]
 80009c2:	2300      	movs	r3, #0
 80009c4:	9303      	str	r3, [sp, #12]
 80009c6:	2300      	movs	r3, #0
 80009c8:	9302      	str	r3, [sp, #8]
 80009ca:	2300      	movs	r3, #0
 80009cc:	9301      	str	r3, [sp, #4]
 80009ce:	2300      	movs	r3, #0
 80009d0:	9300      	str	r3, [sp, #0]
 80009d2:	2302      	movs	r3, #2
 80009d4:	2205      	movs	r2, #5
 80009d6:	6878      	ldr	r0, [r7, #4]
 80009d8:	f7ff ff77 	bl	80008ca <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 80009dc:	4603      	mov	r3, r0
 80009de:	73fb      	strb	r3, [r7, #15]
	if (res != HAL_OK)
 80009e0:	7bfb      	ldrb	r3, [r7, #15]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d001      	beq.n	80009ea <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt+0x42>
		return res;
 80009e6:	7bfb      	ldrb	r3, [r7, #15]
 80009e8:	e028      	b.n	8000a3c <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt+0x94>
	mStatusRegisters[deviceNo].sStatisBits_S7_S0 = mInBuffer[1];
 80009ea:	887b      	ldrh	r3, [r7, #2]
 80009ec:	687a      	ldr	r2, [r7, #4]
 80009ee:	7a91      	ldrb	r1, [r2, #10]
 80009f0:	687a      	ldr	r2, [r7, #4]
 80009f2:	3310      	adds	r3, #16
 80009f4:	005b      	lsls	r3, r3, #1
 80009f6:	4413      	add	r3, r2
 80009f8:	460a      	mov	r2, r1
 80009fa:	705a      	strb	r2, [r3, #1]
	res = sendDeviceCommand(deviceNo, eFlashCommandCodes::ReadStatusRegister2, 2);
 80009fc:	8879      	ldrh	r1, [r7, #2]
 80009fe:	2300      	movs	r3, #0
 8000a00:	9306      	str	r3, [sp, #24]
 8000a02:	2300      	movs	r3, #0
 8000a04:	9305      	str	r3, [sp, #20]
 8000a06:	2300      	movs	r3, #0
 8000a08:	9304      	str	r3, [sp, #16]
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	9303      	str	r3, [sp, #12]
 8000a0e:	2300      	movs	r3, #0
 8000a10:	9302      	str	r3, [sp, #8]
 8000a12:	2300      	movs	r3, #0
 8000a14:	9301      	str	r3, [sp, #4]
 8000a16:	2300      	movs	r3, #0
 8000a18:	9300      	str	r3, [sp, #0]
 8000a1a:	2302      	movs	r3, #2
 8000a1c:	2235      	movs	r2, #53	@ 0x35
 8000a1e:	6878      	ldr	r0, [r7, #4]
 8000a20:	f7ff ff53 	bl	80008ca <_ZN12CasualNoises13W25Qxx_Driver17sendDeviceCommandEtNS_18eFlashCommandCodesEhhhhhhhh>
 8000a24:	4603      	mov	r3, r0
 8000a26:	73fb      	strb	r3, [r7, #15]
	mStatusRegisters[deviceNo].sStatisBits_S15_S8 = mInBuffer[1];
 8000a28:	887b      	ldrh	r3, [r7, #2]
 8000a2a:	687a      	ldr	r2, [r7, #4]
 8000a2c:	7a91      	ldrb	r1, [r2, #10]
 8000a2e:	687a      	ldr	r2, [r7, #4]
 8000a30:	3310      	adds	r3, #16
 8000a32:	005b      	lsls	r3, r3, #1
 8000a34:	4413      	add	r3, r2
 8000a36:	460a      	mov	r2, r1
 8000a38:	709a      	strb	r2, [r3, #2]
	return res;
 8000a3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	3710      	adds	r7, #16
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}

08000a44 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt>:
// Performs a busy form of waiting!
//
//  CasualNoises    01/04/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::waitUntilDeviceReady ( uint16_t deviceNo )
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	460b      	mov	r3, r1
 8000a4e:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef res = HAL_OK;
 8000a50:	2300      	movs	r3, #0
 8000a52:	73fb      	strb	r3, [r7, #15]
	while (true)
	{
		res = readStatusRegisters ( deviceNo );
 8000a54:	887b      	ldrh	r3, [r7, #2]
 8000a56:	4619      	mov	r1, r3
 8000a58:	6878      	ldr	r0, [r7, #4]
 8000a5a:	f7ff ffa5 	bl	80009a8 <_ZN12CasualNoises13W25Qxx_Driver19readStatusRegistersEt>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	73fb      	strb	r3, [r7, #15]
		if ( ( res != HAL_OK ) || ( ( mStatusRegisters[deviceNo].sStatisBits_S7_S0 & 0x01 ) == 0 ) )
 8000a62:	7bfb      	ldrb	r3, [r7, #15]
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d10d      	bne.n	8000a84 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt+0x40>
 8000a68:	887b      	ldrh	r3, [r7, #2]
 8000a6a:	687a      	ldr	r2, [r7, #4]
 8000a6c:	3310      	adds	r3, #16
 8000a6e:	005b      	lsls	r3, r3, #1
 8000a70:	4413      	add	r3, r2
 8000a72:	785b      	ldrb	r3, [r3, #1]
 8000a74:	f003 0301 	and.w	r3, r3, #1
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d003      	beq.n	8000a84 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt+0x40>
			break;
		osDelay ( pdMS_TO_TICKS ( 200 ) );
 8000a7c:	20c8      	movs	r0, #200	@ 0xc8
 8000a7e:	f00f fdcf 	bl	8010620 <osDelay>
		res = readStatusRegisters ( deviceNo );
 8000a82:	e7e7      	b.n	8000a54 <_ZN12CasualNoises13W25Qxx_Driver20waitUntilDeviceReadyEt+0x10>
	}
	return res;
 8000a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a86:	4618      	mov	r0, r3
 8000a88:	3710      	adds	r7, #16
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
	...

08000a90 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm>:
//
//  CasualNoises    31/03/2023  First implementation
//==============================================================================
// address holds the address of the first byte of the sector, must be 4 KB aligned
HAL_StatusTypeDef W25Qxx_Driver::fastSectorRead(uint32_t address)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08a      	sub	sp, #40	@ 0x28
 8000a94:	af02      	add	r7, sp, #8
 8000a96:	6078      	str	r0, [r7, #4]
 8000a98:	6039      	str	r1, [r7, #0]

	// Flush the cache if it is dirty (even if the same sector is requested as the one in cache)
	if (mSectorCacheDirty)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d002      	beq.n	8000aaa <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x1a>
	{
		flushSectorCache();
 8000aa4:	6878      	ldr	r0, [r7, #4]
 8000aa6:	f000 f8a3 	bl	8000bf0 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv>
	}

	// Get the device no from the address
	uint32_t deviceNo = address / mDeviceCapacity;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	695b      	ldr	r3, [r3, #20]
 8000aae:	683a      	ldr	r2, [r7, #0]
 8000ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ab4:	61bb      	str	r3, [r7, #24]
	uint32_t startAddress = address - (deviceNo * mDeviceCapacity);
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	695b      	ldr	r3, [r3, #20]
 8000aba:	69ba      	ldr	r2, [r7, #24]
 8000abc:	fb02 f303 	mul.w	r3, r2, r3
 8000ac0:	683a      	ldr	r2, [r7, #0]
 8000ac2:	1ad3      	subs	r3, r2, r3
 8000ac4:	617b      	str	r3, [r7, #20]

	// Set chip select low (make sure it toggles)
	uint16_t deviceSelectPin = mInitDataPtr->deviceSelectPins[deviceNo];
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	685a      	ldr	r2, [r3, #4]
 8000aca:	69bb      	ldr	r3, [r7, #24]
 8000acc:	3310      	adds	r3, #16
 8000ace:	005b      	lsls	r3, r3, #1
 8000ad0:	4413      	add	r3, r2
 8000ad2:	889b      	ldrh	r3, [r3, #4]
 8000ad4:	827b      	strh	r3, [r7, #18]
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	685a      	ldr	r2, [r3, #4]
 8000ada:	69bb      	ldr	r3, [r7, #24]
 8000adc:	009b      	lsls	r3, r3, #2
 8000ade:	4413      	add	r3, r2
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	8a79      	ldrh	r1, [r7, #18]
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f008 fd1e 	bl	8009528 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_RESET);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	685a      	ldr	r2, [r3, #4]
 8000af0:	69bb      	ldr	r3, [r7, #24]
 8000af2:	009b      	lsls	r3, r3, #2
 8000af4:	4413      	add	r3, r2
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	8a79      	ldrh	r1, [r7, #18]
 8000afa:	2200      	movs	r2, #0
 8000afc:	4618      	mov	r0, r3
 8000afe:	f008 fd13 	bl	8009528 <HAL_GPIO_WritePin>

	// Send a fast read command with the desired address
	uint8_t commandBuffer[4];
	commandBuffer[0] = (uint8_t)eFlashCommandCodes::FastReadData;
 8000b02:	230b      	movs	r3, #11
 8000b04:	733b      	strb	r3, [r7, #12]
	commandBuffer[1] = startAddress >> 16;
 8000b06:	697b      	ldr	r3, [r7, #20]
 8000b08:	0c1b      	lsrs	r3, r3, #16
 8000b0a:	b2db      	uxtb	r3, r3
 8000b0c:	737b      	strb	r3, [r7, #13]
	commandBuffer[2] = startAddress >> 8;
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	0a1b      	lsrs	r3, r3, #8
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	73bb      	strb	r3, [r7, #14]
	commandBuffer[3] = startAddress;
 8000b16:	697b      	ldr	r3, [r7, #20]
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef res;
	res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, commandBuffer, mInBuffer, 4, HAL_MAX_DELAY);
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	f103 0209 	add.w	r2, r3, #9
 8000b28:	f107 010c 	add.w	r1, r7, #12
 8000b2c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b30:	9300      	str	r3, [sp, #0]
 8000b32:	2304      	movs	r3, #4
 8000b34:	f00d fc36 	bl	800e3a4 <HAL_SPI_TransmitReceive>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	77fb      	strb	r3, [r7, #31]
	if (res != HAL_OK) goto error;
 8000b3c:	7ffb      	ldrb	r3, [r7, #31]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d13f      	bne.n	8000bc2 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x132>

	// Send dummy 1 dummy byte (8 clock cycles) to set-up the device
	res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, commandBuffer, mInBuffer, 1, HAL_MAX_DELAY);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	f103 0209 	add.w	r2, r3, #9
 8000b4e:	f107 010c 	add.w	r1, r7, #12
 8000b52:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b56:	9300      	str	r3, [sp, #0]
 8000b58:	2301      	movs	r3, #1
 8000b5a:	f00d fc23 	bl	800e3a4 <HAL_SPI_TransmitReceive>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	77fb      	strb	r3, [r7, #31]
	if (res != HAL_OK) goto error;
 8000b62:	7ffb      	ldrb	r3, [r7, #31]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d12e      	bne.n	8000bc6 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x136>

	// Read the sector data
	res = HAL_SPI_TransmitReceive (mInitDataPtr->hspix_ptr, (uint8_t *)mSectorCache, (uint8_t *)mSectorCache, cFlashSectorSizeBytes, HAL_MAX_DELAY);
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8000b6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b72:	9300      	str	r3, [sp, #0]
 8000b74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b78:	4a1c      	ldr	r2, [pc, #112]	@ (8000bec <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x15c>)
 8000b7a:	491c      	ldr	r1, [pc, #112]	@ (8000bec <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x15c>)
 8000b7c:	f00d fc12 	bl	800e3a4 <HAL_SPI_TransmitReceive>
 8000b80:	4603      	mov	r3, r0
 8000b82:	77fb      	strb	r3, [r7, #31]
	if (res != HAL_OK) goto error;
 8000b84:	7ffb      	ldrb	r3, [r7, #31]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d11f      	bne.n	8000bca <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13a>

	// Cache is clean now
	mSectorCacheDirty = false;
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	for (uint16_t i = 0; i < cNoOfPagesInSector; ++i)
 8000b92:	2300      	movs	r3, #0
 8000b94:	83bb      	strh	r3, [r7, #28]
 8000b96:	e008      	b.n	8000baa <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x11a>
		mPageCacheDirty[i] = false;
 8000b98:	8bbb      	ldrh	r3, [r7, #28]
 8000b9a:	687a      	ldr	r2, [r7, #4]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	for (uint16_t i = 0; i < cNoOfPagesInSector; ++i)
 8000ba4:	8bbb      	ldrh	r3, [r7, #28]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	83bb      	strh	r3, [r7, #28]
 8000baa:	8bbb      	ldrh	r3, [r7, #28]
 8000bac:	2b0f      	cmp	r3, #15
 8000bae:	d9f3      	bls.n	8000b98 <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x108>
	mSectorEraseRequired = false;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
	mCurrentSectorNo = address / cFlashSectorSizeBytes;
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	0b1a      	lsrs	r2, r3, #12
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000bc0:	e004      	b.n	8000bcc <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13c>
	if (res != HAL_OK) goto error;
 8000bc2:	bf00      	nop
 8000bc4:	e002      	b.n	8000bcc <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13c>
	if (res != HAL_OK) goto error;
 8000bc6:	bf00      	nop
 8000bc8:	e000      	b.n	8000bcc <_ZN12CasualNoises13W25Qxx_Driver14fastSectorReadEm+0x13c>
	if (res != HAL_OK) goto error;
 8000bca:	bf00      	nop

	error:

	// Chip select goes high to end the transaction
	HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	685a      	ldr	r2, [r3, #4]
 8000bd0:	69bb      	ldr	r3, [r7, #24]
 8000bd2:	009b      	lsls	r3, r3, #2
 8000bd4:	4413      	add	r3, r2
 8000bd6:	685b      	ldr	r3, [r3, #4]
 8000bd8:	8a79      	ldrh	r1, [r7, #18]
 8000bda:	2201      	movs	r2, #1
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f008 fca3 	bl	8009528 <HAL_GPIO_WritePin>

	return res;
 8000be2:	7ffb      	ldrb	r3, [r7, #31]

}
 8000be4:	4618      	mov	r0, r3
 8000be6:	3720      	adds	r7, #32
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	240001f8 	.word	0x240001f8

08000bf0 <_ZN12CasualNoises13W25Qxx_Driver16flushSectorCacheEv>:
// Write the contents of the cache to the flash device
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
HAL_StatusTypeDef W25Qxx_Driver::flushSectorCache()
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b085      	sub	sp, #20
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
return HAL_OK;
 8000bf8:	2300      	movs	r3, #0
	if (deviceSelectPin != 0xffff)
		HAL_GPIO_WritePin (mInitDataPtr->deviceSelectPorts[deviceNo], deviceSelectPin, GPIO_PIN_SET);

	return res;

}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3714      	adds	r7, #20
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c04:	4770      	bx	lr

08000c06 <_ZNK12CasualNoises10TLV_Driver6getTagEm>:
private:
	NVM_Driver* 			mNVM_DriverPtr;						// Driver used for NVM access
	uint32_t				mFreeTLV_Index { 0xffffffff };		// Index of the first free/empty TLV
	uint32_t				mNVM_AfterEndIndex  { 0 };			// Index one after last available index

	inline uint32_t 		getTag(uint32_t index) const noexcept						{ return (*mNVM_DriverPtr)[index + 0]; }
 8000c06:	b580      	push	{r7, lr}
 8000c08:	b082      	sub	sp, #8
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	6078      	str	r0, [r7, #4]
 8000c0e:	6039      	str	r1, [r7, #0]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	687a      	ldr	r2, [r7, #4]
 8000c1a:	6812      	ldr	r2, [r2, #0]
 8000c1c:	6839      	ldr	r1, [r7, #0]
 8000c1e:	4610      	mov	r0, r2
 8000c20:	4798      	blx	r3
 8000c22:	4603      	mov	r3, r0
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4618      	mov	r0, r3
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <_ZNK12CasualNoises10TLV_Driver9getLengthEm>:
	inline void				setTag(uint32_t index, uint32_t tag) const noexcept			{ (*mNVM_DriverPtr)[index + 0] = tag; }
	inline uint32_t			getLength(uint32_t index) const noexcept					{ return (*mNVM_DriverPtr)[index + 1]; }
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	b082      	sub	sp, #8
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	6078      	str	r0, [r7, #4]
 8000c36:	6039      	str	r1, [r7, #0]
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	687a      	ldr	r2, [r7, #4]
 8000c42:	6810      	ldr	r0, [r2, #0]
 8000c44:	683a      	ldr	r2, [r7, #0]
 8000c46:	3201      	adds	r2, #1
 8000c48:	4611      	mov	r1, r2
 8000c4a:	4798      	blx	r3
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4618      	mov	r0, r3
 8000c52:	3708      	adds	r7, #8
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE>:
//==============================================================================
//          TLV_Driver()
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
TLV_Driver::TLV_Driver(NVM_Driver* inNVM_DriverPtr) :
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	6039      	str	r1, [r7, #0]
		mNVM_DriverPtr(inNVM_DriverPtr)
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	683a      	ldr	r2, [r7, #0]
 8000c66:	601a      	str	r2, [r3, #0]
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c6e:	605a      	str	r2, [r3, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	2200      	movs	r2, #0
 8000c74:	609a      	str	r2, [r3, #8]
{

	// First word should be the magic code
	uint32_t magic = (*mNVM_DriverPtr)[0];
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	687a      	ldr	r2, [r7, #4]
 8000c80:	6812      	ldr	r2, [r2, #0]
 8000c82:	2100      	movs	r1, #0
 8000c84:	4610      	mov	r0, r2
 8000c86:	4798      	blx	r3
 8000c88:	4603      	mov	r3, r0
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	60fb      	str	r3, [r7, #12]
	if (magic != cMagicCode)
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	4a1a      	ldr	r2, [pc, #104]	@ (8000cfc <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0xa4>)
 8000c92:	4293      	cmp	r3, r2
 8000c94:	d017      	beq.n	8000cc6 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0x6e>
	{

		// Erase all devices if magic was not found
		mNVM_DriverPtr->eraseAllDevices();
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681a      	ldr	r2, [r3, #0]
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	3304      	adds	r3, #4
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4610      	mov	r0, r2
 8000ca6:	4798      	blx	r3

		// Initialise NVM / create first free TLV
		(*mNVM_DriverPtr)[0] = cMagicCode;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	687a      	ldr	r2, [r7, #4]
 8000cb2:	6812      	ldr	r2, [r2, #0]
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	4610      	mov	r0, r2
 8000cb8:	4798      	blx	r3
 8000cba:	4603      	mov	r3, r0
 8000cbc:	4a0f      	ldr	r2, [pc, #60]	@ (8000cfc <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0xa4>)
 8000cbe:	601a      	str	r2, [r3, #0]
		deleteAllTLVs();
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f000 f81f 	bl	8000d04 <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEv>

	}

	// NVM space ends here
	mNVM_AfterEndIndex = mNVM_DriverPtr->getTotalCapacity() / 4;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	3310      	adds	r3, #16
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4610      	mov	r0, r2
 8000cd6:	4798      	blx	r3
 8000cd8:	4603      	mov	r3, r0
 8000cda:	089a      	lsrs	r2, r3, #2
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	609a      	str	r2, [r3, #8]

	// Find first empty TLV
	mFreeTLV_Index = TLV_Driver::findNextTLV (cFreeTLV_Tag, 0);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	4907      	ldr	r1, [pc, #28]	@ (8000d00 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE+0xa8>)
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	f000 f845 	bl	8000d74 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>
 8000cea:	4602      	mov	r2, r0
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	605a      	str	r2, [r3, #4]

}
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3710      	adds	r7, #16
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	23122031 	.word	0x23122031
 8000d00:	65657246 	.word	0x65657246

08000d04 <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEv>:
// Delete all TLV's by creating a large free TLV as the first one in NVM
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
void TLV_Driver::deleteAllTLVs()
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
	// Replace the first tag with a FREE tag
	uint32_t freeSpace = (mNVM_DriverPtr->getTotalCapacity() / 4) - 1;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	3310      	adds	r3, #16
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	4610      	mov	r0, r2
 8000d1c:	4798      	blx	r3
 8000d1e:	4603      	mov	r3, r0
 8000d20:	089b      	lsrs	r3, r3, #2
 8000d22:	3b01      	subs	r3, #1
 8000d24:	60fb      	str	r3, [r7, #12]
	(*mNVM_DriverPtr)[1] = cFreeTLV_Tag;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	687a      	ldr	r2, [r7, #4]
 8000d30:	6812      	ldr	r2, [r2, #0]
 8000d32:	2101      	movs	r1, #1
 8000d34:	4610      	mov	r0, r2
 8000d36:	4798      	blx	r3
 8000d38:	4603      	mov	r3, r0
 8000d3a:	4a0d      	ldr	r2, [pc, #52]	@ (8000d70 <_ZN12CasualNoises10TLV_Driver13deleteAllTLVsEv+0x6c>)
 8000d3c:	601a      	str	r2, [r3, #0]
	(*mNVM_DriverPtr)[2] = freeSpace;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	687a      	ldr	r2, [r7, #4]
 8000d48:	6812      	ldr	r2, [r2, #0]
 8000d4a:	2102      	movs	r1, #2
 8000d4c:	4610      	mov	r0, r2
 8000d4e:	4798      	blx	r3
 8000d50:	4602      	mov	r2, r0
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	6013      	str	r3, [r2, #0]
	mNVM_DriverPtr->flushSectorCache();
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	3308      	adds	r3, #8
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4610      	mov	r0, r2
 8000d66:	4798      	blx	r3

}
 8000d68:	bf00      	nop
 8000d6a:	3710      	adds	r7, #16
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	65657246 	.word	0x65657246

08000d74 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm>:
// index = 0: start at the start of NVM space
//
//  CasualNoises    02/04/2023  First implementation
//==============================================================================
uint32_t TLV_Driver::findNextTLV (uint32_t tag, uint32_t index)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b086      	sub	sp, #24
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	60f8      	str	r0, [r7, #12]
 8000d7c:	60b9      	str	r1, [r7, #8]
 8000d7e:	607a      	str	r2, [r7, #4]

	// Skip current TLV or start from the first one?
	if (index < 1)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d102      	bne.n	8000d8c <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x18>
		index = 1;
 8000d86:	2301      	movs	r3, #1
 8000d88:	607b      	str	r3, [r7, #4]
 8000d8a:	e016      	b.n	8000dba <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x46>
	else
		index += getLength(index);
 8000d8c:	6879      	ldr	r1, [r7, #4]
 8000d8e:	68f8      	ldr	r0, [r7, #12]
 8000d90:	f7ff ff4d 	bl	8000c2e <_ZNK12CasualNoises10TLV_Driver9getLengthEm>
 8000d94:	4602      	mov	r2, r0
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4413      	add	r3, r2
 8000d9a:	607b      	str	r3, [r7, #4]

	// Find TLV until end of NVM space
	while ( ( index < mNVM_AfterEndIndex ) &&
 8000d9c:	e00d      	b.n	8000dba <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x46>
			( getTag(index) != tag ) )
	{
		uint32_t step = getLength ( index );
 8000d9e:	6879      	ldr	r1, [r7, #4]
 8000da0:	68f8      	ldr	r0, [r7, #12]
 8000da2:	f7ff ff44 	bl	8000c2e <_ZNK12CasualNoises10TLV_Driver9getLengthEm>
 8000da6:	6178      	str	r0, [r7, #20]
		if ( step == 0 )
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d101      	bne.n	8000db2 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x3e>
			return 0;
 8000dae:	2300      	movs	r3, #0
 8000db0:	e01d      	b.n	8000dee <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x7a>
		index += step;
 8000db2:	687a      	ldr	r2, [r7, #4]
 8000db4:	697b      	ldr	r3, [r7, #20]
 8000db6:	4413      	add	r3, r2
 8000db8:	607b      	str	r3, [r7, #4]
	while ( ( index < mNVM_AfterEndIndex ) &&
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	689b      	ldr	r3, [r3, #8]
 8000dbe:	687a      	ldr	r2, [r7, #4]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	d209      	bcs.n	8000dd8 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x64>
			( getTag(index) != tag ) )
 8000dc4:	6879      	ldr	r1, [r7, #4]
 8000dc6:	68f8      	ldr	r0, [r7, #12]
 8000dc8:	f7ff ff1d 	bl	8000c06 <_ZNK12CasualNoises10TLV_Driver6getTagEm>
 8000dcc:	4602      	mov	r2, r0
	while ( ( index < mNVM_AfterEndIndex ) &&
 8000dce:	68bb      	ldr	r3, [r7, #8]
 8000dd0:	4293      	cmp	r3, r2
 8000dd2:	d001      	beq.n	8000dd8 <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x64>
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	e000      	b.n	8000dda <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x66>
 8000dd8:	2300      	movs	r3, #0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d1df      	bne.n	8000d9e <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x2a>
	}

	// Return index if TLV found
	if (index >= mNVM_AfterEndIndex)
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	689b      	ldr	r3, [r3, #8]
 8000de2:	687a      	ldr	r2, [r7, #4]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d301      	bcc.n	8000dec <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x78>
		return 0;
 8000de8:	2300      	movs	r3, #0
 8000dea:	e000      	b.n	8000dee <_ZN12CasualNoises10TLV_Driver11findNextTLVEmm+0x7a>
	else
		return index;
 8000dec:	687b      	ldr	r3, [r7, #4]

}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3718      	adds	r7, #24
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
	...

08000df8 <_ZL8CN_Delayv>:
	threadHalted,
};

// Delay loop
static void CN_Delay()
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b085      	sub	sp, #20
 8000dfc:	af00      	add	r7, sp, #0
	uint32_t cnt;
	for (uint32_t i = 0; i < 1000000; ++i)
 8000dfe:	2300      	movs	r3, #0
 8000e00:	60bb      	str	r3, [r7, #8]
 8000e02:	e00e      	b.n	8000e22 <_ZL8CN_Delayv+0x2a>
	{
		for (uint32_t j = 0; j < 10; ++j)
 8000e04:	2300      	movs	r3, #0
 8000e06:	607b      	str	r3, [r7, #4]
 8000e08:	e005      	b.n	8000e16 <_ZL8CN_Delayv+0x1e>
		{
			++cnt;
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	3301      	adds	r3, #1
 8000e0e:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	3301      	adds	r3, #1
 8000e14:	607b      	str	r3, [r7, #4]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	2b09      	cmp	r3, #9
 8000e1a:	d9f6      	bls.n	8000e0a <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	3301      	adds	r3, #1
 8000e20:	60bb      	str	r3, [r7, #8]
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	4a04      	ldr	r2, [pc, #16]	@ (8000e38 <_ZL8CN_Delayv+0x40>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d9ec      	bls.n	8000e04 <_ZL8CN_Delayv+0xc>
		}
	}
}
 8000e2a:	bf00      	nop
 8000e2c:	bf00      	nop
 8000e2e:	3714      	adds	r7, #20
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	000f423f 	.word	0x000f423f

08000e3c <_ZL14CN_ReportFault11eErrorCodes>:

#ifdef FELLHORN_NORTH_SIDE

__attribute__((unused))
static void CN_ReportFault(eErrorCodes faultCode)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8000e44:	f010 fe42 	bl	8011acc <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	60fb      	str	r3, [r7, #12]
	for (;;)
	{
		if (code & 0x00000001)
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	f003 0301 	and.w	r3, r3, #1
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d005      	beq.n	8000e62 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 8000e56:	2200      	movs	r2, #0
 8000e58:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e5c:	4818      	ldr	r0, [pc, #96]	@ (8000ec0 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8000e5e:	f008 fb63 	bl	8009528 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	f003 0302 	and.w	r3, r3, #2
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d004      	beq.n	8000e76 <_ZL14CN_ReportFault11eErrorCodes+0x3a>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	2180      	movs	r1, #128	@ 0x80
 8000e70:	4813      	ldr	r0, [pc, #76]	@ (8000ec0 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8000e72:	f008 fb59 	bl	8009528 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	f003 0304 	and.w	r3, r3, #4
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d004      	beq.n	8000e8a <_ZL14CN_ReportFault11eErrorCodes+0x4e>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8000e80:	2200      	movs	r2, #0
 8000e82:	2102      	movs	r1, #2
 8000e84:	480f      	ldr	r0, [pc, #60]	@ (8000ec4 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8000e86:	f008 fb4f 	bl	8009528 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	f003 0308 	and.w	r3, r3, #8
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d004      	beq.n	8000e9e <_ZL14CN_ReportFault11eErrorCodes+0x62>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8000e94:	2200      	movs	r2, #0
 8000e96:	2101      	movs	r1, #1
 8000e98:	480a      	ldr	r0, [pc, #40]	@ (8000ec4 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8000e9a:	f008 fb45 	bl	8009528 <HAL_GPIO_WritePin>
		CN_Delay();
 8000e9e:	f7ff ffab 	bl	8000df8 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 8000ea2:	2201      	movs	r2, #1
 8000ea4:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8000ea8:	4805      	ldr	r0, [pc, #20]	@ (8000ec0 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8000eaa:	f008 fb3d 	bl	8009528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	2103      	movs	r1, #3
 8000eb2:	4804      	ldr	r0, [pc, #16]	@ (8000ec4 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8000eb4:	f008 fb38 	bl	8009528 <HAL_GPIO_WritePin>
		CN_Delay();
 8000eb8:	f7ff ff9e 	bl	8000df8 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8000ebc:	e7c6      	b.n	8000e4c <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8000ebe:	bf00      	nop
 8000ec0:	58021000 	.word	0x58021000
 8000ec4:	58021800 	.word	0x58021800

08000ec8 <_ZN12CasualNoises20NerveNetMasterThread11sendMessageEPKvm>:
//
//  CasualNoises    18/07/2025  First implementation
//  CasualNoises	25/07/2025	Made function thread save
//==============================================================================
bool NerveNetMasterThread::sendMessage(const void* messagePtr, uint32_t size)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b088      	sub	sp, #32
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	60f8      	str	r0, [r7, #12]
 8000ed0:	60b9      	str	r1, [r7, #8]
 8000ed2:	607a      	str	r2, [r7, #4]

	// Block if another thread is using this function
	BaseType_t rtosRes = xSemaphoreTake(mSyncSemaphoreHandle, portMAX_DELAY);
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ed8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000edc:	4618      	mov	r0, r3
 8000ede:	f010 f8fb 	bl	80110d8 <xQueueSemaphoreTake>
 8000ee2:	6178      	str	r0, [r7, #20]
	if (rtosRes != pdTRUE)
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d002      	beq.n	8000ef0 <_ZN12CasualNoises20NerveNetMasterThread11sendMessageEPKvm+0x28>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 8000eea:	2002      	movs	r0, #2
 8000eec:	f7ff ffa6 	bl	8000e3c <_ZL14CN_ReportFault11eErrorCodes>

	// Enough remaining buffer space?
	if (mRemainingSpace < size)
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ef4:	687a      	ldr	r2, [r7, #4]
 8000ef6:	429a      	cmp	r2, r3
 8000ef8:	d901      	bls.n	8000efe <_ZN12CasualNoises20NerveNetMasterThread11sendMessageEPKvm+0x36>
		return false;
 8000efa:	2300      	movs	r3, #0
 8000efc:	e03a      	b.n	8000f74 <_ZN12CasualNoises20NerveNetMasterThread11sendMessageEPKvm+0xac>

	// Mark construction buffer busy
	mConstructionBufferBusy = true;
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	2201      	movs	r2, #1
 8000f02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

	// Add message to the construction buffer
	uint8_t* ptr = (uint8_t*)messagePtr;
 8000f06:	68bb      	ldr	r3, [r7, #8]
 8000f08:	61fb      	str	r3, [r7, #28]
	for (uint32_t i = 0; i < size; ++i)
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	61bb      	str	r3, [r7, #24]
 8000f0e:	e00c      	b.n	8000f2a <_ZN12CasualNoises20NerveNetMasterThread11sendMessageEPKvm+0x62>
		*mConstructionDataPtr++ = *ptr++;
 8000f10:	69fa      	ldr	r2, [r7, #28]
 8000f12:	1c53      	adds	r3, r2, #1
 8000f14:	61fb      	str	r3, [r7, #28]
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f1a:	1c58      	adds	r0, r3, #1
 8000f1c:	68f9      	ldr	r1, [r7, #12]
 8000f1e:	6348      	str	r0, [r1, #52]	@ 0x34
 8000f20:	7812      	ldrb	r2, [r2, #0]
 8000f22:	701a      	strb	r2, [r3, #0]
	for (uint32_t i = 0; i < size; ++i)
 8000f24:	69bb      	ldr	r3, [r7, #24]
 8000f26:	3301      	adds	r3, #1
 8000f28:	61bb      	str	r3, [r7, #24]
 8000f2a:	69ba      	ldr	r2, [r7, #24]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d3ee      	bcc.n	8000f10 <_ZN12CasualNoises20NerveNetMasterThread11sendMessageEPKvm+0x48>
	*mConstructionBufferSizePtr += size;
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f36:	6819      	ldr	r1, [r3, #0]
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3c:	687a      	ldr	r2, [r7, #4]
 8000f3e:	440a      	add	r2, r1
 8000f40:	601a      	str	r2, [r3, #0]
	mRemainingSpace -= size;
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	1ad2      	subs	r2, r2, r3
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	639a      	str	r2, [r3, #56]	@ 0x38

	// Release construction buffer
	mConstructionBufferBusy = false;
 8000f4e:	68fb      	ldr	r3, [r7, #12]
 8000f50:	2200      	movs	r2, #0
 8000f52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

	// Release function for other threads
	rtosRes = xSemaphoreGive(mSyncSemaphoreHandle);
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	2100      	movs	r1, #0
 8000f60:	f00f fda8 	bl	8010ab4 <xQueueGenericSend>
 8000f64:	6178      	str	r0, [r7, #20]
	if (rtosRes != pdTRUE)
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	2b01      	cmp	r3, #1
 8000f6a:	d002      	beq.n	8000f72 <_ZN12CasualNoises20NerveNetMasterThread11sendMessageEPKvm+0xaa>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 8000f6c:	2002      	movs	r0, #2
 8000f6e:	f7ff ff65 	bl	8000e3c <_ZL14CN_ReportFault11eErrorCodes>

	return true;
 8000f72:	2301      	movs	r3, #1

}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3720      	adds	r7, #32
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt>:
// Handle external interrupts
//
//  CasualNoises    11/07/2025  First implementation
//==============================================================================
bool NerveNetMasterThread::GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b086      	sub	sp, #24
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	460b      	mov	r3, r1
 8000f86:	807b      	strh	r3, [r7, #2]
	if (GPIO_Pin == mNerveNet_ACK_Pin)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 8000f8e:	887a      	ldrh	r2, [r7, #2]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	f040 8090 	bne.w	80010b6 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x13a>
	{
		switch (mThreadState)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f9a:	2b04      	cmp	r3, #4
 8000f9c:	f200 8084 	bhi.w	80010a8 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x12c>
 8000fa0:	a201      	add	r2, pc, #4	@ (adr r2, 8000fa8 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x2c>)
 8000fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fa6:	bf00      	nop
 8000fa8:	08000fbd 	.word	0x08000fbd
 8000fac:	080010b1 	.word	0x080010b1
 8000fb0:	08000fc5 	.word	0x08000fc5
 8000fb4:	080010a9 	.word	0x080010a9
 8000fb8:	080010a1 	.word	0x080010a1
		case eNerveNetMasterThreadState::idle:
			break;

		// ACK on reset request
		case eNerveNetMasterThreadState::resetSlave:
			mThreadState = eNerveNetMasterThreadState::idle;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	65da      	str	r2, [r3, #92]	@ 0x5c
			break;
 8000fc2:	e076      	b.n	80010b2 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x136>
		// ACK on transfer request
		case eNerveNetMasterThreadState::awaitingAck:
		{

			// Next state is awaiting DMA completion
			mThreadState = eNerveNetMasterThreadState::awaitingDmaCplt;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2203      	movs	r2, #3
 8000fc8:	65da      	str	r2, [r3, #92]	@ 0x5c

			// If there is any data in the construction buffer, added it to current Tx message
			mTxMessageBuffers[mTxToBeSentBufferIndex]->data.size = 0;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	695a      	ldr	r2, [r3, #20]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	f8c3 2808 	str.w	r2, [r3, #2056]	@ 0x808
			if (( ! mConstructionBufferBusy) && (*mConstructionBufferSizePtr > 0))
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000fe0:	f083 0301 	eor.w	r3, r3, #1
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d021      	beq.n	800102e <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0xb2>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d01c      	beq.n	800102e <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0xb2>
			{
				memcpy(&mTxMessageBuffers[mTxToBeSentBufferIndex]->data, mConstructionBufferPtr, *mConstructionBufferSizePtr + sizeof(uint32_t));
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	695a      	ldr	r2, [r3, #20]
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ffe:	f603 0008 	addw	r0, r3, #2056	@ 0x808
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	3304      	adds	r3, #4
 800100e:	461a      	mov	r2, r3
 8001010:	f013 fba2 	bl	8014758 <memcpy>
				*mConstructionBufferSizePtr  = 0;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
				mConstructionDataPtr		 = &mConstructionBufferPtr->data[0];
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001020:	1d1a      	adds	r2, r3, #4
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	635a      	str	r2, [r3, #52]	@ 0x34
				mRemainingSpace 			 = NERVENET_DATA_SIZE;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800102c:	639a      	str	r2, [r3, #56]	@ 0x38
			}

			// Start data exchange
			uint32_t size = sizeof(sNerveNetMessage);
 800102e:	f640 430c 	movw	r3, #3084	@ 0xc0c
 8001032:	617b      	str	r3, [r7, #20]
			mTxMessageBuffers[mTxToBeSentBufferIndex]->header.messageNumber = ++mTxMessageNumber;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001038:	1c5a      	adds	r2, r3, #1
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	629a      	str	r2, [r3, #40]	@ 0x28
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	695a      	ldr	r2, [r3, #20]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001048:	687a      	ldr	r2, [r7, #4]
 800104a:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800104c:	605a      	str	r2, [r3, #4]
			HAL_StatusTypeDef res = HAL_SPI_TransmitReceive_DMA(mNerveNet_SPI_Ptr,
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6d98      	ldr	r0, [r3, #88]	@ 0x58
					(uint8_t *)mTxMessageBuffers[mTxToBeSentBufferIndex],
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	695a      	ldr	r2, [r3, #20]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
					(uint8_t *)mRxMessageBuffers[mRxReceivingBufferIndex],
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6a1b      	ldr	r3, [r3, #32]
 8001060:	687a      	ldr	r2, [r7, #4]
 8001062:	3302      	adds	r3, #2
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	4413      	add	r3, r2
 8001068:	685a      	ldr	r2, [r3, #4]
			HAL_StatusTypeDef res = HAL_SPI_TransmitReceive_DMA(mNerveNet_SPI_Ptr,
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	b29b      	uxth	r3, r3
 800106e:	f00d fcd3 	bl	800ea18 <HAL_SPI_TransmitReceive_DMA>
 8001072:	4603      	mov	r3, r0
 8001074:	74fb      	strb	r3, [r7, #19]
					size);
			if (res != HAL_OK)
 8001076:	7cfb      	ldrb	r3, [r7, #19]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d002      	beq.n	8001082 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x106>
				CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 800107c:	2004      	movs	r0, #4
 800107e:	f7ff fedd 	bl	8000e3c <_ZL14CN_ReportFault11eErrorCodes>

			// Rotate Tx buffers
			uint32_t temp = mTxToBeSentBufferIndex;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	695b      	ldr	r3, [r3, #20]
 8001086:	60fb      	str	r3, [r7, #12]
			mTxToBeSentBufferIndex = mTxWaitingBufferIndex;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	699a      	ldr	r2, [r3, #24]
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	615a      	str	r2, [r3, #20]
			mTxWaitingBufferIndex  = mTxFillingBufferIndex;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	69da      	ldr	r2, [r3, #28]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	619a      	str	r2, [r3, #24]
			mTxFillingBufferIndex  = temp;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	68fa      	ldr	r2, [r7, #12]
 800109c:	61da      	str	r2, [r3, #28]

		}
			break;
 800109e:	e008      	b.n	80010b2 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x136>

		// not ACK to signal that slave is idle again
		case eNerveNetMasterThreadState::awaitingNotAck:
			mThreadState = eNerveNetMasterThreadState::idle;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2201      	movs	r2, #1
 80010a4:	65da      	str	r2, [r3, #92]	@ 0x5c
			break;
 80010a6:	e004      	b.n	80010b2 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x136>

		default:
			CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 80010a8:	2004      	movs	r0, #4
 80010aa:	f7ff fec7 	bl	8000e3c <_ZL14CN_ReportFault11eErrorCodes>
 80010ae:	e000      	b.n	80010b2 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x136>
			break;
 80010b0:	bf00      	nop
		}
		return true;
 80010b2:	2301      	movs	r3, #1
 80010b4:	e000      	b.n	80010b8 <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt+0x13c>
	}
	return false;
 80010b6:	2300      	movs	r3, #0
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3718      	adds	r7, #24
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}

080010c0 <_ZN12CasualNoises20NerveNetMasterThread20SPI_TxRxCpltCallbackEP19__SPI_HandleTypeDef>:
// Handle SPI TxRx complete callbacks
//
//  CasualNoises    12/07/2025  First implementation
//==============================================================================
bool NerveNetMasterThread::SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
	if (hspi == mNerveNet_SPI_Ptr)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010ce:	683a      	ldr	r2, [r7, #0]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	d115      	bne.n	8001100 <_ZN12CasualNoises20NerveNetMasterThread20SPI_TxRxCpltCallbackEP19__SPI_HandleTypeDef+0x40>
	{
		if (mThreadState == eNerveNetMasterThreadState::awaitingDmaCplt)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010d8:	2b03      	cmp	r3, #3
 80010da:	d10c      	bne.n	80010f6 <_ZN12CasualNoises20NerveNetMasterThread20SPI_TxRxCpltCallbackEP19__SPI_HandleTypeDef+0x36>
		{

			// Next state is awaiting ACK line to go low
			mThreadState = eNerveNetMasterThreadState::awaitingNotAck;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2204      	movs	r2, #4
 80010e0:	65da      	str	r2, [r3, #92]	@ 0x5c

			// Set REQ line low
			HAL_GPIO_WritePin(mNerveNet_REQ_Port, mNerveNet_REQ_Pin, GPIO_PIN_RESET);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80010ec:	2200      	movs	r2, #0
 80010ee:	4619      	mov	r1, r3
 80010f0:	f008 fa1a 	bl	8009528 <HAL_GPIO_WritePin>
 80010f4:	e002      	b.n	80010fc <_ZN12CasualNoises20NerveNetMasterThread20SPI_TxRxCpltCallbackEP19__SPI_HandleTypeDef+0x3c>

		} else
		{
			CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 80010f6:	2004      	movs	r0, #4
 80010f8:	f7ff fea0 	bl	8000e3c <_ZL14CN_ReportFault11eErrorCodes>
		}

		return true;
 80010fc:	2301      	movs	r3, #1
 80010fe:	e000      	b.n	8001102 <_ZN12CasualNoises20NerveNetMasterThread20SPI_TxRxCpltCallbackEP19__SPI_HandleTypeDef+0x42>
	}
	return false;
 8001100:	2300      	movs	r3, #0
}
 8001102:	4618      	mov	r0, r3
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
	...

0800110c <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv>:
// NerveNet master thread
//
//  CasualNoises    09/07/2025  First implementation
//==============================================================================
void NerveNetMasterThread::mainNerveNetMasterThread(void* pvParameters)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	6039      	str	r1, [r7, #0]

	// Get parameters
	sRunNerveNetMasterThreadParams* nerveNetThreadDataPtr = (sRunNerveNetMasterThreadParams*)pvParameters;
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	60fb      	str	r3, [r7, #12]
	mNerveNet_REQ_Port		= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_REQ_Port;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	685a      	ldr	r2, [r3, #4]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	641a      	str	r2, [r3, #64]	@ 0x40
	mNerveNet_REQ_Pin		= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_REQ_Pin;
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	891a      	ldrh	r2, [r3, #8]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	mNerveNet_ACK_Port		= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_ACK_Port;
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	68da      	ldr	r2, [r3, #12]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	649a      	str	r2, [r3, #72]	@ 0x48
	mNerveNet_ACK_Pin		= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_ACK_Pin;
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	8a1a      	ldrh	r2, [r3, #16]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
	mNerveNet_RESET_Port	= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_RESET_Port;
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	695a      	ldr	r2, [r3, #20]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	651a      	str	r2, [r3, #80]	@ 0x50
	mNerveNet_RESET_Pin		= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_RESET_Pin;
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	8b1a      	ldrh	r2, [r3, #24]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
	mNerveNet_SPI_Ptr		= nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNet_SPI_Ptr;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	69da      	ldr	r2, [r3, #28]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	659a      	str	r2, [r3, #88]	@ 0x58

	// Create sendMessage() blocking semaphore
	vSemaphoreCreateBinary(mSyncSemaphoreHandle);
 8001166:	2203      	movs	r2, #3
 8001168:	2100      	movs	r1, #0
 800116a:	2001      	movs	r0, #1
 800116c:	f00f fc43 	bl	80109f6 <xQueueGenericCreate>
 8001170:	4602      	mov	r2, r0
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	661a      	str	r2, [r3, #96]	@ 0x60
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800117a:	2b00      	cmp	r3, #0
 800117c:	d006      	beq.n	800118c <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x80>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6e18      	ldr	r0, [r3, #96]	@ 0x60
 8001182:	2300      	movs	r3, #0
 8001184:	2200      	movs	r2, #0
 8001186:	2100      	movs	r1, #0
 8001188:	f00f fc94 	bl	8010ab4 <xQueueGenericSend>
	if (mSyncSemaphoreHandle == nullptr)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001190:	2b00      	cmp	r3, #0
 8001192:	d102      	bne.n	800119a <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x8e>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 8001194:	2002      	movs	r0, #2
 8001196:	f7ff fe51 	bl	8000e3c <_ZL14CN_ReportFault11eErrorCodes>

	// Global pointer to be used by the HAL_GPIO_EXTI_Callback()
	gNerveNetMasterThreadPtr [ nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNetThreadNo ] = this;
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	881b      	ldrh	r3, [r3, #0]
 80011a0:	4619      	mov	r1, r3
 80011a2:	4a4a      	ldr	r2, [pc, #296]	@ (80012cc <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x1c0>)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	// Create Tx and Rx buffers
	for ( uint32_t i = 0; i < cNoOfTxMessageBuffers; ++i )
 80011aa:	2300      	movs	r3, #0
 80011ac:	617b      	str	r3, [r7, #20]
 80011ae:	e022      	b.n	80011f6 <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0xea>
	{
		mTxMessageBuffers[i] = new sNerveNetMessage;
 80011b0:	f640 400c 	movw	r0, #3084	@ 0xc0c
 80011b4:	f012 fbdc 	bl	8013970 <_Znwj>
 80011b8:	4603      	mov	r3, r0
 80011ba:	4619      	mov	r1, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	697a      	ldr	r2, [r7, #20]
 80011c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		memset( mTxMessageBuffers[i], 0, sizeof ( sNerveNetMessage ) );
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	697a      	ldr	r2, [r7, #20]
 80011c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011cc:	f640 420c 	movw	r2, #3084	@ 0xc0c
 80011d0:	2100      	movs	r1, #0
 80011d2:	4618      	mov	r0, r3
 80011d4:	f013 f9d4 	bl	8014580 <memset>
		mTxMessageBuffers[i]->header.messageSourceID = eNerveNetSourceId::eFellhornNortSide;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	697a      	ldr	r2, [r7, #20]
 80011dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011e0:	2201      	movs	r2, #1
 80011e2:	601a      	str	r2, [r3, #0]
		mTxMessageBuffers[i]->header.messageNumber = 0;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	697a      	ldr	r2, [r7, #20]
 80011e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011ec:	2200      	movs	r2, #0
 80011ee:	605a      	str	r2, [r3, #4]
	for ( uint32_t i = 0; i < cNoOfTxMessageBuffers; ++i )
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	3301      	adds	r3, #1
 80011f4:	617b      	str	r3, [r7, #20]
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d9d9      	bls.n	80011b0 <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0xa4>
	}
	for (uint32_t i = 0; i < cNoOfRxMessageBuffers; ++i)
 80011fc:	2300      	movs	r3, #0
 80011fe:	613b      	str	r3, [r7, #16]
 8001200:	e016      	b.n	8001230 <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x124>
	{
		mRxMessageBuffers[i] = new sNerveNetMessage;
 8001202:	f640 400c 	movw	r0, #3084	@ 0xc0c
 8001206:	f012 fbb3 	bl	8013970 <_Znwj>
 800120a:	4603      	mov	r3, r0
 800120c:	4619      	mov	r1, r3
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	693b      	ldr	r3, [r7, #16]
 8001212:	3302      	adds	r3, #2
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	4413      	add	r3, r2
 8001218:	6059      	str	r1, [r3, #4]
		mRxMessageBuffers[i]->header.messageNumber = 0;
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	3302      	adds	r3, #2
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	4413      	add	r3, r2
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	2200      	movs	r2, #0
 8001228:	605a      	str	r2, [r3, #4]
	for (uint32_t i = 0; i < cNoOfRxMessageBuffers; ++i)
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	3301      	adds	r3, #1
 800122e:	613b      	str	r3, [r7, #16]
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	2b01      	cmp	r3, #1
 8001234:	d9e5      	bls.n	8001202 <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0xf6>
	}

	// Buffer used to build up data to be send on next exchange
	mConstructionBufferPtr 		 = new sNerveNetData;
 8001236:	f240 4004 	movw	r0, #1028	@ 0x404
 800123a:	f012 fb99 	bl	8013970 <_Znwj>
 800123e:	4603      	mov	r3, r0
 8001240:	461a      	mov	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	62da      	str	r2, [r3, #44]	@ 0x2c
	memset(mConstructionBufferPtr, 0, sizeof(sNerveNetData));
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800124a:	f240 4204 	movw	r2, #1028	@ 0x404
 800124e:	2100      	movs	r1, #0
 8001250:	4618      	mov	r0, r3
 8001252:	f013 f995 	bl	8014580 <memset>
	mConstructionBufferSizePtr	 = &mConstructionBufferPtr->size;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800125a:	461a      	mov	r2, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	631a      	str	r2, [r3, #48]	@ 0x30
	mConstructionDataPtr		 = &mConstructionBufferPtr->data[0];
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001264:	1d1a      	adds	r2, r3, #4
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	635a      	str	r2, [r3, #52]	@ 0x34
	mRemainingSpace 			 = NERVENET_DATA_SIZE;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001270:	639a      	str	r2, [r3, #56]	@ 0x38
	mConstructionBufferBusy 	 = false;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2200      	movs	r2, #0
 8001276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

	// Reset NerveNet slave
	while (mThreadState == eNerveNetMasterThreadState::resetSlave)
 800127a:	e014      	b.n	80012a6 <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x19a>
	{
		HAL_GPIO_WritePin ( mNerveNet_RESET_Port, mNerveNet_RESET_Pin, GPIO_PIN_SET );
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8001286:	2201      	movs	r2, #1
 8001288:	4619      	mov	r1, r3
 800128a:	f008 f94d 	bl	8009528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin ( mNerveNet_RESET_Port, mNerveNet_RESET_Pin, GPIO_PIN_RESET );
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8001298:	2200      	movs	r2, #0
 800129a:	4619      	mov	r1, r3
 800129c:	f008 f944 	bl	8009528 <HAL_GPIO_WritePin>
		vTaskDelay ( pdMS_TO_TICKS (1) );
 80012a0:	2001      	movs	r0, #1
 80012a2:	f010 fb6d 	bl	8011980 <vTaskDelay>
	while (mThreadState == eNerveNetMasterThreadState::resetSlave)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d0e6      	beq.n	800127c <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x170>
	{

	}

	// Signal that thread is up and running
	if (nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNetRunningFlagPtr != nullptr)
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d004      	beq.n	80012c2 <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x1b6>
	{
		*nerveNetThreadDataPtr->nerveNetThreadDataPtr->NerveNetRunningFlagPtr = true;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012be:	2201      	movs	r2, #1
 80012c0:	701a      	strb	r2, [r3, #0]
	}

	for (;;)
	{
		vTaskDelay(pdMS_TO_TICKS(1000));
 80012c2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012c6:	f010 fb5b 	bl	8011980 <vTaskDelay>
 80012ca:	e7fa      	b.n	80012c2 <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv+0x1b6>
 80012cc:	240011f8 	.word	0x240011f8

080012d0 <_ZN12CasualNoises23runNerveNetMasterThreadEPv>:
// Run the thread inside a given NerveNetMasterThread object
//
//  CasualNoises    09/07/2025  First implementation
//==============================================================================
void runNerveNetMasterThread(void* pvParameters)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
	sRunNerveNetMasterThreadParams* params = (sRunNerveNetMasterThreadParams*)pvParameters;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	60fb      	str	r3, [r7, #12]
	params->threadPtr->mainNerveNetMasterThread(pvParameters);
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	6879      	ldr	r1, [r7, #4]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff ff12 	bl	800110c <_ZN12CasualNoises20NerveNetMasterThread24mainNerveNetMasterThreadEPv>
}
 80012e8:	bf00      	nop
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <_ZN12CasualNoises25startNerveNetMasterThreadEPNS_20NerveNetMasterThreadEPvPP19tskTaskControlBlock>:
// Start NerveNet master thread
//
//  CasualNoises    09/07/2025  First implementation
//==============================================================================
BaseType_t startNerveNetMasterThread(CasualNoises::NerveNetMasterThread* threadPtr, void *argument, TaskHandle_t* xHandlePtr)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b088      	sub	sp, #32
 80012f4:	af02      	add	r7, sp, #8
 80012f6:	60f8      	str	r0, [r7, #12]
 80012f8:	60b9      	str	r1, [r7, #8]
 80012fa:	607a      	str	r2, [r7, #4]
	assert(MAX_NO_OF_NERVENET_MASTER_THREADS == 1);

	static sRunNerveNetMasterThreadParams params;
	params.nerveNetThreadDataPtr = (sNerveNetThreadData*)argument;
 80012fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001328 <_ZN12CasualNoises25startNerveNetMasterThreadEPNS_20NerveNetMasterThreadEPvPP19tskTaskControlBlock+0x38>)
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	6013      	str	r3, [r2, #0]
	params.threadPtr = threadPtr;
 8001302:	4a09      	ldr	r2, [pc, #36]	@ (8001328 <_ZN12CasualNoises25startNerveNetMasterThreadEPNS_20NerveNetMasterThreadEPvPP19tskTaskControlBlock+0x38>)
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	6053      	str	r3, [r2, #4]

	// Create the thread to scan the ADC convertions
	BaseType_t res = xTaskCreate(runNerveNetMasterThread, "NerveNetMasterThread", DEFAULT_STACK_SIZE / 2, &params,
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	9301      	str	r3, [sp, #4]
 800130c:	232d      	movs	r3, #45	@ 0x2d
 800130e:	9300      	str	r3, [sp, #0]
 8001310:	4b05      	ldr	r3, [pc, #20]	@ (8001328 <_ZN12CasualNoises25startNerveNetMasterThreadEPNS_20NerveNetMasterThreadEPvPP19tskTaskControlBlock+0x38>)
 8001312:	2280      	movs	r2, #128	@ 0x80
 8001314:	4905      	ldr	r1, [pc, #20]	@ (800132c <_ZN12CasualNoises25startNerveNetMasterThreadEPNS_20NerveNetMasterThreadEPvPP19tskTaskControlBlock+0x3c>)
 8001316:	4806      	ldr	r0, [pc, #24]	@ (8001330 <_ZN12CasualNoises25startNerveNetMasterThreadEPNS_20NerveNetMasterThreadEPvPP19tskTaskControlBlock+0x40>)
 8001318:	f010 f9d4 	bl	80116c4 <xTaskCreate>
 800131c:	6178      	str	r0, [r7, #20]
			NERVENET_THRAD_PRIORITY, xHandlePtr);
	return res;
 800131e:	697b      	ldr	r3, [r7, #20]

}
 8001320:	4618      	mov	r0, r3
 8001322:	3718      	adds	r7, #24
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	240011fc 	.word	0x240011fc
 800132c:	08016270 	.word	0x08016270
 8001330:	080012d1 	.word	0x080012d1

08001334 <_ZN12CasualNoises13TriggerThreadEPv>:
// Just loop around and toggle trigger pin
//
//  CasualNoises    02/12/2024  First implementation
//==============================================================================
void CasualNoises::TriggerThread(void* pvParameters)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
	while ( true )
	{
		setTimeMarker_1();
 800133c:	f001 f892 	bl	8002464 <setTimeMarker_1>
		resetTimeMarker_1();
 8001340:	f001 f89c 	bl	800247c <resetTimeMarker_1>
		setTimeMarker_1();
 8001344:	bf00      	nop
 8001346:	e7f9      	b.n	800133c <_ZN12CasualNoises13TriggerThreadEPv+0x8>

08001348 <_ZL8CN_Delayv>:
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 800134e:	2300      	movs	r3, #0
 8001350:	60bb      	str	r3, [r7, #8]
 8001352:	e00e      	b.n	8001372 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 8001354:	2300      	movs	r3, #0
 8001356:	607b      	str	r3, [r7, #4]
 8001358:	e005      	b.n	8001366 <_ZL8CN_Delayv+0x1e>
			++cnt;
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	3301      	adds	r3, #1
 800135e:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	3301      	adds	r3, #1
 8001364:	607b      	str	r3, [r7, #4]
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2b09      	cmp	r3, #9
 800136a:	d9f6      	bls.n	800135a <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	3301      	adds	r3, #1
 8001370:	60bb      	str	r3, [r7, #8]
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	4a04      	ldr	r2, [pc, #16]	@ (8001388 <_ZL8CN_Delayv+0x40>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d9ec      	bls.n	8001354 <_ZL8CN_Delayv+0xc>
}
 800137a:	bf00      	nop
 800137c:	bf00      	nop
 800137e:	3714      	adds	r7, #20
 8001380:	46bd      	mov	sp, r7
 8001382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001386:	4770      	bx	lr
 8001388:	000f423f 	.word	0x000f423f

0800138c <_ZL14CN_ReportFault11eErrorCodes>:
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 8001394:	f010 fb9a 	bl	8011acc <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d005      	beq.n	80013b2 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 80013a6:	2200      	movs	r2, #0
 80013a8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013ac:	4818      	ldr	r0, [pc, #96]	@ (8001410 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 80013ae:	f008 f8bb 	bl	8009528 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	f003 0302 	and.w	r3, r3, #2
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d004      	beq.n	80013c6 <_ZL14CN_ReportFault11eErrorCodes+0x3a>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 80013bc:	2200      	movs	r2, #0
 80013be:	2180      	movs	r1, #128	@ 0x80
 80013c0:	4813      	ldr	r0, [pc, #76]	@ (8001410 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 80013c2:	f008 f8b1 	bl	8009528 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	f003 0304 	and.w	r3, r3, #4
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d004      	beq.n	80013da <_ZL14CN_ReportFault11eErrorCodes+0x4e>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 80013d0:	2200      	movs	r2, #0
 80013d2:	2102      	movs	r1, #2
 80013d4:	480f      	ldr	r0, [pc, #60]	@ (8001414 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 80013d6:	f008 f8a7 	bl	8009528 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	f003 0308 	and.w	r3, r3, #8
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d004      	beq.n	80013ee <_ZL14CN_ReportFault11eErrorCodes+0x62>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 80013e4:	2200      	movs	r2, #0
 80013e6:	2101      	movs	r1, #1
 80013e8:	480a      	ldr	r0, [pc, #40]	@ (8001414 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 80013ea:	f008 f89d 	bl	8009528 <HAL_GPIO_WritePin>
		CN_Delay();
 80013ee:	f7ff ffab 	bl	8001348 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 80013f2:	2201      	movs	r2, #1
 80013f4:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80013f8:	4805      	ldr	r0, [pc, #20]	@ (8001410 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 80013fa:	f008 f895 	bl	8009528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 80013fe:	2201      	movs	r2, #1
 8001400:	2103      	movs	r1, #3
 8001402:	4804      	ldr	r0, [pc, #16]	@ (8001414 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8001404:	f008 f890 	bl	8009528 <HAL_GPIO_WritePin>
		CN_Delay();
 8001408:	f7ff ff9e 	bl	8001348 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 800140c:	e7c6      	b.n	800139c <_ZL14CN_ReportFault11eErrorCodes+0x10>
 800140e:	bf00      	nop
 8001410:	58021000 	.word	0x58021000
 8001414:	58021800 	.word	0x58021800

08001418 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	60fb      	str	r3, [r7, #12]

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8001424:	68f8      	ldr	r0, [r7, #12]
 8001426:	f000 fb92 	bl	8001b4e <_ZNSt15__new_allocatorIPFbP17TIM_HandleTypeDefEED1Ev>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4618      	mov	r0, r3
 800142e:	3710      	adds	r7, #16
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}

08001434 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4618      	mov	r0, r3
 8001440:	f000 f9ca 	bl	80017d8 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	4618      	mov	r0, r3
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}

0800144e <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 800144e:	b580      	push	{r7, lr}
 8001450:	b082      	sub	sp, #8
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff ffeb 	bl	8001434 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EEC1Ev>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4618      	mov	r0, r3
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <HAL_SPI_ErrorCallback>:
// Handle SPI errors
//
//  CasualNoises    04/07/2025  First implementation
//==============================================================================
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
	CN_ReportFault(eErrorCodes::runtimeError);
 8001470:	2003      	movs	r0, #3
 8001472:	f7ff ff8b 	bl	800138c <_ZL14CN_ReportFault11eErrorCodes>
}
 8001476:	bf00      	nop
 8001478:	3708      	adds	r7, #8
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}

0800147e <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 800147e:	b580      	push	{r7, lr}
 8001480:	b084      	sub	sp, #16
 8001482:	af00      	add	r7, sp, #0
 8001484:	6078      	str	r0, [r7, #4]
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	60fb      	str	r3, [r7, #12]
 800148a:	68f8      	ldr	r0, [r7, #12]
 800148c:	f000 fb97 	bl	8001bbe <_ZNSt15__new_allocatorIPFbP19__SPI_HandleTypeDefEED1Ev>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	4618      	mov	r0, r3
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}

0800149a <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EEC1Ev>:
      _Vector_base() = default;
 800149a:	b580      	push	{r7, lr}
 800149c:	b082      	sub	sp, #8
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4618      	mov	r0, r3
 80014a6:	f000 f9c1 	bl	800182c <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4618      	mov	r0, r3
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EEC1Ev>:
      vector() = default;
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff ffeb 	bl	800149a <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EEC1Ev>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	4618      	mov	r0, r3
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
	...

080014d0 <HAL_SPI_TxCpltCallback>:
{
	CN_HAL_SPI_TxCpltCallbacks.push_back(callback);
}

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b088      	sub	sp, #32
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
	for (auto callback : CN_HAL_SPI_TxCpltCallbacks)
 80014d8:	4b18      	ldr	r3, [pc, #96]	@ (800153c <HAL_SPI_TxCpltCallback+0x6c>)
 80014da:	61fb      	str	r3, [r7, #28]
 80014dc:	69f8      	ldr	r0, [r7, #28]
 80014de:	f000 f9cf 	bl	8001880 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE5beginEv>
 80014e2:	4603      	mov	r3, r0
 80014e4:	613b      	str	r3, [r7, #16]
 80014e6:	69f8      	ldr	r0, [r7, #28]
 80014e8:	f000 f9da 	bl	80018a0 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE3endEv>
 80014ec:	4603      	mov	r3, r0
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	e014      	b.n	800151c <HAL_SPI_TxCpltCallback+0x4c>
 80014f2:	f107 0310 	add.w	r3, r7, #16
 80014f6:	4618      	mov	r0, r3
 80014f8:	f000 fa0b 	bl	8001912 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>
 80014fc:	4603      	mov	r3, r0
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	61bb      	str	r3, [r7, #24]
	{
		bool flag = callback(hspi);
 8001502:	69bb      	ldr	r3, [r7, #24]
 8001504:	6878      	ldr	r0, [r7, #4]
 8001506:	4798      	blx	r3
 8001508:	4603      	mov	r3, r0
 800150a:	75fb      	strb	r3, [r7, #23]
		if (flag)
 800150c:	7dfb      	ldrb	r3, [r7, #23]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d110      	bne.n	8001534 <HAL_SPI_TxCpltCallback+0x64>
	for (auto callback : CN_HAL_SPI_TxCpltCallbacks)
 8001512:	f107 0310 	add.w	r3, r7, #16
 8001516:	4618      	mov	r0, r3
 8001518:	f000 f9eb 	bl	80018f2 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>
 800151c:	f107 020c 	add.w	r2, r7, #12
 8001520:	f107 0310 	add.w	r3, r7, #16
 8001524:	4611      	mov	r1, r2
 8001526:	4618      	mov	r0, r3
 8001528:	f000 f9cb 	bl	80018c2 <_ZN9__gnu_cxxneIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1df      	bne.n	80014f2 <HAL_SPI_TxCpltCallback+0x22>
			return;
	}
	return;
 8001532:	e000      	b.n	8001536 <HAL_SPI_TxCpltCallback+0x66>
			return;
 8001534:	bf00      	nop
}
 8001536:	3720      	adds	r7, #32
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	24001210 	.word	0x24001210

08001540 <HAL_SPI_TxRxCpltCallback>:
{
	CN_HAL_SPI_TxRxCpltCallbacks.push_back(callback);
}

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b088      	sub	sp, #32
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
	bool flag = false;
 8001548:	2300      	movs	r3, #0
 800154a:	77fb      	strb	r3, [r7, #31]

	// Handle NerveNet threads first
#ifdef CASUALNOISES_NERVENET_THREAD
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i)
 800154c:	2300      	movs	r3, #0
 800154e:	61bb      	str	r3, [r7, #24]
 8001550:	e013      	b.n	800157a <HAL_SPI_TxRxCpltCallback+0x3a>
	{
		if (gNerveNetMasterThreadPtr[i] != nullptr)
 8001552:	4a25      	ldr	r2, [pc, #148]	@ (80015e8 <HAL_SPI_TxRxCpltCallback+0xa8>)
 8001554:	69bb      	ldr	r3, [r7, #24]
 8001556:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d007      	beq.n	800156e <HAL_SPI_TxRxCpltCallback+0x2e>
			flag = gNerveNetMasterThreadPtr[0]->SPI_TxRxCpltCallback(hspi);
 800155e:	4b22      	ldr	r3, [pc, #136]	@ (80015e8 <HAL_SPI_TxRxCpltCallback+0xa8>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	6879      	ldr	r1, [r7, #4]
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff fdab 	bl	80010c0 <_ZN12CasualNoises20NerveNetMasterThread20SPI_TxRxCpltCallbackEP19__SPI_HandleTypeDef>
 800156a:	4603      	mov	r3, r0
 800156c:	77fb      	strb	r3, [r7, #31]
		if (flag)
 800156e:	7ffb      	ldrb	r3, [r7, #31]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d133      	bne.n	80015dc <HAL_SPI_TxRxCpltCallback+0x9c>
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i)
 8001574:	69bb      	ldr	r3, [r7, #24]
 8001576:	3301      	adds	r3, #1
 8001578:	61bb      	str	r3, [r7, #24]
 800157a:	69bb      	ldr	r3, [r7, #24]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d0e8      	beq.n	8001552 <HAL_SPI_TxRxCpltCallback+0x12>
			return;
	}
*/
#endif

	for (auto callback : CN_HAL_SPI_TxRxCpltCallbacks)
 8001580:	4b1a      	ldr	r3, [pc, #104]	@ (80015ec <HAL_SPI_TxRxCpltCallback+0xac>)
 8001582:	617b      	str	r3, [r7, #20]
 8001584:	6978      	ldr	r0, [r7, #20]
 8001586:	f000 f97b 	bl	8001880 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE5beginEv>
 800158a:	4603      	mov	r3, r0
 800158c:	60fb      	str	r3, [r7, #12]
 800158e:	6978      	ldr	r0, [r7, #20]
 8001590:	f000 f986 	bl	80018a0 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE3endEv>
 8001594:	4603      	mov	r3, r0
 8001596:	60bb      	str	r3, [r7, #8]
 8001598:	e014      	b.n	80015c4 <HAL_SPI_TxRxCpltCallback+0x84>
 800159a:	f107 030c 	add.w	r3, r7, #12
 800159e:	4618      	mov	r0, r3
 80015a0:	f000 f9b7 	bl	8001912 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>
 80015a4:	4603      	mov	r3, r0
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	613b      	str	r3, [r7, #16]
	{
		flag = callback(hspi);
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	4798      	blx	r3
 80015b0:	4603      	mov	r3, r0
 80015b2:	77fb      	strb	r3, [r7, #31]
		if (flag)
 80015b4:	7ffb      	ldrb	r3, [r7, #31]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d112      	bne.n	80015e0 <HAL_SPI_TxRxCpltCallback+0xa0>
	for (auto callback : CN_HAL_SPI_TxRxCpltCallbacks)
 80015ba:	f107 030c 	add.w	r3, r7, #12
 80015be:	4618      	mov	r0, r3
 80015c0:	f000 f997 	bl	80018f2 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>
 80015c4:	f107 0208 	add.w	r2, r7, #8
 80015c8:	f107 030c 	add.w	r3, r7, #12
 80015cc:	4611      	mov	r1, r2
 80015ce:	4618      	mov	r0, r3
 80015d0:	f000 f977 	bl	80018c2 <_ZN9__gnu_cxxneIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d1df      	bne.n	800159a <HAL_SPI_TxRxCpltCallback+0x5a>
			return;
	}
	return;
 80015da:	e002      	b.n	80015e2 <HAL_SPI_TxRxCpltCallback+0xa2>
			return;
 80015dc:	bf00      	nop
 80015de:	e000      	b.n	80015e2 <HAL_SPI_TxRxCpltCallback+0xa2>
			return;
 80015e0:	bf00      	nop
}
 80015e2:	3720      	adds	r7, #32
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	240011f8 	.word	0x240011f8
 80015ec:	2400121c 	.word	0x2400121c

080015f0 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b084      	sub	sp, #16
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	60fb      	str	r3, [r7, #12]
 80015fc:	68f8      	ldr	r0, [r7, #12]
 80015fe:	f000 fb31 	bl	8001c64 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEED1Ev>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4618      	mov	r0, r3
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>:
      _Vector_base() = default;
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	4618      	mov	r0, r3
 8001618:	f000 f987 	bl	800192a <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	4618      	mov	r0, r3
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}

08001626 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>:
      vector() = default;
 8001626:	b580      	push	{r7, lr}
 8001628:	b082      	sub	sp, #8
 800162a:	af00      	add	r7, sp, #0
 800162c:	6078      	str	r0, [r7, #4]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff ffeb 	bl	800160c <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4618      	mov	r0, r3
 800163a:	3708      	adds	r7, #8
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}

08001640 <HAL_ADC_ConvCpltCallback>:
{
	ADC_ConvCpltCallbacks.push_back(callback);
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b088      	sub	sp, #32
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
	for (auto callback : ADC_ConvCpltCallbacks)
 8001648:	4b18      	ldr	r3, [pc, #96]	@ (80016ac <HAL_ADC_ConvCpltCallback+0x6c>)
 800164a:	61fb      	str	r3, [r7, #28]
 800164c:	69f8      	ldr	r0, [r7, #28]
 800164e:	f000 f996 	bl	800197e <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE5beginEv>
 8001652:	4603      	mov	r3, r0
 8001654:	613b      	str	r3, [r7, #16]
 8001656:	69f8      	ldr	r0, [r7, #28]
 8001658:	f000 f9a1 	bl	800199e <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE3endEv>
 800165c:	4603      	mov	r3, r0
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	e014      	b.n	800168c <HAL_ADC_ConvCpltCallback+0x4c>
 8001662:	f107 0310 	add.w	r3, r7, #16
 8001666:	4618      	mov	r0, r3
 8001668:	f000 f9d2 	bl	8001a10 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>
 800166c:	4603      	mov	r3, r0
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	61bb      	str	r3, [r7, #24]
	{
		bool flag = callback(hadc);
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	4798      	blx	r3
 8001678:	4603      	mov	r3, r0
 800167a:	75fb      	strb	r3, [r7, #23]
		if (flag)
 800167c:	7dfb      	ldrb	r3, [r7, #23]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d110      	bne.n	80016a4 <HAL_ADC_ConvCpltCallback+0x64>
	for (auto callback : ADC_ConvCpltCallbacks)
 8001682:	f107 0310 	add.w	r3, r7, #16
 8001686:	4618      	mov	r0, r3
 8001688:	f000 f9b2 	bl	80019f0 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>
 800168c:	f107 020c 	add.w	r2, r7, #12
 8001690:	f107 0310 	add.w	r3, r7, #16
 8001694:	4611      	mov	r1, r2
 8001696:	4618      	mov	r0, r3
 8001698:	f000 f992 	bl	80019c0 <_ZN9__gnu_cxxneIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d1df      	bne.n	8001662 <HAL_ADC_ConvCpltCallback+0x22>
			return;
	}
	return;
 80016a2:	e000      	b.n	80016a6 <HAL_ADC_ConvCpltCallback+0x66>
			return;
 80016a4:	bf00      	nop
}
 80016a6:	3720      	adds	r7, #32
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	24001228 	.word	0x24001228

080016b0 <_ZNSt12_Vector_baseIPFbtESaIS1_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	60fb      	str	r3, [r7, #12]
 80016bc:	68f8      	ldr	r0, [r7, #12]
 80016be:	f000 fb24 	bl	8001d0a <_ZNSt15__new_allocatorIPFbtEED1Ev>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4618      	mov	r0, r3
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <_ZNSt12_Vector_baseIPFbtESaIS1_EEC1Ev>:
      _Vector_base() = default;
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b082      	sub	sp, #8
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f000 f9a6 	bl	8001a28 <_ZNSt12_Vector_baseIPFbtESaIS1_EE12_Vector_implC1Ev>
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	4618      	mov	r0, r3
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}

080016e6 <_ZNSt6vectorIPFbtESaIS1_EEC1Ev>:
      vector() = default;
 80016e6:	b580      	push	{r7, lr}
 80016e8:	b082      	sub	sp, #8
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	6078      	str	r0, [r7, #4]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff ffeb 	bl	80016cc <_ZNSt12_Vector_baseIPFbtESaIS1_EEC1Ev>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4618      	mov	r0, r3
 80016fa:	3708      	adds	r7, #8
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}

08001700 <HAL_GPIO_EXTI_Callback>:
{
	EXTI_ConvCpltCallbacks.push_back(callback);
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b08a      	sub	sp, #40	@ 0x28
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	80fb      	strh	r3, [r7, #6]
	bool flag = false;
 800170a:	2300      	movs	r3, #0
 800170c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	// Handle NerveNet threads first
#ifdef CASUALNOISES_NERVENET_THREAD
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i)
 8001710:	2300      	movs	r3, #0
 8001712:	623b      	str	r3, [r7, #32]
 8001714:	e016      	b.n	8001744 <HAL_GPIO_EXTI_Callback+0x44>
	{
		if (gNerveNetMasterThreadPtr[i] != nullptr)
 8001716:	4a2e      	ldr	r2, [pc, #184]	@ (80017d0 <HAL_GPIO_EXTI_Callback+0xd0>)
 8001718:	6a3b      	ldr	r3, [r7, #32]
 800171a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d009      	beq.n	8001736 <HAL_GPIO_EXTI_Callback+0x36>
			flag = gNerveNetMasterThreadPtr[0]->GPIO_EXTI_Callback(GPIO_Pin);
 8001722:	4b2b      	ldr	r3, [pc, #172]	@ (80017d0 <HAL_GPIO_EXTI_Callback+0xd0>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	88fa      	ldrh	r2, [r7, #6]
 8001728:	4611      	mov	r1, r2
 800172a:	4618      	mov	r0, r3
 800172c:	f7ff fc26 	bl	8000f7c <_ZN12CasualNoises20NerveNetMasterThread18GPIO_EXTI_CallbackEt>
 8001730:	4603      	mov	r3, r0
 8001732:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (flag)
 8001736:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800173a:	2b00      	cmp	r3, #0
 800173c:	d140      	bne.n	80017c0 <HAL_GPIO_EXTI_Callback+0xc0>
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i)
 800173e:	6a3b      	ldr	r3, [r7, #32]
 8001740:	3301      	adds	r3, #1
 8001742:	623b      	str	r3, [r7, #32]
 8001744:	6a3b      	ldr	r3, [r7, #32]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d0e5      	beq.n	8001716 <HAL_GPIO_EXTI_Callback+0x16>
			return;
	}
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_SLAVE_THREADS; ++i)
 800174a:	2300      	movs	r3, #0
 800174c:	61fb      	str	r3, [r7, #28]
 800174e:	bf00      	nop
			return;
	}
#endif

	// Scan registered callback's
	if ( ! flag)
 8001750:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001754:	f083 0301 	eor.w	r3, r3, #1
 8001758:	b2db      	uxtb	r3, r3
 800175a:	2b00      	cmp	r3, #0
 800175c:	d032      	beq.n	80017c4 <HAL_GPIO_EXTI_Callback+0xc4>
	{
		for (auto callback : EXTI_ConvCpltCallbacks)
 800175e:	4b1d      	ldr	r3, [pc, #116]	@ (80017d4 <HAL_GPIO_EXTI_Callback+0xd4>)
 8001760:	61bb      	str	r3, [r7, #24]
 8001762:	69b8      	ldr	r0, [r7, #24]
 8001764:	f000 f98a 	bl	8001a7c <_ZNSt6vectorIPFbtESaIS1_EE5beginEv>
 8001768:	4603      	mov	r3, r0
 800176a:	613b      	str	r3, [r7, #16]
 800176c:	69b8      	ldr	r0, [r7, #24]
 800176e:	f000 f995 	bl	8001a9c <_ZNSt6vectorIPFbtESaIS1_EE3endEv>
 8001772:	4603      	mov	r3, r0
 8001774:	60fb      	str	r3, [r7, #12]
 8001776:	e017      	b.n	80017a8 <HAL_GPIO_EXTI_Callback+0xa8>
 8001778:	f107 0310 	add.w	r3, r7, #16
 800177c:	4618      	mov	r0, r3
 800177e:	f000 f9c6 	bl	8001b0e <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEdeEv>
 8001782:	4603      	mov	r3, r0
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	617b      	str	r3, [r7, #20]
		{
			flag = callback(GPIO_Pin);
 8001788:	88fa      	ldrh	r2, [r7, #6]
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	4610      	mov	r0, r2
 800178e:	4798      	blx	r3
 8001790:	4603      	mov	r3, r0
 8001792:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (flag)
 8001796:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800179a:	2b00      	cmp	r3, #0
 800179c:	d114      	bne.n	80017c8 <HAL_GPIO_EXTI_Callback+0xc8>
		for (auto callback : EXTI_ConvCpltCallbacks)
 800179e:	f107 0310 	add.w	r3, r7, #16
 80017a2:	4618      	mov	r0, r3
 80017a4:	f000 f9a3 	bl	8001aee <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEppEv>
 80017a8:	f107 020c 	add.w	r2, r7, #12
 80017ac:	f107 0310 	add.w	r3, r7, #16
 80017b0:	4611      	mov	r1, r2
 80017b2:	4618      	mov	r0, r3
 80017b4:	f000 f983 	bl	8001abe <_ZN9__gnu_cxxneIPPFbtESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d1dc      	bne.n	8001778 <HAL_GPIO_EXTI_Callback+0x78>
				return;
		}
	}
	return;
 80017be:	e001      	b.n	80017c4 <HAL_GPIO_EXTI_Callback+0xc4>
			return;
 80017c0:	bf00      	nop
 80017c2:	e002      	b.n	80017ca <HAL_GPIO_EXTI_Callback+0xca>
	return;
 80017c4:	bf00      	nop
 80017c6:	e000      	b.n	80017ca <HAL_GPIO_EXTI_Callback+0xca>
				return;
 80017c8:	bf00      	nop
}
 80017ca:	3728      	adds	r7, #40	@ 0x28
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	240011f8 	.word	0x240011f8
 80017d4:	24001234 	.word	0x24001234

080017d8 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f000 f99b 	bl	8001b26 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>
	{ }
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4618      	mov	r0, r3
 80017f4:	3710      	adds	r7, #16
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b082      	sub	sp, #8
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	689a      	ldr	r2, [r3, #8]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8001812:	461a      	mov	r2, r3
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f000 f9a5 	bl	8001b64 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>
      }
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff fdfb 	bl	8001418 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4618      	mov	r0, r3
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}

0800182c <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	60fb      	str	r3, [r7, #12]
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	4618      	mov	r0, r3
 8001840:	f000 f9a9 	bl	8001b96 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>
	{ }
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	4618      	mov	r0, r3
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}

0800184e <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 800184e:	b580      	push	{r7, lr}
 8001850:	b082      	sub	sp, #8
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	689a      	ldr	r2, [r3, #8]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8001866:	461a      	mov	r2, r3
 8001868:	6878      	ldr	r0, [r7, #4]
 800186a:	f000 f9b3 	bl	8001bd4 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>
      }
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff fe04 	bl	800147e <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4618      	mov	r0, r3
 800187a:	3708      	adds	r7, #8
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}

08001880 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE5beginEv>:
       *  element in the %vector.  Iteration is done in ordinary
       *  element order.
       */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      iterator
      begin() _GLIBCXX_NOEXCEPT
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	f107 030c 	add.w	r3, r7, #12
 800188e:	4611      	mov	r1, r2
 8001890:	4618      	mov	r0, r3
 8001892:	f000 f9b8 	bl	8001c06 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	4618      	mov	r0, r3
 800189a:	3710      	adds	r7, #16
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}

080018a0 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EE3endEv>:
       *  element in the %vector.  Iteration is done in ordinary
       *  element order.
       */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      iterator
      end() _GLIBCXX_NOEXCEPT
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	1d1a      	adds	r2, r3, #4
 80018ac:	f107 030c 	add.w	r3, r7, #12
 80018b0:	4611      	mov	r1, r2
 80018b2:	4618      	mov	r0, r3
 80018b4:	f000 f9a7 	bl	8001c06 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	4618      	mov	r0, r3
 80018bc:	3710      	adds	r7, #16
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <_ZN9__gnu_cxxneIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>:
    { return __lhs.base() != __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline bool
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 80018c2:	b590      	push	{r4, r7, lr}
 80018c4:	b083      	sub	sp, #12
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
 80018ca:	6039      	str	r1, [r7, #0]
	       const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() != __rhs.base(); }
 80018cc:	6878      	ldr	r0, [r7, #4]
 80018ce:	f000 f9aa 	bl	8001c26 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 80018d2:	4603      	mov	r3, r0
 80018d4:	681c      	ldr	r4, [r3, #0]
 80018d6:	6838      	ldr	r0, [r7, #0]
 80018d8:	f000 f9a5 	bl	8001c26 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 80018dc:	4603      	mov	r3, r0
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	429c      	cmp	r4, r3
 80018e2:	bf14      	ite	ne
 80018e4:	2301      	movne	r3, #1
 80018e6:	2300      	moveq	r3, #0
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	4618      	mov	r0, r3
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd90      	pop	{r4, r7, pc}

080018f2 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 80018f2:	b480      	push	{r7}
 80018f4:	b083      	sub	sp, #12
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
	++_M_current;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	1d1a      	adds	r2, r3, #4
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	601a      	str	r2, [r3, #0]
	return *this;
 8001904:	687b      	ldr	r3, [r7, #4]
      }
 8001906:	4618      	mov	r0, r3
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr

08001912 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8001912:	b480      	push	{r7}
 8001914:	b083      	sub	sp, #12
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4618      	mov	r0, r3
 8001920:	370c      	adds	r7, #12
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr

0800192a <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 800192a:	b580      	push	{r7, lr}
 800192c:	b084      	sub	sp, #16
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	60fb      	str	r3, [r7, #12]
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4618      	mov	r0, r3
 800193e:	f000 f97d 	bl	8001c3c <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>
	{ }
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4618      	mov	r0, r3
 8001946:	3710      	adds	r7, #16
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	689a      	ldr	r2, [r3, #8]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8001964:	461a      	mov	r2, r3
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f000 f987 	bl	8001c7a <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>
      }
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff fe3e 	bl	80015f0 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE12_Vector_implD1Ev>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	4618      	mov	r0, r3
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 800197e:	b580      	push	{r7, lr}
 8001980:	b084      	sub	sp, #16
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	f107 030c 	add.w	r3, r7, #12
 800198c:	4611      	mov	r1, r2
 800198e:	4618      	mov	r0, r3
 8001990:	f000 f98c 	bl	8001cac <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	4618      	mov	r0, r3
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}

0800199e <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 800199e:	b580      	push	{r7, lr}
 80019a0:	b084      	sub	sp, #16
 80019a2:	af00      	add	r7, sp, #0
 80019a4:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	1d1a      	adds	r2, r3, #4
 80019aa:	f107 030c 	add.w	r3, r7, #12
 80019ae:	4611      	mov	r1, r2
 80019b0:	4618      	mov	r0, r3
 80019b2:	f000 f97b 	bl	8001cac <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	4618      	mov	r0, r3
 80019ba:	3710      	adds	r7, #16
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}

080019c0 <_ZN9__gnu_cxxneIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>:
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 80019c0:	b590      	push	{r4, r7, lr}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
 80019c8:	6039      	str	r1, [r7, #0]
    { return __lhs.base() != __rhs.base(); }
 80019ca:	6878      	ldr	r0, [r7, #4]
 80019cc:	f000 f97e 	bl	8001ccc <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 80019d0:	4603      	mov	r3, r0
 80019d2:	681c      	ldr	r4, [r3, #0]
 80019d4:	6838      	ldr	r0, [r7, #0]
 80019d6:	f000 f979 	bl	8001ccc <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>
 80019da:	4603      	mov	r3, r0
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	429c      	cmp	r4, r3
 80019e0:	bf14      	ite	ne
 80019e2:	2301      	movne	r3, #1
 80019e4:	2300      	moveq	r3, #0
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	4618      	mov	r0, r3
 80019ea:	370c      	adds	r7, #12
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd90      	pop	{r4, r7, pc}

080019f0 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 80019f0:	b480      	push	{r7}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
	++_M_current;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	1d1a      	adds	r2, r3, #4
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	601a      	str	r2, [r3, #0]
	return *this;
 8001a02:	687b      	ldr	r3, [r7, #4]
      }
 8001a04:	4618      	mov	r0, r3
 8001a06:	370c      	adds	r7, #12
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr

08001a10 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	370c      	adds	r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <_ZNSt12_Vector_baseIPFbtESaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f000 f951 	bl	8001ce2 <_ZNSt12_Vector_baseIPFbtESaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4618      	mov	r0, r3
 8001a44:	3710      	adds	r7, #16
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <_ZNSt12_Vector_baseIPFbtESaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8001a4a:	b580      	push	{r7, lr}
 8001a4c:	b082      	sub	sp, #8
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	689a      	ldr	r2, [r3, #8]
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8001a62:	461a      	mov	r2, r3
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f000 f95b 	bl	8001d20 <_ZNSt12_Vector_baseIPFbtESaIS1_EE13_M_deallocateEPS1_j>
      }
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f7ff fe1f 	bl	80016b0 <_ZNSt12_Vector_baseIPFbtESaIS1_EE12_Vector_implD1Ev>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4618      	mov	r0, r3
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <_ZNSt6vectorIPFbtESaIS1_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8001a84:	687a      	ldr	r2, [r7, #4]
 8001a86:	f107 030c 	add.w	r3, r7, #12
 8001a8a:	4611      	mov	r1, r2
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f000 f960 	bl	8001d52 <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEC1ERKS3_>
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	4618      	mov	r0, r3
 8001a96:	3710      	adds	r7, #16
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <_ZNSt6vectorIPFbtESaIS1_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	1d1a      	adds	r2, r3, #4
 8001aa8:	f107 030c 	add.w	r3, r7, #12
 8001aac:	4611      	mov	r1, r2
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f000 f94f 	bl	8001d52 <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEC1ERKS3_>
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3710      	adds	r7, #16
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <_ZN9__gnu_cxxneIPPFbtESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>:
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 8001abe:	b590      	push	{r4, r7, lr}
 8001ac0:	b083      	sub	sp, #12
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
 8001ac6:	6039      	str	r1, [r7, #0]
    { return __lhs.base() != __rhs.base(); }
 8001ac8:	6878      	ldr	r0, [r7, #4]
 8001aca:	f000 f952 	bl	8001d72 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEE4baseEv>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	681c      	ldr	r4, [r3, #0]
 8001ad2:	6838      	ldr	r0, [r7, #0]
 8001ad4:	f000 f94d 	bl	8001d72 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEE4baseEv>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	429c      	cmp	r4, r3
 8001ade:	bf14      	ite	ne
 8001ae0:	2301      	movne	r3, #1
 8001ae2:	2300      	moveq	r3, #0
 8001ae4:	b2db      	uxtb	r3, r3
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd90      	pop	{r4, r7, pc}

08001aee <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 8001aee:	b480      	push	{r7}
 8001af0:	b083      	sub	sp, #12
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	6078      	str	r0, [r7, #4]
	++_M_current;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	1d1a      	adds	r2, r3, #4
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	601a      	str	r2, [r3, #0]
	return *this;
 8001b00:	687b      	ldr	r3, [r7, #4]
      }
 8001b02:	4618      	mov	r0, r3
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr

08001b0e <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 8001b0e:	b480      	push	{r7}
 8001b10:	b083      	sub	sp, #12
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr

08001b26 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8001b26:	b480      	push	{r7}
 8001b28:	b083      	sub	sp, #12
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2200      	movs	r2, #0
 8001b38:	605a      	str	r2, [r3, #4]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	609a      	str	r2, [r3, #8]
	{ }
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	4618      	mov	r0, r3
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr

08001b4e <_ZNSt15__new_allocatorIPFbP17TIM_HandleTypeDefEED1Ev>:
#if __cplusplus >= 201103L
      __new_allocator& operator=(const __new_allocator&) = default;
#endif

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8001b4e:	b480      	push	{r7}
 8001b50:	b083      	sub	sp, #12
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>:
      _M_deallocate(pointer __p, size_t __n)
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b088      	sub	sp, #32
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
	if (__p)
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d00b      	beq.n	8001b8e <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	61fb      	str	r3, [r7, #28]
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	61bb      	str	r3, [r7, #24]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	617b      	str	r3, [r7, #20]
       *  Calls <tt> a.deallocate(p, n) </tt>
      */
      [[__gnu__::__always_inline__]]
      static _GLIBCXX20_CONSTEXPR void
      deallocate(allocator_type& __a, pointer __p, size_type __n)
      { __a.deallocate(__p, __n); }
 8001b82:	697a      	ldr	r2, [r7, #20]
 8001b84:	69b9      	ldr	r1, [r7, #24]
 8001b86:	69f8      	ldr	r0, [r7, #28]
 8001b88:	f000 f92a 	bl	8001de0 <_ZNSt15__new_allocatorIPFbP17TIM_HandleTypeDefEE10deallocateEPS3_j>
 8001b8c:	bf00      	nop
      }
 8001b8e:	bf00      	nop
 8001b90:	3720      	adds	r7, #32
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	605a      	str	r2, [r3, #4]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2200      	movs	r2, #0
 8001bae:	609a      	str	r2, [r3, #8]
	{ }
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	370c      	adds	r7, #12
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr

08001bbe <_ZNSt15__new_allocatorIPFbP19__SPI_HandleTypeDefEED1Ev>:
 8001bbe:	b480      	push	{r7}
 8001bc0:	b083      	sub	sp, #12
 8001bc2:	af00      	add	r7, sp, #0
 8001bc4:	6078      	str	r0, [r7, #4]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>:
      _M_deallocate(pointer __p, size_t __n)
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b088      	sub	sp, #32
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	60f8      	str	r0, [r7, #12]
 8001bdc:	60b9      	str	r1, [r7, #8]
 8001bde:	607a      	str	r2, [r7, #4]
	if (__p)
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d00b      	beq.n	8001bfe <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	61fb      	str	r3, [r7, #28]
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	61bb      	str	r3, [r7, #24]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	617b      	str	r3, [r7, #20]
 8001bf2:	697a      	ldr	r2, [r7, #20]
 8001bf4:	69b9      	ldr	r1, [r7, #24]
 8001bf6:	69f8      	ldr	r0, [r7, #28]
 8001bf8:	f000 f90f 	bl	8001e1a <_ZNSt15__new_allocatorIPFbP19__SPI_HandleTypeDefEE10deallocateEPS3_j>
 8001bfc:	bf00      	nop
      }
 8001bfe:	bf00      	nop
 8001c00:	3720      	adds	r7, #32
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}

08001c06 <_ZN9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8001c06:	b480      	push	{r7}
 8001c08:	b083      	sub	sp, #12
 8001c0a:	af00      	add	r7, sp, #0
 8001c0c:	6078      	str	r0, [r7, #4]
 8001c0e:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	601a      	str	r2, [r3, #0]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	370c      	adds	r7, #12
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr

08001c26 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP19__SPI_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8001c26:	b480      	push	{r7}
 8001c28:	b083      	sub	sp, #12
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4618      	mov	r0, r3
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8001c3c:	b480      	push	{r7}
 8001c3e:	b083      	sub	sp, #12
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	605a      	str	r2, [r3, #4]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	609a      	str	r2, [r3, #8]
	{ }
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4618      	mov	r0, r3
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEED1Ev>:
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j>:
      _M_deallocate(pointer __p, size_t __n)
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b088      	sub	sp, #32
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	60f8      	str	r0, [r7, #12]
 8001c82:	60b9      	str	r1, [r7, #8]
 8001c84:	607a      	str	r2, [r7, #4]
	if (__p)
 8001c86:	68bb      	ldr	r3, [r7, #8]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d00b      	beq.n	8001ca4 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE13_M_deallocateEPS3_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	61fb      	str	r3, [r7, #28]
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	61bb      	str	r3, [r7, #24]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	617b      	str	r3, [r7, #20]
 8001c98:	697a      	ldr	r2, [r7, #20]
 8001c9a:	69b9      	ldr	r1, [r7, #24]
 8001c9c:	69f8      	ldr	r0, [r7, #28]
 8001c9e:	f000 f8d9 	bl	8001e54 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE10deallocateEPS3_j>
 8001ca2:	bf00      	nop
      }
 8001ca4:	bf00      	nop
 8001ca6:	3720      	adds	r7, #32
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <_ZN9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEEC1ERKS5_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <_ZNK9__gnu_cxx17__normal_iteratorIPPFbP17ADC_HandleTypeDefESt6vectorIS4_SaIS4_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	370c      	adds	r7, #12
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr

08001ce2 <_ZNSt12_Vector_baseIPFbtESaIS1_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8001ce2:	b480      	push	{r7}
 8001ce4:	b083      	sub	sp, #12
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	609a      	str	r2, [r3, #8]
	{ }
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	370c      	adds	r7, #12
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr

08001d0a <_ZNSt15__new_allocatorIPFbtEED1Ev>:
 8001d0a:	b480      	push	{r7}
 8001d0c:	b083      	sub	sp, #12
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4618      	mov	r0, r3
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr

08001d20 <_ZNSt12_Vector_baseIPFbtESaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b088      	sub	sp, #32
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	60f8      	str	r0, [r7, #12]
 8001d28:	60b9      	str	r1, [r7, #8]
 8001d2a:	607a      	str	r2, [r7, #4]
	if (__p)
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d00b      	beq.n	8001d4a <_ZNSt12_Vector_baseIPFbtESaIS1_EE13_M_deallocateEPS1_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	61fb      	str	r3, [r7, #28]
 8001d36:	68bb      	ldr	r3, [r7, #8]
 8001d38:	61bb      	str	r3, [r7, #24]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	617b      	str	r3, [r7, #20]
 8001d3e:	697a      	ldr	r2, [r7, #20]
 8001d40:	69b9      	ldr	r1, [r7, #24]
 8001d42:	69f8      	ldr	r0, [r7, #28]
 8001d44:	f000 f8a3 	bl	8001e8e <_ZNSt15__new_allocatorIPFbtEE10deallocateEPS1_j>
 8001d48:	bf00      	nop
      }
 8001d4a:	bf00      	nop
 8001d4c:	3720      	adds	r7, #32
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}

08001d52 <_ZN9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEEC1ERKS3_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8001d52:	b480      	push	{r7}
 8001d54:	b083      	sub	sp, #12
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	6078      	str	r0, [r7, #4]
 8001d5a:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	4618      	mov	r0, r3
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr

08001d72 <_ZNK9__gnu_cxx17__normal_iteratorIPPFbtESt6vectorIS2_SaIS2_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8001d72:	b480      	push	{r7}
 8001d74:	b083      	sub	sp, #12
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4618      	mov	r0, r3
 8001d94:	370c      	adds	r7, #12
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr

08001d9e <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001d9e:	b480      	push	{r7}
 8001da0:	b083      	sub	sp, #12
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4618      	mov	r0, r3
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr

08001dca <_ZNSt12_Vector_baseIPFbtESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8001dca:	b480      	push	{r7}
 8001dcc:	b083      	sub	sp, #12
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr

08001de0 <_ZNSt15__new_allocatorIPFbP17TIM_HandleTypeDefEE10deallocateEPS3_j>:
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	60f8      	str	r0, [r7, #12]
 8001de8:	60b9      	str	r1, [r7, #8]
 8001dea:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	4619      	mov	r1, r3
 8001df2:	68b8      	ldr	r0, [r7, #8]
 8001df4:	f011 fdab 	bl	801394e <_ZdlPvj>
      }
 8001df8:	bf00      	nop
 8001dfa:	3710      	adds	r7, #16
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}

08001e00 <_ZSt8_DestroyIPPFbP17TIM_HandleTypeDefEEvT_S5_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
 8001e08:	6039      	str	r1, [r7, #0]
#if __cplusplus >= 202002L
      if (std::__is_constant_evaluated())
	return std::_Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 8001e0a:	6839      	ldr	r1, [r7, #0]
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f000 f85b 	bl	8001ec8 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17TIM_HandleTypeDefEEEvT_S7_>
    }
 8001e12:	bf00      	nop
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}

08001e1a <_ZNSt15__new_allocatorIPFbP19__SPI_HandleTypeDefEE10deallocateEPS3_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8001e1a:	b580      	push	{r7, lr}
 8001e1c:	b084      	sub	sp, #16
 8001e1e:	af00      	add	r7, sp, #0
 8001e20:	60f8      	str	r0, [r7, #12]
 8001e22:	60b9      	str	r1, [r7, #8]
 8001e24:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	68b8      	ldr	r0, [r7, #8]
 8001e2e:	f011 fd8e 	bl	801394e <_ZdlPvj>
      }
 8001e32:	bf00      	nop
 8001e34:	3710      	adds	r7, #16
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <_ZSt8_DestroyIPPFbP19__SPI_HandleTypeDefEEvT_S5_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001e3a:	b580      	push	{r7, lr}
 8001e3c:	b082      	sub	sp, #8
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
 8001e42:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8001e44:	6839      	ldr	r1, [r7, #0]
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 f849 	bl	8001ede <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP19__SPI_HandleTypeDefEEEvT_S7_>
    }
 8001e4c:	bf00      	nop
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <_ZNSt15__new_allocatorIPFbP17ADC_HandleTypeDefEE10deallocateEPS3_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b084      	sub	sp, #16
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	60b9      	str	r1, [r7, #8]
 8001e5e:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4619      	mov	r1, r3
 8001e66:	68b8      	ldr	r0, [r7, #8]
 8001e68:	f011 fd71 	bl	801394e <_ZdlPvj>
      }
 8001e6c:	bf00      	nop
 8001e6e:	3710      	adds	r7, #16
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <_ZSt8_DestroyIPPFbP17ADC_HandleTypeDefEEvT_S5_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8001e7e:	6839      	ldr	r1, [r7, #0]
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f000 f837 	bl	8001ef4 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17ADC_HandleTypeDefEEEvT_S7_>
    }
 8001e86:	bf00      	nop
 8001e88:	3708      	adds	r7, #8
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}

08001e8e <_ZNSt15__new_allocatorIPFbtEE10deallocateEPS1_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8001e8e:	b580      	push	{r7, lr}
 8001e90:	b084      	sub	sp, #16
 8001e92:	af00      	add	r7, sp, #0
 8001e94:	60f8      	str	r0, [r7, #12]
 8001e96:	60b9      	str	r1, [r7, #8]
 8001e98:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	68b8      	ldr	r0, [r7, #8]
 8001ea2:	f011 fd54 	bl	801394e <_ZdlPvj>
      }
 8001ea6:	bf00      	nop
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <_ZSt8_DestroyIPPFbtEEvT_S3_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b082      	sub	sp, #8
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	6078      	str	r0, [r7, #4]
 8001eb6:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8001eb8:	6839      	ldr	r1, [r7, #0]
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f000 f825 	bl	8001f0a <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbtEEEvT_S5_>
    }
 8001ec0:	bf00      	nop
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17TIM_HandleTypeDefEEEvT_S7_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr

08001ede <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP19__SPI_HandleTypeDefEEEvT_S7_>:
 8001ede:	b480      	push	{r7}
 8001ee0:	b083      	sub	sp, #12
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
 8001ee6:	6039      	str	r1, [r7, #0]
 8001ee8:	bf00      	nop
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbP17ADC_HandleTypeDefEEEvT_S7_>:
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr

08001f0a <_ZNSt12_Destroy_auxILb1EE9__destroyIPPFbtEEEvT_S5_>:
 8001f0a:	b480      	push	{r7}
 8001f0c:	b083      	sub	sp, #12
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
 8001f12:	6039      	str	r1, [r7, #0]
 8001f14:	bf00      	nop
 8001f16:	370c      	adds	r7, #12
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr

08001f20 <_Z41__static_initialization_and_destruction_0v>:
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
std::vector<CN_TimerPeriodElapsedCallback> CN_TIM_PeriodElapsedCallbacks;
 8001f24:	4808      	ldr	r0, [pc, #32]	@ (8001f48 <_Z41__static_initialization_and_destruction_0v+0x28>)
 8001f26:	f7ff fa92 	bl	800144e <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EEC1Ev>
std::vector<CN_HAL_SPI_TxCpltCallback> CN_HAL_SPI_TxCpltCallbacks;
 8001f2a:	4808      	ldr	r0, [pc, #32]	@ (8001f4c <_Z41__static_initialization_and_destruction_0v+0x2c>)
 8001f2c:	f7ff fac2 	bl	80014b4 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EEC1Ev>
std::vector<CN_HAL_SPI_TxRxCpltCallback> CN_HAL_SPI_TxRxCpltCallbacks;
 8001f30:	4807      	ldr	r0, [pc, #28]	@ (8001f50 <_Z41__static_initialization_and_destruction_0v+0x30>)
 8001f32:	f7ff fabf 	bl	80014b4 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EEC1Ev>
std::vector<ADC_ConvCpltCallback> ADC_ConvCpltCallbacks;
 8001f36:	4807      	ldr	r0, [pc, #28]	@ (8001f54 <_Z41__static_initialization_and_destruction_0v+0x34>)
 8001f38:	f7ff fb75 	bl	8001626 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EEC1Ev>
std::vector<GPIO_EXTI_Callback> EXTI_ConvCpltCallbacks;
 8001f3c:	4806      	ldr	r0, [pc, #24]	@ (8001f58 <_Z41__static_initialization_and_destruction_0v+0x38>)
 8001f3e:	f7ff fbd2 	bl	80016e6 <_ZNSt6vectorIPFbtESaIS1_EEC1Ev>
}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	24001204 	.word	0x24001204
 8001f4c:	24001210 	.word	0x24001210
 8001f50:	2400121c 	.word	0x2400121c
 8001f54:	24001228 	.word	0x24001228
 8001f58:	24001234 	.word	0x24001234

08001f5c <_Z41__static_initialization_and_destruction_1v>:
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
std::vector<GPIO_EXTI_Callback> EXTI_ConvCpltCallbacks;
 8001f60:	4808      	ldr	r0, [pc, #32]	@ (8001f84 <_Z41__static_initialization_and_destruction_1v+0x28>)
 8001f62:	f000 f819 	bl	8001f98 <_ZNSt6vectorIPFbtESaIS1_EED1Ev>
std::vector<ADC_ConvCpltCallback> ADC_ConvCpltCallbacks;
 8001f66:	4808      	ldr	r0, [pc, #32]	@ (8001f88 <_Z41__static_initialization_and_destruction_1v+0x2c>)
 8001f68:	f000 f834 	bl	8001fd4 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>
std::vector<CN_HAL_SPI_TxRxCpltCallback> CN_HAL_SPI_TxRxCpltCallbacks;
 8001f6c:	4807      	ldr	r0, [pc, #28]	@ (8001f8c <_Z41__static_initialization_and_destruction_1v+0x30>)
 8001f6e:	f000 f84f 	bl	8002010 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EED1Ev>
std::vector<CN_HAL_SPI_TxCpltCallback> CN_HAL_SPI_TxCpltCallbacks;
 8001f72:	4807      	ldr	r0, [pc, #28]	@ (8001f90 <_Z41__static_initialization_and_destruction_1v+0x34>)
 8001f74:	f000 f84c 	bl	8002010 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EED1Ev>
std::vector<CN_TimerPeriodElapsedCallback> CN_TIM_PeriodElapsedCallbacks;
 8001f78:	4806      	ldr	r0, [pc, #24]	@ (8001f94 <_Z41__static_initialization_and_destruction_1v+0x38>)
 8001f7a:	f000 f867 	bl	800204c <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EED1Ev>
}
 8001f7e:	bf00      	nop
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	24001234 	.word	0x24001234
 8001f88:	24001228 	.word	0x24001228
 8001f8c:	2400121c 	.word	0x2400121c
 8001f90:	24001210 	.word	0x24001210
 8001f94:	24001204 	.word	0x24001204

08001f98 <_ZNSt6vectorIPFbtESaIS1_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8001f98:	b5b0      	push	{r4, r5, r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681d      	ldr	r5, [r3, #0]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff ff0d 	bl	8001dca <_ZNSt12_Vector_baseIPFbtESaIS1_EE19_M_get_Tp_allocatorEv>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	617d      	str	r5, [r7, #20]
 8001fb4:	613c      	str	r4, [r7, #16]
 8001fb6:	60fb      	str	r3, [r7, #12]
    __attribute__((__always_inline__)) _GLIBCXX20_CONSTEXPR
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
	     allocator<_Tp>&)
    {
      std::_Destroy(__first, __last);
 8001fb8:	6939      	ldr	r1, [r7, #16]
 8001fba:	6978      	ldr	r0, [r7, #20]
 8001fbc:	f7ff ff77 	bl	8001eae <_ZSt8_DestroyIPPFbtEEvT_S3_>
    }
 8001fc0:	bf00      	nop
      }
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7ff fd40 	bl	8001a4a <_ZNSt12_Vector_baseIPFbtESaIS1_EED1Ev>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3718      	adds	r7, #24
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bdb0      	pop	{r4, r5, r7, pc}

08001fd4 <_ZNSt6vectorIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8001fd4:	b5b0      	push	{r4, r5, r7, lr}
 8001fd6:	b086      	sub	sp, #24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681d      	ldr	r5, [r3, #0]
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff fee4 	bl	8001db4 <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8001fec:	4603      	mov	r3, r0
 8001fee:	617d      	str	r5, [r7, #20]
 8001ff0:	613c      	str	r4, [r7, #16]
 8001ff2:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 8001ff4:	6939      	ldr	r1, [r7, #16]
 8001ff6:	6978      	ldr	r0, [r7, #20]
 8001ff8:	f7ff ff3c 	bl	8001e74 <_ZSt8_DestroyIPPFbP17ADC_HandleTypeDefEEvT_S5_>
    }
 8001ffc:	bf00      	nop
      }
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4618      	mov	r0, r3
 8002002:	f7ff fca3 	bl	800194c <_ZNSt12_Vector_baseIPFbP17ADC_HandleTypeDefESaIS3_EED1Ev>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4618      	mov	r0, r3
 800200a:	3718      	adds	r7, #24
 800200c:	46bd      	mov	sp, r7
 800200e:	bdb0      	pop	{r4, r5, r7, pc}

08002010 <_ZNSt6vectorIPFbP19__SPI_HandleTypeDefESaIS3_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8002010:	b5b0      	push	{r4, r5, r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681d      	ldr	r5, [r3, #0]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff febb 	bl	8001d9e <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8002028:	4603      	mov	r3, r0
 800202a:	617d      	str	r5, [r7, #20]
 800202c:	613c      	str	r4, [r7, #16]
 800202e:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 8002030:	6939      	ldr	r1, [r7, #16]
 8002032:	6978      	ldr	r0, [r7, #20]
 8002034:	f7ff ff01 	bl	8001e3a <_ZSt8_DestroyIPPFbP19__SPI_HandleTypeDefEEvT_S5_>
    }
 8002038:	bf00      	nop
      }
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff fc06 	bl	800184e <_ZNSt12_Vector_baseIPFbP19__SPI_HandleTypeDefESaIS3_EED1Ev>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4618      	mov	r0, r3
 8002046:	3718      	adds	r7, #24
 8002048:	46bd      	mov	sp, r7
 800204a:	bdb0      	pop	{r4, r5, r7, pc}

0800204c <_ZNSt6vectorIPFbP17TIM_HandleTypeDefESaIS3_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 800204c:	b5b0      	push	{r4, r5, r7, lr}
 800204e:	b086      	sub	sp, #24
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681d      	ldr	r5, [r3, #0]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	4618      	mov	r0, r3
 8002060:	f7ff fe92 	bl	8001d88 <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EE19_M_get_Tp_allocatorEv>
 8002064:	4603      	mov	r3, r0
 8002066:	617d      	str	r5, [r7, #20]
 8002068:	613c      	str	r4, [r7, #16]
 800206a:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 800206c:	6939      	ldr	r1, [r7, #16]
 800206e:	6978      	ldr	r0, [r7, #20]
 8002070:	f7ff fec6 	bl	8001e00 <_ZSt8_DestroyIPPFbP17TIM_HandleTypeDefEEvT_S5_>
    }
 8002074:	bf00      	nop
      }
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff fbbe 	bl	80017fa <_ZNSt12_Vector_baseIPFbP17TIM_HandleTypeDefESaIS3_EED1Ev>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	4618      	mov	r0, r3
 8002082:	3718      	adds	r7, #24
 8002084:	46bd      	mov	sp, r7
 8002086:	bdb0      	pop	{r4, r5, r7, pc}

08002088 <_GLOBAL__sub_I_CN_TIM_PeriodElapsedCallbacks>:
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
 800208c:	f7ff ff48 	bl	8001f20 <_Z41__static_initialization_and_destruction_0v>
 8002090:	bd80      	pop	{r7, pc}

08002092 <_GLOBAL__sub_D_CN_TIM_PeriodElapsedCallbacks>:
 8002092:	b580      	push	{r7, lr}
 8002094:	af00      	add	r7, sp, #0
 8002096:	f7ff ff61 	bl	8001f5c <_Z41__static_initialization_and_destruction_1v>
 800209a:	bd80      	pop	{r7, pc}

0800209c <_ZL8CN_Delayv>:
{
 800209c:	b480      	push	{r7}
 800209e:	b085      	sub	sp, #20
 80020a0:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 80020a2:	2300      	movs	r3, #0
 80020a4:	60bb      	str	r3, [r7, #8]
 80020a6:	e00e      	b.n	80020c6 <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 80020a8:	2300      	movs	r3, #0
 80020aa:	607b      	str	r3, [r7, #4]
 80020ac:	e005      	b.n	80020ba <_ZL8CN_Delayv+0x1e>
			++cnt;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	3301      	adds	r3, #1
 80020b2:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	3301      	adds	r3, #1
 80020b8:	607b      	str	r3, [r7, #4]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2b09      	cmp	r3, #9
 80020be:	d9f6      	bls.n	80020ae <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	3301      	adds	r3, #1
 80020c4:	60bb      	str	r3, [r7, #8]
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	4a04      	ldr	r2, [pc, #16]	@ (80020dc <_ZL8CN_Delayv+0x40>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d9ec      	bls.n	80020a8 <_ZL8CN_Delayv+0xc>
}
 80020ce:	bf00      	nop
 80020d0:	bf00      	nop
 80020d2:	3714      	adds	r7, #20
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	000f423f 	.word	0x000f423f

080020e0 <_ZL14CN_ReportFault11eErrorCodes>:
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 80020e8:	f00f fcf0 	bl	8011acc <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d005      	beq.n	8002106 <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 80020fa:	2200      	movs	r2, #0
 80020fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002100:	4818      	ldr	r0, [pc, #96]	@ (8002164 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8002102:	f007 fa11 	bl	8009528 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f003 0302 	and.w	r3, r3, #2
 800210c:	2b00      	cmp	r3, #0
 800210e:	d004      	beq.n	800211a <_ZL14CN_ReportFault11eErrorCodes+0x3a>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8002110:	2200      	movs	r2, #0
 8002112:	2180      	movs	r1, #128	@ 0x80
 8002114:	4813      	ldr	r0, [pc, #76]	@ (8002164 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8002116:	f007 fa07 	bl	8009528 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f003 0304 	and.w	r3, r3, #4
 8002120:	2b00      	cmp	r3, #0
 8002122:	d004      	beq.n	800212e <_ZL14CN_ReportFault11eErrorCodes+0x4e>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8002124:	2200      	movs	r2, #0
 8002126:	2102      	movs	r1, #2
 8002128:	480f      	ldr	r0, [pc, #60]	@ (8002168 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 800212a:	f007 f9fd 	bl	8009528 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	f003 0308 	and.w	r3, r3, #8
 8002134:	2b00      	cmp	r3, #0
 8002136:	d004      	beq.n	8002142 <_ZL14CN_ReportFault11eErrorCodes+0x62>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8002138:	2200      	movs	r2, #0
 800213a:	2101      	movs	r1, #1
 800213c:	480a      	ldr	r0, [pc, #40]	@ (8002168 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 800213e:	f007 f9f3 	bl	8009528 <HAL_GPIO_WritePin>
		CN_Delay();
 8002142:	f7ff ffab 	bl	800209c <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 8002146:	2201      	movs	r2, #1
 8002148:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 800214c:	4805      	ldr	r0, [pc, #20]	@ (8002164 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 800214e:	f007 f9eb 	bl	8009528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 8002152:	2201      	movs	r2, #1
 8002154:	2103      	movs	r1, #3
 8002156:	4804      	ldr	r0, [pc, #16]	@ (8002168 <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8002158:	f007 f9e6 	bl	8009528 <HAL_GPIO_WritePin>
		CN_Delay();
 800215c:	f7ff ff9e 	bl	800209c <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8002160:	e7c6      	b.n	80020f0 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8002162:	bf00      	nop
 8002164:	58021000 	.word	0x58021000
 8002168:	58021800 	.word	0x58021800

0800216c <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE>:
class CS4270_Driver final : private Codec_Driver
{
public:
	~CS4270_Driver() = default;

	static Codec_Driver& CreateDriver(CS4270_DriverParams& params)
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
	{
		static CS4270_Driver instance(params);
 8002174:	4b11      	ldr	r3, [pc, #68]	@ (80021bc <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE+0x50>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f3bf 8f5b 	dmb	ish
 800217c:	f003 0301 	and.w	r3, r3, #1
 8002180:	2b00      	cmp	r3, #0
 8002182:	bf0c      	ite	eq
 8002184:	2301      	moveq	r3, #1
 8002186:	2300      	movne	r3, #0
 8002188:	b2db      	uxtb	r3, r3
 800218a:	2b00      	cmp	r3, #0
 800218c:	d011      	beq.n	80021b2 <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE+0x46>
 800218e:	480b      	ldr	r0, [pc, #44]	@ (80021bc <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE+0x50>)
 8002190:	f011 fbdf 	bl	8013952 <__cxa_guard_acquire>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	bf14      	ite	ne
 800219a:	2301      	movne	r3, #1
 800219c:	2300      	moveq	r3, #0
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d006      	beq.n	80021b2 <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE+0x46>
 80021a4:	6879      	ldr	r1, [r7, #4]
 80021a6:	4806      	ldr	r0, [pc, #24]	@ (80021c0 <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE+0x54>)
 80021a8:	f000 f89e 	bl	80022e8 <_ZN12CasualNoises13CS4270_DriverC1ERNS_19CS4270_DriverParamsE>
 80021ac:	4803      	ldr	r0, [pc, #12]	@ (80021bc <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE+0x50>)
 80021ae:	f011 fbdc 	bl	801396a <__cxa_guard_release>
		return instance;
 80021b2:	4b03      	ldr	r3, [pc, #12]	@ (80021c0 <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE+0x54>)
	}
 80021b4:	4618      	mov	r0, r3
 80021b6:	3708      	adds	r7, #8
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	24001250 	.word	0x24001250
 80021c0:	24001240 	.word	0x24001240

080021c4 <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv>:

	virtual HAL_StatusTypeDef initializeCodec()
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b086      	sub	sp, #24
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
	{
		HAL_StatusTypeDef res = HAL_OK;
 80021cc:	2300      	movs	r3, #0
 80021ce:	75bb      	strb	r3, [r7, #22]

		// Reset the codec
		resetCodec();
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f000 f8a3 	bl	800231c <_ZN12CasualNoises13CS4270_Driver10resetCodecEv>

		// Put codec in power down mode before adjusting configuration params
		res = CS4270_RegWrite(CS4270_REG_POWERCONTROL, 0xA3);
 80021d6:	22a3      	movs	r2, #163	@ 0xa3
 80021d8:	2102      	movs	r1, #2
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f000 f8c7 	bl	800236e <_ZN12CasualNoises13CS4270_Driver15CS4270_RegWriteEhh>
 80021e0:	4603      	mov	r3, r0
 80021e2:	75bb      	strb	r3, [r7, #22]
		if (res != HAL_OK)
 80021e4:	7dbb      	ldrb	r3, [r7, #22]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d002      	beq.n	80021f0 <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0x2c>
			CN_ReportFault(eErrorCodes::runtimeError);
 80021ea:	2003      	movs	r0, #3
 80021ec:	f7ff ff78 	bl	80020e0 <_ZL14CN_ReportFault11eErrorCodes>
		uint8_t regData;
		res = CS4270_RegRead(CS4270_REG_POWERCONTROL, &regData);
 80021f0:	f107 0315 	add.w	r3, r7, #21
 80021f4:	461a      	mov	r2, r3
 80021f6:	2102      	movs	r1, #2
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f000 f8d4 	bl	80023a6 <_ZN12CasualNoises13CS4270_Driver14CS4270_RegReadEhPh>
 80021fe:	4603      	mov	r3, r0
 8002200:	75bb      	strb	r3, [r7, #22]
		if (res != HAL_OK || (regData != 0xA3))
 8002202:	7dbb      	ldrb	r3, [r7, #22]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d102      	bne.n	800220e <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0x4a>
 8002208:	7d7b      	ldrb	r3, [r7, #21]
 800220a:	2ba3      	cmp	r3, #163	@ 0xa3
 800220c:	d002      	beq.n	8002214 <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0x50>
			CN_ReportFault(eErrorCodes::runtimeError);
 800220e:	2003      	movs	r0, #3
 8002210:	f7ff ff66 	bl	80020e0 <_ZL14CN_ReportFault11eErrorCodes>

		// Verify the device id
		uint8_t deviceId = 0x00;
 8002214:	2300      	movs	r3, #0
 8002216:	753b      	strb	r3, [r7, #20]
		res = CS4270_RegRead(CS4270_REG_DEVICEID, &deviceId);
 8002218:	f107 0314 	add.w	r3, r7, #20
 800221c:	461a      	mov	r2, r3
 800221e:	2101      	movs	r1, #1
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	f000 f8c0 	bl	80023a6 <_ZN12CasualNoises13CS4270_Driver14CS4270_RegReadEhPh>
 8002226:	4603      	mov	r3, r0
 8002228:	75bb      	strb	r3, [r7, #22]
		if ((res  != HAL_OK) || ((deviceId & 0xF0) != CS4270_DEVICEID))
 800222a:	7dbb      	ldrb	r3, [r7, #22]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d104      	bne.n	800223a <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0x76>
 8002230:	7d3b      	ldrb	r3, [r7, #20]
 8002232:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002236:	2bc0      	cmp	r3, #192	@ 0xc0
 8002238:	d002      	beq.n	8002240 <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0x7c>
			CN_ReportFault(eErrorCodes::runtimeError);
 800223a:	2003      	movs	r0, #3
 800223c:	f7ff ff50 	bl	80020e0 <_ZL14CN_ReportFault11eErrorCodes>

		// Default configuration register settings in reversed order
		uint8_t confgSettings[8] =
 8002240:	4b20      	ldr	r3, [pc, #128]	@ (80022c4 <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0x100>)
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	2300      	movs	r3, #0
 8002246:	613b      	str	r3, [r7, #16]
/* 8 */			0x00,					// DAC B Vol (0 db)
		};
		//confgSettings[3] |= 0x20;		// Enable digital loop back

		// Update control registers (read-back and verify)
		for (int8_t regIndex = CS4270_REG_DACBVOLCONTROL; regIndex >= CS4270_REG_POWERCONTROL; --regIndex)
 8002248:	2308      	movs	r3, #8
 800224a:	75fb      	strb	r3, [r7, #23]
 800224c:	e030      	b.n	80022b0 <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0xec>
		{

			// Write 'default' value to register
			res = CS4270_RegWrite(regIndex, confgSettings[regIndex - 1]);
 800224e:	7df9      	ldrb	r1, [r7, #23]
 8002250:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002254:	3b01      	subs	r3, #1
 8002256:	3318      	adds	r3, #24
 8002258:	443b      	add	r3, r7
 800225a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800225e:	461a      	mov	r2, r3
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f000 f884 	bl	800236e <_ZN12CasualNoises13CS4270_Driver15CS4270_RegWriteEhh>
 8002266:	4603      	mov	r3, r0
 8002268:	75bb      	strb	r3, [r7, #22]
			if (res != HAL_OK)
 800226a:	7dbb      	ldrb	r3, [r7, #22]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d002      	beq.n	8002276 <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0xb2>
				CN_ReportFault(eErrorCodes::runtimeError);
 8002270:	2003      	movs	r0, #3
 8002272:	f7ff ff35 	bl	80020e0 <_ZL14CN_ReportFault11eErrorCodes>

			// Read-back register value
			uint8_t regData;
			res = CS4270_RegRead(regIndex, &regData);
 8002276:	7dfb      	ldrb	r3, [r7, #23]
 8002278:	f107 020b 	add.w	r2, r7, #11
 800227c:	4619      	mov	r1, r3
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 f891 	bl	80023a6 <_ZN12CasualNoises13CS4270_Driver14CS4270_RegReadEhPh>
 8002284:	4603      	mov	r3, r0
 8002286:	75bb      	strb	r3, [r7, #22]
			if ((res != HAL_OK) || (regData != confgSettings[regIndex - 1]))
 8002288:	7dbb      	ldrb	r3, [r7, #22]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d109      	bne.n	80022a2 <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0xde>
 800228e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002292:	3b01      	subs	r3, #1
 8002294:	3318      	adds	r3, #24
 8002296:	443b      	add	r3, r7
 8002298:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800229c:	7afb      	ldrb	r3, [r7, #11]
 800229e:	429a      	cmp	r2, r3
 80022a0:	d002      	beq.n	80022a8 <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0xe4>
				CN_ReportFault(eErrorCodes::runtimeError);
 80022a2:	2003      	movs	r0, #3
 80022a4:	f7ff ff1c 	bl	80020e0 <_ZL14CN_ReportFault11eErrorCodes>
		for (int8_t regIndex = CS4270_REG_DACBVOLCONTROL; regIndex >= CS4270_REG_POWERCONTROL; --regIndex)
 80022a8:	7dfb      	ldrb	r3, [r7, #23]
 80022aa:	3b01      	subs	r3, #1
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	75fb      	strb	r3, [r7, #23]
 80022b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	dcca      	bgt.n	800224e <_ZN12CasualNoises13CS4270_Driver15initializeCodecEv+0x8a>

		}

		// Success...
		return HAL_OK;
 80022b8:	2300      	movs	r3, #0

	}
 80022ba:	4618      	mov	r0, r3
 80022bc:	3718      	adds	r7, #24
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	09300001 	.word	0x09300001

080022c8 <_ZN12CasualNoises12Codec_DriverC1Ev>:
{

class Codec_Driver
{
public:
	 Codec_Driver() = default;
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
 80022d0:	4a04      	ldr	r2, [pc, #16]	@ (80022e4 <_ZN12CasualNoises12Codec_DriverC1Ev+0x1c>)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	601a      	str	r2, [r3, #0]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4618      	mov	r0, r3
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr
 80022e4:	08016370 	.word	0x08016370

080022e8 <_ZN12CasualNoises13CS4270_DriverC1ERNS_19CS4270_DriverParamsE>:

private:
	 CS4270_Driver(CS4270_DriverParams& params)
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
 80022f0:	6039      	str	r1, [r7, #0]
	 {
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4618      	mov	r0, r3
 80022f6:	f7ff ffe7 	bl	80022c8 <_ZN12CasualNoises12Codec_DriverC1Ev>
 80022fa:	4a07      	ldr	r2, [pc, #28]	@ (8002318 <_ZN12CasualNoises13CS4270_DriverC1ERNS_19CS4270_DriverParamsE+0x30>)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	601a      	str	r2, [r3, #0]
		 mParams = params;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	683a      	ldr	r2, [r7, #0]
 8002304:	3304      	adds	r3, #4
 8002306:	ca07      	ldmia	r2, {r0, r1, r2}
 8002308:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	 }
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4618      	mov	r0, r3
 8002310:	3708      	adds	r7, #8
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	08016364 	.word	0x08016364

0800231c <_ZN12CasualNoises13CS4270_Driver10resetCodecEv>:

	 void resetCodec()
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
	 {
			HAL_GPIO_WritePin(mParams.codecResetPort, mParams.codecResetPin, GPIO_PIN_SET);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6858      	ldr	r0, [r3, #4]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	891b      	ldrh	r3, [r3, #8]
 800232c:	2201      	movs	r2, #1
 800232e:	4619      	mov	r1, r3
 8002330:	f007 f8fa 	bl	8009528 <HAL_GPIO_WritePin>
			HAL_Delay(5);
 8002334:	2005      	movs	r0, #5
 8002336:	f002 fc55 	bl	8004be4 <HAL_Delay>
			HAL_GPIO_WritePin(mParams.codecResetPort, mParams.codecResetPin, GPIO_PIN_RESET);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6858      	ldr	r0, [r3, #4]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	891b      	ldrh	r3, [r3, #8]
 8002342:	2200      	movs	r2, #0
 8002344:	4619      	mov	r1, r3
 8002346:	f007 f8ef 	bl	8009528 <HAL_GPIO_WritePin>
			HAL_Delay(25);
 800234a:	2019      	movs	r0, #25
 800234c:	f002 fc4a 	bl	8004be4 <HAL_Delay>
			HAL_GPIO_WritePin(mParams.codecResetPort, mParams.codecResetPin, GPIO_PIN_SET);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6858      	ldr	r0, [r3, #4]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	891b      	ldrh	r3, [r3, #8]
 8002358:	2201      	movs	r2, #1
 800235a:	4619      	mov	r1, r3
 800235c:	f007 f8e4 	bl	8009528 <HAL_GPIO_WritePin>
			HAL_Delay(5);
 8002360:	2005      	movs	r0, #5
 8002362:	f002 fc3f 	bl	8004be4 <HAL_Delay>
	 }
 8002366:	bf00      	nop
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}

0800236e <_ZN12CasualNoises13CS4270_Driver15CS4270_RegWriteEhh>:

	 HAL_StatusTypeDef CS4270_RegWrite (uint8_t regAddr, uint8_t regData)
 800236e:	b580      	push	{r7, lr}
 8002370:	b086      	sub	sp, #24
 8002372:	af04      	add	r7, sp, #16
 8002374:	6078      	str	r0, [r7, #4]
 8002376:	460b      	mov	r3, r1
 8002378:	70fb      	strb	r3, [r7, #3]
 800237a:	4613      	mov	r3, r2
 800237c:	70bb      	strb	r3, [r7, #2]
	 {
		 return HAL_I2C_Mem_Write (mParams.hi2cHandle, CS4270_I2C_ADDRESS, regAddr, I2C_MEMADD_SIZE_8BIT, &regData, I2C_MEMADD_SIZE_8BIT, HAL_MAX_DELAY);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	68d8      	ldr	r0, [r3, #12]
 8002382:	78fb      	ldrb	r3, [r7, #3]
 8002384:	b29a      	uxth	r2, r3
 8002386:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800238a:	9302      	str	r3, [sp, #8]
 800238c:	2301      	movs	r3, #1
 800238e:	9301      	str	r3, [sp, #4]
 8002390:	1cbb      	adds	r3, r7, #2
 8002392:	9300      	str	r3, [sp, #0]
 8002394:	2301      	movs	r3, #1
 8002396:	2190      	movs	r1, #144	@ 0x90
 8002398:	f007 f996 	bl	80096c8 <HAL_I2C_Mem_Write>
 800239c:	4603      	mov	r3, r0
	 }
 800239e:	4618      	mov	r0, r3
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <_ZN12CasualNoises13CS4270_Driver14CS4270_RegReadEhPh>:

	 HAL_StatusTypeDef CS4270_RegRead (uint8_t regAddr, uint8_t *regData)
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b088      	sub	sp, #32
 80023aa:	af04      	add	r7, sp, #16
 80023ac:	60f8      	str	r0, [r7, #12]
 80023ae:	460b      	mov	r3, r1
 80023b0:	607a      	str	r2, [r7, #4]
 80023b2:	72fb      	strb	r3, [r7, #11]
	 {
		 return HAL_I2C_Mem_Read(mParams.hi2cHandle, CS4270_I2C_ADDRESS, regAddr, I2C_MEMADD_SIZE_8BIT, regData, I2C_MEMADD_SIZE_8BIT, HAL_MAX_DELAY);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	68d8      	ldr	r0, [r3, #12]
 80023b8:	7afb      	ldrb	r3, [r7, #11]
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023c0:	9302      	str	r3, [sp, #8]
 80023c2:	2301      	movs	r3, #1
 80023c4:	9301      	str	r3, [sp, #4]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	9300      	str	r3, [sp, #0]
 80023ca:	2301      	movs	r3, #1
 80023cc:	2190      	movs	r1, #144	@ 0x90
 80023ce:	f007 fa8f 	bl	80098f0 <HAL_I2C_Mem_Read>
 80023d2:	4603      	mov	r3, r0
	 }
 80023d4:	4618      	mov	r0, r3
 80023d6:	3710      	adds	r7, #16
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}

080023dc <_Z13displayStatus12eStatusCodes>:

/*
 * displayStatus()
 */
void displayStatus(eStatusCodes status)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	4603      	mov	r3, r0
 80023e4:	71fb      	strb	r3, [r7, #7]
	uint32_t code = (uint32_t)status;
 80023e6:	79fb      	ldrb	r3, [r7, #7]
 80023e8:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 80023ea:	2201      	movs	r2, #1
 80023ec:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 80023f0:	481a      	ldr	r0, [pc, #104]	@ (800245c <_Z13displayStatus12eStatusCodes+0x80>)
 80023f2:	f007 f899 	bl	8009528 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 80023f6:	2201      	movs	r2, #1
 80023f8:	2103      	movs	r1, #3
 80023fa:	4819      	ldr	r0, [pc, #100]	@ (8002460 <_Z13displayStatus12eStatusCodes+0x84>)
 80023fc:	f007 f894 	bl	8009528 <HAL_GPIO_WritePin>
	if (code & 0x00000001)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	2b00      	cmp	r3, #0
 8002408:	d005      	beq.n	8002416 <_Z13displayStatus12eStatusCodes+0x3a>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 800240a:	2200      	movs	r2, #0
 800240c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002410:	4812      	ldr	r0, [pc, #72]	@ (800245c <_Z13displayStatus12eStatusCodes+0x80>)
 8002412:	f007 f889 	bl	8009528 <HAL_GPIO_WritePin>
	if (code & 0x00000002)
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	f003 0302 	and.w	r3, r3, #2
 800241c:	2b00      	cmp	r3, #0
 800241e:	d004      	beq.n	800242a <_Z13displayStatus12eStatusCodes+0x4e>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8002420:	2200      	movs	r2, #0
 8002422:	2180      	movs	r1, #128	@ 0x80
 8002424:	480d      	ldr	r0, [pc, #52]	@ (800245c <_Z13displayStatus12eStatusCodes+0x80>)
 8002426:	f007 f87f 	bl	8009528 <HAL_GPIO_WritePin>
	if (code & 0x00000004)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	f003 0304 	and.w	r3, r3, #4
 8002430:	2b00      	cmp	r3, #0
 8002432:	d004      	beq.n	800243e <_Z13displayStatus12eStatusCodes+0x62>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8002434:	2200      	movs	r2, #0
 8002436:	2102      	movs	r1, #2
 8002438:	4809      	ldr	r0, [pc, #36]	@ (8002460 <_Z13displayStatus12eStatusCodes+0x84>)
 800243a:	f007 f875 	bl	8009528 <HAL_GPIO_WritePin>
	if (code & 0x00000008)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	f003 0308 	and.w	r3, r3, #8
 8002444:	2b00      	cmp	r3, #0
 8002446:	d004      	beq.n	8002452 <_Z13displayStatus12eStatusCodes+0x76>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 8002448:	2200      	movs	r2, #0
 800244a:	2101      	movs	r1, #1
 800244c:	4804      	ldr	r0, [pc, #16]	@ (8002460 <_Z13displayStatus12eStatusCodes+0x84>)
 800244e:	f007 f86b 	bl	8009528 <HAL_GPIO_WritePin>
}
 8002452:	bf00      	nop
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	58021000 	.word	0x58021000
 8002460:	58021800 	.word	0x58021800

08002464 <setTimeMarker_1>:
{
	HAL_GPIO_TogglePin(GPIOD, TIME_MARKER_1_Pin);
}

void setTimeMarker_1()
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, TIME_MARKER_1_Pin, GPIO_PIN_SET);
 8002468:	2201      	movs	r2, #1
 800246a:	2101      	movs	r1, #1
 800246c:	4802      	ldr	r0, [pc, #8]	@ (8002478 <setTimeMarker_1+0x14>)
 800246e:	f007 f85b 	bl	8009528 <HAL_GPIO_WritePin>
}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	58020c00 	.word	0x58020c00

0800247c <resetTimeMarker_1>:

void resetTimeMarker_1()
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, TIME_MARKER_1_Pin, GPIO_PIN_RESET);
 8002480:	2200      	movs	r2, #0
 8002482:	2101      	movs	r1, #1
 8002484:	4802      	ldr	r0, [pc, #8]	@ (8002490 <resetTimeMarker_1+0x14>)
 8002486:	f007 f84f 	bl	8009528 <HAL_GPIO_WritePin>
}
 800248a:	bf00      	nop
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	58020c00 	.word	0x58020c00

08002494 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8002498:	f001 f9dc 	bl	8003854 <_ZL10MPU_Configv>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800249c:	f002 fb46 	bl	8004b2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024a0:	f000 f836 	bl	8002510 <_Z18SystemClock_Configv>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80024a4:	f000 f8be 	bl	8002624 <_Z24PeriphCommonClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024a8:	f000 fe7a 	bl	80031a0 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80024ac:	f000 fe30 	bl	8003110 <_ZL11MX_DMA_Initv>
  MX_BDMA_Init();
 80024b0:	f000 fe0e 	bl	80030d0 <_ZL12MX_BDMA_Initv>
  MX_USB_OTG_FS_PCD_Init();
 80024b4:	f000 fdd6 	bl	8003064 <_ZL22MX_USB_OTG_FS_PCD_Initv>
  MX_SPI2_Init();
 80024b8:	f000 faf0 	bl	8002a9c <_ZL12MX_SPI2_Initv>
  MX_SPI3_Init();
 80024bc:	f000 fb4a 	bl	8002b54 <_ZL12MX_SPI3_Initv>
  MX_SPI4_Init();
 80024c0:	f000 fba4 	bl	8002c0c <_ZL12MX_SPI4_Initv>
  MX_SPI5_Init();
 80024c4:	f000 fbf8 	bl	8002cb8 <_ZL12MX_SPI5_Initv>
  MX_SPI6_Init();
 80024c8:	f000 fc52 	bl	8002d70 <_ZL12MX_SPI6_Initv>
  MX_ADC1_Init();
 80024cc:	f000 f8de 	bl	800268c <_ZL12MX_ADC1_Initv>
  MX_ADC2_Init();
 80024d0:	f000 f9a8 	bl	8002824 <_ZL12MX_ADC2_Initv>
  MX_I2S1_Init();
 80024d4:	f000 faa8 	bl	8002a28 <_ZL12MX_I2S1_Initv>
  MX_TIM2_Init();
 80024d8:	f000 fca6 	bl	8002e28 <_ZL12MX_TIM2_Initv>
  MX_I2C4_Init();
 80024dc:	f000 fa56 	bl	800298c <_ZL12MX_I2C4_Initv>
  MX_TIM8_Init();
 80024e0:	f000 fcfe 	bl	8002ee0 <_ZL12MX_TIM8_Initv>
  MX_TIM15_Init();
 80024e4:	f000 fd5e 	bl	8002fa4 <_ZL13MX_TIM15_Initv>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80024e8:	f00d ffbe 	bl	8010468 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80024ec:	4a05      	ldr	r2, [pc, #20]	@ (8002504 <main+0x70>)
 80024ee:	2100      	movs	r1, #0
 80024f0:	4805      	ldr	r0, [pc, #20]	@ (8002508 <main+0x74>)
 80024f2:	f00e f803 	bl	80104fc <osThreadNew>
 80024f6:	4603      	mov	r3, r0
 80024f8:	4a04      	ldr	r2, [pc, #16]	@ (800250c <main+0x78>)
 80024fa:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80024fc:	f00d ffd8 	bl	80104b0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002500:	bf00      	nop
 8002502:	e7fd      	b.n	8002500 <main+0x6c>
 8002504:	08016338 	.word	0x08016338
 8002508:	080035a1 	.word	0x080035a1
 800250c:	24001f7c 	.word	0x24001f7c

08002510 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b09c      	sub	sp, #112	@ 0x70
 8002514:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002516:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800251a:	224c      	movs	r2, #76	@ 0x4c
 800251c:	2100      	movs	r1, #0
 800251e:	4618      	mov	r0, r3
 8002520:	f012 f82e 	bl	8014580 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002524:	1d3b      	adds	r3, r7, #4
 8002526:	2220      	movs	r2, #32
 8002528:	2100      	movs	r1, #0
 800252a:	4618      	mov	r0, r3
 800252c:	f012 f828 	bl	8014580 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8002530:	2002      	movs	r0, #2
 8002532:	f008 f8a3 	bl	800a67c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8002536:	2300      	movs	r3, #0
 8002538:	603b      	str	r3, [r7, #0]
 800253a:	4b38      	ldr	r3, [pc, #224]	@ (800261c <_Z18SystemClock_Configv+0x10c>)
 800253c:	699b      	ldr	r3, [r3, #24]
 800253e:	4a37      	ldr	r2, [pc, #220]	@ (800261c <_Z18SystemClock_Configv+0x10c>)
 8002540:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002544:	6193      	str	r3, [r2, #24]
 8002546:	4b35      	ldr	r3, [pc, #212]	@ (800261c <_Z18SystemClock_Configv+0x10c>)
 8002548:	699b      	ldr	r3, [r3, #24]
 800254a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800254e:	603b      	str	r3, [r7, #0]
 8002550:	4b33      	ldr	r3, [pc, #204]	@ (8002620 <_Z18SystemClock_Configv+0x110>)
 8002552:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002554:	4a32      	ldr	r2, [pc, #200]	@ (8002620 <_Z18SystemClock_Configv+0x110>)
 8002556:	f043 0301 	orr.w	r3, r3, #1
 800255a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800255c:	4b30      	ldr	r3, [pc, #192]	@ (8002620 <_Z18SystemClock_Configv+0x110>)
 800255e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002560:	f003 0301 	and.w	r3, r3, #1
 8002564:	603b      	str	r3, [r7, #0]
 8002566:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8002568:	bf00      	nop
 800256a:	4b2c      	ldr	r3, [pc, #176]	@ (800261c <_Z18SystemClock_Configv+0x10c>)
 800256c:	699b      	ldr	r3, [r3, #24]
 800256e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002572:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002576:	bf14      	ite	ne
 8002578:	2301      	movne	r3, #1
 800257a:	2300      	moveq	r3, #0
 800257c:	b2db      	uxtb	r3, r3
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1f3      	bne.n	800256a <_Z18SystemClock_Configv+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002582:	2301      	movs	r3, #1
 8002584:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002586:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800258a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800258c:	2302      	movs	r3, #2
 800258e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002590:	2302      	movs	r3, #2
 8002592:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8002594:	2305      	movs	r3, #5
 8002596:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8002598:	23c0      	movs	r3, #192	@ 0xc0
 800259a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800259c:	2302      	movs	r3, #2
 800259e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 15;
 80025a0:	230f      	movs	r3, #15
 80025a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80025a4:	2302      	movs	r3, #2
 80025a6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80025a8:	2308      	movs	r3, #8
 80025aa:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80025ac:	2300      	movs	r3, #0
 80025ae:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80025b0:	2300      	movs	r3, #0
 80025b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025b8:	4618      	mov	r0, r3
 80025ba:	f008 f8a9 	bl	800a710 <HAL_RCC_OscConfig>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	bf14      	ite	ne
 80025c4:	2301      	movne	r3, #1
 80025c6:	2300      	moveq	r3, #0
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <_Z18SystemClock_Configv+0xc2>
  {
    Error_Handler();
 80025ce:	f001 f989 	bl	80038e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80025d2:	233f      	movs	r3, #63	@ 0x3f
 80025d4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025d6:	2303      	movs	r3, #3
 80025d8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80025da:	2300      	movs	r3, #0
 80025dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80025de:	2308      	movs	r3, #8
 80025e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80025e2:	2340      	movs	r3, #64	@ 0x40
 80025e4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80025e6:	2340      	movs	r3, #64	@ 0x40
 80025e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80025ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80025ee:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80025f0:	2340      	movs	r3, #64	@ 0x40
 80025f2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80025f4:	1d3b      	adds	r3, r7, #4
 80025f6:	2104      	movs	r1, #4
 80025f8:	4618      	mov	r0, r3
 80025fa:	f008 fce3 	bl	800afc4 <HAL_RCC_ClockConfig>
 80025fe:	4603      	mov	r3, r0
 8002600:	2b00      	cmp	r3, #0
 8002602:	bf14      	ite	ne
 8002604:	2301      	movne	r3, #1
 8002606:	2300      	moveq	r3, #0
 8002608:	b2db      	uxtb	r3, r3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <_Z18SystemClock_Configv+0x102>
  {
    Error_Handler();
 800260e:	f001 f969 	bl	80038e4 <Error_Handler>
  }
}
 8002612:	bf00      	nop
 8002614:	3770      	adds	r7, #112	@ 0x70
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	58024800 	.word	0x58024800
 8002620:	58000400 	.word	0x58000400

08002624 <_Z24PeriphCommonClock_Configv>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b0b0      	sub	sp, #192	@ 0xc0
 8002628:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800262a:	463b      	mov	r3, r7
 800262c:	22c0      	movs	r2, #192	@ 0xc0
 800262e:	2100      	movs	r1, #0
 8002630:	4618      	mov	r0, r3
 8002632:	f011 ffa5 	bl	8014580 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002636:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800263a:	f04f 0300 	mov.w	r3, #0
 800263e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8002642:	2302      	movs	r3, #2
 8002644:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8002646:	230c      	movs	r3, #12
 8002648:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 800264a:	2302      	movs	r3, #2
 800264c:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800264e:	2302      	movs	r3, #2
 8002650:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8002652:	2302      	movs	r3, #2
 8002654:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8002656:	23c0      	movs	r3, #192	@ 0xc0
 8002658:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 800265a:	2320      	movs	r3, #32
 800265c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800265e:	2300      	movs	r3, #0
 8002660:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8002662:	2300      	movs	r3, #0
 8002664:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002668:	463b      	mov	r3, r7
 800266a:	4618      	mov	r0, r3
 800266c:	f009 f878 	bl	800b760 <HAL_RCCEx_PeriphCLKConfig>
 8002670:	4603      	mov	r3, r0
 8002672:	2b00      	cmp	r3, #0
 8002674:	bf14      	ite	ne
 8002676:	2301      	movne	r3, #1
 8002678:	2300      	moveq	r3, #0
 800267a:	b2db      	uxtb	r3, r3
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <_Z24PeriphCommonClock_Configv+0x60>
  {
    Error_Handler();
 8002680:	f001 f930 	bl	80038e4 <Error_Handler>
  }
}
 8002684:	bf00      	nop
 8002686:	37c0      	adds	r7, #192	@ 0xc0
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}

0800268c <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b08a      	sub	sp, #40	@ 0x28
 8002690:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002692:	f107 031c 	add.w	r3, r7, #28
 8002696:	2200      	movs	r2, #0
 8002698:	601a      	str	r2, [r3, #0]
 800269a:	605a      	str	r2, [r3, #4]
 800269c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800269e:	463b      	mov	r3, r7
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	605a      	str	r2, [r3, #4]
 80026a6:	609a      	str	r2, [r3, #8]
 80026a8:	60da      	str	r2, [r3, #12]
 80026aa:	611a      	str	r2, [r3, #16]
 80026ac:	615a      	str	r2, [r3, #20]
 80026ae:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80026b0:	4b56      	ldr	r3, [pc, #344]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 80026b2:	4a57      	ldr	r2, [pc, #348]	@ (8002810 <_ZL12MX_ADC1_Initv+0x184>)
 80026b4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80026b6:	4b55      	ldr	r3, [pc, #340]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 80026b8:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80026bc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80026be:	4b53      	ldr	r3, [pc, #332]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80026c4:	4b51      	ldr	r3, [pc, #324]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 80026c6:	2201      	movs	r2, #1
 80026c8:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80026ca:	4b50      	ldr	r3, [pc, #320]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 80026cc:	2208      	movs	r2, #8
 80026ce:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80026d0:	4b4e      	ldr	r3, [pc, #312]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80026d6:	4b4d      	ldr	r3, [pc, #308]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 80026d8:	2200      	movs	r2, #0
 80026da:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 4;
 80026dc:	4b4b      	ldr	r3, [pc, #300]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 80026de:	2204      	movs	r2, #4
 80026e0:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80026e2:	4b4a      	ldr	r3, [pc, #296]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 80026e8:	4b48      	ldr	r3, [pc, #288]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 80026ea:	f44f 62ac 	mov.w	r2, #1376	@ 0x560
 80026ee:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80026f0:	4b46      	ldr	r3, [pc, #280]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 80026f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80026f8:	4b44      	ldr	r3, [pc, #272]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 80026fa:	2203      	movs	r2, #3
 80026fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80026fe:	4b43      	ldr	r3, [pc, #268]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 8002700:	2200      	movs	r2, #0
 8002702:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002704:	4b41      	ldr	r3, [pc, #260]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 8002706:	2200      	movs	r2, #0
 8002708:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800270a:	4b40      	ldr	r3, [pc, #256]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 800270c:	2200      	movs	r2, #0
 800270e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8002712:	4b3e      	ldr	r3, [pc, #248]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 8002714:	2201      	movs	r2, #1
 8002716:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002718:	483c      	ldr	r0, [pc, #240]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 800271a:	f002 fc93 	bl	8005044 <HAL_ADC_Init>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	bf14      	ite	ne
 8002724:	2301      	movne	r3, #1
 8002726:	2300      	moveq	r3, #0
 8002728:	b2db      	uxtb	r3, r3
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <_ZL12MX_ADC1_Initv+0xa6>
  {
    Error_Handler();
 800272e:	f001 f8d9 	bl	80038e4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002732:	2300      	movs	r3, #0
 8002734:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002736:	f107 031c 	add.w	r3, r7, #28
 800273a:	4619      	mov	r1, r3
 800273c:	4833      	ldr	r0, [pc, #204]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 800273e:	f003 fcc5 	bl	80060cc <HAL_ADCEx_MultiModeConfigChannel>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	bf14      	ite	ne
 8002748:	2301      	movne	r3, #1
 800274a:	2300      	moveq	r3, #0
 800274c:	b2db      	uxtb	r3, r3
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <_ZL12MX_ADC1_Initv+0xca>
  {
    Error_Handler();
 8002752:	f001 f8c7 	bl	80038e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8002756:	4b2f      	ldr	r3, [pc, #188]	@ (8002814 <_ZL12MX_ADC1_Initv+0x188>)
 8002758:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800275a:	2306      	movs	r3, #6
 800275c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_32CYCLES_5;
 800275e:	2304      	movs	r3, #4
 8002760:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002762:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8002766:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002768:	2304      	movs	r3, #4
 800276a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800276c:	2300      	movs	r3, #0
 800276e:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8002770:	2300      	movs	r3, #0
 8002772:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002774:	463b      	mov	r3, r7
 8002776:	4619      	mov	r1, r3
 8002778:	4824      	ldr	r0, [pc, #144]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 800277a:	f003 f853 	bl	8005824 <HAL_ADC_ConfigChannel>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	bf14      	ite	ne
 8002784:	2301      	movne	r3, #1
 8002786:	2300      	moveq	r3, #0
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <_ZL12MX_ADC1_Initv+0x106>
  {
    Error_Handler();
 800278e:	f001 f8a9 	bl	80038e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 8002792:	4b21      	ldr	r3, [pc, #132]	@ (8002818 <_ZL12MX_ADC1_Initv+0x18c>)
 8002794:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002796:	230c      	movs	r3, #12
 8002798:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800279a:	463b      	mov	r3, r7
 800279c:	4619      	mov	r1, r3
 800279e:	481b      	ldr	r0, [pc, #108]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 80027a0:	f003 f840 	bl	8005824 <HAL_ADC_ConfigChannel>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	bf14      	ite	ne
 80027aa:	2301      	movne	r3, #1
 80027ac:	2300      	moveq	r3, #0
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d001      	beq.n	80027b8 <_ZL12MX_ADC1_Initv+0x12c>
  {
    Error_Handler();
 80027b4:	f001 f896 	bl	80038e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 80027b8:	4b18      	ldr	r3, [pc, #96]	@ (800281c <_ZL12MX_ADC1_Initv+0x190>)
 80027ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80027bc:	2312      	movs	r3, #18
 80027be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027c0:	463b      	mov	r3, r7
 80027c2:	4619      	mov	r1, r3
 80027c4:	4811      	ldr	r0, [pc, #68]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 80027c6:	f003 f82d 	bl	8005824 <HAL_ADC_ConfigChannel>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	bf14      	ite	ne
 80027d0:	2301      	movne	r3, #1
 80027d2:	2300      	moveq	r3, #0
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <_ZL12MX_ADC1_Initv+0x152>
  {
    Error_Handler();
 80027da:	f001 f883 	bl	80038e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80027de:	4b10      	ldr	r3, [pc, #64]	@ (8002820 <_ZL12MX_ADC1_Initv+0x194>)
 80027e0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80027e2:	2318      	movs	r3, #24
 80027e4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027e6:	463b      	mov	r3, r7
 80027e8:	4619      	mov	r1, r3
 80027ea:	4808      	ldr	r0, [pc, #32]	@ (800280c <_ZL12MX_ADC1_Initv+0x180>)
 80027ec:	f003 f81a 	bl	8005824 <HAL_ADC_ConfigChannel>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	bf14      	ite	ne
 80027f6:	2301      	movne	r3, #1
 80027f8:	2300      	moveq	r3, #0
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <_ZL12MX_ADC1_Initv+0x178>
  {
    Error_Handler();
 8002800:	f001 f870 	bl	80038e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002804:	bf00      	nop
 8002806:	3728      	adds	r7, #40	@ 0x28
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	24001254 	.word	0x24001254
 8002810:	40022000 	.word	0x40022000
 8002814:	3ef08000 	.word	0x3ef08000
 8002818:	4b840000 	.word	0x4b840000
 800281c:	43210000 	.word	0x43210000
 8002820:	3ac04000 	.word	0x3ac04000

08002824 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b088      	sub	sp, #32
 8002828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800282a:	1d3b      	adds	r3, r7, #4
 800282c:	2200      	movs	r2, #0
 800282e:	601a      	str	r2, [r3, #0]
 8002830:	605a      	str	r2, [r3, #4]
 8002832:	609a      	str	r2, [r3, #8]
 8002834:	60da      	str	r2, [r3, #12]
 8002836:	611a      	str	r2, [r3, #16]
 8002838:	615a      	str	r2, [r3, #20]
 800283a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800283c:	4b4d      	ldr	r3, [pc, #308]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 800283e:	4a4e      	ldr	r2, [pc, #312]	@ (8002978 <_ZL12MX_ADC2_Initv+0x154>)
 8002840:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8002842:	4b4c      	ldr	r3, [pc, #304]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 8002844:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002848:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 800284a:	4b4a      	ldr	r3, [pc, #296]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 800284c:	2200      	movs	r2, #0
 800284e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002850:	4b48      	ldr	r3, [pc, #288]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 8002852:	2201      	movs	r2, #1
 8002854:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002856:	4b47      	ldr	r3, [pc, #284]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 8002858:	2208      	movs	r2, #8
 800285a:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800285c:	4b45      	ldr	r3, [pc, #276]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 800285e:	2200      	movs	r2, #0
 8002860:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8002862:	4b44      	ldr	r3, [pc, #272]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 8002864:	2200      	movs	r2, #0
 8002866:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 4;
 8002868:	4b42      	ldr	r3, [pc, #264]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 800286a:	2204      	movs	r2, #4
 800286c:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800286e:	4b41      	ldr	r3, [pc, #260]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 8002870:	2200      	movs	r2, #0
 8002872:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T8_TRGO;
 8002874:	4b3f      	ldr	r3, [pc, #252]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 8002876:	f44f 629c 	mov.w	r2, #1248	@ 0x4e0
 800287a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800287c:	4b3d      	ldr	r3, [pc, #244]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 800287e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002882:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8002884:	4b3b      	ldr	r3, [pc, #236]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 8002886:	2203      	movs	r2, #3
 8002888:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800288a:	4b3a      	ldr	r3, [pc, #232]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 800288c:	2200      	movs	r2, #0
 800288e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002890:	4b38      	ldr	r3, [pc, #224]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 8002892:	2200      	movs	r2, #0
 8002894:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8002896:	4b37      	ldr	r3, [pc, #220]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 8002898:	2200      	movs	r2, #0
 800289a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 800289e:	4b35      	ldr	r3, [pc, #212]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 80028a0:	2201      	movs	r2, #1
 80028a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80028a4:	4833      	ldr	r0, [pc, #204]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 80028a6:	f002 fbcd 	bl	8005044 <HAL_ADC_Init>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	bf14      	ite	ne
 80028b0:	2301      	movne	r3, #1
 80028b2:	2300      	moveq	r3, #0
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d001      	beq.n	80028be <_ZL12MX_ADC2_Initv+0x9a>
  {
    Error_Handler();
 80028ba:	f001 f813 	bl	80038e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80028be:	4b2f      	ldr	r3, [pc, #188]	@ (800297c <_ZL12MX_ADC2_Initv+0x158>)
 80028c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80028c2:	2306      	movs	r3, #6
 80028c4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80028c6:	2300      	movs	r3, #0
 80028c8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80028ca:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80028ce:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80028d0:	2304      	movs	r3, #4
 80028d2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80028d4:	2300      	movs	r3, #0
 80028d6:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80028d8:	2300      	movs	r3, #0
 80028da:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80028dc:	1d3b      	adds	r3, r7, #4
 80028de:	4619      	mov	r1, r3
 80028e0:	4824      	ldr	r0, [pc, #144]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 80028e2:	f002 ff9f 	bl	8005824 <HAL_ADC_ConfigChannel>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	bf14      	ite	ne
 80028ec:	2301      	movne	r3, #1
 80028ee:	2300      	moveq	r3, #0
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <_ZL12MX_ADC2_Initv+0xd6>
  {
    Error_Handler();
 80028f6:	f000 fff5 	bl	80038e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80028fa:	4b21      	ldr	r3, [pc, #132]	@ (8002980 <_ZL12MX_ADC2_Initv+0x15c>)
 80028fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80028fe:	230c      	movs	r3, #12
 8002900:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002902:	1d3b      	adds	r3, r7, #4
 8002904:	4619      	mov	r1, r3
 8002906:	481b      	ldr	r0, [pc, #108]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 8002908:	f002 ff8c 	bl	8005824 <HAL_ADC_ConfigChannel>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	bf14      	ite	ne
 8002912:	2301      	movne	r3, #1
 8002914:	2300      	moveq	r3, #0
 8002916:	b2db      	uxtb	r3, r3
 8002918:	2b00      	cmp	r3, #0
 800291a:	d001      	beq.n	8002920 <_ZL12MX_ADC2_Initv+0xfc>
  {
    Error_Handler();
 800291c:	f000 ffe2 	bl	80038e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002920:	4b18      	ldr	r3, [pc, #96]	@ (8002984 <_ZL12MX_ADC2_Initv+0x160>)
 8002922:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002924:	2312      	movs	r3, #18
 8002926:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8002928:	1d3b      	adds	r3, r7, #4
 800292a:	4619      	mov	r1, r3
 800292c:	4811      	ldr	r0, [pc, #68]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 800292e:	f002 ff79 	bl	8005824 <HAL_ADC_ConfigChannel>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	bf14      	ite	ne
 8002938:	2301      	movne	r3, #1
 800293a:	2300      	moveq	r3, #0
 800293c:	b2db      	uxtb	r3, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <_ZL12MX_ADC2_Initv+0x122>
  {
    Error_Handler();
 8002942:	f000 ffcf 	bl	80038e4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002946:	4b10      	ldr	r3, [pc, #64]	@ (8002988 <_ZL12MX_ADC2_Initv+0x164>)
 8002948:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800294a:	2318      	movs	r3, #24
 800294c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800294e:	1d3b      	adds	r3, r7, #4
 8002950:	4619      	mov	r1, r3
 8002952:	4808      	ldr	r0, [pc, #32]	@ (8002974 <_ZL12MX_ADC2_Initv+0x150>)
 8002954:	f002 ff66 	bl	8005824 <HAL_ADC_ConfigChannel>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	bf14      	ite	ne
 800295e:	2301      	movne	r3, #1
 8002960:	2300      	moveq	r3, #0
 8002962:	b2db      	uxtb	r3, r3
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <_ZL12MX_ADC2_Initv+0x148>
  {
    Error_Handler();
 8002968:	f000 ffbc 	bl	80038e4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800296c:	bf00      	nop
 800296e:	3720      	adds	r7, #32
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	240012b8 	.word	0x240012b8
 8002978:	40022100 	.word	0x40022100
 800297c:	25b00200 	.word	0x25b00200
 8002980:	14f00020 	.word	0x14f00020
 8002984:	08600004 	.word	0x08600004
 8002988:	19200040 	.word	0x19200040

0800298c <_ZL12MX_I2C4_Initv>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8002990:	4b22      	ldr	r3, [pc, #136]	@ (8002a1c <_ZL12MX_I2C4_Initv+0x90>)
 8002992:	4a23      	ldr	r2, [pc, #140]	@ (8002a20 <_ZL12MX_I2C4_Initv+0x94>)
 8002994:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0xF01075FF;
 8002996:	4b21      	ldr	r3, [pc, #132]	@ (8002a1c <_ZL12MX_I2C4_Initv+0x90>)
 8002998:	4a22      	ldr	r2, [pc, #136]	@ (8002a24 <_ZL12MX_I2C4_Initv+0x98>)
 800299a:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 800299c:	4b1f      	ldr	r3, [pc, #124]	@ (8002a1c <_ZL12MX_I2C4_Initv+0x90>)
 800299e:	2200      	movs	r2, #0
 80029a0:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029a2:	4b1e      	ldr	r3, [pc, #120]	@ (8002a1c <_ZL12MX_I2C4_Initv+0x90>)
 80029a4:	2201      	movs	r2, #1
 80029a6:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029a8:	4b1c      	ldr	r3, [pc, #112]	@ (8002a1c <_ZL12MX_I2C4_Initv+0x90>)
 80029aa:	2200      	movs	r2, #0
 80029ac:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 80029ae:	4b1b      	ldr	r3, [pc, #108]	@ (8002a1c <_ZL12MX_I2C4_Initv+0x90>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80029b4:	4b19      	ldr	r3, [pc, #100]	@ (8002a1c <_ZL12MX_I2C4_Initv+0x90>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80029ba:	4b18      	ldr	r3, [pc, #96]	@ (8002a1c <_ZL12MX_I2C4_Initv+0x90>)
 80029bc:	2200      	movs	r2, #0
 80029be:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80029c0:	4b16      	ldr	r3, [pc, #88]	@ (8002a1c <_ZL12MX_I2C4_Initv+0x90>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80029c6:	4815      	ldr	r0, [pc, #84]	@ (8002a1c <_ZL12MX_I2C4_Initv+0x90>)
 80029c8:	f006 fde2 	bl	8009590 <HAL_I2C_Init>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	bf14      	ite	ne
 80029d2:	2301      	movne	r3, #1
 80029d4:	2300      	moveq	r3, #0
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <_ZL12MX_I2C4_Initv+0x54>
  {
    Error_Handler();
 80029dc:	f000 ff82 	bl	80038e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80029e0:	2100      	movs	r1, #0
 80029e2:	480e      	ldr	r0, [pc, #56]	@ (8002a1c <_ZL12MX_I2C4_Initv+0x90>)
 80029e4:	f007 fb60 	bl	800a0a8 <HAL_I2CEx_ConfigAnalogFilter>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	bf14      	ite	ne
 80029ee:	2301      	movne	r3, #1
 80029f0:	2300      	moveq	r3, #0
 80029f2:	b2db      	uxtb	r3, r3
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <_ZL12MX_I2C4_Initv+0x70>
  {
    Error_Handler();
 80029f8:	f000 ff74 	bl	80038e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80029fc:	2100      	movs	r1, #0
 80029fe:	4807      	ldr	r0, [pc, #28]	@ (8002a1c <_ZL12MX_I2C4_Initv+0x90>)
 8002a00:	f007 fb9d 	bl	800a13e <HAL_I2CEx_ConfigDigitalFilter>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	bf14      	ite	ne
 8002a0a:	2301      	movne	r3, #1
 8002a0c:	2300      	moveq	r3, #0
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d001      	beq.n	8002a18 <_ZL12MX_I2C4_Initv+0x8c>
  {
    Error_Handler();
 8002a14:	f000 ff66 	bl	80038e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8002a18:	bf00      	nop
 8002a1a:	bd80      	pop	{r7, pc}
 8002a1c:	2400140c 	.word	0x2400140c
 8002a20:	58001c00 	.word	0x58001c00
 8002a24:	f01075ff 	.word	0xf01075ff

08002a28 <_ZL12MX_I2S1_Initv>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8002a2c:	4b19      	ldr	r3, [pc, #100]	@ (8002a94 <_ZL12MX_I2S1_Initv+0x6c>)
 8002a2e:	4a1a      	ldr	r2, [pc, #104]	@ (8002a98 <_ZL12MX_I2S1_Initv+0x70>)
 8002a30:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_FULLDUPLEX;
 8002a32:	4b18      	ldr	r3, [pc, #96]	@ (8002a94 <_ZL12MX_I2S1_Initv+0x6c>)
 8002a34:	220a      	movs	r2, #10
 8002a36:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8002a38:	4b16      	ldr	r3, [pc, #88]	@ (8002a94 <_ZL12MX_I2S1_Initv+0x6c>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_24B;
 8002a3e:	4b15      	ldr	r3, [pc, #84]	@ (8002a94 <_ZL12MX_I2S1_Initv+0x6c>)
 8002a40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a44:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8002a46:	4b13      	ldr	r3, [pc, #76]	@ (8002a94 <_ZL12MX_I2S1_Initv+0x6c>)
 8002a48:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a4c:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8002a4e:	4b11      	ldr	r3, [pc, #68]	@ (8002a94 <_ZL12MX_I2S1_Initv+0x6c>)
 8002a50:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8002a54:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 8002a56:	4b0f      	ldr	r3, [pc, #60]	@ (8002a94 <_ZL12MX_I2S1_Initv+0x6c>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	619a      	str	r2, [r3, #24]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8002a5c:	4b0d      	ldr	r3, [pc, #52]	@ (8002a94 <_ZL12MX_I2S1_Initv+0x6c>)
 8002a5e:	2200      	movs	r2, #0
 8002a60:	61da      	str	r2, [r3, #28]
  hi2s1.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8002a62:	4b0c      	ldr	r3, [pc, #48]	@ (8002a94 <_ZL12MX_I2S1_Initv+0x6c>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	621a      	str	r2, [r3, #32]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_LEFT;
 8002a68:	4b0a      	ldr	r3, [pc, #40]	@ (8002a94 <_ZL12MX_I2S1_Initv+0x6c>)
 8002a6a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002a6e:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8002a70:	4b08      	ldr	r3, [pc, #32]	@ (8002a94 <_ZL12MX_I2S1_Initv+0x6c>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8002a76:	4807      	ldr	r0, [pc, #28]	@ (8002a94 <_ZL12MX_I2S1_Initv+0x6c>)
 8002a78:	f007 fbae 	bl	800a1d8 <HAL_I2S_Init>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	bf14      	ite	ne
 8002a82:	2301      	movne	r3, #1
 8002a84:	2300      	moveq	r3, #0
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d001      	beq.n	8002a90 <_ZL12MX_I2S1_Initv+0x68>
  {
    Error_Handler();
 8002a8c:	f000 ff2a 	bl	80038e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8002a90:	bf00      	nop
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	24001460 	.word	0x24001460
 8002a98:	40013000 	.word	0x40013000

08002a9c <_ZL12MX_SPI2_Initv>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002aa0:	4b2a      	ldr	r3, [pc, #168]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002aa2:	4a2b      	ldr	r2, [pc, #172]	@ (8002b50 <_ZL12MX_SPI2_Initv+0xb4>)
 8002aa4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002aa6:	4b29      	ldr	r3, [pc, #164]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002aa8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002aac:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002aae:	4b27      	ldr	r3, [pc, #156]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ab4:	4b25      	ldr	r3, [pc, #148]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002ab6:	2207      	movs	r2, #7
 8002ab8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002aba:	4b24      	ldr	r3, [pc, #144]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ac0:	4b22      	ldr	r3, [pc, #136]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002ac6:	4b21      	ldr	r3, [pc, #132]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002ac8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002acc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002ace:	4b1f      	ldr	r3, [pc, #124]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002ad0:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002ad4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ad6:	4b1d      	ldr	r3, [pc, #116]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002adc:	4b1b      	ldr	r3, [pc, #108]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ae2:	4b1a      	ldr	r3, [pc, #104]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8002ae8:	4b18      	ldr	r3, [pc, #96]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002aee:	4b17      	ldr	r3, [pc, #92]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002af0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002af4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002af6:	4b15      	ldr	r3, [pc, #84]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002af8:	2200      	movs	r2, #0
 8002afa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002afc:	4b13      	ldr	r3, [pc, #76]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002afe:	2200      	movs	r2, #0
 8002b00:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002b02:	4b12      	ldr	r3, [pc, #72]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002b08:	4b10      	ldr	r3, [pc, #64]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002b0e:	4b0f      	ldr	r3, [pc, #60]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002b14:	4b0d      	ldr	r3, [pc, #52]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002b20:	4b0a      	ldr	r3, [pc, #40]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002b26:	4b09      	ldr	r3, [pc, #36]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002b2c:	4807      	ldr	r0, [pc, #28]	@ (8002b4c <_ZL12MX_SPI2_Initv+0xb0>)
 8002b2e:	f00b fb15 	bl	800e15c <HAL_SPI_Init>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	bf14      	ite	ne
 8002b38:	2301      	movne	r3, #1
 8002b3a:	2300      	moveq	r3, #0
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <_ZL12MX_SPI2_Initv+0xaa>
  {
    Error_Handler();
 8002b42:	f000 fecf 	bl	80038e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002b46:	bf00      	nop
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	240015a4 	.word	0x240015a4
 8002b50:	40003800 	.word	0x40003800

08002b54 <_ZL12MX_SPI3_Initv>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002b58:	4b2a      	ldr	r3, [pc, #168]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002b5a:	4a2b      	ldr	r2, [pc, #172]	@ (8002c08 <_ZL12MX_SPI3_Initv+0xb4>)
 8002b5c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002b5e:	4b29      	ldr	r3, [pc, #164]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002b60:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002b64:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002b66:	4b27      	ldr	r3, [pc, #156]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002b6c:	4b25      	ldr	r3, [pc, #148]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002b6e:	2207      	movs	r2, #7
 8002b70:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b72:	4b24      	ldr	r3, [pc, #144]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b78:	4b22      	ldr	r3, [pc, #136]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002b7e:	4b21      	ldr	r3, [pc, #132]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002b80:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002b84:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002b86:	4b1f      	ldr	r3, [pc, #124]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002b88:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002b8c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b8e:	4b1d      	ldr	r3, [pc, #116]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b94:	4b1b      	ldr	r3, [pc, #108]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b9a:	4b1a      	ldr	r3, [pc, #104]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8002ba0:	4b18      	ldr	r3, [pc, #96]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002ba6:	4b17      	ldr	r3, [pc, #92]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002ba8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002bac:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002bae:	4b15      	ldr	r3, [pc, #84]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002bb4:	4b13      	ldr	r3, [pc, #76]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002bba:	4b12      	ldr	r3, [pc, #72]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002bc0:	4b10      	ldr	r3, [pc, #64]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002bcc:	4b0d      	ldr	r3, [pc, #52]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002bde:	4b09      	ldr	r3, [pc, #36]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002be4:	4807      	ldr	r0, [pc, #28]	@ (8002c04 <_ZL12MX_SPI3_Initv+0xb0>)
 8002be6:	f00b fab9 	bl	800e15c <HAL_SPI_Init>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	bf14      	ite	ne
 8002bf0:	2301      	movne	r3, #1
 8002bf2:	2300      	moveq	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <_ZL12MX_SPI3_Initv+0xaa>
  {
    Error_Handler();
 8002bfa:	f000 fe73 	bl	80038e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002bfe:	bf00      	nop
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	2400162c 	.word	0x2400162c
 8002c08:	40003c00 	.word	0x40003c00

08002c0c <_ZL12MX_SPI4_Initv>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8002c10:	4b27      	ldr	r3, [pc, #156]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c12:	4a28      	ldr	r2, [pc, #160]	@ (8002cb4 <_ZL12MX_SPI4_Initv+0xa8>)
 8002c14:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_SLAVE;
 8002c16:	4b26      	ldr	r3, [pc, #152]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002c1c:	4b24      	ldr	r3, [pc, #144]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c22:	4b23      	ldr	r3, [pc, #140]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c24:	2207      	movs	r2, #7
 8002c26:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c28:	4b21      	ldr	r3, [pc, #132]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c2e:	4b20      	ldr	r3, [pc, #128]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002c34:	4b1e      	ldr	r3, [pc, #120]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c36:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002c3a:	619a      	str	r2, [r3, #24]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c3c:	4b1c      	ldr	r3, [pc, #112]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c3e:	2200      	movs	r2, #0
 8002c40:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c42:	4b1b      	ldr	r3, [pc, #108]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c48:	4b19      	ldr	r3, [pc, #100]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8002c4e:	4b18      	ldr	r3, [pc, #96]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002c54:	4b16      	ldr	r3, [pc, #88]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002c5a:	4b15      	ldr	r3, [pc, #84]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002c60:	4b13      	ldr	r3, [pc, #76]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002c66:	4b12      	ldr	r3, [pc, #72]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002c6c:	4b10      	ldr	r3, [pc, #64]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002c72:	4b0f      	ldr	r3, [pc, #60]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002c78:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002c7e:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002c84:	4b0a      	ldr	r3, [pc, #40]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002c8a:	4b09      	ldr	r3, [pc, #36]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002c90:	4807      	ldr	r0, [pc, #28]	@ (8002cb0 <_ZL12MX_SPI4_Initv+0xa4>)
 8002c92:	f00b fa63 	bl	800e15c <HAL_SPI_Init>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	bf14      	ite	ne
 8002c9c:	2301      	movne	r3, #1
 8002c9e:	2300      	moveq	r3, #0
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d001      	beq.n	8002caa <_ZL12MX_SPI4_Initv+0x9e>
  {
    Error_Handler();
 8002ca6:	f000 fe1d 	bl	80038e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002caa:	bf00      	nop
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	240016b4 	.word	0x240016b4
 8002cb4:	40013400 	.word	0x40013400

08002cb8 <_ZL12MX_SPI5_Initv>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8002cbc:	4b2a      	ldr	r3, [pc, #168]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002cbe:	4a2b      	ldr	r2, [pc, #172]	@ (8002d6c <_ZL12MX_SPI5_Initv+0xb4>)
 8002cc0:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8002cc2:	4b29      	ldr	r3, [pc, #164]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002cc4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002cc8:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002cca:	4b27      	ldr	r3, [pc, #156]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002cd0:	4b25      	ldr	r3, [pc, #148]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002cd2:	2207      	movs	r2, #7
 8002cd4:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cd6:	4b24      	ldr	r3, [pc, #144]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002cdc:	4b22      	ldr	r3, [pc, #136]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8002ce2:	4b21      	ldr	r3, [pc, #132]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002ce4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002ce8:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002cea:	4b1f      	ldr	r3, [pc, #124]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002cec:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002cf0:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cf2:	4b1d      	ldr	r3, [pc, #116]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 8002d04:	4b18      	ldr	r3, [pc, #96]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002d0a:	4b17      	ldr	r3, [pc, #92]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002d0c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002d10:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002d12:	4b15      	ldr	r3, [pc, #84]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002d18:	4b13      	ldr	r3, [pc, #76]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002d1e:	4b12      	ldr	r3, [pc, #72]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002d24:	4b10      	ldr	r3, [pc, #64]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002d2a:	4b0f      	ldr	r3, [pc, #60]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002d30:	4b0d      	ldr	r3, [pc, #52]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002d36:	4b0c      	ldr	r3, [pc, #48]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002d42:	4b09      	ldr	r3, [pc, #36]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002d48:	4807      	ldr	r0, [pc, #28]	@ (8002d68 <_ZL12MX_SPI5_Initv+0xb0>)
 8002d4a:	f00b fa07 	bl	800e15c <HAL_SPI_Init>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	bf14      	ite	ne
 8002d54:	2301      	movne	r3, #1
 8002d56:	2300      	moveq	r3, #0
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <_ZL12MX_SPI5_Initv+0xaa>
  {
    Error_Handler();
 8002d5e:	f000 fdc1 	bl	80038e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002d62:	bf00      	nop
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	2400173c 	.word	0x2400173c
 8002d6c:	40015000 	.word	0x40015000

08002d70 <_ZL12MX_SPI6_Initv>:
  * @brief SPI6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI6_Init(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI6_Init 1 */

  /* USER CODE END SPI6_Init 1 */
  /* SPI6 parameter configuration*/
  hspi6.Instance = SPI6;
 8002d74:	4b2a      	ldr	r3, [pc, #168]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002d76:	4a2b      	ldr	r2, [pc, #172]	@ (8002e24 <_ZL12MX_SPI6_Initv+0xb4>)
 8002d78:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 8002d7a:	4b29      	ldr	r3, [pc, #164]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002d7c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002d80:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8002d82:	4b27      	ldr	r3, [pc, #156]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002d84:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002d88:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d8a:	4b25      	ldr	r3, [pc, #148]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002d8c:	2207      	movs	r2, #7
 8002d8e:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d90:	4b23      	ldr	r3, [pc, #140]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d96:	4b22      	ldr	r3, [pc, #136]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 8002d9c:	4b20      	ldr	r3, [pc, #128]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002d9e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002da2:	619a      	str	r2, [r3, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002da4:	4b1e      	ldr	r3, [pc, #120]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002da6:	f04f 42e0 	mov.w	r2, #1879048192	@ 0x70000000
 8002daa:	61da      	str	r2, [r3, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002dac:	4b1c      	ldr	r3, [pc, #112]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002dae:	2200      	movs	r2, #0
 8002db0:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 8002db2:	4b1b      	ldr	r3, [pc, #108]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002db8:	4b19      	ldr	r3, [pc, #100]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi6.Init.CRCPolynomial = 0x0;
 8002dbe:	4b18      	ldr	r3, [pc, #96]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002dc4:	4b16      	ldr	r3, [pc, #88]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002dc6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002dca:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002dcc:	4b14      	ldr	r3, [pc, #80]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002dd2:	4b13      	ldr	r3, [pc, #76]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002dd8:	4b11      	ldr	r3, [pc, #68]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002dde:	4b10      	ldr	r3, [pc, #64]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002de4:	4b0e      	ldr	r3, [pc, #56]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002dea:	4b0d      	ldr	r3, [pc, #52]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002df0:	4b0b      	ldr	r3, [pc, #44]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002df6:	4b0a      	ldr	r3, [pc, #40]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002dfc:	4b08      	ldr	r3, [pc, #32]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 8002e02:	4807      	ldr	r0, [pc, #28]	@ (8002e20 <_ZL12MX_SPI6_Initv+0xb0>)
 8002e04:	f00b f9aa 	bl	800e15c <HAL_SPI_Init>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	bf14      	ite	ne
 8002e0e:	2301      	movne	r3, #1
 8002e10:	2300      	moveq	r3, #0
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d001      	beq.n	8002e1c <_ZL12MX_SPI6_Initv+0xac>
  {
    Error_Handler();
 8002e18:	f000 fd64 	bl	80038e4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI6_Init 2 */

  /* USER CODE END SPI6_Init 2 */

}
 8002e1c:	bf00      	nop
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	240017c4 	.word	0x240017c4
 8002e24:	58001400 	.word	0x58001400

08002e28 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b088      	sub	sp, #32
 8002e2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e2e:	f107 0310 	add.w	r3, r7, #16
 8002e32:	2200      	movs	r2, #0
 8002e34:	601a      	str	r2, [r3, #0]
 8002e36:	605a      	str	r2, [r3, #4]
 8002e38:	609a      	str	r2, [r3, #8]
 8002e3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e3c:	1d3b      	adds	r3, r7, #4
 8002e3e:	2200      	movs	r2, #0
 8002e40:	601a      	str	r2, [r3, #0]
 8002e42:	605a      	str	r2, [r3, #4]
 8002e44:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002e46:	4b25      	ldr	r3, [pc, #148]	@ (8002edc <_ZL12MX_TIM2_Initv+0xb4>)
 8002e48:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002e4c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 240-1;
 8002e4e:	4b23      	ldr	r3, [pc, #140]	@ (8002edc <_ZL12MX_TIM2_Initv+0xb4>)
 8002e50:	22ef      	movs	r2, #239	@ 0xef
 8002e52:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e54:	4b21      	ldr	r3, [pc, #132]	@ (8002edc <_ZL12MX_TIM2_Initv+0xb4>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8002e5a:	4b20      	ldr	r3, [pc, #128]	@ (8002edc <_ZL12MX_TIM2_Initv+0xb4>)
 8002e5c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002e60:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e62:	4b1e      	ldr	r3, [pc, #120]	@ (8002edc <_ZL12MX_TIM2_Initv+0xb4>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e68:	4b1c      	ldr	r3, [pc, #112]	@ (8002edc <_ZL12MX_TIM2_Initv+0xb4>)
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002e6e:	481b      	ldr	r0, [pc, #108]	@ (8002edc <_ZL12MX_TIM2_Initv+0xb4>)
 8002e70:	f00c facd 	bl	800f40e <HAL_TIM_Base_Init>
 8002e74:	4603      	mov	r3, r0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	bf14      	ite	ne
 8002e7a:	2301      	movne	r3, #1
 8002e7c:	2300      	moveq	r3, #0
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <_ZL12MX_TIM2_Initv+0x60>
  {
    Error_Handler();
 8002e84:	f000 fd2e 	bl	80038e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e8c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e8e:	f107 0310 	add.w	r3, r7, #16
 8002e92:	4619      	mov	r1, r3
 8002e94:	4811      	ldr	r0, [pc, #68]	@ (8002edc <_ZL12MX_TIM2_Initv+0xb4>)
 8002e96:	f00c fc91 	bl	800f7bc <HAL_TIM_ConfigClockSource>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	bf14      	ite	ne
 8002ea0:	2301      	movne	r3, #1
 8002ea2:	2300      	moveq	r3, #0
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <_ZL12MX_TIM2_Initv+0x86>
  {
    Error_Handler();
 8002eaa:	f000 fd1b 	bl	80038e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002eae:	2320      	movs	r3, #32
 8002eb0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002eb6:	1d3b      	adds	r3, r7, #4
 8002eb8:	4619      	mov	r1, r3
 8002eba:	4808      	ldr	r0, [pc, #32]	@ (8002edc <_ZL12MX_TIM2_Initv+0xb4>)
 8002ebc:	f00c fedc 	bl	800fc78 <HAL_TIMEx_MasterConfigSynchronization>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	bf14      	ite	ne
 8002ec6:	2301      	movne	r3, #1
 8002ec8:	2300      	moveq	r3, #0
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <_ZL12MX_TIM2_Initv+0xac>
  {
    Error_Handler();
 8002ed0:	f000 fd08 	bl	80038e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002ed4:	bf00      	nop
 8002ed6:	3720      	adds	r7, #32
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	240019b4 	.word	0x240019b4

08002ee0 <_ZL12MX_TIM8_Initv>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b088      	sub	sp, #32
 8002ee4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ee6:	f107 0310 	add.w	r3, r7, #16
 8002eea:	2200      	movs	r2, #0
 8002eec:	601a      	str	r2, [r3, #0]
 8002eee:	605a      	str	r2, [r3, #4]
 8002ef0:	609a      	str	r2, [r3, #8]
 8002ef2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ef4:	1d3b      	adds	r3, r7, #4
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	601a      	str	r2, [r3, #0]
 8002efa:	605a      	str	r2, [r3, #4]
 8002efc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002efe:	4b27      	ldr	r3, [pc, #156]	@ (8002f9c <_ZL12MX_TIM8_Initv+0xbc>)
 8002f00:	4a27      	ldr	r2, [pc, #156]	@ (8002fa0 <_ZL12MX_TIM8_Initv+0xc0>)
 8002f02:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 240 - 1;
 8002f04:	4b25      	ldr	r3, [pc, #148]	@ (8002f9c <_ZL12MX_TIM8_Initv+0xbc>)
 8002f06:	22ef      	movs	r2, #239	@ 0xef
 8002f08:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f0a:	4b24      	ldr	r3, [pc, #144]	@ (8002f9c <_ZL12MX_TIM8_Initv+0xbc>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 40-1;
 8002f10:	4b22      	ldr	r3, [pc, #136]	@ (8002f9c <_ZL12MX_TIM8_Initv+0xbc>)
 8002f12:	2227      	movs	r2, #39	@ 0x27
 8002f14:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f16:	4b21      	ldr	r3, [pc, #132]	@ (8002f9c <_ZL12MX_TIM8_Initv+0xbc>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002f1c:	4b1f      	ldr	r3, [pc, #124]	@ (8002f9c <_ZL12MX_TIM8_Initv+0xbc>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f22:	4b1e      	ldr	r3, [pc, #120]	@ (8002f9c <_ZL12MX_TIM8_Initv+0xbc>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002f28:	481c      	ldr	r0, [pc, #112]	@ (8002f9c <_ZL12MX_TIM8_Initv+0xbc>)
 8002f2a:	f00c fa70 	bl	800f40e <HAL_TIM_Base_Init>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	bf14      	ite	ne
 8002f34:	2301      	movne	r3, #1
 8002f36:	2300      	moveq	r3, #0
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <_ZL12MX_TIM8_Initv+0x62>
  {
    Error_Handler();
 8002f3e:	f000 fcd1 	bl	80038e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f42:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f46:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002f48:	f107 0310 	add.w	r3, r7, #16
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	4813      	ldr	r0, [pc, #76]	@ (8002f9c <_ZL12MX_TIM8_Initv+0xbc>)
 8002f50:	f00c fc34 	bl	800f7bc <HAL_TIM_ConfigClockSource>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	bf14      	ite	ne
 8002f5a:	2301      	movne	r3, #1
 8002f5c:	2300      	moveq	r3, #0
 8002f5e:	b2db      	uxtb	r3, r3
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <_ZL12MX_TIM8_Initv+0x88>
  {
    Error_Handler();
 8002f64:	f000 fcbe 	bl	80038e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002f68:	2320      	movs	r3, #32
 8002f6a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f70:	2300      	movs	r3, #0
 8002f72:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002f74:	1d3b      	adds	r3, r7, #4
 8002f76:	4619      	mov	r1, r3
 8002f78:	4808      	ldr	r0, [pc, #32]	@ (8002f9c <_ZL12MX_TIM8_Initv+0xbc>)
 8002f7a:	f00c fe7d 	bl	800fc78 <HAL_TIMEx_MasterConfigSynchronization>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	bf14      	ite	ne
 8002f84:	2301      	movne	r3, #1
 8002f86:	2300      	moveq	r3, #0
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <_ZL12MX_TIM8_Initv+0xb2>
  {
    Error_Handler();
 8002f8e:	f000 fca9 	bl	80038e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002f92:	bf00      	nop
 8002f94:	3720      	adds	r7, #32
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	24001a00 	.word	0x24001a00
 8002fa0:	40010400 	.word	0x40010400

08002fa4 <_ZL13MX_TIM15_Initv>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b088      	sub	sp, #32
 8002fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002faa:	f107 0310 	add.w	r3, r7, #16
 8002fae:	2200      	movs	r2, #0
 8002fb0:	601a      	str	r2, [r3, #0]
 8002fb2:	605a      	str	r2, [r3, #4]
 8002fb4:	609a      	str	r2, [r3, #8]
 8002fb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fb8:	1d3b      	adds	r3, r7, #4
 8002fba:	2200      	movs	r2, #0
 8002fbc:	601a      	str	r2, [r3, #0]
 8002fbe:	605a      	str	r2, [r3, #4]
 8002fc0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8002fc2:	4b26      	ldr	r3, [pc, #152]	@ (800305c <_ZL13MX_TIM15_Initv+0xb8>)
 8002fc4:	4a26      	ldr	r2, [pc, #152]	@ (8003060 <_ZL13MX_TIM15_Initv+0xbc>)
 8002fc6:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 24000 - 1;
 8002fc8:	4b24      	ldr	r3, [pc, #144]	@ (800305c <_ZL13MX_TIM15_Initv+0xb8>)
 8002fca:	f645 52bf 	movw	r2, #23999	@ 0x5dbf
 8002fce:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fd0:	4b22      	ldr	r3, [pc, #136]	@ (800305c <_ZL13MX_TIM15_Initv+0xb8>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 100 - 1;
 8002fd6:	4b21      	ldr	r3, [pc, #132]	@ (800305c <_ZL13MX_TIM15_Initv+0xb8>)
 8002fd8:	2263      	movs	r2, #99	@ 0x63
 8002fda:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fdc:	4b1f      	ldr	r3, [pc, #124]	@ (800305c <_ZL13MX_TIM15_Initv+0xb8>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002fe2:	4b1e      	ldr	r3, [pc, #120]	@ (800305c <_ZL13MX_TIM15_Initv+0xb8>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fe8:	4b1c      	ldr	r3, [pc, #112]	@ (800305c <_ZL13MX_TIM15_Initv+0xb8>)
 8002fea:	2200      	movs	r2, #0
 8002fec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002fee:	481b      	ldr	r0, [pc, #108]	@ (800305c <_ZL13MX_TIM15_Initv+0xb8>)
 8002ff0:	f00c fa0d 	bl	800f40e <HAL_TIM_Base_Init>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	bf14      	ite	ne
 8002ffa:	2301      	movne	r3, #1
 8002ffc:	2300      	moveq	r3, #0
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <_ZL13MX_TIM15_Initv+0x64>
  {
    Error_Handler();
 8003004:	f000 fc6e 	bl	80038e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003008:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800300c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800300e:	f107 0310 	add.w	r3, r7, #16
 8003012:	4619      	mov	r1, r3
 8003014:	4811      	ldr	r0, [pc, #68]	@ (800305c <_ZL13MX_TIM15_Initv+0xb8>)
 8003016:	f00c fbd1 	bl	800f7bc <HAL_TIM_ConfigClockSource>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	bf14      	ite	ne
 8003020:	2301      	movne	r3, #1
 8003022:	2300      	moveq	r3, #0
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <_ZL13MX_TIM15_Initv+0x8a>
  {
    Error_Handler();
 800302a:	f000 fc5b 	bl	80038e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800302e:	2300      	movs	r3, #0
 8003030:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003032:	2300      	movs	r3, #0
 8003034:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8003036:	1d3b      	adds	r3, r7, #4
 8003038:	4619      	mov	r1, r3
 800303a:	4808      	ldr	r0, [pc, #32]	@ (800305c <_ZL13MX_TIM15_Initv+0xb8>)
 800303c:	f00c fe1c 	bl	800fc78 <HAL_TIMEx_MasterConfigSynchronization>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	bf14      	ite	ne
 8003046:	2301      	movne	r3, #1
 8003048:	2300      	moveq	r3, #0
 800304a:	b2db      	uxtb	r3, r3
 800304c:	2b00      	cmp	r3, #0
 800304e:	d001      	beq.n	8003054 <_ZL13MX_TIM15_Initv+0xb0>
  {
    Error_Handler();
 8003050:	f000 fc48 	bl	80038e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8003054:	bf00      	nop
 8003056:	3720      	adds	r7, #32
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	24001a4c 	.word	0x24001a4c
 8003060:	40014000 	.word	0x40014000

08003064 <_ZL22MX_USB_OTG_FS_PCD_Initv>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003068:	4b17      	ldr	r3, [pc, #92]	@ (80030c8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 800306a:	4a18      	ldr	r2, [pc, #96]	@ (80030cc <_ZL22MX_USB_OTG_FS_PCD_Initv+0x68>)
 800306c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800306e:	4b16      	ldr	r3, [pc, #88]	@ (80030c8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8003070:	2209      	movs	r2, #9
 8003072:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8003074:	4b14      	ldr	r3, [pc, #80]	@ (80030c8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8003076:	2202      	movs	r2, #2
 8003078:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800307a:	4b13      	ldr	r3, [pc, #76]	@ (80030c8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 800307c:	2200      	movs	r2, #0
 800307e:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8003080:	4b11      	ldr	r3, [pc, #68]	@ (80030c8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8003082:	2202      	movs	r2, #2
 8003084:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8003086:	4b10      	ldr	r3, [pc, #64]	@ (80030c8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8003088:	2200      	movs	r2, #0
 800308a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800308c:	4b0e      	ldr	r3, [pc, #56]	@ (80030c8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 800308e:	2200      	movs	r2, #0
 8003090:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8003092:	4b0d      	ldr	r3, [pc, #52]	@ (80030c8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 8003094:	2200      	movs	r2, #0
 8003096:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8003098:	4b0b      	ldr	r3, [pc, #44]	@ (80030c8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 800309a:	2200      	movs	r2, #0
 800309c:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800309e:	4b0a      	ldr	r3, [pc, #40]	@ (80030c8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 80030a0:	2200      	movs	r2, #0
 80030a2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80030a4:	4b08      	ldr	r3, [pc, #32]	@ (80030c8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 80030a6:	2200      	movs	r2, #0
 80030a8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80030aa:	4807      	ldr	r0, [pc, #28]	@ (80030c8 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x64>)
 80030ac:	f007 f9b6 	bl	800a41c <HAL_PCD_Init>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	bf14      	ite	ne
 80030b6:	2301      	movne	r3, #1
 80030b8:	2300      	moveq	r3, #0
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d001      	beq.n	80030c4 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>
  {
    Error_Handler();
 80030c0:	f000 fc10 	bl	80038e4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80030c4:	bf00      	nop
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	24001a98 	.word	0x24001a98
 80030cc:	40080000 	.word	0x40080000

080030d0 <_ZL12MX_BDMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_BDMA_Init(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_BDMA_CLK_ENABLE();
 80030d6:	4b0d      	ldr	r3, [pc, #52]	@ (800310c <_ZL12MX_BDMA_Initv+0x3c>)
 80030d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030dc:	4a0b      	ldr	r2, [pc, #44]	@ (800310c <_ZL12MX_BDMA_Initv+0x3c>)
 80030de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80030e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80030e6:	4b09      	ldr	r3, [pc, #36]	@ (800310c <_ZL12MX_BDMA_Initv+0x3c>)
 80030e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80030ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030f0:	607b      	str	r3, [r7, #4]
 80030f2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* BDMA_Channel0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BDMA_Channel0_IRQn, 5, 0);
 80030f4:	2200      	movs	r2, #0
 80030f6:	2105      	movs	r1, #5
 80030f8:	2081      	movs	r0, #129	@ 0x81
 80030fa:	f003 f97d 	bl	80063f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(BDMA_Channel0_IRQn);
 80030fe:	2081      	movs	r0, #129	@ 0x81
 8003100:	f003 f994 	bl	800642c <HAL_NVIC_EnableIRQ>

}
 8003104:	bf00      	nop
 8003106:	3708      	adds	r7, #8
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}
 800310c:	58024400 	.word	0x58024400

08003110 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003116:	4b21      	ldr	r3, [pc, #132]	@ (800319c <_ZL11MX_DMA_Initv+0x8c>)
 8003118:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800311c:	4a1f      	ldr	r2, [pc, #124]	@ (800319c <_ZL11MX_DMA_Initv+0x8c>)
 800311e:	f043 0301 	orr.w	r3, r3, #1
 8003122:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003126:	4b1d      	ldr	r3, [pc, #116]	@ (800319c <_ZL11MX_DMA_Initv+0x8c>)
 8003128:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800312c:	f003 0301 	and.w	r3, r3, #1
 8003130:	607b      	str	r3, [r7, #4]
 8003132:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8003134:	2200      	movs	r2, #0
 8003136:	2105      	movs	r1, #5
 8003138:	200b      	movs	r0, #11
 800313a:	f003 f95d 	bl	80063f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800313e:	200b      	movs	r0, #11
 8003140:	f003 f974 	bl	800642c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8003144:	2200      	movs	r2, #0
 8003146:	2105      	movs	r1, #5
 8003148:	200c      	movs	r0, #12
 800314a:	f003 f955 	bl	80063f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800314e:	200c      	movs	r0, #12
 8003150:	f003 f96c 	bl	800642c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8003154:	2200      	movs	r2, #0
 8003156:	2105      	movs	r1, #5
 8003158:	200d      	movs	r0, #13
 800315a:	f003 f94d 	bl	80063f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 800315e:	200d      	movs	r0, #13
 8003160:	f003 f964 	bl	800642c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8003164:	2200      	movs	r2, #0
 8003166:	2105      	movs	r1, #5
 8003168:	200e      	movs	r0, #14
 800316a:	f003 f945 	bl	80063f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 800316e:	200e      	movs	r0, #14
 8003170:	f003 f95c 	bl	800642c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8003174:	2200      	movs	r2, #0
 8003176:	2105      	movs	r1, #5
 8003178:	200f      	movs	r0, #15
 800317a:	f003 f93d 	bl	80063f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800317e:	200f      	movs	r0, #15
 8003180:	f003 f954 	bl	800642c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8003184:	2200      	movs	r2, #0
 8003186:	2105      	movs	r1, #5
 8003188:	2010      	movs	r0, #16
 800318a:	f003 f935 	bl	80063f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800318e:	2010      	movs	r0, #16
 8003190:	f003 f94c 	bl	800642c <HAL_NVIC_EnableIRQ>

}
 8003194:	bf00      	nop
 8003196:	3708      	adds	r7, #8
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	58024400 	.word	0x58024400

080031a0 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b08e      	sub	sp, #56	@ 0x38
 80031a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80031aa:	2200      	movs	r2, #0
 80031ac:	601a      	str	r2, [r3, #0]
 80031ae:	605a      	str	r2, [r3, #4]
 80031b0:	609a      	str	r2, [r3, #8]
 80031b2:	60da      	str	r2, [r3, #12]
 80031b4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80031b6:	4bc1      	ldr	r3, [pc, #772]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 80031b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031bc:	4abf      	ldr	r2, [pc, #764]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 80031be:	f043 0310 	orr.w	r3, r3, #16
 80031c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80031c6:	4bbd      	ldr	r3, [pc, #756]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 80031c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031cc:	f003 0310 	and.w	r3, r3, #16
 80031d0:	623b      	str	r3, [r7, #32]
 80031d2:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80031d4:	4bb9      	ldr	r3, [pc, #740]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 80031d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031da:	4ab8      	ldr	r2, [pc, #736]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 80031dc:	f043 0320 	orr.w	r3, r3, #32
 80031e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80031e4:	4bb5      	ldr	r3, [pc, #724]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 80031e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031ea:	f003 0320 	and.w	r3, r3, #32
 80031ee:	61fb      	str	r3, [r7, #28]
 80031f0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80031f2:	4bb2      	ldr	r3, [pc, #712]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 80031f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031f8:	4ab0      	ldr	r2, [pc, #704]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 80031fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80031fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003202:	4bae      	ldr	r3, [pc, #696]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 8003204:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003208:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800320c:	61bb      	str	r3, [r7, #24]
 800320e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003210:	4baa      	ldr	r3, [pc, #680]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 8003212:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003216:	4aa9      	ldr	r2, [pc, #676]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 8003218:	f043 0301 	orr.w	r3, r3, #1
 800321c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003220:	4ba6      	ldr	r3, [pc, #664]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 8003222:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	617b      	str	r3, [r7, #20]
 800322c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800322e:	4ba3      	ldr	r3, [pc, #652]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 8003230:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003234:	4aa1      	ldr	r2, [pc, #644]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 8003236:	f043 0304 	orr.w	r3, r3, #4
 800323a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800323e:	4b9f      	ldr	r3, [pc, #636]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 8003240:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003244:	f003 0304 	and.w	r3, r3, #4
 8003248:	613b      	str	r3, [r7, #16]
 800324a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800324c:	4b9b      	ldr	r3, [pc, #620]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 800324e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003252:	4a9a      	ldr	r2, [pc, #616]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 8003254:	f043 0302 	orr.w	r3, r3, #2
 8003258:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800325c:	4b97      	ldr	r3, [pc, #604]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 800325e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	60fb      	str	r3, [r7, #12]
 8003268:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800326a:	4b94      	ldr	r3, [pc, #592]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 800326c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003270:	4a92      	ldr	r2, [pc, #584]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 8003272:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003276:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800327a:	4b90      	ldr	r3, [pc, #576]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 800327c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003284:	60bb      	str	r3, [r7, #8]
 8003286:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003288:	4b8c      	ldr	r3, [pc, #560]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 800328a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800328e:	4a8b      	ldr	r2, [pc, #556]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 8003290:	f043 0308 	orr.w	r3, r3, #8
 8003294:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003298:	4b88      	ldr	r3, [pc, #544]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 800329a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800329e:	f003 0308 	and.w	r3, r3, #8
 80032a2:	607b      	str	r3, [r7, #4]
 80032a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80032a6:	4b85      	ldr	r3, [pc, #532]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 80032a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032ac:	4a83      	ldr	r2, [pc, #524]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 80032ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80032b6:	4b81      	ldr	r3, [pc, #516]	@ (80034bc <_ZL12MX_GPIO_Initv+0x31c>)
 80032b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80032bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032c0:	603b      	str	r3, [r7, #0]
 80032c2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, INTERCONN_RESET_Pin|INTERCONN_REQ_Pin, GPIO_PIN_RESET);
 80032c4:	2200      	movs	r2, #0
 80032c6:	2105      	movs	r1, #5
 80032c8:	487d      	ldr	r0, [pc, #500]	@ (80034c0 <_ZL12MX_GPIO_Initv+0x320>)
 80032ca:	f006 f92d 	bl	8009528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, FLASH_CS_4_Pin|EX_HEART_BEAT_Pin, GPIO_PIN_SET);
 80032ce:	2201      	movs	r2, #1
 80032d0:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80032d4:	487b      	ldr	r0, [pc, #492]	@ (80034c4 <_ZL12MX_GPIO_Initv+0x324>)
 80032d6:	f006 f927 	bl	8009528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CODEC_NRST_GPIO_Port, CODEC_NRST_Pin, GPIO_PIN_SET);
 80032da:	2201      	movs	r2, #1
 80032dc:	2120      	movs	r1, #32
 80032de:	487a      	ldr	r0, [pc, #488]	@ (80034c8 <_ZL12MX_GPIO_Initv+0x328>)
 80032e0:	f006 f922 	bl	8009528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_3_GPIO_Port, FLASH_CS_3_Pin, GPIO_PIN_SET);
 80032e4:	2201      	movs	r2, #1
 80032e6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80032ea:	4875      	ldr	r0, [pc, #468]	@ (80034c0 <_ZL12MX_GPIO_Initv+0x320>)
 80032ec:	f006 f91c 	bl	8009528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 80032f0:	2201      	movs	r2, #1
 80032f2:	2103      	movs	r1, #3
 80032f4:	4875      	ldr	r0, [pc, #468]	@ (80034cc <_ZL12MX_GPIO_Initv+0x32c>)
 80032f6:	f006 f917 	bl	8009528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin|FLASH_CS_2_Pin, GPIO_PIN_SET);
 80032fa:	2201      	movs	r2, #1
 80032fc:	f44f 4183 	mov.w	r1, #16768	@ 0x4180
 8003300:	4873      	ldr	r0, [pc, #460]	@ (80034d0 <_ZL12MX_GPIO_Initv+0x330>)
 8003302:	f006 f911 	bl	8009528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NERVE_NET_ACK_GPIO_Port, NERVE_NET_ACK_Pin, GPIO_PIN_RESET);
 8003306:	2200      	movs	r2, #0
 8003308:	2180      	movs	r1, #128	@ 0x80
 800330a:	4872      	ldr	r0, [pc, #456]	@ (80034d4 <_ZL12MX_GPIO_Initv+0x334>)
 800330c:	f006 f90c 	bl	8009528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_1_GPIO_Port, FLASH_CS_1_Pin, GPIO_PIN_SET);
 8003310:	2201      	movs	r2, #1
 8003312:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003316:	486f      	ldr	r0, [pc, #444]	@ (80034d4 <_ZL12MX_GPIO_Initv+0x334>)
 8003318:	f006 f906 	bl	8009528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, TIME_MARKER_1_Pin|TIME_MARKER_2_Pin|TIME_MARKER_3_Pin|TIME_MARKER_4_Pin, GPIO_PIN_RESET);
 800331c:	2200      	movs	r2, #0
 800331e:	210f      	movs	r1, #15
 8003320:	486d      	ldr	r0, [pc, #436]	@ (80034d8 <_ZL12MX_GPIO_Initv+0x338>)
 8003322:	f006 f901 	bl	8009528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SER_OUT_RCLK_GPIO_Port, SER_OUT_RCLK_Pin, GPIO_PIN_RESET);
 8003326:	2200      	movs	r2, #0
 8003328:	2180      	movs	r1, #128	@ 0x80
 800332a:	486c      	ldr	r0, [pc, #432]	@ (80034dc <_ZL12MX_GPIO_Initv+0x33c>)
 800332c:	f006 f8fc 	bl	8009528 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : INTERCONN_RESET_Pin INTERCONN_REQ_Pin */
  GPIO_InitStruct.Pin = INTERCONN_RESET_Pin|INTERCONN_REQ_Pin;
 8003330:	2305      	movs	r3, #5
 8003332:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003334:	2301      	movs	r3, #1
 8003336:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003338:	2301      	movs	r3, #1
 800333a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800333c:	2301      	movs	r3, #1
 800333e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003340:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003344:	4619      	mov	r1, r3
 8003346:	485e      	ldr	r0, [pc, #376]	@ (80034c0 <_ZL12MX_GPIO_Initv+0x320>)
 8003348:	f005 ff3e 	bl	80091c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : INTERCONN_ACK_Pin */
  GPIO_InitStruct.Pin = INTERCONN_ACK_Pin;
 800334c:	2302      	movs	r3, #2
 800334e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003350:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8003354:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003356:	2300      	movs	r3, #0
 8003358:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(INTERCONN_ACK_GPIO_Port, &GPIO_InitStruct);
 800335a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800335e:	4619      	mov	r1, r3
 8003360:	4857      	ldr	r0, [pc, #348]	@ (80034c0 <_ZL12MX_GPIO_Initv+0x320>)
 8003362:	f005 ff31 	bl	80091c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_CS_4_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_4_Pin;
 8003366:	2320      	movs	r3, #32
 8003368:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800336a:	2301      	movs	r3, #1
 800336c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800336e:	2300      	movs	r3, #0
 8003370:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003372:	2301      	movs	r3, #1
 8003374:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FLASH_CS_4_GPIO_Port, &GPIO_InitStruct);
 8003376:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800337a:	4619      	mov	r1, r3
 800337c:	4851      	ldr	r0, [pc, #324]	@ (80034c4 <_ZL12MX_GPIO_Initv+0x324>)
 800337e:	f005 ff23 	bl	80091c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CODEC_NRST_Pin */
  GPIO_InitStruct.Pin = CODEC_NRST_Pin;
 8003382:	2320      	movs	r3, #32
 8003384:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003386:	2301      	movs	r3, #1
 8003388:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800338a:	2301      	movs	r3, #1
 800338c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800338e:	2301      	movs	r3, #1
 8003390:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(CODEC_NRST_GPIO_Port, &GPIO_InitStruct);
 8003392:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003396:	4619      	mov	r1, r3
 8003398:	484b      	ldr	r0, [pc, #300]	@ (80034c8 <_ZL12MX_GPIO_Initv+0x328>)
 800339a:	f005 ff15 	bl	80091c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_CS_3_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_3_Pin;
 800339e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80033a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033a4:	2301      	movs	r3, #1
 80033a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a8:	2300      	movs	r3, #0
 80033aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80033ac:	2301      	movs	r3, #1
 80033ae:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FLASH_CS_3_GPIO_Port, &GPIO_InitStruct);
 80033b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033b4:	4619      	mov	r1, r3
 80033b6:	4842      	ldr	r0, [pc, #264]	@ (80034c0 <_ZL12MX_GPIO_Initv+0x320>)
 80033b8:	f005 ff06 	bl	80091c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : STATUS_LED_4_Pin STATUS_LED_3_Pin */
  GPIO_InitStruct.Pin = STATUS_LED_4_Pin|STATUS_LED_3_Pin;
 80033bc:	2303      	movs	r3, #3
 80033be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80033c0:	2311      	movs	r3, #17
 80033c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c4:	2300      	movs	r3, #0
 80033c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033c8:	2300      	movs	r3, #0
 80033ca:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80033cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033d0:	4619      	mov	r1, r3
 80033d2:	483e      	ldr	r0, [pc, #248]	@ (80034cc <_ZL12MX_GPIO_Initv+0x32c>)
 80033d4:	f005 fef8 	bl	80091c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : STATUS_LED_2_Pin STATUS_LED_1_Pin */
  GPIO_InitStruct.Pin = STATUS_LED_2_Pin|STATUS_LED_1_Pin;
 80033d8:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80033dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80033de:	2311      	movs	r3, #17
 80033e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e2:	2300      	movs	r3, #0
 80033e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033e6:	2300      	movs	r3, #0
 80033e8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80033ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033ee:	4619      	mov	r1, r3
 80033f0:	4837      	ldr	r0, [pc, #220]	@ (80034d0 <_ZL12MX_GPIO_Initv+0x330>)
 80033f2:	f005 fee9 	bl	80091c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_CS_2_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_2_Pin;
 80033f6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80033fa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033fc:	2301      	movs	r3, #1
 80033fe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003400:	2300      	movs	r3, #0
 8003402:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003404:	2301      	movs	r3, #1
 8003406:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FLASH_CS_2_GPIO_Port, &GPIO_InitStruct);
 8003408:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800340c:	4619      	mov	r1, r3
 800340e:	4830      	ldr	r0, [pc, #192]	@ (80034d0 <_ZL12MX_GPIO_Initv+0x330>)
 8003410:	f005 feda 	bl	80091c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : NERVE_NET_RESET_Pin NERVE_NET_REQ_Pin */
  GPIO_InitStruct.Pin = NERVE_NET_RESET_Pin|NERVE_NET_REQ_Pin;
 8003414:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003418:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800341a:	2300      	movs	r3, #0
 800341c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800341e:	2300      	movs	r3, #0
 8003420:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003422:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003426:	4619      	mov	r1, r3
 8003428:	482d      	ldr	r0, [pc, #180]	@ (80034e0 <_ZL12MX_GPIO_Initv+0x340>)
 800342a:	f005 fecd 	bl	80091c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : NERVE_NET_ACK_Pin FLASH_CS_1_Pin */
  GPIO_InitStruct.Pin = NERVE_NET_ACK_Pin|FLASH_CS_1_Pin;
 800342e:	f44f 6390 	mov.w	r3, #1152	@ 0x480
 8003432:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003434:	2301      	movs	r3, #1
 8003436:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003438:	2300      	movs	r3, #0
 800343a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 800343c:	2301      	movs	r3, #1
 800343e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003440:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003444:	4619      	mov	r1, r3
 8003446:	4823      	ldr	r0, [pc, #140]	@ (80034d4 <_ZL12MX_GPIO_Initv+0x334>)
 8003448:	f005 febe 	bl	80091c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : EX_HEART_BEAT_Pin */
  GPIO_InitStruct.Pin = EX_HEART_BEAT_Pin;
 800344c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003450:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8003452:	2311      	movs	r3, #17
 8003454:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003456:	2300      	movs	r3, #0
 8003458:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800345a:	2300      	movs	r3, #0
 800345c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(EX_HEART_BEAT_GPIO_Port, &GPIO_InitStruct);
 800345e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003462:	4619      	mov	r1, r3
 8003464:	4817      	ldr	r0, [pc, #92]	@ (80034c4 <_ZL12MX_GPIO_Initv+0x324>)
 8003466:	f005 feaf 	bl	80091c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TIME_MARKER_1_Pin TIME_MARKER_2_Pin TIME_MARKER_4_Pin */
  GPIO_InitStruct.Pin = TIME_MARKER_1_Pin|TIME_MARKER_2_Pin|TIME_MARKER_4_Pin;
 800346a:	230b      	movs	r3, #11
 800346c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800346e:	2301      	movs	r3, #1
 8003470:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003472:	2300      	movs	r3, #0
 8003474:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003476:	2302      	movs	r3, #2
 8003478:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800347a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800347e:	4619      	mov	r1, r3
 8003480:	4815      	ldr	r0, [pc, #84]	@ (80034d8 <_ZL12MX_GPIO_Initv+0x338>)
 8003482:	f005 fea1 	bl	80091c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : TIME_MARKER_3_Pin */
  GPIO_InitStruct.Pin = TIME_MARKER_3_Pin;
 8003486:	2304      	movs	r3, #4
 8003488:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800348a:	2301      	movs	r3, #1
 800348c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800348e:	2300      	movs	r3, #0
 8003490:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003492:	2300      	movs	r3, #0
 8003494:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(TIME_MARKER_3_GPIO_Port, &GPIO_InitStruct);
 8003496:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800349a:	4619      	mov	r1, r3
 800349c:	480e      	ldr	r0, [pc, #56]	@ (80034d8 <_ZL12MX_GPIO_Initv+0x338>)
 800349e:	f005 fe93 	bl	80091c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SER_OUT_RCLK_Pin */
  GPIO_InitStruct.Pin = SER_OUT_RCLK_Pin;
 80034a2:	2380      	movs	r3, #128	@ 0x80
 80034a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034a6:	2301      	movs	r3, #1
 80034a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034aa:	2300      	movs	r3, #0
 80034ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034ae:	2300      	movs	r3, #0
 80034b0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(SER_OUT_RCLK_GPIO_Port, &GPIO_InitStruct);
 80034b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80034b6:	4619      	mov	r1, r3
 80034b8:	e014      	b.n	80034e4 <_ZL12MX_GPIO_Initv+0x344>
 80034ba:	bf00      	nop
 80034bc:	58024400 	.word	0x58024400
 80034c0:	58021400 	.word	0x58021400
 80034c4:	58020000 	.word	0x58020000
 80034c8:	58020800 	.word	0x58020800
 80034cc:	58021800 	.word	0x58021800
 80034d0:	58021000 	.word	0x58021000
 80034d4:	58021c00 	.word	0x58021c00
 80034d8:	58020c00 	.word	0x58020c00
 80034dc:	58022000 	.word	0x58022000
 80034e0:	58020400 	.word	0x58020400
 80034e4:	4807      	ldr	r0, [pc, #28]	@ (8003504 <_ZL12MX_GPIO_Initv+0x364>)
 80034e6:	f005 fe6f 	bl	80091c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(INTERCONN_ACK_EXTI_IRQn, 5, 0);
 80034ea:	2200      	movs	r2, #0
 80034ec:	2105      	movs	r1, #5
 80034ee:	2007      	movs	r0, #7
 80034f0:	f002 ff82 	bl	80063f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(INTERCONN_ACK_EXTI_IRQn);
 80034f4:	2007      	movs	r0, #7
 80034f6:	f002 ff99 	bl	800642c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80034fa:	bf00      	nop
 80034fc:	3738      	adds	r7, #56	@ 0x38
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	58022000 	.word	0x58022000

08003508 <_ZN12CasualNoises20NerveNetMasterThreadC1Ev>:

class NerveNetMasterThread final
{
public:

	 NerveNetMasterThread() = default;
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2200      	movs	r2, #0
 8003514:	615a      	str	r2, [r3, #20]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2201      	movs	r2, #1
 800351a:	619a      	str	r2, [r3, #24]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2202      	movs	r2, #2
 8003520:	61da      	str	r2, [r3, #28]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	621a      	str	r2, [r3, #32]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2201      	movs	r2, #1
 800352c:	625a      	str	r2, [r3, #36]	@ 0x24
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	629a      	str	r2, [r3, #40]	@ 0x28
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2200      	movs	r2, #0
 8003538:	62da      	str	r2, [r3, #44]	@ 0x2c
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	2200      	movs	r2, #0
 800353e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2200      	movs	r2, #0
 8003544:	635a      	str	r2, [r3, #52]	@ 0x34
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	639a      	str	r2, [r3, #56]	@ 0x38
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2200      	movs	r2, #0
 8003558:	641a      	str	r2, [r3, #64]	@ 0x40
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2200      	movs	r2, #0
 8003566:	649a      	str	r2, [r3, #72]	@ 0x48
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	2200      	movs	r2, #0
 800356c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	651a      	str	r2, [r3, #80]	@ 0x50
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2200      	movs	r2, #0
 8003582:	659a      	str	r2, [r3, #88]	@ 0x58
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	65da      	str	r2, [r3, #92]	@ 0x5c
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2200      	movs	r2, #0
 800358e:	661a      	str	r2, [r3, #96]	@ 0x60
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	4618      	mov	r0, r3
 8003594:	370c      	adds	r7, #12
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr
	...

080035a0 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b090      	sub	sp, #64	@ 0x40
 80035a4:	af02      	add	r7, sp, #8
 80035a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	// Sweep the status led's as a sign of live...
	displayStatus((eStatusCodes)0x01);
 80035a8:	2001      	movs	r0, #1
 80035aa:	f7fe ff17 	bl	80023dc <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 80035ae:	2064      	movs	r0, #100	@ 0x64
 80035b0:	f00d f836 	bl	8010620 <osDelay>
	displayStatus((eStatusCodes)0x02);
 80035b4:	2002      	movs	r0, #2
 80035b6:	f7fe ff11 	bl	80023dc <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 80035ba:	2064      	movs	r0, #100	@ 0x64
 80035bc:	f00d f830 	bl	8010620 <osDelay>
	displayStatus((eStatusCodes)0x04);
 80035c0:	2004      	movs	r0, #4
 80035c2:	f7fe ff0b 	bl	80023dc <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 80035c6:	2064      	movs	r0, #100	@ 0x64
 80035c8:	f00d f82a 	bl	8010620 <osDelay>
	displayStatus((eStatusCodes)0x08);
 80035cc:	2008      	movs	r0, #8
 80035ce:	f7fe ff05 	bl	80023dc <_Z13displayStatus12eStatusCodes>
	osDelay(100);
 80035d2:	2064      	movs	r0, #100	@ 0x64
 80035d4:	f00d f824 	bl	8010620 <osDelay>
	displayStatus(scStartingUp);
 80035d8:	2001      	movs	r0, #1
 80035da:	f7fe feff 	bl	80023dc <_Z13displayStatus12eStatusCodes>

    // Get the amount of free heap memory
    size_t xFreeHeapSize = xPortGetFreeHeapSize();
 80035de:	f00f ff27 	bl	8013430 <xPortGetFreeHeapSize>
 80035e2:	6338      	str	r0, [r7, #48]	@ 0x30
    UNUSED(xFreeHeapSize);

    // Create a trigger thread to toggle TimeMarker_1
	TaskHandle_t xHandle;
	BaseType_t res = xTaskCreate(CasualNoises::TriggerThread, "TriggerThread", 32, nullptr,
 80035e4:	f107 031c 	add.w	r3, r7, #28
 80035e8:	9301      	str	r3, [sp, #4]
 80035ea:	2301      	movs	r3, #1
 80035ec:	9300      	str	r3, [sp, #0]
 80035ee:	2300      	movs	r3, #0
 80035f0:	2220      	movs	r2, #32
 80035f2:	4981      	ldr	r1, [pc, #516]	@ (80037f8 <_Z16StartDefaultTaskPv+0x258>)
 80035f4:	4881      	ldr	r0, [pc, #516]	@ (80037fc <_Z16StartDefaultTaskPv+0x25c>)
 80035f6:	f00e f865 	bl	80116c4 <xTaskCreate>
 80035fa:	62f8      	str	r0, [r7, #44]	@ 0x2c
			TRIGGER_THREAD_PRIORITY, &xHandle);

	// Get a I2S driver for the CS4270
	static CasualNoises::CS4270_DriverParams codecParams;
	codecParams.codecResetPort 	= CODEC_NRST_GPIO_Port;
 80035fc:	4b80      	ldr	r3, [pc, #512]	@ (8003800 <_Z16StartDefaultTaskPv+0x260>)
 80035fe:	4a81      	ldr	r2, [pc, #516]	@ (8003804 <_Z16StartDefaultTaskPv+0x264>)
 8003600:	601a      	str	r2, [r3, #0]
	codecParams.codecResetPin	= CODEC_NRST_Pin;
 8003602:	4b7f      	ldr	r3, [pc, #508]	@ (8003800 <_Z16StartDefaultTaskPv+0x260>)
 8003604:	2220      	movs	r2, #32
 8003606:	809a      	strh	r2, [r3, #4]
	codecParams.hi2cHandle		= &hi2c4;
 8003608:	4b7d      	ldr	r3, [pc, #500]	@ (8003800 <_Z16StartDefaultTaskPv+0x260>)
 800360a:	4a7f      	ldr	r2, [pc, #508]	@ (8003808 <_Z16StartDefaultTaskPv+0x268>)
 800360c:	609a      	str	r2, [r3, #8]
	CasualNoises::Codec_Driver& codecDriverPtr = CasualNoises::CS4270_Driver::CreateDriver(codecParams);
 800360e:	487c      	ldr	r0, [pc, #496]	@ (8003800 <_Z16StartDefaultTaskPv+0x260>)
 8003610:	f7fe fdac 	bl	800216c <_ZN12CasualNoises13CS4270_Driver12CreateDriverERNS_19CS4270_DriverParamsE>
 8003614:	62b8      	str	r0, [r7, #40]	@ 0x28
	HAL_StatusTypeDef success = codecDriverPtr.initializeCodec();
 8003616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800361e:	4798      	blx	r3
 8003620:	4603      	mov	r3, r0
 8003622:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (success != HAL_OK)
 8003626:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800362a:	2b00      	cmp	r3, #0
 800362c:	d002      	beq.n	8003634 <_Z16StartDefaultTaskPv+0x94>
		CN_ReportFault(eErrorCodes::CS4270_DriverError);
 800362e:	2007      	movs	r0, #7
 8003630:	f7fe fd56 	bl	80020e0 <_ZL14CN_ReportFault11eErrorCodes>

	// Synth engine parameters & default settings
	CasualNoises::tSynthEngineParams synthEngineParams;
	memset(&synthEngineParams, 0, sizeof(CasualNoises::tSynthEngineParams));
 8003634:	f107 0314 	add.w	r3, r7, #20
 8003638:	2208      	movs	r2, #8
 800363a:	2100      	movs	r1, #0
 800363c:	4618      	mov	r0, r3
 800363e:	f010 ff9f 	bl	8014580 <memset>
	synthEngineParams.frequency = 110.0;
 8003642:	4b72      	ldr	r3, [pc, #456]	@ (800380c <_Z16StartDefaultTaskPv+0x26c>)
 8003644:	617b      	str	r3, [r7, #20]
	synthEngineParams.bmp		= 60.0;
 8003646:	4b72      	ldr	r3, [pc, #456]	@ (8003810 <_Z16StartDefaultTaskPv+0x270>)
 8003648:	61bb      	str	r3, [r7, #24]
	// Create a UI thread and run it
	// Note, part of the UI_ThreadData is filled in by the UI thread when starting up
//	void ( *nerveNetCallBackPtr ) ( CasualNoises::sNerveNetData* ) = nullptr;
	static CasualNoises::sNorthSideEngineParams engineParams;
	// ... NVM Driver settings
	engineParams.nvmDriverInitData.noOfDevices				= 4;
 800364a:	4b72      	ldr	r3, [pc, #456]	@ (8003814 <_Z16StartDefaultTaskPv+0x274>)
 800364c:	2204      	movs	r2, #4
 800364e:	801a      	strh	r2, [r3, #0]
	engineParams.nvmDriverInitData.hspix_ptr				= &hspi2;
 8003650:	4b70      	ldr	r3, [pc, #448]	@ (8003814 <_Z16StartDefaultTaskPv+0x274>)
 8003652:	4a71      	ldr	r2, [pc, #452]	@ (8003818 <_Z16StartDefaultTaskPv+0x278>)
 8003654:	635a      	str	r2, [r3, #52]	@ 0x34
	engineParams.nvmDriverInitData.deviceSelectPorts[0]		= FLASH_CS_1_GPIO_Port;
 8003656:	4b6f      	ldr	r3, [pc, #444]	@ (8003814 <_Z16StartDefaultTaskPv+0x274>)
 8003658:	4a70      	ldr	r2, [pc, #448]	@ (800381c <_Z16StartDefaultTaskPv+0x27c>)
 800365a:	605a      	str	r2, [r3, #4]
	engineParams.nvmDriverInitData.deviceSelectPins[0]		= FLASH_CS_1_Pin;
 800365c:	4b6d      	ldr	r3, [pc, #436]	@ (8003814 <_Z16StartDefaultTaskPv+0x274>)
 800365e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003662:	849a      	strh	r2, [r3, #36]	@ 0x24
	engineParams.nvmDriverInitData.deviceSelectPorts[1]		= FLASH_CS_2_GPIO_Port;
 8003664:	4b6b      	ldr	r3, [pc, #428]	@ (8003814 <_Z16StartDefaultTaskPv+0x274>)
 8003666:	4a6e      	ldr	r2, [pc, #440]	@ (8003820 <_Z16StartDefaultTaskPv+0x280>)
 8003668:	609a      	str	r2, [r3, #8]
	engineParams.nvmDriverInitData.deviceSelectPins[1]		= FLASH_CS_2_Pin;
 800366a:	4b6a      	ldr	r3, [pc, #424]	@ (8003814 <_Z16StartDefaultTaskPv+0x274>)
 800366c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003670:	84da      	strh	r2, [r3, #38]	@ 0x26
	engineParams.nvmDriverInitData.deviceSelectPorts[2]		= FLASH_CS_3_GPIO_Port;
 8003672:	4b68      	ldr	r3, [pc, #416]	@ (8003814 <_Z16StartDefaultTaskPv+0x274>)
 8003674:	4a6b      	ldr	r2, [pc, #428]	@ (8003824 <_Z16StartDefaultTaskPv+0x284>)
 8003676:	60da      	str	r2, [r3, #12]
	engineParams.nvmDriverInitData.deviceSelectPins[2]		= FLASH_CS_3_Pin;
 8003678:	4b66      	ldr	r3, [pc, #408]	@ (8003814 <_Z16StartDefaultTaskPv+0x274>)
 800367a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800367e:	851a      	strh	r2, [r3, #40]	@ 0x28
	engineParams.nvmDriverInitData.deviceSelectPorts[3]		= FLASH_CS_4_GPIO_Port;
 8003680:	4b64      	ldr	r3, [pc, #400]	@ (8003814 <_Z16StartDefaultTaskPv+0x274>)
 8003682:	4a69      	ldr	r2, [pc, #420]	@ (8003828 <_Z16StartDefaultTaskPv+0x288>)
 8003684:	611a      	str	r2, [r3, #16]
	engineParams.nvmDriverInitData.deviceSelectPins[3]		= FLASH_CS_4_Pin;
 8003686:	4b63      	ldr	r3, [pc, #396]	@ (8003814 <_Z16StartDefaultTaskPv+0x274>)
 8003688:	2220      	movs	r2, #32
 800368a:	855a      	strh	r2, [r3, #42]	@ 0x2a
	// ... Synth engine params
	uiData.synthEngineParamsPtr							= &synthEngineParams;
	// ... NerveNet data call back handler
	uiData.nerveNetCallBackPtr   						= &nerveNetCallBackPtr;
*/
	res = CasualNoises::StartNorthSideEngineThread ( &engineParams );
 800368c:	4861      	ldr	r0, [pc, #388]	@ (8003814 <_Z16StartDefaultTaskPv+0x274>)
 800368e:	f010 f919 	bl	80138c4 <_ZN12CasualNoises26StartNorthSideEngineThreadEPNS_22sNorthSideEngineParamsE>
 8003692:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (res != pdPASS)
 8003694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003696:	2b01      	cmp	r3, #1
 8003698:	d006      	beq.n	80036a8 <_Z16StartDefaultTaskPv+0x108>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 800369a:	2002      	movs	r0, #2
 800369c:	f7fe fd20 	bl	80020e0 <_ZL14CN_ReportFault11eErrorCodes>

	// Wait until GUI thread is running
	while ( ! CasualNoises::gYellowPages.gEngineThreadRunning )
 80036a0:	e002      	b.n	80036a8 <_Z16StartDefaultTaskPv+0x108>
		vTaskDelay ( pdMS_TO_TICKS ( 10 ) );
 80036a2:	200a      	movs	r0, #10
 80036a4:	f00e f96c 	bl	8011980 <vTaskDelay>
	while ( ! CasualNoises::gYellowPages.gEngineThreadRunning )
 80036a8:	4b60      	ldr	r3, [pc, #384]	@ (800382c <_Z16StartDefaultTaskPv+0x28c>)
 80036aa:	7a1b      	ldrb	r3, [r3, #8]
 80036ac:	f083 0301 	eor.w	r3, r3, #1
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1f5      	bne.n	80036a2 <_Z16StartDefaultTaskPv+0x102>

	// Start event handler thread
	CasualNoises::EventHandlerThread::sEventHandlerThreadData eventHandlerData;
	eventHandlerData.TimerHandle 			= &htim15;
 80036b6:	4b5e      	ldr	r3, [pc, #376]	@ (8003830 <_Z16StartDefaultTaskPv+0x290>)
 80036b8:	60fb      	str	r3, [r7, #12]
	eventHandlerData.SynthEngineParamsPtr	= &synthEngineParams;
 80036ba:	f107 0314 	add.w	r3, r7, #20
 80036be:	613b      	str	r3, [r7, #16]
	res = CasualNoises::EventHandlerThread::StartEventHandlerThread(&eventHandlerData);
 80036c0:	f107 030c 	add.w	r3, r7, #12
 80036c4:	4618      	mov	r0, r3
 80036c6:	f010 f8a5 	bl	8013814 <_ZN12CasualNoises18EventHandlerThread23StartEventHandlerThreadEPNS0_23sEventHandlerThreadDataE>
 80036ca:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (res != pdPASS)
 80036cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d002      	beq.n	80036d8 <_Z16StartDefaultTaskPv+0x138>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 80036d2:	2002      	movs	r0, #2
 80036d4:	f7fe fd04 	bl	80020e0 <_ZL14CN_ReportFault11eErrorCodes>
	res = CasualNoises::startADC_Thread((void *)&ADC_ThreadData, &xADC_ThreadHandle);
	if (res != pdPASS)
		CN_ReportFault(eErrorCodes::UI_ThreadError);
*/
	// There are no NerveNet threads running
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i)
 80036d8:	2300      	movs	r3, #0
 80036da:	637b      	str	r3, [r7, #52]	@ 0x34
 80036dc:	e007      	b.n	80036ee <_Z16StartDefaultTaskPv+0x14e>
		gNerveNetMasterThreadPtr[i] = nullptr;
 80036de:	4a55      	ldr	r2, [pc, #340]	@ (8003834 <_Z16StartDefaultTaskPv+0x294>)
 80036e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036e2:	2100      	movs	r1, #0
 80036e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_MASTER_THREADS; ++i)
 80036e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036ea:	3301      	adds	r3, #1
 80036ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80036ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d0f4      	beq.n	80036de <_Z16StartDefaultTaskPv+0x13e>
	for (uint32_t i = 0; i < MAX_NO_OF_NERVENET_SLAVE_THREADS; ++i)
 80036f4:	2300      	movs	r3, #0
 80036f6:	623b      	str	r3, [r7, #32]
 80036f8:	bf00      	nop
		gNerveNetSlaveThreadPtr[i] = nullptr;

	// Start NerveNet master thread
	static CasualNoises::sNerveNetThreadData nerveNetThreadData;
	memset(&nerveNetThreadData, 0x00, sizeof(CasualNoises::sNerveNetThreadData));
 80036fa:	2234      	movs	r2, #52	@ 0x34
 80036fc:	2100      	movs	r1, #0
 80036fe:	484e      	ldr	r0, [pc, #312]	@ (8003838 <_Z16StartDefaultTaskPv+0x298>)
 8003700:	f010 ff3e 	bl	8014580 <memset>
	nerveNetThreadData.NerveNetThreadNo			= 0;
 8003704:	4b4c      	ldr	r3, [pc, #304]	@ (8003838 <_Z16StartDefaultTaskPv+0x298>)
 8003706:	2200      	movs	r2, #0
 8003708:	801a      	strh	r2, [r3, #0]
	nerveNetThreadData.NerveNet_REQ_Port		= INTERCONN_REQ_GPIO_Port;
 800370a:	4b4b      	ldr	r3, [pc, #300]	@ (8003838 <_Z16StartDefaultTaskPv+0x298>)
 800370c:	4a45      	ldr	r2, [pc, #276]	@ (8003824 <_Z16StartDefaultTaskPv+0x284>)
 800370e:	605a      	str	r2, [r3, #4]
	nerveNetThreadData.NerveNet_REQ_Pin			= INTERCONN_REQ_Pin;
 8003710:	4b49      	ldr	r3, [pc, #292]	@ (8003838 <_Z16StartDefaultTaskPv+0x298>)
 8003712:	2204      	movs	r2, #4
 8003714:	811a      	strh	r2, [r3, #8]
	nerveNetThreadData.NerveNet_ACK_Port		= INTERCONN_ACK_GPIO_Port;
 8003716:	4b48      	ldr	r3, [pc, #288]	@ (8003838 <_Z16StartDefaultTaskPv+0x298>)
 8003718:	4a42      	ldr	r2, [pc, #264]	@ (8003824 <_Z16StartDefaultTaskPv+0x284>)
 800371a:	60da      	str	r2, [r3, #12]
	nerveNetThreadData.NerveNet_ACK_Pin			= INTERCONN_ACK_Pin;
 800371c:	4b46      	ldr	r3, [pc, #280]	@ (8003838 <_Z16StartDefaultTaskPv+0x298>)
 800371e:	2202      	movs	r2, #2
 8003720:	821a      	strh	r2, [r3, #16]
	nerveNetThreadData.NerveNet_RESET_Port		= INTERCONN_RESET_GPIO_Port;
 8003722:	4b45      	ldr	r3, [pc, #276]	@ (8003838 <_Z16StartDefaultTaskPv+0x298>)
 8003724:	4a3f      	ldr	r2, [pc, #252]	@ (8003824 <_Z16StartDefaultTaskPv+0x284>)
 8003726:	615a      	str	r2, [r3, #20]
	nerveNetThreadData.NerveNet_RESET_Pin		= INTERCONN_RESET_Pin;
 8003728:	4b43      	ldr	r3, [pc, #268]	@ (8003838 <_Z16StartDefaultTaskPv+0x298>)
 800372a:	2201      	movs	r2, #1
 800372c:	831a      	strh	r2, [r3, #24]
	nerveNetThreadData.NerveNet_SPI_Ptr			= &hspi5;
 800372e:	4b42      	ldr	r3, [pc, #264]	@ (8003838 <_Z16StartDefaultTaskPv+0x298>)
 8003730:	4a42      	ldr	r2, [pc, #264]	@ (800383c <_Z16StartDefaultTaskPv+0x29c>)
 8003732:	61da      	str	r2, [r3, #28]
	nerveNetThreadData.NerveNetThreadQueue		= &CasualNoises::gYellowPages.gNerveNetMasterThreadQueueHandle;
 8003734:	4b40      	ldr	r3, [pc, #256]	@ (8003838 <_Z16StartDefaultTaskPv+0x298>)
 8003736:	4a42      	ldr	r2, [pc, #264]	@ (8003840 <_Z16StartDefaultTaskPv+0x2a0>)
 8003738:	621a      	str	r2, [r3, #32]
	nerveNetThreadData.NerveNetRunningFlagPtr	= &CasualNoises::gYellowPages.gNetMasterThreadRunning;
 800373a:	4b3f      	ldr	r3, [pc, #252]	@ (8003838 <_Z16StartDefaultTaskPv+0x298>)
 800373c:	4a41      	ldr	r2, [pc, #260]	@ (8003844 <_Z16StartDefaultTaskPv+0x2a4>)
 800373e:	625a      	str	r2, [r3, #36]	@ 0x24
	static TaskHandle_t xHandlePtr;
	static CasualNoises::NerveNetMasterThread nerveNetMasterThread;
 8003740:	4b41      	ldr	r3, [pc, #260]	@ (8003848 <_Z16StartDefaultTaskPv+0x2a8>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f3bf 8f5b 	dmb	ish
 8003748:	f003 0301 	and.w	r3, r3, #1
 800374c:	2b00      	cmp	r3, #0
 800374e:	bf0c      	ite	eq
 8003750:	2301      	moveq	r3, #1
 8003752:	2300      	movne	r3, #0
 8003754:	b2db      	uxtb	r3, r3
 8003756:	2b00      	cmp	r3, #0
 8003758:	d010      	beq.n	800377c <_Z16StartDefaultTaskPv+0x1dc>
 800375a:	483b      	ldr	r0, [pc, #236]	@ (8003848 <_Z16StartDefaultTaskPv+0x2a8>)
 800375c:	f010 f8f9 	bl	8013952 <__cxa_guard_acquire>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	bf14      	ite	ne
 8003766:	2301      	movne	r3, #1
 8003768:	2300      	moveq	r3, #0
 800376a:	b2db      	uxtb	r3, r3
 800376c:	2b00      	cmp	r3, #0
 800376e:	d005      	beq.n	800377c <_Z16StartDefaultTaskPv+0x1dc>
 8003770:	4836      	ldr	r0, [pc, #216]	@ (800384c <_Z16StartDefaultTaskPv+0x2ac>)
 8003772:	f7ff fec9 	bl	8003508 <_ZN12CasualNoises20NerveNetMasterThreadC1Ev>
 8003776:	4834      	ldr	r0, [pc, #208]	@ (8003848 <_Z16StartDefaultTaskPv+0x2a8>)
 8003778:	f010 f8f7 	bl	801396a <__cxa_guard_release>
	res = CasualNoises::startNerveNetMasterThread(&nerveNetMasterThread, &nerveNetThreadData, &xHandlePtr);
 800377c:	4a34      	ldr	r2, [pc, #208]	@ (8003850 <_Z16StartDefaultTaskPv+0x2b0>)
 800377e:	492e      	ldr	r1, [pc, #184]	@ (8003838 <_Z16StartDefaultTaskPv+0x298>)
 8003780:	4832      	ldr	r0, [pc, #200]	@ (800384c <_Z16StartDefaultTaskPv+0x2ac>)
 8003782:	f7fd fdb5 	bl	80012f0 <_ZN12CasualNoises25startNerveNetMasterThreadEPNS_20NerveNetMasterThreadEPvPP19tskTaskControlBlock>
 8003786:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (res != pdPASS)
 8003788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800378a:	2b01      	cmp	r3, #1
 800378c:	d002      	beq.n	8003794 <_Z16StartDefaultTaskPv+0x1f4>
		CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 800378e:	2004      	movs	r0, #4
 8003790:	f7fe fca6 	bl	80020e0 <_ZL14CN_ReportFault11eErrorCodes>
	CasualNoises::gYellowPages.gNerveNetMasterThreadTaskHandle 	= xHandlePtr;
 8003794:	4b2e      	ldr	r3, [pc, #184]	@ (8003850 <_Z16StartDefaultTaskPv+0x2b0>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a24      	ldr	r2, [pc, #144]	@ (800382c <_Z16StartDefaultTaskPv+0x28c>)
 800379a:	60d3      	str	r3, [r2, #12]

	/* Infinite loop */
	osDelay ( pdMS_TO_TICKS ( 200 ) );
 800379c:	20c8      	movs	r0, #200	@ 0xc8
 800379e:	f00c ff3f 	bl	8010620 <osDelay>
	displayStatus ( scRunning );
 80037a2:	2002      	movs	r0, #2
 80037a4:	f7fe fe1a 	bl	80023dc <_Z13displayStatus12eStatusCodes>
	for(;;)
	{
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_RESET);
 80037a8:	2200      	movs	r2, #0
 80037aa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80037ae:	481e      	ldr	r0, [pc, #120]	@ (8003828 <_Z16StartDefaultTaskPv+0x288>)
 80037b0:	f005 feba 	bl	8009528 <HAL_GPIO_WritePin>
		osDelay(pdMS_TO_TICKS(100));
 80037b4:	2064      	movs	r0, #100	@ 0x64
 80037b6:	f00c ff33 	bl	8010620 <osDelay>
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_SET);
 80037ba:	2201      	movs	r2, #1
 80037bc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80037c0:	4819      	ldr	r0, [pc, #100]	@ (8003828 <_Z16StartDefaultTaskPv+0x288>)
 80037c2:	f005 feb1 	bl	8009528 <HAL_GPIO_WritePin>
		osDelay(pdMS_TO_TICKS(100));
 80037c6:	2064      	movs	r0, #100	@ 0x64
 80037c8:	f00c ff2a 	bl	8010620 <osDelay>
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_RESET);
 80037cc:	2200      	movs	r2, #0
 80037ce:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80037d2:	4815      	ldr	r0, [pc, #84]	@ (8003828 <_Z16StartDefaultTaskPv+0x288>)
 80037d4:	f005 fea8 	bl	8009528 <HAL_GPIO_WritePin>
		osDelay(pdMS_TO_TICKS(100));
 80037d8:	2064      	movs	r0, #100	@ 0x64
 80037da:	f00c ff21 	bl	8010620 <osDelay>
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_SET);
 80037de:	2201      	movs	r2, #1
 80037e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80037e4:	4810      	ldr	r0, [pc, #64]	@ (8003828 <_Z16StartDefaultTaskPv+0x288>)
 80037e6:	f005 fe9f 	bl	8009528 <HAL_GPIO_WritePin>
		osDelay(pdMS_TO_TICKS(700));
 80037ea:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 80037ee:	f00c ff17 	bl	8010620 <osDelay>
		HAL_GPIO_WritePin(EX_HEART_BEAT_GPIO_Port, EX_HEART_BEAT_Pin, GPIO_PIN_RESET);
 80037f2:	bf00      	nop
 80037f4:	e7d8      	b.n	80037a8 <_Z16StartDefaultTaskPv+0x208>
 80037f6:	bf00      	nop
 80037f8:	08016294 	.word	0x08016294
 80037fc:	08001335 	.word	0x08001335
 8003800:	24001f80 	.word	0x24001f80
 8003804:	58020800 	.word	0x58020800
 8003808:	2400140c 	.word	0x2400140c
 800380c:	42dc0000 	.word	0x42dc0000
 8003810:	42700000 	.word	0x42700000
 8003814:	24001f8c 	.word	0x24001f8c
 8003818:	240015a4 	.word	0x240015a4
 800381c:	58021c00 	.word	0x58021c00
 8003820:	58021000 	.word	0x58021000
 8003824:	58021400 	.word	0x58021400
 8003828:	58020000 	.word	0x58020000
 800382c:	2400d6b4 	.word	0x2400d6b4
 8003830:	24001a4c 	.word	0x24001a4c
 8003834:	240011f8 	.word	0x240011f8
 8003838:	24001fc8 	.word	0x24001fc8
 800383c:	2400173c 	.word	0x2400173c
 8003840:	2400d6c4 	.word	0x2400d6c4
 8003844:	2400d6c8 	.word	0x2400d6c8
 8003848:	24002064 	.word	0x24002064
 800384c:	24002000 	.word	0x24002000
 8003850:	24001ffc 	.word	0x24001ffc

08003854 <_ZL10MPU_Configv>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800385a:	463b      	mov	r3, r7
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]
 8003860:	605a      	str	r2, [r3, #4]
 8003862:	609a      	str	r2, [r3, #8]
 8003864:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8003866:	f002 fdef 	bl	8006448 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800386a:	2301      	movs	r3, #1
 800386c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800386e:	2300      	movs	r3, #0
 8003870:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 8003872:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8003876:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_256KB;
 8003878:	2311      	movs	r3, #17
 800387a:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800387c:	2387      	movs	r3, #135	@ 0x87
 800387e:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8003880:	2300      	movs	r3, #0
 8003882:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8003884:	2303      	movs	r3, #3
 8003886:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8003888:	2301      	movs	r3, #1
 800388a:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800388c:	2301      	movs	r3, #1
 800388e:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8003890:	2300      	movs	r3, #0
 8003892:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8003894:	2300      	movs	r3, #0
 8003896:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8003898:	463b      	mov	r3, r7
 800389a:	4618      	mov	r0, r3
 800389c:	f002 fe0c 	bl	80064b8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80038a0:	2004      	movs	r0, #4
 80038a2:	f002 fde9 	bl	8006478 <HAL_MPU_Enable>

}
 80038a6:	bf00      	nop
 80038a8:	3710      	adds	r7, #16
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
	...

080038b0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  if (htim->Instance == TIM15)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a07      	ldr	r2, [pc, #28]	@ (80038dc <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d101      	bne.n	80038c6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
	  CasualNoises::EventHandlerThread::eventHandlerTimerInterrupts();
 80038c2:	f00f fee5 	bl	8013690 <_ZN12CasualNoises18EventHandlerThread27eventHandlerTimerInterruptsEv>
  }

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a05      	ldr	r2, [pc, #20]	@ (80038e0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d101      	bne.n	80038d4 <HAL_TIM_PeriodElapsedCallback+0x24>
  {
    HAL_IncTick();
 80038d0:	f001 f968 	bl	8004ba4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80038d4:	bf00      	nop
 80038d6:	3708      	adds	r7, #8
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	40014000 	.word	0x40014000
 80038e0:	40010000 	.word	0x40010000

080038e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80038e4:	b480      	push	{r7}
 80038e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80038e8:	b672      	cpsid	i
}
 80038ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80038ec:	bf00      	nop
 80038ee:	e7fd      	b.n	80038ec <Error_Handler+0x8>

080038f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038f6:	4b0c      	ldr	r3, [pc, #48]	@ (8003928 <HAL_MspInit+0x38>)
 80038f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80038fc:	4a0a      	ldr	r2, [pc, #40]	@ (8003928 <HAL_MspInit+0x38>)
 80038fe:	f043 0302 	orr.w	r3, r3, #2
 8003902:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003906:	4b08      	ldr	r3, [pc, #32]	@ (8003928 <HAL_MspInit+0x38>)
 8003908:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800390c:	f003 0302 	and.w	r3, r3, #2
 8003910:	607b      	str	r3, [r7, #4]
 8003912:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003914:	2200      	movs	r2, #0
 8003916:	210f      	movs	r1, #15
 8003918:	f06f 0001 	mvn.w	r0, #1
 800391c:	f002 fd6c 	bl	80063f8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003920:	bf00      	nop
 8003922:	3708      	adds	r7, #8
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}
 8003928:	58024400 	.word	0x58024400

0800392c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b08c      	sub	sp, #48	@ 0x30
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003934:	f107 031c 	add.w	r3, r7, #28
 8003938:	2200      	movs	r2, #0
 800393a:	601a      	str	r2, [r3, #0]
 800393c:	605a      	str	r2, [r3, #4]
 800393e:	609a      	str	r2, [r3, #8]
 8003940:	60da      	str	r2, [r3, #12]
 8003942:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a7f      	ldr	r2, [pc, #508]	@ (8003b48 <HAL_ADC_MspInit+0x21c>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d16b      	bne.n	8003a26 <HAL_ADC_MspInit+0xfa>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800394e:	4b7f      	ldr	r3, [pc, #508]	@ (8003b4c <HAL_ADC_MspInit+0x220>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	3301      	adds	r3, #1
 8003954:	4a7d      	ldr	r2, [pc, #500]	@ (8003b4c <HAL_ADC_MspInit+0x220>)
 8003956:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003958:	4b7c      	ldr	r3, [pc, #496]	@ (8003b4c <HAL_ADC_MspInit+0x220>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	2b01      	cmp	r3, #1
 800395e:	d10e      	bne.n	800397e <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003960:	4b7b      	ldr	r3, [pc, #492]	@ (8003b50 <HAL_ADC_MspInit+0x224>)
 8003962:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003966:	4a7a      	ldr	r2, [pc, #488]	@ (8003b50 <HAL_ADC_MspInit+0x224>)
 8003968:	f043 0320 	orr.w	r3, r3, #32
 800396c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003970:	4b77      	ldr	r3, [pc, #476]	@ (8003b50 <HAL_ADC_MspInit+0x224>)
 8003972:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003976:	f003 0320 	and.w	r3, r3, #32
 800397a:	61bb      	str	r3, [r7, #24]
 800397c:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800397e:	4b74      	ldr	r3, [pc, #464]	@ (8003b50 <HAL_ADC_MspInit+0x224>)
 8003980:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003984:	4a72      	ldr	r2, [pc, #456]	@ (8003b50 <HAL_ADC_MspInit+0x224>)
 8003986:	f043 0301 	orr.w	r3, r3, #1
 800398a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800398e:	4b70      	ldr	r3, [pc, #448]	@ (8003b50 <HAL_ADC_MspInit+0x224>)
 8003990:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003994:	f003 0301 	and.w	r3, r3, #1
 8003998:	617b      	str	r3, [r7, #20]
 800399a:	697b      	ldr	r3, [r7, #20]
    PA0     ------> ADC1_INP16
    PA2     ------> ADC1_INP14
    PA3     ------> ADC1_INP15
    PA4     ------> ADC1_INP18
    */
    GPIO_InitStruct.Pin = POT_3_Pin|POT_4_Pin|POT_1_Pin|POT_2_Pin;
 800399c:	231d      	movs	r3, #29
 800399e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039a0:	2303      	movs	r3, #3
 80039a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039a4:	2300      	movs	r3, #0
 80039a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039a8:	f107 031c 	add.w	r3, r7, #28
 80039ac:	4619      	mov	r1, r3
 80039ae:	4869      	ldr	r0, [pc, #420]	@ (8003b54 <HAL_ADC_MspInit+0x228>)
 80039b0:	f005 fc0a 	bl	80091c8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream2;
 80039b4:	4b68      	ldr	r3, [pc, #416]	@ (8003b58 <HAL_ADC_MspInit+0x22c>)
 80039b6:	4a69      	ldr	r2, [pc, #420]	@ (8003b5c <HAL_ADC_MspInit+0x230>)
 80039b8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80039ba:	4b67      	ldr	r3, [pc, #412]	@ (8003b58 <HAL_ADC_MspInit+0x22c>)
 80039bc:	2209      	movs	r2, #9
 80039be:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80039c0:	4b65      	ldr	r3, [pc, #404]	@ (8003b58 <HAL_ADC_MspInit+0x22c>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80039c6:	4b64      	ldr	r3, [pc, #400]	@ (8003b58 <HAL_ADC_MspInit+0x22c>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80039cc:	4b62      	ldr	r3, [pc, #392]	@ (8003b58 <HAL_ADC_MspInit+0x22c>)
 80039ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80039d2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80039d4:	4b60      	ldr	r3, [pc, #384]	@ (8003b58 <HAL_ADC_MspInit+0x22c>)
 80039d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80039da:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80039dc:	4b5e      	ldr	r3, [pc, #376]	@ (8003b58 <HAL_ADC_MspInit+0x22c>)
 80039de:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80039e2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80039e4:	4b5c      	ldr	r3, [pc, #368]	@ (8003b58 <HAL_ADC_MspInit+0x22c>)
 80039e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80039ea:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80039ec:	4b5a      	ldr	r3, [pc, #360]	@ (8003b58 <HAL_ADC_MspInit+0x22c>)
 80039ee:	2200      	movs	r2, #0
 80039f0:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80039f2:	4b59      	ldr	r3, [pc, #356]	@ (8003b58 <HAL_ADC_MspInit+0x22c>)
 80039f4:	2200      	movs	r2, #0
 80039f6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80039f8:	4857      	ldr	r0, [pc, #348]	@ (8003b58 <HAL_ADC_MspInit+0x22c>)
 80039fa:	f002 fd9d 	bl	8006538 <HAL_DMA_Init>
 80039fe:	4603      	mov	r3, r0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d001      	beq.n	8003a08 <HAL_ADC_MspInit+0xdc>
    {
      Error_Handler();
 8003a04:	f7ff ff6e 	bl	80038e4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	4a53      	ldr	r2, [pc, #332]	@ (8003b58 <HAL_ADC_MspInit+0x22c>)
 8003a0c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003a0e:	4a52      	ldr	r2, [pc, #328]	@ (8003b58 <HAL_ADC_MspInit+0x22c>)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8003a14:	2200      	movs	r2, #0
 8003a16:	2105      	movs	r1, #5
 8003a18:	2012      	movs	r0, #18
 8003a1a:	f002 fced 	bl	80063f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003a1e:	2012      	movs	r0, #18
 8003a20:	f002 fd04 	bl	800642c <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8003a24:	e08c      	b.n	8003b40 <HAL_ADC_MspInit+0x214>
  else if(hadc->Instance==ADC2)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a4d      	ldr	r2, [pc, #308]	@ (8003b60 <HAL_ADC_MspInit+0x234>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	f040 8087 	bne.w	8003b40 <HAL_ADC_MspInit+0x214>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003a32:	4b46      	ldr	r3, [pc, #280]	@ (8003b4c <HAL_ADC_MspInit+0x220>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	3301      	adds	r3, #1
 8003a38:	4a44      	ldr	r2, [pc, #272]	@ (8003b4c <HAL_ADC_MspInit+0x220>)
 8003a3a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003a3c:	4b43      	ldr	r3, [pc, #268]	@ (8003b4c <HAL_ADC_MspInit+0x220>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d10e      	bne.n	8003a62 <HAL_ADC_MspInit+0x136>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003a44:	4b42      	ldr	r3, [pc, #264]	@ (8003b50 <HAL_ADC_MspInit+0x224>)
 8003a46:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003a4a:	4a41      	ldr	r2, [pc, #260]	@ (8003b50 <HAL_ADC_MspInit+0x224>)
 8003a4c:	f043 0320 	orr.w	r3, r3, #32
 8003a50:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003a54:	4b3e      	ldr	r3, [pc, #248]	@ (8003b50 <HAL_ADC_MspInit+0x224>)
 8003a56:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003a5a:	f003 0320 	and.w	r3, r3, #32
 8003a5e:	613b      	str	r3, [r7, #16]
 8003a60:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a62:	4b3b      	ldr	r3, [pc, #236]	@ (8003b50 <HAL_ADC_MspInit+0x224>)
 8003a64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a68:	4a39      	ldr	r2, [pc, #228]	@ (8003b50 <HAL_ADC_MspInit+0x224>)
 8003a6a:	f043 0302 	orr.w	r3, r3, #2
 8003a6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a72:	4b37      	ldr	r3, [pc, #220]	@ (8003b50 <HAL_ADC_MspInit+0x224>)
 8003a74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	60fb      	str	r3, [r7, #12]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003a80:	4b33      	ldr	r3, [pc, #204]	@ (8003b50 <HAL_ADC_MspInit+0x224>)
 8003a82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a86:	4a32      	ldr	r2, [pc, #200]	@ (8003b50 <HAL_ADC_MspInit+0x224>)
 8003a88:	f043 0320 	orr.w	r3, r3, #32
 8003a8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003a90:	4b2f      	ldr	r3, [pc, #188]	@ (8003b50 <HAL_ADC_MspInit+0x224>)
 8003a92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003a96:	f003 0320 	and.w	r3, r3, #32
 8003a9a:	60bb      	str	r3, [r7, #8]
 8003a9c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = _1V_OCT_Pin|CV_IN_1_Pin;
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003aaa:	f107 031c 	add.w	r3, r7, #28
 8003aae:	4619      	mov	r1, r3
 8003ab0:	482c      	ldr	r0, [pc, #176]	@ (8003b64 <HAL_ADC_MspInit+0x238>)
 8003ab2:	f005 fb89 	bl	80091c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = CV_IN_2_Pin|CV_IN_3_Pin;
 8003ab6:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8003aba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003abc:	2303      	movs	r3, #3
 8003abe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003ac4:	f107 031c 	add.w	r3, r7, #28
 8003ac8:	4619      	mov	r1, r3
 8003aca:	4827      	ldr	r0, [pc, #156]	@ (8003b68 <HAL_ADC_MspInit+0x23c>)
 8003acc:	f005 fb7c 	bl	80091c8 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Stream5;
 8003ad0:	4b26      	ldr	r3, [pc, #152]	@ (8003b6c <HAL_ADC_MspInit+0x240>)
 8003ad2:	4a27      	ldr	r2, [pc, #156]	@ (8003b70 <HAL_ADC_MspInit+0x244>)
 8003ad4:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8003ad6:	4b25      	ldr	r3, [pc, #148]	@ (8003b6c <HAL_ADC_MspInit+0x240>)
 8003ad8:	220a      	movs	r2, #10
 8003ada:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003adc:	4b23      	ldr	r3, [pc, #140]	@ (8003b6c <HAL_ADC_MspInit+0x240>)
 8003ade:	2200      	movs	r2, #0
 8003ae0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ae2:	4b22      	ldr	r3, [pc, #136]	@ (8003b6c <HAL_ADC_MspInit+0x240>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8003ae8:	4b20      	ldr	r3, [pc, #128]	@ (8003b6c <HAL_ADC_MspInit+0x240>)
 8003aea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003aee:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003af0:	4b1e      	ldr	r3, [pc, #120]	@ (8003b6c <HAL_ADC_MspInit+0x240>)
 8003af2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003af6:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003af8:	4b1c      	ldr	r3, [pc, #112]	@ (8003b6c <HAL_ADC_MspInit+0x240>)
 8003afa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003afe:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8003b00:	4b1a      	ldr	r3, [pc, #104]	@ (8003b6c <HAL_ADC_MspInit+0x240>)
 8003b02:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b06:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8003b08:	4b18      	ldr	r3, [pc, #96]	@ (8003b6c <HAL_ADC_MspInit+0x240>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b0e:	4b17      	ldr	r3, [pc, #92]	@ (8003b6c <HAL_ADC_MspInit+0x240>)
 8003b10:	2200      	movs	r2, #0
 8003b12:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8003b14:	4815      	ldr	r0, [pc, #84]	@ (8003b6c <HAL_ADC_MspInit+0x240>)
 8003b16:	f002 fd0f 	bl	8006538 <HAL_DMA_Init>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d001      	beq.n	8003b24 <HAL_ADC_MspInit+0x1f8>
      Error_Handler();
 8003b20:	f7ff fee0 	bl	80038e4 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4a11      	ldr	r2, [pc, #68]	@ (8003b6c <HAL_ADC_MspInit+0x240>)
 8003b28:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003b2a:	4a10      	ldr	r2, [pc, #64]	@ (8003b6c <HAL_ADC_MspInit+0x240>)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8003b30:	2200      	movs	r2, #0
 8003b32:	2105      	movs	r1, #5
 8003b34:	2012      	movs	r0, #18
 8003b36:	f002 fc5f 	bl	80063f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003b3a:	2012      	movs	r0, #18
 8003b3c:	f002 fc76 	bl	800642c <HAL_NVIC_EnableIRQ>
}
 8003b40:	bf00      	nop
 8003b42:	3730      	adds	r7, #48	@ 0x30
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	40022000 	.word	0x40022000
 8003b4c:	24002068 	.word	0x24002068
 8003b50:	58024400 	.word	0x58024400
 8003b54:	58020000 	.word	0x58020000
 8003b58:	2400131c 	.word	0x2400131c
 8003b5c:	40020040 	.word	0x40020040
 8003b60:	40022100 	.word	0x40022100
 8003b64:	58020400 	.word	0x58020400
 8003b68:	58021400 	.word	0x58021400
 8003b6c:	24001394 	.word	0x24001394
 8003b70:	40020088 	.word	0x40020088

08003b74 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b0bc      	sub	sp, #240	@ 0xf0
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b7c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003b80:	2200      	movs	r2, #0
 8003b82:	601a      	str	r2, [r3, #0]
 8003b84:	605a      	str	r2, [r3, #4]
 8003b86:	609a      	str	r2, [r3, #8]
 8003b88:	60da      	str	r2, [r3, #12]
 8003b8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003b8c:	f107 0318 	add.w	r3, r7, #24
 8003b90:	22c0      	movs	r2, #192	@ 0xc0
 8003b92:	2100      	movs	r1, #0
 8003b94:	4618      	mov	r0, r3
 8003b96:	f010 fcf3 	bl	8014580 <memset>
  if(hi2c->Instance==I2C4)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a39      	ldr	r2, [pc, #228]	@ (8003c84 <HAL_I2C_MspInit+0x110>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d16b      	bne.n	8003c7c <HAL_I2C_MspInit+0x108>

    /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8003ba4:	f04f 0210 	mov.w	r2, #16
 8003ba8:	f04f 0300 	mov.w	r3, #0
 8003bac:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003bb6:	f107 0318 	add.w	r3, r7, #24
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f007 fdd0 	bl	800b760 <HAL_RCCEx_PeriphCLKConfig>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8003bc6:	f7ff fe8d 	bl	80038e4 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003bca:	4b2f      	ldr	r3, [pc, #188]	@ (8003c88 <HAL_I2C_MspInit+0x114>)
 8003bcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bd0:	4a2d      	ldr	r2, [pc, #180]	@ (8003c88 <HAL_I2C_MspInit+0x114>)
 8003bd2:	f043 0320 	orr.w	r3, r3, #32
 8003bd6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003bda:	4b2b      	ldr	r3, [pc, #172]	@ (8003c88 <HAL_I2C_MspInit+0x114>)
 8003bdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003be0:	f003 0320 	and.w	r3, r3, #32
 8003be4:	617b      	str	r3, [r7, #20]
 8003be6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003be8:	4b27      	ldr	r3, [pc, #156]	@ (8003c88 <HAL_I2C_MspInit+0x114>)
 8003bea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bee:	4a26      	ldr	r2, [pc, #152]	@ (8003c88 <HAL_I2C_MspInit+0x114>)
 8003bf0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003bf4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003bf8:	4b23      	ldr	r3, [pc, #140]	@ (8003c88 <HAL_I2C_MspInit+0x114>)
 8003bfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c02:	613b      	str	r3, [r7, #16]
 8003c04:	693b      	ldr	r3, [r7, #16]
    /**I2C4 GPIO Configuration
    PF15     ------> I2C4_SDA
    PH11     ------> I2C4_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003c06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c0e:	2312      	movs	r3, #18
 8003c10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c14:	2300      	movs	r3, #0
 8003c16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8003c20:	2304      	movs	r3, #4
 8003c22:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003c26:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	4817      	ldr	r0, [pc, #92]	@ (8003c8c <HAL_I2C_MspInit+0x118>)
 8003c2e:	f005 facb 	bl	80091c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003c32:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003c36:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c3a:	2312      	movs	r3, #18
 8003c3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c40:	2300      	movs	r3, #0
 8003c42:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c46:	2300      	movs	r3, #0
 8003c48:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8003c4c:	2304      	movs	r3, #4
 8003c4e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8003c52:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003c56:	4619      	mov	r1, r3
 8003c58:	480d      	ldr	r0, [pc, #52]	@ (8003c90 <HAL_I2C_MspInit+0x11c>)
 8003c5a:	f005 fab5 	bl	80091c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8003c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8003c88 <HAL_I2C_MspInit+0x114>)
 8003c60:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003c64:	4a08      	ldr	r2, [pc, #32]	@ (8003c88 <HAL_I2C_MspInit+0x114>)
 8003c66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c6a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003c6e:	4b06      	ldr	r3, [pc, #24]	@ (8003c88 <HAL_I2C_MspInit+0x114>)
 8003c70:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003c74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c78:	60fb      	str	r3, [r7, #12]
 8003c7a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C4_MspInit 1 */

  }

}
 8003c7c:	bf00      	nop
 8003c7e:	37f0      	adds	r7, #240	@ 0xf0
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	58001c00 	.word	0x58001c00
 8003c88:	58024400 	.word	0x58024400
 8003c8c:	58021400 	.word	0x58021400
 8003c90:	58021c00 	.word	0x58021c00

08003c94 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b0be      	sub	sp, #248	@ 0xf8
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c9c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	601a      	str	r2, [r3, #0]
 8003ca4:	605a      	str	r2, [r3, #4]
 8003ca6:	609a      	str	r2, [r3, #8]
 8003ca8:	60da      	str	r2, [r3, #12]
 8003caa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003cac:	f107 0320 	add.w	r3, r7, #32
 8003cb0:	22c0      	movs	r2, #192	@ 0xc0
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f010 fc63 	bl	8014580 <memset>
  if(hi2s->Instance==SPI1)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a8e      	ldr	r2, [pc, #568]	@ (8003ef8 <HAL_I2S_MspInit+0x264>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	f040 8114 	bne.w	8003eee <HAL_I2S_MspInit+0x25a>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8003cc6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003cca:	f04f 0300 	mov.w	r3, #0
 8003cce:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003cd8:	f107 0320 	add.w	r3, r7, #32
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f007 fd3f 	bl	800b760 <HAL_RCCEx_PeriphCLKConfig>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d001      	beq.n	8003cec <HAL_I2S_MspInit+0x58>
    {
      Error_Handler();
 8003ce8:	f7ff fdfc 	bl	80038e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003cec:	4b83      	ldr	r3, [pc, #524]	@ (8003efc <HAL_I2S_MspInit+0x268>)
 8003cee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003cf2:	4a82      	ldr	r2, [pc, #520]	@ (8003efc <HAL_I2S_MspInit+0x268>)
 8003cf4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003cf8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003cfc:	4b7f      	ldr	r3, [pc, #508]	@ (8003efc <HAL_I2S_MspInit+0x268>)
 8003cfe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003d02:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d06:	61fb      	str	r3, [r7, #28]
 8003d08:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003d0a:	4b7c      	ldr	r3, [pc, #496]	@ (8003efc <HAL_I2S_MspInit+0x268>)
 8003d0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d10:	4a7a      	ldr	r2, [pc, #488]	@ (8003efc <HAL_I2S_MspInit+0x268>)
 8003d12:	f043 0304 	orr.w	r3, r3, #4
 8003d16:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003d1a:	4b78      	ldr	r3, [pc, #480]	@ (8003efc <HAL_I2S_MspInit+0x268>)
 8003d1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d20:	f003 0304 	and.w	r3, r3, #4
 8003d24:	61bb      	str	r3, [r7, #24]
 8003d26:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d28:	4b74      	ldr	r3, [pc, #464]	@ (8003efc <HAL_I2S_MspInit+0x268>)
 8003d2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d2e:	4a73      	ldr	r2, [pc, #460]	@ (8003efc <HAL_I2S_MspInit+0x268>)
 8003d30:	f043 0301 	orr.w	r3, r3, #1
 8003d34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003d38:	4b70      	ldr	r3, [pc, #448]	@ (8003efc <HAL_I2S_MspInit+0x268>)
 8003d3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	617b      	str	r3, [r7, #20]
 8003d44:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003d46:	4b6d      	ldr	r3, [pc, #436]	@ (8003efc <HAL_I2S_MspInit+0x268>)
 8003d48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d4c:	4a6b      	ldr	r2, [pc, #428]	@ (8003efc <HAL_I2S_MspInit+0x268>)
 8003d4e:	f043 0308 	orr.w	r3, r3, #8
 8003d52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003d56:	4b69      	ldr	r3, [pc, #420]	@ (8003efc <HAL_I2S_MspInit+0x268>)
 8003d58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d5c:	f003 0308 	and.w	r3, r3, #8
 8003d60:	613b      	str	r3, [r7, #16]
 8003d62:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003d64:	4b65      	ldr	r3, [pc, #404]	@ (8003efc <HAL_I2S_MspInit+0x268>)
 8003d66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d6a:	4a64      	ldr	r2, [pc, #400]	@ (8003efc <HAL_I2S_MspInit+0x268>)
 8003d6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003d74:	4b61      	ldr	r3, [pc, #388]	@ (8003efc <HAL_I2S_MspInit+0x268>)
 8003d76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003d7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d7e:	60fb      	str	r3, [r7, #12]
 8003d80:	68fb      	ldr	r3, [r7, #12]
    PA15 (JTDI)     ------> I2S1_WS
    PD7     ------> I2S1_SDO
    PG9     ------> I2S1_SDI
    PG11     ------> I2S1_CK
    */
    GPIO_InitStruct.Pin = CODEC_MCLK_Pin;
 8003d82:	2310      	movs	r3, #16
 8003d84:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d88:	2302      	movs	r3, #2
 8003d8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d94:	2300      	movs	r3, #0
 8003d96:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003d9a:	2305      	movs	r3, #5
 8003d9c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(CODEC_MCLK_GPIO_Port, &GPIO_InitStruct);
 8003da0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8003da4:	4619      	mov	r1, r3
 8003da6:	4856      	ldr	r0, [pc, #344]	@ (8003f00 <HAL_I2S_MspInit+0x26c>)
 8003da8:	f005 fa0e 	bl	80091c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_LRCK_Pin;
 8003dac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003db0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003db4:	2302      	movs	r3, #2
 8003db6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003dc6:	2305      	movs	r3, #5
 8003dc8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(CODEC_LRCK_GPIO_Port, &GPIO_InitStruct);
 8003dcc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	484c      	ldr	r0, [pc, #304]	@ (8003f04 <HAL_I2S_MspInit+0x270>)
 8003dd4:	f005 f9f8 	bl	80091c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_SDOUT_Pin;
 8003dd8:	2380      	movs	r3, #128	@ 0x80
 8003dda:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dde:	2302      	movs	r3, #2
 8003de0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003de4:	2300      	movs	r3, #0
 8003de6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dea:	2300      	movs	r3, #0
 8003dec:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003df0:	2305      	movs	r3, #5
 8003df2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(CODEC_SDOUT_GPIO_Port, &GPIO_InitStruct);
 8003df6:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	4842      	ldr	r0, [pc, #264]	@ (8003f08 <HAL_I2S_MspInit+0x274>)
 8003dfe:	f005 f9e3 	bl	80091c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CODEC_SDIN_Pin|CODEC_CK_Pin;
 8003e02:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8003e06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e0a:	2302      	movs	r3, #2
 8003e0c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e10:	2300      	movs	r3, #0
 8003e12:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e16:	2300      	movs	r3, #0
 8003e18:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003e1c:	2305      	movs	r3, #5
 8003e1e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003e22:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8003e26:	4619      	mov	r1, r3
 8003e28:	4838      	ldr	r0, [pc, #224]	@ (8003f0c <HAL_I2S_MspInit+0x278>)
 8003e2a:	f005 f9cd 	bl	80091c8 <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Stream3;
 8003e2e:	4b38      	ldr	r3, [pc, #224]	@ (8003f10 <HAL_I2S_MspInit+0x27c>)
 8003e30:	4a38      	ldr	r2, [pc, #224]	@ (8003f14 <HAL_I2S_MspInit+0x280>)
 8003e32:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8003e34:	4b36      	ldr	r3, [pc, #216]	@ (8003f10 <HAL_I2S_MspInit+0x27c>)
 8003e36:	2225      	movs	r2, #37	@ 0x25
 8003e38:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e3a:	4b35      	ldr	r3, [pc, #212]	@ (8003f10 <HAL_I2S_MspInit+0x27c>)
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e40:	4b33      	ldr	r3, [pc, #204]	@ (8003f10 <HAL_I2S_MspInit+0x27c>)
 8003e42:	2200      	movs	r2, #0
 8003e44:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003e46:	4b32      	ldr	r3, [pc, #200]	@ (8003f10 <HAL_I2S_MspInit+0x27c>)
 8003e48:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e4c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003e4e:	4b30      	ldr	r3, [pc, #192]	@ (8003f10 <HAL_I2S_MspInit+0x27c>)
 8003e50:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003e54:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003e56:	4b2e      	ldr	r3, [pc, #184]	@ (8003f10 <HAL_I2S_MspInit+0x27c>)
 8003e58:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003e5c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8003e5e:	4b2c      	ldr	r3, [pc, #176]	@ (8003f10 <HAL_I2S_MspInit+0x27c>)
 8003e60:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e64:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003e66:	4b2a      	ldr	r3, [pc, #168]	@ (8003f10 <HAL_I2S_MspInit+0x27c>)
 8003e68:	2200      	movs	r2, #0
 8003e6a:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003e6c:	4b28      	ldr	r3, [pc, #160]	@ (8003f10 <HAL_I2S_MspInit+0x27c>)
 8003e6e:	2200      	movs	r2, #0
 8003e70:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8003e72:	4827      	ldr	r0, [pc, #156]	@ (8003f10 <HAL_I2S_MspInit+0x27c>)
 8003e74:	f002 fb60 	bl	8006538 <HAL_DMA_Init>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d001      	beq.n	8003e82 <HAL_I2S_MspInit+0x1ee>
    {
      Error_Handler();
 8003e7e:	f7ff fd31 	bl	80038e4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi1_rx);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a22      	ldr	r2, [pc, #136]	@ (8003f10 <HAL_I2S_MspInit+0x27c>)
 8003e86:	649a      	str	r2, [r3, #72]	@ 0x48
 8003e88:	4a21      	ldr	r2, [pc, #132]	@ (8003f10 <HAL_I2S_MspInit+0x27c>)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream4;
 8003e8e:	4b22      	ldr	r3, [pc, #136]	@ (8003f18 <HAL_I2S_MspInit+0x284>)
 8003e90:	4a22      	ldr	r2, [pc, #136]	@ (8003f1c <HAL_I2S_MspInit+0x288>)
 8003e92:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8003e94:	4b20      	ldr	r3, [pc, #128]	@ (8003f18 <HAL_I2S_MspInit+0x284>)
 8003e96:	2226      	movs	r2, #38	@ 0x26
 8003e98:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e9a:	4b1f      	ldr	r3, [pc, #124]	@ (8003f18 <HAL_I2S_MspInit+0x284>)
 8003e9c:	2240      	movs	r2, #64	@ 0x40
 8003e9e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8003f18 <HAL_I2S_MspInit+0x284>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003ea6:	4b1c      	ldr	r3, [pc, #112]	@ (8003f18 <HAL_I2S_MspInit+0x284>)
 8003ea8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003eac:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003eae:	4b1a      	ldr	r3, [pc, #104]	@ (8003f18 <HAL_I2S_MspInit+0x284>)
 8003eb0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003eb4:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003eb6:	4b18      	ldr	r3, [pc, #96]	@ (8003f18 <HAL_I2S_MspInit+0x284>)
 8003eb8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003ebc:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8003ebe:	4b16      	ldr	r3, [pc, #88]	@ (8003f18 <HAL_I2S_MspInit+0x284>)
 8003ec0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ec4:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003ec6:	4b14      	ldr	r3, [pc, #80]	@ (8003f18 <HAL_I2S_MspInit+0x284>)
 8003ec8:	2200      	movs	r2, #0
 8003eca:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ecc:	4b12      	ldr	r3, [pc, #72]	@ (8003f18 <HAL_I2S_MspInit+0x284>)
 8003ece:	2200      	movs	r2, #0
 8003ed0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003ed2:	4811      	ldr	r0, [pc, #68]	@ (8003f18 <HAL_I2S_MspInit+0x284>)
 8003ed4:	f002 fb30 	bl	8006538 <HAL_DMA_Init>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <HAL_I2S_MspInit+0x24e>
    {
      Error_Handler();
 8003ede:	f7ff fd01 	bl	80038e4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a0c      	ldr	r2, [pc, #48]	@ (8003f18 <HAL_I2S_MspInit+0x284>)
 8003ee6:	645a      	str	r2, [r3, #68]	@ 0x44
 8003ee8:	4a0b      	ldr	r2, [pc, #44]	@ (8003f18 <HAL_I2S_MspInit+0x284>)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003eee:	bf00      	nop
 8003ef0:	37f8      	adds	r7, #248	@ 0xf8
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	40013000 	.word	0x40013000
 8003efc:	58024400 	.word	0x58024400
 8003f00:	58020800 	.word	0x58020800
 8003f04:	58020000 	.word	0x58020000
 8003f08:	58020c00 	.word	0x58020c00
 8003f0c:	58021800 	.word	0x58021800
 8003f10:	240014b4 	.word	0x240014b4
 8003f14:	40020058 	.word	0x40020058
 8003f18:	2400152c 	.word	0x2400152c
 8003f1c:	40020070 	.word	0x40020070

08003f20 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b0c2      	sub	sp, #264	@ 0x108
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003f2a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003f2e:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f30:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8003f34:	2200      	movs	r2, #0
 8003f36:	601a      	str	r2, [r3, #0]
 8003f38:	605a      	str	r2, [r3, #4]
 8003f3a:	609a      	str	r2, [r3, #8]
 8003f3c:	60da      	str	r2, [r3, #12]
 8003f3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003f40:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003f44:	22c0      	movs	r2, #192	@ 0xc0
 8003f46:	2100      	movs	r1, #0
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f010 fb19 	bl	8014580 <memset>
  if(hspi->Instance==SPI2)
 8003f4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003f52:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a76      	ldr	r2, [pc, #472]	@ (8004134 <HAL_SPI_MspInit+0x214>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d147      	bne.n	8003ff0 <HAL_SPI_MspInit+0xd0>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8003f60:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003f64:	f04f 0300 	mov.w	r3, #0
 8003f68:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003f72:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003f76:	4618      	mov	r0, r3
 8003f78:	f007 fbf2 	bl	800b760 <HAL_RCCEx_PeriphCLKConfig>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d001      	beq.n	8003f86 <HAL_SPI_MspInit+0x66>
    {
      Error_Handler();
 8003f82:	f7ff fcaf 	bl	80038e4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003f86:	4b6c      	ldr	r3, [pc, #432]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 8003f88:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f8c:	4a6a      	ldr	r2, [pc, #424]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 8003f8e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f92:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003f96:	4b68      	ldr	r3, [pc, #416]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 8003f98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f9c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fa4:	4b64      	ldr	r3, [pc, #400]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 8003fa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003faa:	4a63      	ldr	r2, [pc, #396]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 8003fac:	f043 0302 	orr.w	r3, r3, #2
 8003fb0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003fb4:	4b60      	ldr	r3, [pc, #384]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 8003fb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = NS_FLASH_SCK_Pin|NS_FLASH_MISO_Pin|NS_FLAS_MOSI_Pin;
 8003fc2:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8003fc6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fca:	2302      	movs	r3, #2
 8003fcc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003fdc:	2305      	movs	r3, #5
 8003fde:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003fe2:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	4854      	ldr	r0, [pc, #336]	@ (800413c <HAL_SPI_MspInit+0x21c>)
 8003fea:	f005 f8ed 	bl	80091c8 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI6_MspInit 1 */

    /* USER CODE END SPI6_MspInit 1 */
  }

}
 8003fee:	e206      	b.n	80043fe <HAL_SPI_MspInit+0x4de>
  else if(hspi->Instance==SPI3)
 8003ff0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8003ff4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a50      	ldr	r2, [pc, #320]	@ (8004140 <HAL_SPI_MspInit+0x220>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d147      	bne.n	8004092 <HAL_SPI_MspInit+0x172>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8004002:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004006:	f04f 0300 	mov.w	r3, #0
 800400a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800400e:	2300      	movs	r3, #0
 8004010:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004014:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004018:	4618      	mov	r0, r3
 800401a:	f007 fba1 	bl	800b760 <HAL_RCCEx_PeriphCLKConfig>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d001      	beq.n	8004028 <HAL_SPI_MspInit+0x108>
      Error_Handler();
 8004024:	f7ff fc5e 	bl	80038e4 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004028:	4b43      	ldr	r3, [pc, #268]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 800402a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800402e:	4a42      	ldr	r2, [pc, #264]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 8004030:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004034:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004038:	4b3f      	ldr	r3, [pc, #252]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 800403a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800403e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004042:	627b      	str	r3, [r7, #36]	@ 0x24
 8004044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004046:	4b3c      	ldr	r3, [pc, #240]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 8004048:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800404c:	4a3a      	ldr	r2, [pc, #232]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 800404e:	f043 0304 	orr.w	r3, r3, #4
 8004052:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004056:	4b38      	ldr	r3, [pc, #224]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 8004058:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800405c:	f003 0304 	and.w	r3, r3, #4
 8004060:	623b      	str	r3, [r7, #32]
 8004062:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = SER_IN_CP_Pin|SER_IN_Q7_Pin|GPIO_PIN_12;
 8004064:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8004068:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800406c:	2302      	movs	r3, #2
 800406e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004072:	2300      	movs	r3, #0
 8004074:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004078:	2300      	movs	r3, #0
 800407a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800407e:	2306      	movs	r3, #6
 8004080:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004084:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8004088:	4619      	mov	r1, r3
 800408a:	482e      	ldr	r0, [pc, #184]	@ (8004144 <HAL_SPI_MspInit+0x224>)
 800408c:	f005 f89c 	bl	80091c8 <HAL_GPIO_Init>
}
 8004090:	e1b5      	b.n	80043fe <HAL_SPI_MspInit+0x4de>
  else if(hspi->Instance==SPI4)
 8004092:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004096:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a2a      	ldr	r2, [pc, #168]	@ (8004148 <HAL_SPI_MspInit+0x228>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d155      	bne.n	8004150 <HAL_SPI_MspInit+0x230>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 80040a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80040a8:	f04f 0300 	mov.w	r3, #0
 80040ac:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80040b0:	2300      	movs	r3, #0
 80040b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80040b6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80040ba:	4618      	mov	r0, r3
 80040bc:	f007 fb50 	bl	800b760 <HAL_RCCEx_PeriphCLKConfig>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d001      	beq.n	80040ca <HAL_SPI_MspInit+0x1aa>
      Error_Handler();
 80040c6:	f7ff fc0d 	bl	80038e4 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80040ca:	4b1b      	ldr	r3, [pc, #108]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 80040cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040d0:	4a19      	ldr	r2, [pc, #100]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 80040d2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80040d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80040da:	4b17      	ldr	r3, [pc, #92]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 80040dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80040e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80040e4:	61fb      	str	r3, [r7, #28]
 80040e6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80040e8:	4b13      	ldr	r3, [pc, #76]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 80040ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040ee:	4a12      	ldr	r2, [pc, #72]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 80040f0:	f043 0310 	orr.w	r3, r3, #16
 80040f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80040f8:	4b0f      	ldr	r3, [pc, #60]	@ (8004138 <HAL_SPI_MspInit+0x218>)
 80040fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80040fe:	f003 0310 	and.w	r3, r3, #16
 8004102:	61bb      	str	r3, [r7, #24]
 8004104:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = NERVE_NET_SCK_Pin|NERVE_NET_MISO_Pin|NERVE_NET_MOSI_Pin;
 8004106:	2364      	movs	r3, #100	@ 0x64
 8004108:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800410c:	2302      	movs	r3, #2
 800410e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004112:	2300      	movs	r3, #0
 8004114:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004118:	2300      	movs	r3, #0
 800411a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800411e:	2305      	movs	r3, #5
 8004120:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004124:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8004128:	4619      	mov	r1, r3
 800412a:	4808      	ldr	r0, [pc, #32]	@ (800414c <HAL_SPI_MspInit+0x22c>)
 800412c:	f005 f84c 	bl	80091c8 <HAL_GPIO_Init>
}
 8004130:	e165      	b.n	80043fe <HAL_SPI_MspInit+0x4de>
 8004132:	bf00      	nop
 8004134:	40003800 	.word	0x40003800
 8004138:	58024400 	.word	0x58024400
 800413c:	58020400 	.word	0x58020400
 8004140:	40003c00 	.word	0x40003c00
 8004144:	58020800 	.word	0x58020800
 8004148:	40013400 	.word	0x40013400
 800414c:	58021000 	.word	0x58021000
  else if(hspi->Instance==SPI5)
 8004150:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004154:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4aaa      	ldr	r2, [pc, #680]	@ (8004408 <HAL_SPI_MspInit+0x4e8>)
 800415e:	4293      	cmp	r3, r2
 8004160:	f040 80ba 	bne.w	80042d8 <HAL_SPI_MspInit+0x3b8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 8004164:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004168:	f04f 0300 	mov.w	r3, #0
 800416c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8004170:	2300      	movs	r3, #0
 8004172:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004176:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800417a:	4618      	mov	r0, r3
 800417c:	f007 faf0 	bl	800b760 <HAL_RCCEx_PeriphCLKConfig>
 8004180:	4603      	mov	r3, r0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d001      	beq.n	800418a <HAL_SPI_MspInit+0x26a>
      Error_Handler();
 8004186:	f7ff fbad 	bl	80038e4 <Error_Handler>
    __HAL_RCC_SPI5_CLK_ENABLE();
 800418a:	4ba0      	ldr	r3, [pc, #640]	@ (800440c <HAL_SPI_MspInit+0x4ec>)
 800418c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004190:	4a9e      	ldr	r2, [pc, #632]	@ (800440c <HAL_SPI_MspInit+0x4ec>)
 8004192:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004196:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800419a:	4b9c      	ldr	r3, [pc, #624]	@ (800440c <HAL_SPI_MspInit+0x4ec>)
 800419c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041a4:	617b      	str	r3, [r7, #20]
 80041a6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80041a8:	4b98      	ldr	r3, [pc, #608]	@ (800440c <HAL_SPI_MspInit+0x4ec>)
 80041aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041ae:	4a97      	ldr	r2, [pc, #604]	@ (800440c <HAL_SPI_MspInit+0x4ec>)
 80041b0:	f043 0320 	orr.w	r3, r3, #32
 80041b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80041b8:	4b94      	ldr	r3, [pc, #592]	@ (800440c <HAL_SPI_MspInit+0x4ec>)
 80041ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041be:	f003 0320 	and.w	r3, r3, #32
 80041c2:	613b      	str	r3, [r7, #16]
 80041c4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = INTERCONN_SCK_Pin|INTERCONN_MISO_Pin|INTERCONN_MOSI_Pin;
 80041c6:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80041ca:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ce:	2302      	movs	r3, #2
 80041d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041d4:	2300      	movs	r3, #0
 80041d6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041da:	2300      	movs	r3, #0
 80041dc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80041e0:	2305      	movs	r3, #5
 80041e2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80041e6:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80041ea:	4619      	mov	r1, r3
 80041ec:	4888      	ldr	r0, [pc, #544]	@ (8004410 <HAL_SPI_MspInit+0x4f0>)
 80041ee:	f004 ffeb 	bl	80091c8 <HAL_GPIO_Init>
    hdma_spi5_rx.Instance = DMA1_Stream0;
 80041f2:	4b88      	ldr	r3, [pc, #544]	@ (8004414 <HAL_SPI_MspInit+0x4f4>)
 80041f4:	4a88      	ldr	r2, [pc, #544]	@ (8004418 <HAL_SPI_MspInit+0x4f8>)
 80041f6:	601a      	str	r2, [r3, #0]
    hdma_spi5_rx.Init.Request = DMA_REQUEST_SPI5_RX;
 80041f8:	4b86      	ldr	r3, [pc, #536]	@ (8004414 <HAL_SPI_MspInit+0x4f4>)
 80041fa:	2255      	movs	r2, #85	@ 0x55
 80041fc:	605a      	str	r2, [r3, #4]
    hdma_spi5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80041fe:	4b85      	ldr	r3, [pc, #532]	@ (8004414 <HAL_SPI_MspInit+0x4f4>)
 8004200:	2200      	movs	r2, #0
 8004202:	609a      	str	r2, [r3, #8]
    hdma_spi5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004204:	4b83      	ldr	r3, [pc, #524]	@ (8004414 <HAL_SPI_MspInit+0x4f4>)
 8004206:	2200      	movs	r2, #0
 8004208:	60da      	str	r2, [r3, #12]
    hdma_spi5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800420a:	4b82      	ldr	r3, [pc, #520]	@ (8004414 <HAL_SPI_MspInit+0x4f4>)
 800420c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004210:	611a      	str	r2, [r3, #16]
    hdma_spi5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004212:	4b80      	ldr	r3, [pc, #512]	@ (8004414 <HAL_SPI_MspInit+0x4f4>)
 8004214:	2200      	movs	r2, #0
 8004216:	615a      	str	r2, [r3, #20]
    hdma_spi5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004218:	4b7e      	ldr	r3, [pc, #504]	@ (8004414 <HAL_SPI_MspInit+0x4f4>)
 800421a:	2200      	movs	r2, #0
 800421c:	619a      	str	r2, [r3, #24]
    hdma_spi5_rx.Init.Mode = DMA_NORMAL;
 800421e:	4b7d      	ldr	r3, [pc, #500]	@ (8004414 <HAL_SPI_MspInit+0x4f4>)
 8004220:	2200      	movs	r2, #0
 8004222:	61da      	str	r2, [r3, #28]
    hdma_spi5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004224:	4b7b      	ldr	r3, [pc, #492]	@ (8004414 <HAL_SPI_MspInit+0x4f4>)
 8004226:	2200      	movs	r2, #0
 8004228:	621a      	str	r2, [r3, #32]
    hdma_spi5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800422a:	4b7a      	ldr	r3, [pc, #488]	@ (8004414 <HAL_SPI_MspInit+0x4f4>)
 800422c:	2200      	movs	r2, #0
 800422e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi5_rx) != HAL_OK)
 8004230:	4878      	ldr	r0, [pc, #480]	@ (8004414 <HAL_SPI_MspInit+0x4f4>)
 8004232:	f002 f981 	bl	8006538 <HAL_DMA_Init>
 8004236:	4603      	mov	r3, r0
 8004238:	2b00      	cmp	r3, #0
 800423a:	d001      	beq.n	8004240 <HAL_SPI_MspInit+0x320>
      Error_Handler();
 800423c:	f7ff fb52 	bl	80038e4 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi5_rx);
 8004240:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004244:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a72      	ldr	r2, [pc, #456]	@ (8004414 <HAL_SPI_MspInit+0x4f4>)
 800424c:	67da      	str	r2, [r3, #124]	@ 0x7c
 800424e:	4a71      	ldr	r2, [pc, #452]	@ (8004414 <HAL_SPI_MspInit+0x4f4>)
 8004250:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004254:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi5_tx.Instance = DMA1_Stream1;
 800425c:	4b6f      	ldr	r3, [pc, #444]	@ (800441c <HAL_SPI_MspInit+0x4fc>)
 800425e:	4a70      	ldr	r2, [pc, #448]	@ (8004420 <HAL_SPI_MspInit+0x500>)
 8004260:	601a      	str	r2, [r3, #0]
    hdma_spi5_tx.Init.Request = DMA_REQUEST_SPI5_TX;
 8004262:	4b6e      	ldr	r3, [pc, #440]	@ (800441c <HAL_SPI_MspInit+0x4fc>)
 8004264:	2256      	movs	r2, #86	@ 0x56
 8004266:	605a      	str	r2, [r3, #4]
    hdma_spi5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004268:	4b6c      	ldr	r3, [pc, #432]	@ (800441c <HAL_SPI_MspInit+0x4fc>)
 800426a:	2240      	movs	r2, #64	@ 0x40
 800426c:	609a      	str	r2, [r3, #8]
    hdma_spi5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800426e:	4b6b      	ldr	r3, [pc, #428]	@ (800441c <HAL_SPI_MspInit+0x4fc>)
 8004270:	2200      	movs	r2, #0
 8004272:	60da      	str	r2, [r3, #12]
    hdma_spi5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004274:	4b69      	ldr	r3, [pc, #420]	@ (800441c <HAL_SPI_MspInit+0x4fc>)
 8004276:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800427a:	611a      	str	r2, [r3, #16]
    hdma_spi5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800427c:	4b67      	ldr	r3, [pc, #412]	@ (800441c <HAL_SPI_MspInit+0x4fc>)
 800427e:	2200      	movs	r2, #0
 8004280:	615a      	str	r2, [r3, #20]
    hdma_spi5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004282:	4b66      	ldr	r3, [pc, #408]	@ (800441c <HAL_SPI_MspInit+0x4fc>)
 8004284:	2200      	movs	r2, #0
 8004286:	619a      	str	r2, [r3, #24]
    hdma_spi5_tx.Init.Mode = DMA_NORMAL;
 8004288:	4b64      	ldr	r3, [pc, #400]	@ (800441c <HAL_SPI_MspInit+0x4fc>)
 800428a:	2200      	movs	r2, #0
 800428c:	61da      	str	r2, [r3, #28]
    hdma_spi5_tx.Init.Priority = DMA_PRIORITY_LOW;
 800428e:	4b63      	ldr	r3, [pc, #396]	@ (800441c <HAL_SPI_MspInit+0x4fc>)
 8004290:	2200      	movs	r2, #0
 8004292:	621a      	str	r2, [r3, #32]
    hdma_spi5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004294:	4b61      	ldr	r3, [pc, #388]	@ (800441c <HAL_SPI_MspInit+0x4fc>)
 8004296:	2200      	movs	r2, #0
 8004298:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi5_tx) != HAL_OK)
 800429a:	4860      	ldr	r0, [pc, #384]	@ (800441c <HAL_SPI_MspInit+0x4fc>)
 800429c:	f002 f94c 	bl	8006538 <HAL_DMA_Init>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d001      	beq.n	80042aa <HAL_SPI_MspInit+0x38a>
      Error_Handler();
 80042a6:	f7ff fb1d 	bl	80038e4 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi5_tx);
 80042aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80042ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a59      	ldr	r2, [pc, #356]	@ (800441c <HAL_SPI_MspInit+0x4fc>)
 80042b6:	679a      	str	r2, [r3, #120]	@ 0x78
 80042b8:	4a58      	ldr	r2, [pc, #352]	@ (800441c <HAL_SPI_MspInit+0x4fc>)
 80042ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80042be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI5_IRQn, 5, 0);
 80042c6:	2200      	movs	r2, #0
 80042c8:	2105      	movs	r1, #5
 80042ca:	2055      	movs	r0, #85	@ 0x55
 80042cc:	f002 f894 	bl	80063f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI5_IRQn);
 80042d0:	2055      	movs	r0, #85	@ 0x55
 80042d2:	f002 f8ab 	bl	800642c <HAL_NVIC_EnableIRQ>
}
 80042d6:	e092      	b.n	80043fe <HAL_SPI_MspInit+0x4de>
  else if(hspi->Instance==SPI6)
 80042d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80042dc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a4f      	ldr	r2, [pc, #316]	@ (8004424 <HAL_SPI_MspInit+0x504>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	f040 8089 	bne.w	80043fe <HAL_SPI_MspInit+0x4de>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 80042ec:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80042f0:	f04f 0300 	mov.w	r3, #0
 80042f4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Spi6ClockSelection = RCC_SPI6CLKSOURCE_D3PCLK1;
 80042f8:	2300      	movs	r3, #0
 80042fa:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80042fe:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004302:	4618      	mov	r0, r3
 8004304:	f007 fa2c 	bl	800b760 <HAL_RCCEx_PeriphCLKConfig>
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d001      	beq.n	8004312 <HAL_SPI_MspInit+0x3f2>
      Error_Handler();
 800430e:	f7ff fae9 	bl	80038e4 <Error_Handler>
    __HAL_RCC_SPI6_CLK_ENABLE();
 8004312:	4b3e      	ldr	r3, [pc, #248]	@ (800440c <HAL_SPI_MspInit+0x4ec>)
 8004314:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004318:	4a3c      	ldr	r2, [pc, #240]	@ (800440c <HAL_SPI_MspInit+0x4ec>)
 800431a:	f043 0320 	orr.w	r3, r3, #32
 800431e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004322:	4b3a      	ldr	r3, [pc, #232]	@ (800440c <HAL_SPI_MspInit+0x4ec>)
 8004324:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004328:	f003 0320 	and.w	r3, r3, #32
 800432c:	60fb      	str	r3, [r7, #12]
 800432e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004330:	4b36      	ldr	r3, [pc, #216]	@ (800440c <HAL_SPI_MspInit+0x4ec>)
 8004332:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004336:	4a35      	ldr	r2, [pc, #212]	@ (800440c <HAL_SPI_MspInit+0x4ec>)
 8004338:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800433c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004340:	4b32      	ldr	r3, [pc, #200]	@ (800440c <HAL_SPI_MspInit+0x4ec>)
 8004342:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004346:	f003 0240 	and.w	r2, r3, #64	@ 0x40
 800434a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800434e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8004352:	601a      	str	r2, [r3, #0]
 8004354:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004358:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800435c:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_12|SER_OUT_SCK_Pin|SER_OUT_SER_Pin;
 800435e:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8004362:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004366:	2302      	movs	r3, #2
 8004368:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800436c:	2300      	movs	r3, #0
 800436e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004372:	2300      	movs	r3, #0
 8004374:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 8004378:	2305      	movs	r3, #5
 800437a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800437e:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8004382:	4619      	mov	r1, r3
 8004384:	4828      	ldr	r0, [pc, #160]	@ (8004428 <HAL_SPI_MspInit+0x508>)
 8004386:	f004 ff1f 	bl	80091c8 <HAL_GPIO_Init>
    hdma_spi6_tx.Instance = BDMA_Channel0;
 800438a:	4b28      	ldr	r3, [pc, #160]	@ (800442c <HAL_SPI_MspInit+0x50c>)
 800438c:	4a28      	ldr	r2, [pc, #160]	@ (8004430 <HAL_SPI_MspInit+0x510>)
 800438e:	601a      	str	r2, [r3, #0]
    hdma_spi6_tx.Init.Request = BDMA_REQUEST_SPI6_TX;
 8004390:	4b26      	ldr	r3, [pc, #152]	@ (800442c <HAL_SPI_MspInit+0x50c>)
 8004392:	220c      	movs	r2, #12
 8004394:	605a      	str	r2, [r3, #4]
    hdma_spi6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004396:	4b25      	ldr	r3, [pc, #148]	@ (800442c <HAL_SPI_MspInit+0x50c>)
 8004398:	2240      	movs	r2, #64	@ 0x40
 800439a:	609a      	str	r2, [r3, #8]
    hdma_spi6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800439c:	4b23      	ldr	r3, [pc, #140]	@ (800442c <HAL_SPI_MspInit+0x50c>)
 800439e:	2200      	movs	r2, #0
 80043a0:	60da      	str	r2, [r3, #12]
    hdma_spi6_tx.Init.MemInc = DMA_MINC_ENABLE;
 80043a2:	4b22      	ldr	r3, [pc, #136]	@ (800442c <HAL_SPI_MspInit+0x50c>)
 80043a4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043a8:	611a      	str	r2, [r3, #16]
    hdma_spi6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80043aa:	4b20      	ldr	r3, [pc, #128]	@ (800442c <HAL_SPI_MspInit+0x50c>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	615a      	str	r2, [r3, #20]
    hdma_spi6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80043b0:	4b1e      	ldr	r3, [pc, #120]	@ (800442c <HAL_SPI_MspInit+0x50c>)
 80043b2:	2200      	movs	r2, #0
 80043b4:	619a      	str	r2, [r3, #24]
    hdma_spi6_tx.Init.Mode = DMA_NORMAL;
 80043b6:	4b1d      	ldr	r3, [pc, #116]	@ (800442c <HAL_SPI_MspInit+0x50c>)
 80043b8:	2200      	movs	r2, #0
 80043ba:	61da      	str	r2, [r3, #28]
    hdma_spi6_tx.Init.Priority = DMA_PRIORITY_LOW;
 80043bc:	4b1b      	ldr	r3, [pc, #108]	@ (800442c <HAL_SPI_MspInit+0x50c>)
 80043be:	2200      	movs	r2, #0
 80043c0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi6_tx) != HAL_OK)
 80043c2:	481a      	ldr	r0, [pc, #104]	@ (800442c <HAL_SPI_MspInit+0x50c>)
 80043c4:	f002 f8b8 	bl	8006538 <HAL_DMA_Init>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d001      	beq.n	80043d2 <HAL_SPI_MspInit+0x4b2>
      Error_Handler();
 80043ce:	f7ff fa89 	bl	80038e4 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi6_tx);
 80043d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80043d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a13      	ldr	r2, [pc, #76]	@ (800442c <HAL_SPI_MspInit+0x50c>)
 80043de:	679a      	str	r2, [r3, #120]	@ 0x78
 80043e0:	4a12      	ldr	r2, [pc, #72]	@ (800442c <HAL_SPI_MspInit+0x50c>)
 80043e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80043e6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI6_IRQn, 5, 0);
 80043ee:	2200      	movs	r2, #0
 80043f0:	2105      	movs	r1, #5
 80043f2:	2056      	movs	r0, #86	@ 0x56
 80043f4:	f002 f800 	bl	80063f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI6_IRQn);
 80043f8:	2056      	movs	r0, #86	@ 0x56
 80043fa:	f002 f817 	bl	800642c <HAL_NVIC_EnableIRQ>
}
 80043fe:	bf00      	nop
 8004400:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}
 8004408:	40015000 	.word	0x40015000
 800440c:	58024400 	.word	0x58024400
 8004410:	58021400 	.word	0x58021400
 8004414:	2400184c 	.word	0x2400184c
 8004418:	40020010 	.word	0x40020010
 800441c:	240018c4 	.word	0x240018c4
 8004420:	40020028 	.word	0x40020028
 8004424:	58001400 	.word	0x58001400
 8004428:	58021800 	.word	0x58021800
 800442c:	2400193c 	.word	0x2400193c
 8004430:	58025408 	.word	0x58025408

08004434 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b086      	sub	sp, #24
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004444:	d10f      	bne.n	8004466 <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004446:	4b26      	ldr	r3, [pc, #152]	@ (80044e0 <HAL_TIM_Base_MspInit+0xac>)
 8004448:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800444c:	4a24      	ldr	r2, [pc, #144]	@ (80044e0 <HAL_TIM_Base_MspInit+0xac>)
 800444e:	f043 0301 	orr.w	r3, r3, #1
 8004452:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004456:	4b22      	ldr	r3, [pc, #136]	@ (80044e0 <HAL_TIM_Base_MspInit+0xac>)
 8004458:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800445c:	f003 0301 	and.w	r3, r3, #1
 8004460:	617b      	str	r3, [r7, #20]
 8004462:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM15_MspInit 1 */

    /* USER CODE END TIM15_MspInit 1 */
  }

}
 8004464:	e038      	b.n	80044d8 <HAL_TIM_Base_MspInit+0xa4>
  else if(htim_base->Instance==TIM8)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4a1e      	ldr	r2, [pc, #120]	@ (80044e4 <HAL_TIM_Base_MspInit+0xb0>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d117      	bne.n	80044a0 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004470:	4b1b      	ldr	r3, [pc, #108]	@ (80044e0 <HAL_TIM_Base_MspInit+0xac>)
 8004472:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004476:	4a1a      	ldr	r2, [pc, #104]	@ (80044e0 <HAL_TIM_Base_MspInit+0xac>)
 8004478:	f043 0302 	orr.w	r3, r3, #2
 800447c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004480:	4b17      	ldr	r3, [pc, #92]	@ (80044e0 <HAL_TIM_Base_MspInit+0xac>)
 8004482:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004486:	f003 0302 	and.w	r3, r3, #2
 800448a:	613b      	str	r3, [r7, #16]
 800448c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 800448e:	2200      	movs	r2, #0
 8004490:	2105      	movs	r1, #5
 8004492:	202b      	movs	r0, #43	@ 0x2b
 8004494:	f001 ffb0 	bl	80063f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8004498:	202b      	movs	r0, #43	@ 0x2b
 800449a:	f001 ffc7 	bl	800642c <HAL_NVIC_EnableIRQ>
}
 800449e:	e01b      	b.n	80044d8 <HAL_TIM_Base_MspInit+0xa4>
  else if(htim_base->Instance==TIM15)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a10      	ldr	r2, [pc, #64]	@ (80044e8 <HAL_TIM_Base_MspInit+0xb4>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d116      	bne.n	80044d8 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80044aa:	4b0d      	ldr	r3, [pc, #52]	@ (80044e0 <HAL_TIM_Base_MspInit+0xac>)
 80044ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044b0:	4a0b      	ldr	r2, [pc, #44]	@ (80044e0 <HAL_TIM_Base_MspInit+0xac>)
 80044b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80044ba:	4b09      	ldr	r3, [pc, #36]	@ (80044e0 <HAL_TIM_Base_MspInit+0xac>)
 80044bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044c4:	60fb      	str	r3, [r7, #12]
 80044c6:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM15_IRQn, 5, 0);
 80044c8:	2200      	movs	r2, #0
 80044ca:	2105      	movs	r1, #5
 80044cc:	2074      	movs	r0, #116	@ 0x74
 80044ce:	f001 ff93 	bl	80063f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 80044d2:	2074      	movs	r0, #116	@ 0x74
 80044d4:	f001 ffaa 	bl	800642c <HAL_NVIC_EnableIRQ>
}
 80044d8:	bf00      	nop
 80044da:	3718      	adds	r7, #24
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	58024400 	.word	0x58024400
 80044e4:	40010400 	.word	0x40010400
 80044e8:	40014000 	.word	0x40014000

080044ec <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b0ba      	sub	sp, #232	@ 0xe8
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044f4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80044f8:	2200      	movs	r2, #0
 80044fa:	601a      	str	r2, [r3, #0]
 80044fc:	605a      	str	r2, [r3, #4]
 80044fe:	609a      	str	r2, [r3, #8]
 8004500:	60da      	str	r2, [r3, #12]
 8004502:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004504:	f107 0310 	add.w	r3, r7, #16
 8004508:	22c0      	movs	r2, #192	@ 0xc0
 800450a:	2100      	movs	r1, #0
 800450c:	4618      	mov	r0, r3
 800450e:	f010 f837 	bl	8014580 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a28      	ldr	r2, [pc, #160]	@ (80045b8 <HAL_PCD_MspInit+0xcc>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d149      	bne.n	80045b0 <HAL_PCD_MspInit+0xc4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800451c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8004520:	f04f 0300 	mov.w	r3, #0
 8004524:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8004528:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800452c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004530:	f107 0310 	add.w	r3, r7, #16
 8004534:	4618      	mov	r0, r3
 8004536:	f007 f913 	bl	800b760 <HAL_RCCEx_PeriphCLKConfig>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d001      	beq.n	8004544 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8004540:	f7ff f9d0 	bl	80038e4 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8004544:	f006 f8d4 	bl	800a6f0 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004548:	4b1c      	ldr	r3, [pc, #112]	@ (80045bc <HAL_PCD_MspInit+0xd0>)
 800454a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800454e:	4a1b      	ldr	r2, [pc, #108]	@ (80045bc <HAL_PCD_MspInit+0xd0>)
 8004550:	f043 0301 	orr.w	r3, r3, #1
 8004554:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004558:	4b18      	ldr	r3, [pc, #96]	@ (80045bc <HAL_PCD_MspInit+0xd0>)
 800455a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800455e:	f003 0301 	and.w	r3, r3, #1
 8004562:	60fb      	str	r3, [r7, #12]
 8004564:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_D__Pin|USB_D_A12_Pin;
 8004566:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800456a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800456e:	2302      	movs	r3, #2
 8004570:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004574:	2300      	movs	r3, #0
 8004576:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800457a:	2300      	movs	r3, #0
 800457c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8004580:	230a      	movs	r3, #10
 8004582:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004586:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800458a:	4619      	mov	r1, r3
 800458c:	480c      	ldr	r0, [pc, #48]	@ (80045c0 <HAL_PCD_MspInit+0xd4>)
 800458e:	f004 fe1b 	bl	80091c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8004592:	4b0a      	ldr	r3, [pc, #40]	@ (80045bc <HAL_PCD_MspInit+0xd0>)
 8004594:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004598:	4a08      	ldr	r2, [pc, #32]	@ (80045bc <HAL_PCD_MspInit+0xd0>)
 800459a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800459e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80045a2:	4b06      	ldr	r3, [pc, #24]	@ (80045bc <HAL_PCD_MspInit+0xd0>)
 80045a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80045a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80045ac:	60bb      	str	r3, [r7, #8]
 80045ae:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80045b0:	bf00      	nop
 80045b2:	37e8      	adds	r7, #232	@ 0xe8
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	40080000 	.word	0x40080000
 80045bc:	58024400 	.word	0x58024400
 80045c0:	58020000 	.word	0x58020000

080045c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b08e      	sub	sp, #56	@ 0x38
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2b0f      	cmp	r3, #15
 80045d0:	d844      	bhi.n	800465c <HAL_InitTick+0x98>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 80045d2:	2200      	movs	r2, #0
 80045d4:	6879      	ldr	r1, [r7, #4]
 80045d6:	2019      	movs	r0, #25
 80045d8:	f001 ff0e 	bl	80063f8 <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80045dc:	2019      	movs	r0, #25
 80045de:	f001 ff25 	bl	800642c <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80045e2:	4a24      	ldr	r2, [pc, #144]	@ (8004674 <HAL_InitTick+0xb0>)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80045e8:	4b23      	ldr	r3, [pc, #140]	@ (8004678 <HAL_InitTick+0xb4>)
 80045ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045ee:	4a22      	ldr	r2, [pc, #136]	@ (8004678 <HAL_InitTick+0xb4>)
 80045f0:	f043 0301 	orr.w	r3, r3, #1
 80045f4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80045f8:	4b1f      	ldr	r3, [pc, #124]	@ (8004678 <HAL_InitTick+0xb4>)
 80045fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	60bb      	str	r3, [r7, #8]
 8004604:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004606:	f107 020c 	add.w	r2, r7, #12
 800460a:	f107 0310 	add.w	r3, r7, #16
 800460e:	4611      	mov	r1, r2
 8004610:	4618      	mov	r0, r3
 8004612:	f007 f863 	bl	800b6dc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8004616:	f007 f84b 	bl	800b6b0 <HAL_RCC_GetPCLK2Freq>
 800461a:	4603      	mov	r3, r0
 800461c:	005b      	lsls	r3, r3, #1
 800461e:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004620:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004622:	4a16      	ldr	r2, [pc, #88]	@ (800467c <HAL_InitTick+0xb8>)
 8004624:	fba2 2303 	umull	r2, r3, r2, r3
 8004628:	0c9b      	lsrs	r3, r3, #18
 800462a:	3b01      	subs	r3, #1
 800462c:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800462e:	4b14      	ldr	r3, [pc, #80]	@ (8004680 <HAL_InitTick+0xbc>)
 8004630:	4a14      	ldr	r2, [pc, #80]	@ (8004684 <HAL_InitTick+0xc0>)
 8004632:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004634:	4b12      	ldr	r3, [pc, #72]	@ (8004680 <HAL_InitTick+0xbc>)
 8004636:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800463a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800463c:	4a10      	ldr	r2, [pc, #64]	@ (8004680 <HAL_InitTick+0xbc>)
 800463e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004640:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004642:	4b0f      	ldr	r3, [pc, #60]	@ (8004680 <HAL_InitTick+0xbc>)
 8004644:	2200      	movs	r2, #0
 8004646:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004648:	4b0d      	ldr	r3, [pc, #52]	@ (8004680 <HAL_InitTick+0xbc>)
 800464a:	2200      	movs	r2, #0
 800464c:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800464e:	480c      	ldr	r0, [pc, #48]	@ (8004680 <HAL_InitTick+0xbc>)
 8004650:	f00a fedd 	bl	800f40e <HAL_TIM_Base_Init>
 8004654:	4603      	mov	r3, r0
 8004656:	2b00      	cmp	r3, #0
 8004658:	d107      	bne.n	800466a <HAL_InitTick+0xa6>
 800465a:	e001      	b.n	8004660 <HAL_InitTick+0x9c>
    return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e005      	b.n	800466c <HAL_InitTick+0xa8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8004660:	4807      	ldr	r0, [pc, #28]	@ (8004680 <HAL_InitTick+0xbc>)
 8004662:	f00a ff2b 	bl	800f4bc <HAL_TIM_Base_Start_IT>
 8004666:	4603      	mov	r3, r0
 8004668:	e000      	b.n	800466c <HAL_InitTick+0xa8>
  }

  /* Return function status */
  return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
}
 800466c:	4618      	mov	r0, r3
 800466e:	3738      	adds	r7, #56	@ 0x38
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}
 8004674:	24000008 	.word	0x24000008
 8004678:	58024400 	.word	0x58024400
 800467c:	431bde83 	.word	0x431bde83
 8004680:	2400206c 	.word	0x2400206c
 8004684:	40010000 	.word	0x40010000

08004688 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004688:	b480      	push	{r7}
 800468a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800468c:	bf00      	nop
 800468e:	e7fd      	b.n	800468c <NMI_Handler+0x4>

08004690 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004690:	b480      	push	{r7}
 8004692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004694:	bf00      	nop
 8004696:	e7fd      	b.n	8004694 <HardFault_Handler+0x4>

08004698 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004698:	b480      	push	{r7}
 800469a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800469c:	bf00      	nop
 800469e:	e7fd      	b.n	800469c <MemManage_Handler+0x4>

080046a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80046a0:	b480      	push	{r7}
 80046a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80046a4:	bf00      	nop
 80046a6:	e7fd      	b.n	80046a4 <BusFault_Handler+0x4>

080046a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80046a8:	b480      	push	{r7}
 80046aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80046ac:	bf00      	nop
 80046ae:	e7fd      	b.n	80046ac <UsageFault_Handler+0x4>

080046b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80046b0:	b480      	push	{r7}
 80046b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80046b4:	bf00      	nop
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr

080046be <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80046be:	b580      	push	{r7, lr}
 80046c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INTERCONN_ACK_Pin);
 80046c2:	2002      	movs	r0, #2
 80046c4:	f004 ff49 	bl	800955a <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80046c8:	bf00      	nop
 80046ca:	bd80      	pop	{r7, pc}

080046cc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_rx);
 80046d0:	4802      	ldr	r0, [pc, #8]	@ (80046dc <DMA1_Stream0_IRQHandler+0x10>)
 80046d2:	f003 fa5b 	bl	8007b8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80046d6:	bf00      	nop
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	2400184c 	.word	0x2400184c

080046e0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_tx);
 80046e4:	4802      	ldr	r0, [pc, #8]	@ (80046f0 <DMA1_Stream1_IRQHandler+0x10>)
 80046e6:	f003 fa51 	bl	8007b8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80046ea:	bf00      	nop
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	240018c4 	.word	0x240018c4

080046f4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80046f8:	4802      	ldr	r0, [pc, #8]	@ (8004704 <DMA1_Stream2_IRQHandler+0x10>)
 80046fa:	f003 fa47 	bl	8007b8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80046fe:	bf00      	nop
 8004700:	bd80      	pop	{r7, pc}
 8004702:	bf00      	nop
 8004704:	2400131c 	.word	0x2400131c

08004708 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800470c:	4802      	ldr	r0, [pc, #8]	@ (8004718 <DMA1_Stream3_IRQHandler+0x10>)
 800470e:	f003 fa3d 	bl	8007b8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8004712:	bf00      	nop
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	240014b4 	.word	0x240014b4

0800471c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8004720:	4802      	ldr	r0, [pc, #8]	@ (800472c <DMA1_Stream4_IRQHandler+0x10>)
 8004722:	f003 fa33 	bl	8007b8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004726:	bf00      	nop
 8004728:	bd80      	pop	{r7, pc}
 800472a:	bf00      	nop
 800472c:	2400152c 	.word	0x2400152c

08004730 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8004734:	4802      	ldr	r0, [pc, #8]	@ (8004740 <DMA1_Stream5_IRQHandler+0x10>)
 8004736:	f003 fa29 	bl	8007b8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800473a:	bf00      	nop
 800473c:	bd80      	pop	{r7, pc}
 800473e:	bf00      	nop
 8004740:	24001394 	.word	0x24001394

08004744 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004748:	4803      	ldr	r0, [pc, #12]	@ (8004758 <ADC_IRQHandler+0x14>)
 800474a:	f000 fe1d 	bl	8005388 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 800474e:	4803      	ldr	r0, [pc, #12]	@ (800475c <ADC_IRQHandler+0x18>)
 8004750:	f000 fe1a 	bl	8005388 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8004754:	bf00      	nop
 8004756:	bd80      	pop	{r7, pc}
 8004758:	24001254 	.word	0x24001254
 800475c:	240012b8 	.word	0x240012b8

08004760 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004764:	4802      	ldr	r0, [pc, #8]	@ (8004770 <TIM1_UP_IRQHandler+0x10>)
 8004766:	f00a ff21 	bl	800f5ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800476a:	bf00      	nop
 800476c:	bd80      	pop	{r7, pc}
 800476e:	bf00      	nop
 8004770:	2400206c 	.word	0x2400206c

08004774 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004778:	4802      	ldr	r0, [pc, #8]	@ (8004784 <TIM8_BRK_TIM12_IRQHandler+0x10>)
 800477a:	f00a ff17 	bl	800f5ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 800477e:	bf00      	nop
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	24001a00 	.word	0x24001a00

08004788 <SPI5_IRQHandler>:

/**
  * @brief This function handles SPI5 global interrupt.
  */
void SPI5_IRQHandler(void)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI5_IRQn 0 */

  /* USER CODE END SPI5_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi5);
 800478c:	4802      	ldr	r0, [pc, #8]	@ (8004798 <SPI5_IRQHandler+0x10>)
 800478e:	f00a fafb 	bl	800ed88 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI5_IRQn 1 */

  /* USER CODE END SPI5_IRQn 1 */
}
 8004792:	bf00      	nop
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	2400173c 	.word	0x2400173c

0800479c <SPI6_IRQHandler>:

/**
  * @brief This function handles SPI6 global interrupt.
  */
void SPI6_IRQHandler(void)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI6_IRQn 0 */

  /* USER CODE END SPI6_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi6);
 80047a0:	4802      	ldr	r0, [pc, #8]	@ (80047ac <SPI6_IRQHandler+0x10>)
 80047a2:	f00a faf1 	bl	800ed88 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI6_IRQn 1 */

  /* USER CODE END SPI6_IRQn 1 */
}
 80047a6:	bf00      	nop
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	240017c4 	.word	0x240017c4

080047b0 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 80047b4:	4802      	ldr	r0, [pc, #8]	@ (80047c0 <TIM15_IRQHandler+0x10>)
 80047b6:	f00a fef9 	bl	800f5ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 80047ba:	bf00      	nop
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	24001a4c 	.word	0x24001a4c

080047c4 <BDMA_Channel0_IRQHandler>:

/**
  * @brief This function handles BDMA channel0 global interrupt.
  */
void BDMA_Channel0_IRQHandler(void)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BDMA_Channel0_IRQn 0 */

  /* USER CODE END BDMA_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi6_tx);
 80047c8:	4802      	ldr	r0, [pc, #8]	@ (80047d4 <BDMA_Channel0_IRQHandler+0x10>)
 80047ca:	f003 f9df 	bl	8007b8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN BDMA_Channel0_IRQn 1 */

  /* USER CODE END BDMA_Channel0_IRQn 1 */
}
 80047ce:	bf00      	nop
 80047d0:	bd80      	pop	{r7, pc}
 80047d2:	bf00      	nop
 80047d4:	2400193c 	.word	0x2400193c

080047d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80047d8:	b480      	push	{r7}
 80047da:	af00      	add	r7, sp, #0
  return 1;
 80047dc:	2301      	movs	r3, #1
}
 80047de:	4618      	mov	r0, r3
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr

080047e8 <_kill>:

int _kill(int pid, int sig)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b082      	sub	sp, #8
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	6078      	str	r0, [r7, #4]
 80047f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80047f2:	f00f ff21 	bl	8014638 <__errno>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2216      	movs	r2, #22
 80047fa:	601a      	str	r2, [r3, #0]
  return -1;
 80047fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004800:	4618      	mov	r0, r3
 8004802:	3708      	adds	r7, #8
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}

08004808 <_exit>:

void _exit (int status)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004810:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f7ff ffe7 	bl	80047e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800481a:	bf00      	nop
 800481c:	e7fd      	b.n	800481a <_exit+0x12>

0800481e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800481e:	b580      	push	{r7, lr}
 8004820:	b086      	sub	sp, #24
 8004822:	af00      	add	r7, sp, #0
 8004824:	60f8      	str	r0, [r7, #12]
 8004826:	60b9      	str	r1, [r7, #8]
 8004828:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800482a:	2300      	movs	r3, #0
 800482c:	617b      	str	r3, [r7, #20]
 800482e:	e00a      	b.n	8004846 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004830:	f3af 8000 	nop.w
 8004834:	4601      	mov	r1, r0
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	1c5a      	adds	r2, r3, #1
 800483a:	60ba      	str	r2, [r7, #8]
 800483c:	b2ca      	uxtb	r2, r1
 800483e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	3301      	adds	r3, #1
 8004844:	617b      	str	r3, [r7, #20]
 8004846:	697a      	ldr	r2, [r7, #20]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	429a      	cmp	r2, r3
 800484c:	dbf0      	blt.n	8004830 <_read+0x12>
  }

  return len;
 800484e:	687b      	ldr	r3, [r7, #4]
}
 8004850:	4618      	mov	r0, r3
 8004852:	3718      	adds	r7, #24
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}

08004858 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	b086      	sub	sp, #24
 800485c:	af00      	add	r7, sp, #0
 800485e:	60f8      	str	r0, [r7, #12]
 8004860:	60b9      	str	r1, [r7, #8]
 8004862:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004864:	2300      	movs	r3, #0
 8004866:	617b      	str	r3, [r7, #20]
 8004868:	e009      	b.n	800487e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	1c5a      	adds	r2, r3, #1
 800486e:	60ba      	str	r2, [r7, #8]
 8004870:	781b      	ldrb	r3, [r3, #0]
 8004872:	4618      	mov	r0, r3
 8004874:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	3301      	adds	r3, #1
 800487c:	617b      	str	r3, [r7, #20]
 800487e:	697a      	ldr	r2, [r7, #20]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	429a      	cmp	r2, r3
 8004884:	dbf1      	blt.n	800486a <_write+0x12>
  }
  return len;
 8004886:	687b      	ldr	r3, [r7, #4]
}
 8004888:	4618      	mov	r0, r3
 800488a:	3718      	adds	r7, #24
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}

08004890 <_close>:

int _close(int file)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004898:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800489c:	4618      	mov	r0, r3
 800489e:	370c      	adds	r7, #12
 80048a0:	46bd      	mov	sp, r7
 80048a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a6:	4770      	bx	lr

080048a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b083      	sub	sp, #12
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80048b8:	605a      	str	r2, [r3, #4]
  return 0;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	370c      	adds	r7, #12
 80048c0:	46bd      	mov	sp, r7
 80048c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c6:	4770      	bx	lr

080048c8 <_isatty>:

int _isatty(int file)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b083      	sub	sp, #12
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80048d0:	2301      	movs	r3, #1
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	370c      	adds	r7, #12
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr

080048de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80048de:	b480      	push	{r7}
 80048e0:	b085      	sub	sp, #20
 80048e2:	af00      	add	r7, sp, #0
 80048e4:	60f8      	str	r0, [r7, #12]
 80048e6:	60b9      	str	r1, [r7, #8]
 80048e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80048ea:	2300      	movs	r3, #0
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3714      	adds	r7, #20
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr

080048f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b086      	sub	sp, #24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004900:	4a14      	ldr	r2, [pc, #80]	@ (8004954 <_sbrk+0x5c>)
 8004902:	4b15      	ldr	r3, [pc, #84]	@ (8004958 <_sbrk+0x60>)
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800490c:	4b13      	ldr	r3, [pc, #76]	@ (800495c <_sbrk+0x64>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d102      	bne.n	800491a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004914:	4b11      	ldr	r3, [pc, #68]	@ (800495c <_sbrk+0x64>)
 8004916:	4a12      	ldr	r2, [pc, #72]	@ (8004960 <_sbrk+0x68>)
 8004918:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800491a:	4b10      	ldr	r3, [pc, #64]	@ (800495c <_sbrk+0x64>)
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4413      	add	r3, r2
 8004922:	693a      	ldr	r2, [r7, #16]
 8004924:	429a      	cmp	r2, r3
 8004926:	d207      	bcs.n	8004938 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004928:	f00f fe86 	bl	8014638 <__errno>
 800492c:	4603      	mov	r3, r0
 800492e:	220c      	movs	r2, #12
 8004930:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004932:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004936:	e009      	b.n	800494c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004938:	4b08      	ldr	r3, [pc, #32]	@ (800495c <_sbrk+0x64>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800493e:	4b07      	ldr	r3, [pc, #28]	@ (800495c <_sbrk+0x64>)
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	4413      	add	r3, r2
 8004946:	4a05      	ldr	r2, [pc, #20]	@ (800495c <_sbrk+0x64>)
 8004948:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800494a:	68fb      	ldr	r3, [r7, #12]
}
 800494c:	4618      	mov	r0, r3
 800494e:	3718      	adds	r7, #24
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	24080000 	.word	0x24080000
 8004958:	00000400 	.word	0x00000400
 800495c:	240020b8 	.word	0x240020b8
 8004960:	2400d828 	.word	0x2400d828

08004964 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004964:	b480      	push	{r7}
 8004966:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004968:	4b43      	ldr	r3, [pc, #268]	@ (8004a78 <SystemInit+0x114>)
 800496a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800496e:	4a42      	ldr	r2, [pc, #264]	@ (8004a78 <SystemInit+0x114>)
 8004970:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004974:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004978:	4b40      	ldr	r3, [pc, #256]	@ (8004a7c <SystemInit+0x118>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 030f 	and.w	r3, r3, #15
 8004980:	2b06      	cmp	r3, #6
 8004982:	d807      	bhi.n	8004994 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004984:	4b3d      	ldr	r3, [pc, #244]	@ (8004a7c <SystemInit+0x118>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f023 030f 	bic.w	r3, r3, #15
 800498c:	4a3b      	ldr	r2, [pc, #236]	@ (8004a7c <SystemInit+0x118>)
 800498e:	f043 0307 	orr.w	r3, r3, #7
 8004992:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004994:	4b3a      	ldr	r3, [pc, #232]	@ (8004a80 <SystemInit+0x11c>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a39      	ldr	r2, [pc, #228]	@ (8004a80 <SystemInit+0x11c>)
 800499a:	f043 0301 	orr.w	r3, r3, #1
 800499e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80049a0:	4b37      	ldr	r3, [pc, #220]	@ (8004a80 <SystemInit+0x11c>)
 80049a2:	2200      	movs	r2, #0
 80049a4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80049a6:	4b36      	ldr	r3, [pc, #216]	@ (8004a80 <SystemInit+0x11c>)
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	4935      	ldr	r1, [pc, #212]	@ (8004a80 <SystemInit+0x11c>)
 80049ac:	4b35      	ldr	r3, [pc, #212]	@ (8004a84 <SystemInit+0x120>)
 80049ae:	4013      	ands	r3, r2
 80049b0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80049b2:	4b32      	ldr	r3, [pc, #200]	@ (8004a7c <SystemInit+0x118>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f003 0308 	and.w	r3, r3, #8
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d007      	beq.n	80049ce <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80049be:	4b2f      	ldr	r3, [pc, #188]	@ (8004a7c <SystemInit+0x118>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f023 030f 	bic.w	r3, r3, #15
 80049c6:	4a2d      	ldr	r2, [pc, #180]	@ (8004a7c <SystemInit+0x118>)
 80049c8:	f043 0307 	orr.w	r3, r3, #7
 80049cc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80049ce:	4b2c      	ldr	r3, [pc, #176]	@ (8004a80 <SystemInit+0x11c>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80049d4:	4b2a      	ldr	r3, [pc, #168]	@ (8004a80 <SystemInit+0x11c>)
 80049d6:	2200      	movs	r2, #0
 80049d8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80049da:	4b29      	ldr	r3, [pc, #164]	@ (8004a80 <SystemInit+0x11c>)
 80049dc:	2200      	movs	r2, #0
 80049de:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80049e0:	4b27      	ldr	r3, [pc, #156]	@ (8004a80 <SystemInit+0x11c>)
 80049e2:	4a29      	ldr	r2, [pc, #164]	@ (8004a88 <SystemInit+0x124>)
 80049e4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80049e6:	4b26      	ldr	r3, [pc, #152]	@ (8004a80 <SystemInit+0x11c>)
 80049e8:	4a28      	ldr	r2, [pc, #160]	@ (8004a8c <SystemInit+0x128>)
 80049ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80049ec:	4b24      	ldr	r3, [pc, #144]	@ (8004a80 <SystemInit+0x11c>)
 80049ee:	4a28      	ldr	r2, [pc, #160]	@ (8004a90 <SystemInit+0x12c>)
 80049f0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80049f2:	4b23      	ldr	r3, [pc, #140]	@ (8004a80 <SystemInit+0x11c>)
 80049f4:	2200      	movs	r2, #0
 80049f6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80049f8:	4b21      	ldr	r3, [pc, #132]	@ (8004a80 <SystemInit+0x11c>)
 80049fa:	4a25      	ldr	r2, [pc, #148]	@ (8004a90 <SystemInit+0x12c>)
 80049fc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80049fe:	4b20      	ldr	r3, [pc, #128]	@ (8004a80 <SystemInit+0x11c>)
 8004a00:	2200      	movs	r2, #0
 8004a02:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004a04:	4b1e      	ldr	r3, [pc, #120]	@ (8004a80 <SystemInit+0x11c>)
 8004a06:	4a22      	ldr	r2, [pc, #136]	@ (8004a90 <SystemInit+0x12c>)
 8004a08:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8004a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8004a80 <SystemInit+0x11c>)
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004a10:	4b1b      	ldr	r3, [pc, #108]	@ (8004a80 <SystemInit+0x11c>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a1a      	ldr	r2, [pc, #104]	@ (8004a80 <SystemInit+0x11c>)
 8004a16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a1a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004a1c:	4b18      	ldr	r3, [pc, #96]	@ (8004a80 <SystemInit+0x11c>)
 8004a1e:	2200      	movs	r2, #0
 8004a20:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004a22:	4b1c      	ldr	r3, [pc, #112]	@ (8004a94 <SystemInit+0x130>)
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	4b1c      	ldr	r3, [pc, #112]	@ (8004a98 <SystemInit+0x134>)
 8004a28:	4013      	ands	r3, r2
 8004a2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a2e:	d202      	bcs.n	8004a36 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004a30:	4b1a      	ldr	r3, [pc, #104]	@ (8004a9c <SystemInit+0x138>)
 8004a32:	2201      	movs	r2, #1
 8004a34:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8004a36:	4b12      	ldr	r3, [pc, #72]	@ (8004a80 <SystemInit+0x11c>)
 8004a38:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004a3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d113      	bne.n	8004a6c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004a44:	4b0e      	ldr	r3, [pc, #56]	@ (8004a80 <SystemInit+0x11c>)
 8004a46:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004a4a:	4a0d      	ldr	r2, [pc, #52]	@ (8004a80 <SystemInit+0x11c>)
 8004a4c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004a50:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8004a54:	4b12      	ldr	r3, [pc, #72]	@ (8004aa0 <SystemInit+0x13c>)
 8004a56:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8004a5a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004a5c:	4b08      	ldr	r3, [pc, #32]	@ (8004a80 <SystemInit+0x11c>)
 8004a5e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004a62:	4a07      	ldr	r2, [pc, #28]	@ (8004a80 <SystemInit+0x11c>)
 8004a64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a68:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004a6c:	bf00      	nop
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	e000ed00 	.word	0xe000ed00
 8004a7c:	52002000 	.word	0x52002000
 8004a80:	58024400 	.word	0x58024400
 8004a84:	eaf6ed7f 	.word	0xeaf6ed7f
 8004a88:	02020200 	.word	0x02020200
 8004a8c:	01ff0000 	.word	0x01ff0000
 8004a90:	01010280 	.word	0x01010280
 8004a94:	5c001000 	.word	0x5c001000
 8004a98:	ffff0000 	.word	0xffff0000
 8004a9c:	51008108 	.word	0x51008108
 8004aa0:	52004000 	.word	0x52004000

08004aa4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004aa8:	4b09      	ldr	r3, [pc, #36]	@ (8004ad0 <ExitRun0Mode+0x2c>)
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	4a08      	ldr	r2, [pc, #32]	@ (8004ad0 <ExitRun0Mode+0x2c>)
 8004aae:	f043 0302 	orr.w	r3, r3, #2
 8004ab2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
 while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8004ab4:	bf00      	nop
 8004ab6:	4b06      	ldr	r3, [pc, #24]	@ (8004ad0 <ExitRun0Mode+0x2c>)
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d0f9      	beq.n	8004ab6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8004ac2:	bf00      	nop
 8004ac4:	bf00      	nop
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr
 8004ace:	bf00      	nop
 8004ad0:	58024800 	.word	0x58024800

08004ad4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
   ldr   sp, =_estack      /* set stack pointer */
 8004ad4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8004b10 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8004ad8:	f7ff ffe4 	bl	8004aa4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004adc:	f7ff ff42 	bl	8004964 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004ae0:	480c      	ldr	r0, [pc, #48]	@ (8004b14 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004ae2:	490d      	ldr	r1, [pc, #52]	@ (8004b18 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004ae4:	4a0d      	ldr	r2, [pc, #52]	@ (8004b1c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004ae6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004ae8:	e002      	b.n	8004af0 <LoopCopyDataInit>

08004aea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004aea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004aec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004aee:	3304      	adds	r3, #4

08004af0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004af0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004af2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004af4:	d3f9      	bcc.n	8004aea <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004af6:	4a0a      	ldr	r2, [pc, #40]	@ (8004b20 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004af8:	4c0a      	ldr	r4, [pc, #40]	@ (8004b24 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004afa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004afc:	e001      	b.n	8004b02 <LoopFillZerobss>

08004afe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004afe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b00:	3204      	adds	r2, #4

08004b02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004b02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004b04:	d3fb      	bcc.n	8004afe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004b06:	f00f fd9d 	bl	8014644 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004b0a:	f7fd fcc3 	bl	8002494 <main>
  bx  lr
 8004b0e:	4770      	bx	lr
   ldr   sp, =_estack      /* set stack pointer */
 8004b10:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8004b14:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8004b18:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8004b1c:	08016720 	.word	0x08016720
  ldr r2, =_sbss
 8004b20:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 8004b24:	2400d828 	.word	0x2400d828

08004b28 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004b28:	e7fe      	b.n	8004b28 <ADC3_IRQHandler>
	...

08004b2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004b32:	2003      	movs	r0, #3
 8004b34:	f001 fc55 	bl	80063e2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004b38:	f006 fbfa 	bl	800b330 <HAL_RCC_GetSysClockFreq>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	4b15      	ldr	r3, [pc, #84]	@ (8004b94 <HAL_Init+0x68>)
 8004b40:	699b      	ldr	r3, [r3, #24]
 8004b42:	0a1b      	lsrs	r3, r3, #8
 8004b44:	f003 030f 	and.w	r3, r3, #15
 8004b48:	4913      	ldr	r1, [pc, #76]	@ (8004b98 <HAL_Init+0x6c>)
 8004b4a:	5ccb      	ldrb	r3, [r1, r3]
 8004b4c:	f003 031f 	and.w	r3, r3, #31
 8004b50:	fa22 f303 	lsr.w	r3, r2, r3
 8004b54:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004b56:	4b0f      	ldr	r3, [pc, #60]	@ (8004b94 <HAL_Init+0x68>)
 8004b58:	699b      	ldr	r3, [r3, #24]
 8004b5a:	f003 030f 	and.w	r3, r3, #15
 8004b5e:	4a0e      	ldr	r2, [pc, #56]	@ (8004b98 <HAL_Init+0x6c>)
 8004b60:	5cd3      	ldrb	r3, [r2, r3]
 8004b62:	f003 031f 	and.w	r3, r3, #31
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	fa22 f303 	lsr.w	r3, r2, r3
 8004b6c:	4a0b      	ldr	r2, [pc, #44]	@ (8004b9c <HAL_Init+0x70>)
 8004b6e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004b70:	4a0b      	ldr	r2, [pc, #44]	@ (8004ba0 <HAL_Init+0x74>)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004b76:	200f      	movs	r0, #15
 8004b78:	f7ff fd24 	bl	80045c4 <HAL_InitTick>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d001      	beq.n	8004b86 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e002      	b.n	8004b8c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004b86:	f7fe feb3 	bl	80038f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004b8a:	2300      	movs	r3, #0
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	3708      	adds	r7, #8
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}
 8004b94:	58024400 	.word	0x58024400
 8004b98:	08016374 	.word	0x08016374
 8004b9c:	24000004 	.word	0x24000004
 8004ba0:	24000000 	.word	0x24000000

08004ba4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004ba8:	4b06      	ldr	r3, [pc, #24]	@ (8004bc4 <HAL_IncTick+0x20>)
 8004baa:	781b      	ldrb	r3, [r3, #0]
 8004bac:	461a      	mov	r2, r3
 8004bae:	4b06      	ldr	r3, [pc, #24]	@ (8004bc8 <HAL_IncTick+0x24>)
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4413      	add	r3, r2
 8004bb4:	4a04      	ldr	r2, [pc, #16]	@ (8004bc8 <HAL_IncTick+0x24>)
 8004bb6:	6013      	str	r3, [r2, #0]
}
 8004bb8:	bf00      	nop
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr
 8004bc2:	bf00      	nop
 8004bc4:	2400000c 	.word	0x2400000c
 8004bc8:	240020bc 	.word	0x240020bc

08004bcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	af00      	add	r7, sp, #0
  return uwTick;
 8004bd0:	4b03      	ldr	r3, [pc, #12]	@ (8004be0 <HAL_GetTick+0x14>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bdc:	4770      	bx	lr
 8004bde:	bf00      	nop
 8004be0:	240020bc 	.word	0x240020bc

08004be4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004bec:	f7ff ffee 	bl	8004bcc <HAL_GetTick>
 8004bf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004bfc:	d005      	beq.n	8004c0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8004c28 <HAL_Delay+0x44>)
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	461a      	mov	r2, r3
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	4413      	add	r3, r2
 8004c08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004c0a:	bf00      	nop
 8004c0c:	f7ff ffde 	bl	8004bcc <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	d8f7      	bhi.n	8004c0c <HAL_Delay+0x28>
  {
  }
}
 8004c1c:	bf00      	nop
 8004c1e:	bf00      	nop
 8004c20:	3710      	adds	r7, #16
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
 8004c26:	bf00      	nop
 8004c28:	2400000c 	.word	0x2400000c

08004c2c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8004c30:	4b03      	ldr	r3, [pc, #12]	@ (8004c40 <HAL_GetREVID+0x14>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	0c1b      	lsrs	r3, r3, #16
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr
 8004c40:	5c001000 	.word	0x5c001000

08004c44 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	431a      	orrs	r2, r3
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	609a      	str	r2, [r3, #8]
}
 8004c5e:	bf00      	nop
 8004c60:	370c      	adds	r7, #12
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr

08004c6a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004c6a:	b480      	push	{r7}
 8004c6c:	b083      	sub	sp, #12
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
 8004c72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	431a      	orrs	r2, r3
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	609a      	str	r2, [r3, #8]
}
 8004c84:	bf00      	nop
 8004c86:	370c      	adds	r7, #12
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8e:	4770      	bx	lr

08004c90 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b083      	sub	sp, #12
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b087      	sub	sp, #28
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d107      	bne.n	8004cd0 <LL_ADC_SetChannelPreselection+0x24>
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	0e9b      	lsrs	r3, r3, #26
 8004cc4:	f003 031f 	and.w	r3, r3, #31
 8004cc8:	2201      	movs	r2, #1
 8004cca:	fa02 f303 	lsl.w	r3, r2, r3
 8004cce:	e015      	b.n	8004cfc <LL_ADC_SetChannelPreselection+0x50>
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	fa93 f3a3 	rbit	r3, r3
 8004cda:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d101      	bne.n	8004cea <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8004ce6:	2320      	movs	r3, #32
 8004ce8:	e003      	b.n	8004cf2 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	fab3 f383 	clz	r3, r3
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	f003 031f 	and.w	r3, r3, #31
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	69d2      	ldr	r2, [r2, #28]
 8004d00:	431a      	orrs	r2, r3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8004d06:	bf00      	nop
 8004d08:	371c      	adds	r7, #28
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d10:	4770      	bx	lr

08004d12 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b087      	sub	sp, #28
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	60f8      	str	r0, [r7, #12]
 8004d1a:	60b9      	str	r1, [r7, #8]
 8004d1c:	607a      	str	r2, [r7, #4]
 8004d1e:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	3360      	adds	r3, #96	@ 0x60
 8004d24:	461a      	mov	r2, r3
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	4413      	add	r3, r2
 8004d2c:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	430b      	orrs	r3, r1
 8004d40:	431a      	orrs	r2, r3
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8004d46:	bf00      	nop
 8004d48:	371c      	adds	r7, #28
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d50:	4770      	bx	lr

08004d52 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8004d52:	b480      	push	{r7}
 8004d54:	b085      	sub	sp, #20
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	60f8      	str	r0, [r7, #12]
 8004d5a:	60b9      	str	r1, [r7, #8]
 8004d5c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	691b      	ldr	r3, [r3, #16]
 8004d62:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	f003 031f 	and.w	r3, r3, #31
 8004d6c:	6879      	ldr	r1, [r7, #4]
 8004d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d72:	431a      	orrs	r2, r3
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	611a      	str	r2, [r3, #16]
}
 8004d78:	bf00      	nop
 8004d7a:	3714      	adds	r7, #20
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b087      	sub	sp, #28
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	3360      	adds	r3, #96	@ 0x60
 8004d94:	461a      	mov	r2, r3
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	4413      	add	r3, r2
 8004d9c:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	431a      	orrs	r2, r3
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	601a      	str	r2, [r3, #0]
  }
}
 8004dae:	bf00      	nop
 8004db0:	371c      	adds	r7, #28
 8004db2:	46bd      	mov	sp, r7
 8004db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db8:	4770      	bx	lr

08004dba <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004dba:	b480      	push	{r7}
 8004dbc:	b083      	sub	sp, #12
 8004dbe:	af00      	add	r7, sp, #0
 8004dc0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d101      	bne.n	8004dd2 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e000      	b.n	8004dd4 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004dd2:	2300      	movs	r3, #0
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b087      	sub	sp, #28
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	60b9      	str	r1, [r7, #8]
 8004dea:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	3330      	adds	r3, #48	@ 0x30
 8004df0:	461a      	mov	r2, r3
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	0a1b      	lsrs	r3, r3, #8
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	f003 030c 	and.w	r3, r3, #12
 8004dfc:	4413      	add	r3, r2
 8004dfe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	f003 031f 	and.w	r3, r3, #31
 8004e0a:	211f      	movs	r1, #31
 8004e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e10:	43db      	mvns	r3, r3
 8004e12:	401a      	ands	r2, r3
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	0e9b      	lsrs	r3, r3, #26
 8004e18:	f003 011f 	and.w	r1, r3, #31
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	f003 031f 	and.w	r3, r3, #31
 8004e22:	fa01 f303 	lsl.w	r3, r1, r3
 8004e26:	431a      	orrs	r2, r3
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004e2c:	bf00      	nop
 8004e2e:	371c      	adds	r7, #28
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr

08004e38 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b083      	sub	sp, #12
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e44:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d101      	bne.n	8004e50 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	e000      	b.n	8004e52 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8004e50:	2300      	movs	r3, #0
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	370c      	adds	r7, #12
 8004e56:	46bd      	mov	sp, r7
 8004e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5c:	4770      	bx	lr

08004e5e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004e5e:	b480      	push	{r7}
 8004e60:	b087      	sub	sp, #28
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	60f8      	str	r0, [r7, #12]
 8004e66:	60b9      	str	r1, [r7, #8]
 8004e68:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	3314      	adds	r3, #20
 8004e6e:	461a      	mov	r2, r3
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	0e5b      	lsrs	r3, r3, #25
 8004e74:	009b      	lsls	r3, r3, #2
 8004e76:	f003 0304 	and.w	r3, r3, #4
 8004e7a:	4413      	add	r3, r2
 8004e7c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	68bb      	ldr	r3, [r7, #8]
 8004e84:	0d1b      	lsrs	r3, r3, #20
 8004e86:	f003 031f 	and.w	r3, r3, #31
 8004e8a:	2107      	movs	r1, #7
 8004e8c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e90:	43db      	mvns	r3, r3
 8004e92:	401a      	ands	r2, r3
 8004e94:	68bb      	ldr	r3, [r7, #8]
 8004e96:	0d1b      	lsrs	r3, r3, #20
 8004e98:	f003 031f 	and.w	r3, r3, #31
 8004e9c:	6879      	ldr	r1, [r7, #4]
 8004e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8004ea2:	431a      	orrs	r2, r3
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004ea8:	bf00      	nop
 8004eaa:	371c      	adds	r7, #28
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr

08004eb4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b085      	sub	sp, #20
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	60f8      	str	r0, [r7, #12]
 8004ebc:	60b9      	str	r1, [r7, #8]
 8004ebe:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ecc:	43db      	mvns	r3, r3
 8004ece:	401a      	ands	r2, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f003 0318 	and.w	r3, r3, #24
 8004ed6:	4908      	ldr	r1, [pc, #32]	@ (8004ef8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004ed8:	40d9      	lsrs	r1, r3
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	400b      	ands	r3, r1
 8004ede:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ee2:	431a      	orrs	r2, r3
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8004eea:	bf00      	nop
 8004eec:	3714      	adds	r7, #20
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef4:	4770      	bx	lr
 8004ef6:	bf00      	nop
 8004ef8:	000fffff 	.word	0x000fffff

08004efc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b083      	sub	sp, #12
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	f003 031f 	and.w	r3, r3, #31
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b083      	sub	sp, #12
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	689b      	ldr	r3, [r3, #8]
 8004f24:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	370c      	adds	r7, #12
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f32:	4770      	bx	lr

08004f34 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004f34:	b480      	push	{r7}
 8004f36:	b083      	sub	sp, #12
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	689a      	ldr	r2, [r3, #8]
 8004f40:	4b04      	ldr	r3, [pc, #16]	@ (8004f54 <LL_ADC_DisableDeepPowerDown+0x20>)
 8004f42:	4013      	ands	r3, r2
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	6093      	str	r3, [r2, #8]
}
 8004f48:	bf00      	nop
 8004f4a:	370c      	adds	r7, #12
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr
 8004f54:	5fffffc0 	.word	0x5fffffc0

08004f58 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f6c:	d101      	bne.n	8004f72 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e000      	b.n	8004f74 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004f72:	2300      	movs	r3, #0
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004f80:	b480      	push	{r7}
 8004f82:	b083      	sub	sp, #12
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	689a      	ldr	r2, [r3, #8]
 8004f8c:	4b05      	ldr	r3, [pc, #20]	@ (8004fa4 <LL_ADC_EnableInternalRegulator+0x24>)
 8004f8e:	4013      	ands	r3, r2
 8004f90:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004f98:	bf00      	nop
 8004f9a:	370c      	adds	r7, #12
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa2:	4770      	bx	lr
 8004fa4:	6fffffc0 	.word	0x6fffffc0

08004fa8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004fa8:	b480      	push	{r7}
 8004faa:	b083      	sub	sp, #12
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fb8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004fbc:	d101      	bne.n	8004fc2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e000      	b.n	8004fc4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004fc2:	2300      	movs	r3, #0
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f003 0301 	and.w	r3, r3, #1
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d101      	bne.n	8004fe8 <LL_ADC_IsEnabled+0x18>
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e000      	b.n	8004fea <LL_ADC_IsEnabled+0x1a>
 8004fe8:	2300      	movs	r3, #0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	370c      	adds	r7, #12
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr

08004ff6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004ff6:	b480      	push	{r7}
 8004ff8:	b083      	sub	sp, #12
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f003 0304 	and.w	r3, r3, #4
 8005006:	2b04      	cmp	r3, #4
 8005008:	d101      	bne.n	800500e <LL_ADC_REG_IsConversionOngoing+0x18>
 800500a:	2301      	movs	r3, #1
 800500c:	e000      	b.n	8005010 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	f003 0308 	and.w	r3, r3, #8
 800502c:	2b08      	cmp	r3, #8
 800502e:	d101      	bne.n	8005034 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005030:	2301      	movs	r3, #1
 8005032:	e000      	b.n	8005036 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	370c      	adds	r7, #12
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr
	...

08005044 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005044:	b590      	push	{r4, r7, lr}
 8005046:	b089      	sub	sp, #36	@ 0x24
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800504c:	2300      	movs	r3, #0
 800504e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005050:	2300      	movs	r3, #0
 8005052:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d101      	bne.n	800505e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e18f      	b.n	800537e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005068:	2b00      	cmp	r3, #0
 800506a:	d109      	bne.n	8005080 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f7fe fc5d 	bl	800392c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4618      	mov	r0, r3
 8005086:	f7ff ff67 	bl	8004f58 <LL_ADC_IsDeepPowerDownEnabled>
 800508a:	4603      	mov	r3, r0
 800508c:	2b00      	cmp	r3, #0
 800508e:	d004      	beq.n	800509a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4618      	mov	r0, r3
 8005096:	f7ff ff4d 	bl	8004f34 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4618      	mov	r0, r3
 80050a0:	f7ff ff82 	bl	8004fa8 <LL_ADC_IsInternalRegulatorEnabled>
 80050a4:	4603      	mov	r3, r0
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d114      	bne.n	80050d4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4618      	mov	r0, r3
 80050b0:	f7ff ff66 	bl	8004f80 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80050b4:	4b87      	ldr	r3, [pc, #540]	@ (80052d4 <HAL_ADC_Init+0x290>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	099b      	lsrs	r3, r3, #6
 80050ba:	4a87      	ldr	r2, [pc, #540]	@ (80052d8 <HAL_ADC_Init+0x294>)
 80050bc:	fba2 2303 	umull	r2, r3, r2, r3
 80050c0:	099b      	lsrs	r3, r3, #6
 80050c2:	3301      	adds	r3, #1
 80050c4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80050c6:	e002      	b.n	80050ce <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	3b01      	subs	r3, #1
 80050cc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d1f9      	bne.n	80050c8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4618      	mov	r0, r3
 80050da:	f7ff ff65 	bl	8004fa8 <LL_ADC_IsInternalRegulatorEnabled>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d10d      	bne.n	8005100 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050e8:	f043 0210 	orr.w	r2, r3, #16
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050f4:	f043 0201 	orr.w	r2, r3, #1
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4618      	mov	r0, r3
 8005106:	f7ff ff76 	bl	8004ff6 <LL_ADC_REG_IsConversionOngoing>
 800510a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005110:	f003 0310 	and.w	r3, r3, #16
 8005114:	2b00      	cmp	r3, #0
 8005116:	f040 8129 	bne.w	800536c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	2b00      	cmp	r3, #0
 800511e:	f040 8125 	bne.w	800536c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005126:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800512a:	f043 0202 	orr.w	r2, r3, #2
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4618      	mov	r0, r3
 8005138:	f7ff ff4a 	bl	8004fd0 <LL_ADC_IsEnabled>
 800513c:	4603      	mov	r3, r0
 800513e:	2b00      	cmp	r3, #0
 8005140:	d136      	bne.n	80051b0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a65      	ldr	r2, [pc, #404]	@ (80052dc <HAL_ADC_Init+0x298>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d004      	beq.n	8005156 <HAL_ADC_Init+0x112>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a63      	ldr	r2, [pc, #396]	@ (80052e0 <HAL_ADC_Init+0x29c>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d10e      	bne.n	8005174 <HAL_ADC_Init+0x130>
 8005156:	4861      	ldr	r0, [pc, #388]	@ (80052dc <HAL_ADC_Init+0x298>)
 8005158:	f7ff ff3a 	bl	8004fd0 <LL_ADC_IsEnabled>
 800515c:	4604      	mov	r4, r0
 800515e:	4860      	ldr	r0, [pc, #384]	@ (80052e0 <HAL_ADC_Init+0x29c>)
 8005160:	f7ff ff36 	bl	8004fd0 <LL_ADC_IsEnabled>
 8005164:	4603      	mov	r3, r0
 8005166:	4323      	orrs	r3, r4
 8005168:	2b00      	cmp	r3, #0
 800516a:	bf0c      	ite	eq
 800516c:	2301      	moveq	r3, #1
 800516e:	2300      	movne	r3, #0
 8005170:	b2db      	uxtb	r3, r3
 8005172:	e008      	b.n	8005186 <HAL_ADC_Init+0x142>
 8005174:	485b      	ldr	r0, [pc, #364]	@ (80052e4 <HAL_ADC_Init+0x2a0>)
 8005176:	f7ff ff2b 	bl	8004fd0 <LL_ADC_IsEnabled>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	bf0c      	ite	eq
 8005180:	2301      	moveq	r3, #1
 8005182:	2300      	movne	r3, #0
 8005184:	b2db      	uxtb	r3, r3
 8005186:	2b00      	cmp	r3, #0
 8005188:	d012      	beq.n	80051b0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a53      	ldr	r2, [pc, #332]	@ (80052dc <HAL_ADC_Init+0x298>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d004      	beq.n	800519e <HAL_ADC_Init+0x15a>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a51      	ldr	r2, [pc, #324]	@ (80052e0 <HAL_ADC_Init+0x29c>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d101      	bne.n	80051a2 <HAL_ADC_Init+0x15e>
 800519e:	4a52      	ldr	r2, [pc, #328]	@ (80052e8 <HAL_ADC_Init+0x2a4>)
 80051a0:	e000      	b.n	80051a4 <HAL_ADC_Init+0x160>
 80051a2:	4a52      	ldr	r2, [pc, #328]	@ (80052ec <HAL_ADC_Init+0x2a8>)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	4619      	mov	r1, r3
 80051aa:	4610      	mov	r0, r2
 80051ac:	f7ff fd4a 	bl	8004c44 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80051b0:	f7ff fd3c 	bl	8004c2c <HAL_GetREVID>
 80051b4:	4603      	mov	r3, r0
 80051b6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d914      	bls.n	80051e8 <HAL_ADC_Init+0x1a4>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	2b10      	cmp	r3, #16
 80051c4:	d110      	bne.n	80051e8 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	7d5b      	ldrb	r3, [r3, #21]
 80051ca:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80051d0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80051d6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	7f1b      	ldrb	r3, [r3, #28]
 80051dc:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80051de:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80051e0:	f043 030c 	orr.w	r3, r3, #12
 80051e4:	61bb      	str	r3, [r7, #24]
 80051e6:	e00d      	b.n	8005204 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	7d5b      	ldrb	r3, [r3, #21]
 80051ec:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80051f2:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80051f8:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	7f1b      	ldrb	r3, [r3, #28]
 80051fe:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005200:	4313      	orrs	r3, r2
 8005202:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	7f1b      	ldrb	r3, [r3, #28]
 8005208:	2b01      	cmp	r3, #1
 800520a:	d106      	bne.n	800521a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6a1b      	ldr	r3, [r3, #32]
 8005210:	3b01      	subs	r3, #1
 8005212:	045b      	lsls	r3, r3, #17
 8005214:	69ba      	ldr	r2, [r7, #24]
 8005216:	4313      	orrs	r3, r2
 8005218:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800521e:	2b00      	cmp	r3, #0
 8005220:	d009      	beq.n	8005236 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005226:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800522e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005230:	69ba      	ldr	r2, [r7, #24]
 8005232:	4313      	orrs	r3, r2
 8005234:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68da      	ldr	r2, [r3, #12]
 800523c:	4b2c      	ldr	r3, [pc, #176]	@ (80052f0 <HAL_ADC_Init+0x2ac>)
 800523e:	4013      	ands	r3, r2
 8005240:	687a      	ldr	r2, [r7, #4]
 8005242:	6812      	ldr	r2, [r2, #0]
 8005244:	69b9      	ldr	r1, [r7, #24]
 8005246:	430b      	orrs	r3, r1
 8005248:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4618      	mov	r0, r3
 8005250:	f7ff fed1 	bl	8004ff6 <LL_ADC_REG_IsConversionOngoing>
 8005254:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4618      	mov	r0, r3
 800525c:	f7ff fede 	bl	800501c <LL_ADC_INJ_IsConversionOngoing>
 8005260:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d15f      	bne.n	8005328 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d15c      	bne.n	8005328 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	7d1b      	ldrb	r3, [r3, #20]
 8005272:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8005278:	4313      	orrs	r3, r2
 800527a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68da      	ldr	r2, [r3, #12]
 8005282:	4b1c      	ldr	r3, [pc, #112]	@ (80052f4 <HAL_ADC_Init+0x2b0>)
 8005284:	4013      	ands	r3, r2
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	6812      	ldr	r2, [r2, #0]
 800528a:	69b9      	ldr	r1, [r7, #24]
 800528c:	430b      	orrs	r3, r1
 800528e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005296:	2b01      	cmp	r3, #1
 8005298:	d130      	bne.n	80052fc <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800529e:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	691a      	ldr	r2, [r3, #16]
 80052a6:	4b14      	ldr	r3, [pc, #80]	@ (80052f8 <HAL_ADC_Init+0x2b4>)
 80052a8:	4013      	ands	r3, r2
 80052aa:	687a      	ldr	r2, [r7, #4]
 80052ac:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80052ae:	3a01      	subs	r2, #1
 80052b0:	0411      	lsls	r1, r2, #16
 80052b2:	687a      	ldr	r2, [r7, #4]
 80052b4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80052b6:	4311      	orrs	r1, r2
 80052b8:	687a      	ldr	r2, [r7, #4]
 80052ba:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80052bc:	4311      	orrs	r1, r2
 80052be:	687a      	ldr	r2, [r7, #4]
 80052c0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80052c2:	430a      	orrs	r2, r1
 80052c4:	431a      	orrs	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f042 0201 	orr.w	r2, r2, #1
 80052ce:	611a      	str	r2, [r3, #16]
 80052d0:	e01c      	b.n	800530c <HAL_ADC_Init+0x2c8>
 80052d2:	bf00      	nop
 80052d4:	24000000 	.word	0x24000000
 80052d8:	053e2d63 	.word	0x053e2d63
 80052dc:	40022000 	.word	0x40022000
 80052e0:	40022100 	.word	0x40022100
 80052e4:	58026000 	.word	0x58026000
 80052e8:	40022300 	.word	0x40022300
 80052ec:	58026300 	.word	0x58026300
 80052f0:	fff0c003 	.word	0xfff0c003
 80052f4:	ffffbffc 	.word	0xffffbffc
 80052f8:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	691a      	ldr	r2, [r3, #16]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f022 0201 	bic.w	r2, r2, #1
 800530a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	691b      	ldr	r3, [r3, #16]
 8005312:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	430a      	orrs	r2, r1
 8005320:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 fd6e 	bl	8005e04 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	68db      	ldr	r3, [r3, #12]
 800532c:	2b01      	cmp	r3, #1
 800532e:	d10c      	bne.n	800534a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005336:	f023 010f 	bic.w	r1, r3, #15
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	699b      	ldr	r3, [r3, #24]
 800533e:	1e5a      	subs	r2, r3, #1
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	430a      	orrs	r2, r1
 8005346:	631a      	str	r2, [r3, #48]	@ 0x30
 8005348:	e007      	b.n	800535a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f022 020f 	bic.w	r2, r2, #15
 8005358:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800535e:	f023 0303 	bic.w	r3, r3, #3
 8005362:	f043 0201 	orr.w	r2, r3, #1
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	655a      	str	r2, [r3, #84]	@ 0x54
 800536a:	e007      	b.n	800537c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005370:	f043 0210 	orr.w	r2, r3, #16
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800537c:	7ffb      	ldrb	r3, [r7, #31]
}
 800537e:	4618      	mov	r0, r3
 8005380:	3724      	adds	r7, #36	@ 0x24
 8005382:	46bd      	mov	sp, r7
 8005384:	bd90      	pop	{r4, r7, pc}
 8005386:	bf00      	nop

08005388 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b08a      	sub	sp, #40	@ 0x28
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005390:	2300      	movs	r3, #0
 8005392:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a87      	ldr	r2, [pc, #540]	@ (80055c8 <HAL_ADC_IRQHandler+0x240>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d004      	beq.n	80053b8 <HAL_ADC_IRQHandler+0x30>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a86      	ldr	r2, [pc, #536]	@ (80055cc <HAL_ADC_IRQHandler+0x244>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d101      	bne.n	80053bc <HAL_ADC_IRQHandler+0x34>
 80053b8:	4b85      	ldr	r3, [pc, #532]	@ (80055d0 <HAL_ADC_IRQHandler+0x248>)
 80053ba:	e000      	b.n	80053be <HAL_ADC_IRQHandler+0x36>
 80053bc:	4b85      	ldr	r3, [pc, #532]	@ (80055d4 <HAL_ADC_IRQHandler+0x24c>)
 80053be:	4618      	mov	r0, r3
 80053c0:	f7ff fd9c 	bl	8004efc <LL_ADC_GetMultimode>
 80053c4:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80053c6:	69fb      	ldr	r3, [r7, #28]
 80053c8:	f003 0302 	and.w	r3, r3, #2
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d017      	beq.n	8005400 <HAL_ADC_IRQHandler+0x78>
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	f003 0302 	and.w	r3, r3, #2
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d012      	beq.n	8005400 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053de:	f003 0310 	and.w	r3, r3, #16
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d105      	bne.n	80053f2 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ea:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80053f2:	6878      	ldr	r0, [r7, #4]
 80053f4:	f000 fe60 	bl	80060b8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2202      	movs	r2, #2
 80053fe:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005400:	69fb      	ldr	r3, [r7, #28]
 8005402:	f003 0304 	and.w	r3, r3, #4
 8005406:	2b00      	cmp	r3, #0
 8005408:	d004      	beq.n	8005414 <HAL_ADC_IRQHandler+0x8c>
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	f003 0304 	and.w	r3, r3, #4
 8005410:	2b00      	cmp	r3, #0
 8005412:	d10a      	bne.n	800542a <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005414:	69fb      	ldr	r3, [r7, #28]
 8005416:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800541a:	2b00      	cmp	r3, #0
 800541c:	f000 8083 	beq.w	8005526 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005420:	69bb      	ldr	r3, [r7, #24]
 8005422:	f003 0308 	and.w	r3, r3, #8
 8005426:	2b00      	cmp	r3, #0
 8005428:	d07d      	beq.n	8005526 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800542e:	f003 0310 	and.w	r3, r3, #16
 8005432:	2b00      	cmp	r3, #0
 8005434:	d105      	bne.n	8005442 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800543a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4618      	mov	r0, r3
 8005448:	f7ff fcb7 	bl	8004dba <LL_ADC_REG_IsTriggerSourceSWStart>
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d062      	beq.n	8005518 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a5d      	ldr	r2, [pc, #372]	@ (80055cc <HAL_ADC_IRQHandler+0x244>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d002      	beq.n	8005462 <HAL_ADC_IRQHandler+0xda>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	e000      	b.n	8005464 <HAL_ADC_IRQHandler+0xdc>
 8005462:	4b59      	ldr	r3, [pc, #356]	@ (80055c8 <HAL_ADC_IRQHandler+0x240>)
 8005464:	687a      	ldr	r2, [r7, #4]
 8005466:	6812      	ldr	r2, [r2, #0]
 8005468:	4293      	cmp	r3, r2
 800546a:	d008      	beq.n	800547e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d005      	beq.n	800547e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	2b05      	cmp	r3, #5
 8005476:	d002      	beq.n	800547e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	2b09      	cmp	r3, #9
 800547c:	d104      	bne.n	8005488 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	623b      	str	r3, [r7, #32]
 8005486:	e00c      	b.n	80054a2 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a4f      	ldr	r2, [pc, #316]	@ (80055cc <HAL_ADC_IRQHandler+0x244>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d002      	beq.n	8005498 <HAL_ADC_IRQHandler+0x110>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	e000      	b.n	800549a <HAL_ADC_IRQHandler+0x112>
 8005498:	4b4b      	ldr	r3, [pc, #300]	@ (80055c8 <HAL_ADC_IRQHandler+0x240>)
 800549a:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80054a2:	6a3b      	ldr	r3, [r7, #32]
 80054a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d135      	bne.n	8005518 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f003 0308 	and.w	r3, r3, #8
 80054b6:	2b08      	cmp	r3, #8
 80054b8:	d12e      	bne.n	8005518 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4618      	mov	r0, r3
 80054c0:	f7ff fd99 	bl	8004ff6 <LL_ADC_REG_IsConversionOngoing>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d11a      	bne.n	8005500 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	685a      	ldr	r2, [r3, #4]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f022 020c 	bic.w	r2, r2, #12
 80054d8:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054de:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ea:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d112      	bne.n	8005518 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054f6:	f043 0201 	orr.w	r2, r3, #1
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	655a      	str	r2, [r3, #84]	@ 0x54
 80054fe:	e00b      	b.n	8005518 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005504:	f043 0210 	orr.w	r2, r3, #16
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005510:	f043 0201 	orr.w	r2, r3, #1
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f7fc f891 	bl	8001640 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	220c      	movs	r2, #12
 8005524:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005526:	69fb      	ldr	r3, [r7, #28]
 8005528:	f003 0320 	and.w	r3, r3, #32
 800552c:	2b00      	cmp	r3, #0
 800552e:	d004      	beq.n	800553a <HAL_ADC_IRQHandler+0x1b2>
 8005530:	69bb      	ldr	r3, [r7, #24]
 8005532:	f003 0320 	and.w	r3, r3, #32
 8005536:	2b00      	cmp	r3, #0
 8005538:	d10b      	bne.n	8005552 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800553a:	69fb      	ldr	r3, [r7, #28]
 800553c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005540:	2b00      	cmp	r3, #0
 8005542:	f000 80a0 	beq.w	8005686 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005546:	69bb      	ldr	r3, [r7, #24]
 8005548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800554c:	2b00      	cmp	r3, #0
 800554e:	f000 809a 	beq.w	8005686 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005556:	f003 0310 	and.w	r3, r3, #16
 800555a:	2b00      	cmp	r3, #0
 800555c:	d105      	bne.n	800556a <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005562:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4618      	mov	r0, r3
 8005570:	f7ff fc62 	bl	8004e38 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005574:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4618      	mov	r0, r3
 800557c:	f7ff fc1d 	bl	8004dba <LL_ADC_REG_IsTriggerSourceSWStart>
 8005580:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a11      	ldr	r2, [pc, #68]	@ (80055cc <HAL_ADC_IRQHandler+0x244>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d002      	beq.n	8005592 <HAL_ADC_IRQHandler+0x20a>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	e000      	b.n	8005594 <HAL_ADC_IRQHandler+0x20c>
 8005592:	4b0d      	ldr	r3, [pc, #52]	@ (80055c8 <HAL_ADC_IRQHandler+0x240>)
 8005594:	687a      	ldr	r2, [r7, #4]
 8005596:	6812      	ldr	r2, [r2, #0]
 8005598:	4293      	cmp	r3, r2
 800559a:	d008      	beq.n	80055ae <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800559c:	697b      	ldr	r3, [r7, #20]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d005      	beq.n	80055ae <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	2b06      	cmp	r3, #6
 80055a6:	d002      	beq.n	80055ae <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	2b07      	cmp	r3, #7
 80055ac:	d104      	bne.n	80055b8 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	623b      	str	r3, [r7, #32]
 80055b6:	e014      	b.n	80055e2 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a03      	ldr	r2, [pc, #12]	@ (80055cc <HAL_ADC_IRQHandler+0x244>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d00a      	beq.n	80055d8 <HAL_ADC_IRQHandler+0x250>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	e008      	b.n	80055da <HAL_ADC_IRQHandler+0x252>
 80055c8:	40022000 	.word	0x40022000
 80055cc:	40022100 	.word	0x40022100
 80055d0:	40022300 	.word	0x40022300
 80055d4:	58026300 	.word	0x58026300
 80055d8:	4b84      	ldr	r3, [pc, #528]	@ (80057ec <HAL_ADC_IRQHandler+0x464>)
 80055da:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d047      	beq.n	8005678 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80055e8:	6a3b      	ldr	r3, [r7, #32]
 80055ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d007      	beq.n	8005602 <HAL_ADC_IRQHandler+0x27a>
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d03f      	beq.n	8005678 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80055f8:	6a3b      	ldr	r3, [r7, #32]
 80055fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d13a      	bne.n	8005678 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800560c:	2b40      	cmp	r3, #64	@ 0x40
 800560e:	d133      	bne.n	8005678 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8005610:	6a3b      	ldr	r3, [r7, #32]
 8005612:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005616:	2b00      	cmp	r3, #0
 8005618:	d12e      	bne.n	8005678 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4618      	mov	r0, r3
 8005620:	f7ff fcfc 	bl	800501c <LL_ADC_INJ_IsConversionOngoing>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d11a      	bne.n	8005660 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	685a      	ldr	r2, [r3, #4]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005638:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800563e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800564a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800564e:	2b00      	cmp	r3, #0
 8005650:	d112      	bne.n	8005678 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005656:	f043 0201 	orr.w	r2, r3, #1
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	655a      	str	r2, [r3, #84]	@ 0x54
 800565e:	e00b      	b.n	8005678 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005664:	f043 0210 	orr.w	r2, r3, #16
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005670:	f043 0201 	orr.w	r2, r3, #1
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f000 fcf5 	bl	8006068 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	2260      	movs	r2, #96	@ 0x60
 8005684:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800568c:	2b00      	cmp	r3, #0
 800568e:	d011      	beq.n	80056b4 <HAL_ADC_IRQHandler+0x32c>
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005696:	2b00      	cmp	r3, #0
 8005698:	d00c      	beq.n	80056b4 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800569e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f000 f8a8 	bl	80057fc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2280      	movs	r2, #128	@ 0x80
 80056b2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80056b4:	69fb      	ldr	r3, [r7, #28]
 80056b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d012      	beq.n	80056e4 <HAL_ADC_IRQHandler+0x35c>
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d00d      	beq.n	80056e4 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056cc:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	f000 fcdb 	bl	8006090 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80056e2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d012      	beq.n	8005714 <HAL_ADC_IRQHandler+0x38c>
 80056ee:	69bb      	ldr	r3, [r7, #24]
 80056f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d00d      	beq.n	8005714 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056fc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f000 fccd 	bl	80060a4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005712:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005714:	69fb      	ldr	r3, [r7, #28]
 8005716:	f003 0310 	and.w	r3, r3, #16
 800571a:	2b00      	cmp	r3, #0
 800571c:	d043      	beq.n	80057a6 <HAL_ADC_IRQHandler+0x41e>
 800571e:	69bb      	ldr	r3, [r7, #24]
 8005720:	f003 0310 	and.w	r3, r3, #16
 8005724:	2b00      	cmp	r3, #0
 8005726:	d03e      	beq.n	80057a6 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800572c:	2b00      	cmp	r3, #0
 800572e:	d102      	bne.n	8005736 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8005730:	2301      	movs	r3, #1
 8005732:	627b      	str	r3, [r7, #36]	@ 0x24
 8005734:	e021      	b.n	800577a <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d015      	beq.n	8005768 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a2a      	ldr	r2, [pc, #168]	@ (80057ec <HAL_ADC_IRQHandler+0x464>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d004      	beq.n	8005750 <HAL_ADC_IRQHandler+0x3c8>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a29      	ldr	r2, [pc, #164]	@ (80057f0 <HAL_ADC_IRQHandler+0x468>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d101      	bne.n	8005754 <HAL_ADC_IRQHandler+0x3cc>
 8005750:	4b28      	ldr	r3, [pc, #160]	@ (80057f4 <HAL_ADC_IRQHandler+0x46c>)
 8005752:	e000      	b.n	8005756 <HAL_ADC_IRQHandler+0x3ce>
 8005754:	4b28      	ldr	r3, [pc, #160]	@ (80057f8 <HAL_ADC_IRQHandler+0x470>)
 8005756:	4618      	mov	r0, r3
 8005758:	f7ff fbde 	bl	8004f18 <LL_ADC_GetMultiDMATransfer>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d00b      	beq.n	800577a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8005762:	2301      	movs	r3, #1
 8005764:	627b      	str	r3, [r7, #36]	@ 0x24
 8005766:	e008      	b.n	800577a <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	68db      	ldr	r3, [r3, #12]
 800576e:	f003 0303 	and.w	r3, r3, #3
 8005772:	2b00      	cmp	r3, #0
 8005774:	d001      	beq.n	800577a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8005776:	2301      	movs	r3, #1
 8005778:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 800577a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577c:	2b01      	cmp	r3, #1
 800577e:	d10e      	bne.n	800579e <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005784:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005790:	f043 0202 	orr.w	r2, r3, #2
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	f000 f839 	bl	8005810 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	2210      	movs	r2, #16
 80057a4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d018      	beq.n	80057e2 <HAL_ADC_IRQHandler+0x45a>
 80057b0:	69bb      	ldr	r3, [r7, #24]
 80057b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d013      	beq.n	80057e2 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057be:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057ca:	f043 0208 	orr.w	r2, r3, #8
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80057da:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f000 fc4d 	bl	800607c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80057e2:	bf00      	nop
 80057e4:	3728      	adds	r7, #40	@ 0x28
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
 80057ea:	bf00      	nop
 80057ec:	40022000 	.word	0x40022000
 80057f0:	40022100 	.word	0x40022100
 80057f4:	40022300 	.word	0x40022300
 80057f8:	58026300 	.word	0x58026300

080057fc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005804:	bf00      	nop
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr

08005810 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005810:	b480      	push	{r7}
 8005812:	b083      	sub	sp, #12
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005818:	bf00      	nop
 800581a:	370c      	adds	r7, #12
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr

08005824 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005824:	b590      	push	{r4, r7, lr}
 8005826:	b08d      	sub	sp, #52	@ 0x34
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800582e:	2300      	movs	r3, #0
 8005830:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8005834:	2300      	movs	r3, #0
 8005836:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	68db      	ldr	r3, [r3, #12]
 800583c:	4a65      	ldr	r2, [pc, #404]	@ (80059d4 <HAL_ADC_ConfigChannel+0x1b0>)
 800583e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005846:	2b01      	cmp	r3, #1
 8005848:	d101      	bne.n	800584e <HAL_ADC_ConfigChannel+0x2a>
 800584a:	2302      	movs	r3, #2
 800584c:	e2c7      	b.n	8005dde <HAL_ADC_ConfigChannel+0x5ba>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2201      	movs	r2, #1
 8005852:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4618      	mov	r0, r3
 800585c:	f7ff fbcb 	bl	8004ff6 <LL_ADC_REG_IsConversionOngoing>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	f040 82ac 	bne.w	8005dc0 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	2b00      	cmp	r3, #0
 800586e:	db2c      	blt.n	80058ca <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005878:	2b00      	cmp	r3, #0
 800587a:	d108      	bne.n	800588e <HAL_ADC_ConfigChannel+0x6a>
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	0e9b      	lsrs	r3, r3, #26
 8005882:	f003 031f 	and.w	r3, r3, #31
 8005886:	2201      	movs	r2, #1
 8005888:	fa02 f303 	lsl.w	r3, r2, r3
 800588c:	e016      	b.n	80058bc <HAL_ADC_ConfigChannel+0x98>
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	fa93 f3a3 	rbit	r3, r3
 800589a:	613b      	str	r3, [r7, #16]
  return result;
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d101      	bne.n	80058aa <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 80058a6:	2320      	movs	r3, #32
 80058a8:	e003      	b.n	80058b2 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 80058aa:	69bb      	ldr	r3, [r7, #24]
 80058ac:	fab3 f383 	clz	r3, r3
 80058b0:	b2db      	uxtb	r3, r3
 80058b2:	f003 031f 	and.w	r3, r3, #31
 80058b6:	2201      	movs	r2, #1
 80058b8:	fa02 f303 	lsl.w	r3, r2, r3
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	6812      	ldr	r2, [r2, #0]
 80058c0:	69d1      	ldr	r1, [r2, #28]
 80058c2:	687a      	ldr	r2, [r7, #4]
 80058c4:	6812      	ldr	r2, [r2, #0]
 80058c6:	430b      	orrs	r3, r1
 80058c8:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6818      	ldr	r0, [r3, #0]
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	6859      	ldr	r1, [r3, #4]
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	461a      	mov	r2, r3
 80058d8:	f7ff fa82 	bl	8004de0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4618      	mov	r0, r3
 80058e2:	f7ff fb88 	bl	8004ff6 <LL_ADC_REG_IsConversionOngoing>
 80058e6:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4618      	mov	r0, r3
 80058ee:	f7ff fb95 	bl	800501c <LL_ADC_INJ_IsConversionOngoing>
 80058f2:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80058f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	f040 80b8 	bne.w	8005a6c <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80058fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fe:	2b00      	cmp	r3, #0
 8005900:	f040 80b4 	bne.w	8005a6c <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6818      	ldr	r0, [r3, #0]
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	6819      	ldr	r1, [r3, #0]
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	461a      	mov	r2, r3
 8005912:	f7ff faa4 	bl	8004e5e <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005916:	4b30      	ldr	r3, [pc, #192]	@ (80059d8 <HAL_ADC_ConfigChannel+0x1b4>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800591e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005922:	d10b      	bne.n	800593c <HAL_ADC_ConfigChannel+0x118>
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	695a      	ldr	r2, [r3, #20]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	089b      	lsrs	r3, r3, #2
 8005930:	f003 0307 	and.w	r3, r3, #7
 8005934:	005b      	lsls	r3, r3, #1
 8005936:	fa02 f303 	lsl.w	r3, r2, r3
 800593a:	e01d      	b.n	8005978 <HAL_ADC_ConfigChannel+0x154>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	f003 0310 	and.w	r3, r3, #16
 8005946:	2b00      	cmp	r3, #0
 8005948:	d10b      	bne.n	8005962 <HAL_ADC_ConfigChannel+0x13e>
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	695a      	ldr	r2, [r3, #20]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68db      	ldr	r3, [r3, #12]
 8005954:	089b      	lsrs	r3, r3, #2
 8005956:	f003 0307 	and.w	r3, r3, #7
 800595a:	005b      	lsls	r3, r3, #1
 800595c:	fa02 f303 	lsl.w	r3, r2, r3
 8005960:	e00a      	b.n	8005978 <HAL_ADC_ConfigChannel+0x154>
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	695a      	ldr	r2, [r3, #20]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	68db      	ldr	r3, [r3, #12]
 800596c:	089b      	lsrs	r3, r3, #2
 800596e:	f003 0304 	and.w	r3, r3, #4
 8005972:	005b      	lsls	r3, r3, #1
 8005974:	fa02 f303 	lsl.w	r3, r2, r3
 8005978:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	2b04      	cmp	r3, #4
 8005980:	d02c      	beq.n	80059dc <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6818      	ldr	r0, [r3, #0]
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	6919      	ldr	r1, [r3, #16]
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	6a3b      	ldr	r3, [r7, #32]
 8005990:	f7ff f9bf 	bl	8004d12 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6818      	ldr	r0, [r3, #0]
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	6919      	ldr	r1, [r3, #16]
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	7e5b      	ldrb	r3, [r3, #25]
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d102      	bne.n	80059aa <HAL_ADC_ConfigChannel+0x186>
 80059a4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80059a8:	e000      	b.n	80059ac <HAL_ADC_ConfigChannel+0x188>
 80059aa:	2300      	movs	r3, #0
 80059ac:	461a      	mov	r2, r3
 80059ae:	f7ff f9e9 	bl	8004d84 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6818      	ldr	r0, [r3, #0]
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	6919      	ldr	r1, [r3, #16]
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	7e1b      	ldrb	r3, [r3, #24]
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d102      	bne.n	80059c8 <HAL_ADC_ConfigChannel+0x1a4>
 80059c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80059c6:	e000      	b.n	80059ca <HAL_ADC_ConfigChannel+0x1a6>
 80059c8:	2300      	movs	r3, #0
 80059ca:	461a      	mov	r2, r3
 80059cc:	f7ff f9c1 	bl	8004d52 <LL_ADC_SetDataRightShift>
 80059d0:	e04c      	b.n	8005a6c <HAL_ADC_ConfigChannel+0x248>
 80059d2:	bf00      	nop
 80059d4:	47ff0000 	.word	0x47ff0000
 80059d8:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059e2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	069b      	lsls	r3, r3, #26
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d107      	bne.n	8005a00 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80059fe:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a06:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	069b      	lsls	r3, r3, #26
 8005a10:	429a      	cmp	r2, r3
 8005a12:	d107      	bne.n	8005a24 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005a22:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005a2a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	069b      	lsls	r3, r3, #26
 8005a34:	429a      	cmp	r2, r3
 8005a36:	d107      	bne.n	8005a48 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005a46:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a4e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	069b      	lsls	r3, r3, #26
 8005a58:	429a      	cmp	r2, r3
 8005a5a:	d107      	bne.n	8005a6c <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005a6a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4618      	mov	r0, r3
 8005a72:	f7ff faad 	bl	8004fd0 <LL_ADC_IsEnabled>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	f040 81aa 	bne.w	8005dd2 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6818      	ldr	r0, [r3, #0]
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	6819      	ldr	r1, [r3, #0]
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	68db      	ldr	r3, [r3, #12]
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	f7ff fa12 	bl	8004eb4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	68db      	ldr	r3, [r3, #12]
 8005a94:	4a87      	ldr	r2, [pc, #540]	@ (8005cb4 <HAL_ADC_ConfigChannel+0x490>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	f040 809a 	bne.w	8005bd0 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4984      	ldr	r1, [pc, #528]	@ (8005cb8 <HAL_ADC_ConfigChannel+0x494>)
 8005aa6:	428b      	cmp	r3, r1
 8005aa8:	d147      	bne.n	8005b3a <HAL_ADC_ConfigChannel+0x316>
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4983      	ldr	r1, [pc, #524]	@ (8005cbc <HAL_ADC_ConfigChannel+0x498>)
 8005ab0:	428b      	cmp	r3, r1
 8005ab2:	d040      	beq.n	8005b36 <HAL_ADC_ConfigChannel+0x312>
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4981      	ldr	r1, [pc, #516]	@ (8005cc0 <HAL_ADC_ConfigChannel+0x49c>)
 8005aba:	428b      	cmp	r3, r1
 8005abc:	d039      	beq.n	8005b32 <HAL_ADC_ConfigChannel+0x30e>
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4980      	ldr	r1, [pc, #512]	@ (8005cc4 <HAL_ADC_ConfigChannel+0x4a0>)
 8005ac4:	428b      	cmp	r3, r1
 8005ac6:	d032      	beq.n	8005b2e <HAL_ADC_ConfigChannel+0x30a>
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	497e      	ldr	r1, [pc, #504]	@ (8005cc8 <HAL_ADC_ConfigChannel+0x4a4>)
 8005ace:	428b      	cmp	r3, r1
 8005ad0:	d02b      	beq.n	8005b2a <HAL_ADC_ConfigChannel+0x306>
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	497d      	ldr	r1, [pc, #500]	@ (8005ccc <HAL_ADC_ConfigChannel+0x4a8>)
 8005ad8:	428b      	cmp	r3, r1
 8005ada:	d024      	beq.n	8005b26 <HAL_ADC_ConfigChannel+0x302>
 8005adc:	683b      	ldr	r3, [r7, #0]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	497b      	ldr	r1, [pc, #492]	@ (8005cd0 <HAL_ADC_ConfigChannel+0x4ac>)
 8005ae2:	428b      	cmp	r3, r1
 8005ae4:	d01d      	beq.n	8005b22 <HAL_ADC_ConfigChannel+0x2fe>
 8005ae6:	683b      	ldr	r3, [r7, #0]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	497a      	ldr	r1, [pc, #488]	@ (8005cd4 <HAL_ADC_ConfigChannel+0x4b0>)
 8005aec:	428b      	cmp	r3, r1
 8005aee:	d016      	beq.n	8005b1e <HAL_ADC_ConfigChannel+0x2fa>
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4978      	ldr	r1, [pc, #480]	@ (8005cd8 <HAL_ADC_ConfigChannel+0x4b4>)
 8005af6:	428b      	cmp	r3, r1
 8005af8:	d00f      	beq.n	8005b1a <HAL_ADC_ConfigChannel+0x2f6>
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4977      	ldr	r1, [pc, #476]	@ (8005cdc <HAL_ADC_ConfigChannel+0x4b8>)
 8005b00:	428b      	cmp	r3, r1
 8005b02:	d008      	beq.n	8005b16 <HAL_ADC_ConfigChannel+0x2f2>
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4975      	ldr	r1, [pc, #468]	@ (8005ce0 <HAL_ADC_ConfigChannel+0x4bc>)
 8005b0a:	428b      	cmp	r3, r1
 8005b0c:	d101      	bne.n	8005b12 <HAL_ADC_ConfigChannel+0x2ee>
 8005b0e:	4b75      	ldr	r3, [pc, #468]	@ (8005ce4 <HAL_ADC_ConfigChannel+0x4c0>)
 8005b10:	e05a      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005b12:	2300      	movs	r3, #0
 8005b14:	e058      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005b16:	4b74      	ldr	r3, [pc, #464]	@ (8005ce8 <HAL_ADC_ConfigChannel+0x4c4>)
 8005b18:	e056      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005b1a:	4b74      	ldr	r3, [pc, #464]	@ (8005cec <HAL_ADC_ConfigChannel+0x4c8>)
 8005b1c:	e054      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005b1e:	4b6e      	ldr	r3, [pc, #440]	@ (8005cd8 <HAL_ADC_ConfigChannel+0x4b4>)
 8005b20:	e052      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005b22:	4b6c      	ldr	r3, [pc, #432]	@ (8005cd4 <HAL_ADC_ConfigChannel+0x4b0>)
 8005b24:	e050      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005b26:	4b72      	ldr	r3, [pc, #456]	@ (8005cf0 <HAL_ADC_ConfigChannel+0x4cc>)
 8005b28:	e04e      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005b2a:	4b72      	ldr	r3, [pc, #456]	@ (8005cf4 <HAL_ADC_ConfigChannel+0x4d0>)
 8005b2c:	e04c      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005b2e:	4b72      	ldr	r3, [pc, #456]	@ (8005cf8 <HAL_ADC_ConfigChannel+0x4d4>)
 8005b30:	e04a      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005b32:	4b72      	ldr	r3, [pc, #456]	@ (8005cfc <HAL_ADC_ConfigChannel+0x4d8>)
 8005b34:	e048      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005b36:	2301      	movs	r3, #1
 8005b38:	e046      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4970      	ldr	r1, [pc, #448]	@ (8005d00 <HAL_ADC_ConfigChannel+0x4dc>)
 8005b40:	428b      	cmp	r3, r1
 8005b42:	d140      	bne.n	8005bc6 <HAL_ADC_ConfigChannel+0x3a2>
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	495c      	ldr	r1, [pc, #368]	@ (8005cbc <HAL_ADC_ConfigChannel+0x498>)
 8005b4a:	428b      	cmp	r3, r1
 8005b4c:	d039      	beq.n	8005bc2 <HAL_ADC_ConfigChannel+0x39e>
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	495b      	ldr	r1, [pc, #364]	@ (8005cc0 <HAL_ADC_ConfigChannel+0x49c>)
 8005b54:	428b      	cmp	r3, r1
 8005b56:	d032      	beq.n	8005bbe <HAL_ADC_ConfigChannel+0x39a>
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4959      	ldr	r1, [pc, #356]	@ (8005cc4 <HAL_ADC_ConfigChannel+0x4a0>)
 8005b5e:	428b      	cmp	r3, r1
 8005b60:	d02b      	beq.n	8005bba <HAL_ADC_ConfigChannel+0x396>
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4958      	ldr	r1, [pc, #352]	@ (8005cc8 <HAL_ADC_ConfigChannel+0x4a4>)
 8005b68:	428b      	cmp	r3, r1
 8005b6a:	d024      	beq.n	8005bb6 <HAL_ADC_ConfigChannel+0x392>
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4956      	ldr	r1, [pc, #344]	@ (8005ccc <HAL_ADC_ConfigChannel+0x4a8>)
 8005b72:	428b      	cmp	r3, r1
 8005b74:	d01d      	beq.n	8005bb2 <HAL_ADC_ConfigChannel+0x38e>
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4955      	ldr	r1, [pc, #340]	@ (8005cd0 <HAL_ADC_ConfigChannel+0x4ac>)
 8005b7c:	428b      	cmp	r3, r1
 8005b7e:	d016      	beq.n	8005bae <HAL_ADC_ConfigChannel+0x38a>
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4953      	ldr	r1, [pc, #332]	@ (8005cd4 <HAL_ADC_ConfigChannel+0x4b0>)
 8005b86:	428b      	cmp	r3, r1
 8005b88:	d00f      	beq.n	8005baa <HAL_ADC_ConfigChannel+0x386>
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4952      	ldr	r1, [pc, #328]	@ (8005cd8 <HAL_ADC_ConfigChannel+0x4b4>)
 8005b90:	428b      	cmp	r3, r1
 8005b92:	d008      	beq.n	8005ba6 <HAL_ADC_ConfigChannel+0x382>
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4951      	ldr	r1, [pc, #324]	@ (8005ce0 <HAL_ADC_ConfigChannel+0x4bc>)
 8005b9a:	428b      	cmp	r3, r1
 8005b9c:	d101      	bne.n	8005ba2 <HAL_ADC_ConfigChannel+0x37e>
 8005b9e:	4b51      	ldr	r3, [pc, #324]	@ (8005ce4 <HAL_ADC_ConfigChannel+0x4c0>)
 8005ba0:	e012      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	e010      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005ba6:	4b51      	ldr	r3, [pc, #324]	@ (8005cec <HAL_ADC_ConfigChannel+0x4c8>)
 8005ba8:	e00e      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005baa:	4b4b      	ldr	r3, [pc, #300]	@ (8005cd8 <HAL_ADC_ConfigChannel+0x4b4>)
 8005bac:	e00c      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005bae:	4b49      	ldr	r3, [pc, #292]	@ (8005cd4 <HAL_ADC_ConfigChannel+0x4b0>)
 8005bb0:	e00a      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005bb2:	4b4f      	ldr	r3, [pc, #316]	@ (8005cf0 <HAL_ADC_ConfigChannel+0x4cc>)
 8005bb4:	e008      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005bb6:	4b4f      	ldr	r3, [pc, #316]	@ (8005cf4 <HAL_ADC_ConfigChannel+0x4d0>)
 8005bb8:	e006      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005bba:	4b4f      	ldr	r3, [pc, #316]	@ (8005cf8 <HAL_ADC_ConfigChannel+0x4d4>)
 8005bbc:	e004      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005bbe:	4b4f      	ldr	r3, [pc, #316]	@ (8005cfc <HAL_ADC_ConfigChannel+0x4d8>)
 8005bc0:	e002      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e000      	b.n	8005bc8 <HAL_ADC_ConfigChannel+0x3a4>
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	4619      	mov	r1, r3
 8005bca:	4610      	mov	r0, r2
 8005bcc:	f7ff f86e 	bl	8004cac <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	f280 80fc 	bge.w	8005dd2 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a36      	ldr	r2, [pc, #216]	@ (8005cb8 <HAL_ADC_ConfigChannel+0x494>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d004      	beq.n	8005bee <HAL_ADC_ConfigChannel+0x3ca>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a45      	ldr	r2, [pc, #276]	@ (8005d00 <HAL_ADC_ConfigChannel+0x4dc>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d101      	bne.n	8005bf2 <HAL_ADC_ConfigChannel+0x3ce>
 8005bee:	4b45      	ldr	r3, [pc, #276]	@ (8005d04 <HAL_ADC_ConfigChannel+0x4e0>)
 8005bf0:	e000      	b.n	8005bf4 <HAL_ADC_ConfigChannel+0x3d0>
 8005bf2:	4b45      	ldr	r3, [pc, #276]	@ (8005d08 <HAL_ADC_ConfigChannel+0x4e4>)
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f7ff f84b 	bl	8004c90 <LL_ADC_GetCommonPathInternalCh>
 8005bfa:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a2d      	ldr	r2, [pc, #180]	@ (8005cb8 <HAL_ADC_ConfigChannel+0x494>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d004      	beq.n	8005c10 <HAL_ADC_ConfigChannel+0x3ec>
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a3d      	ldr	r2, [pc, #244]	@ (8005d00 <HAL_ADC_ConfigChannel+0x4dc>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d10e      	bne.n	8005c2e <HAL_ADC_ConfigChannel+0x40a>
 8005c10:	4829      	ldr	r0, [pc, #164]	@ (8005cb8 <HAL_ADC_ConfigChannel+0x494>)
 8005c12:	f7ff f9dd 	bl	8004fd0 <LL_ADC_IsEnabled>
 8005c16:	4604      	mov	r4, r0
 8005c18:	4839      	ldr	r0, [pc, #228]	@ (8005d00 <HAL_ADC_ConfigChannel+0x4dc>)
 8005c1a:	f7ff f9d9 	bl	8004fd0 <LL_ADC_IsEnabled>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	4323      	orrs	r3, r4
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	bf0c      	ite	eq
 8005c26:	2301      	moveq	r3, #1
 8005c28:	2300      	movne	r3, #0
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	e008      	b.n	8005c40 <HAL_ADC_ConfigChannel+0x41c>
 8005c2e:	4837      	ldr	r0, [pc, #220]	@ (8005d0c <HAL_ADC_ConfigChannel+0x4e8>)
 8005c30:	f7ff f9ce 	bl	8004fd0 <LL_ADC_IsEnabled>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	bf0c      	ite	eq
 8005c3a:	2301      	moveq	r3, #1
 8005c3c:	2300      	movne	r3, #0
 8005c3e:	b2db      	uxtb	r3, r3
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	f000 80b3 	beq.w	8005dac <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a31      	ldr	r2, [pc, #196]	@ (8005d10 <HAL_ADC_ConfigChannel+0x4ec>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d165      	bne.n	8005d1c <HAL_ADC_ConfigChannel+0x4f8>
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d160      	bne.n	8005d1c <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4a2b      	ldr	r2, [pc, #172]	@ (8005d0c <HAL_ADC_ConfigChannel+0x4e8>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	f040 80b6 	bne.w	8005dd2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a13      	ldr	r2, [pc, #76]	@ (8005cb8 <HAL_ADC_ConfigChannel+0x494>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d004      	beq.n	8005c7a <HAL_ADC_ConfigChannel+0x456>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a22      	ldr	r2, [pc, #136]	@ (8005d00 <HAL_ADC_ConfigChannel+0x4dc>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d101      	bne.n	8005c7e <HAL_ADC_ConfigChannel+0x45a>
 8005c7a:	4a22      	ldr	r2, [pc, #136]	@ (8005d04 <HAL_ADC_ConfigChannel+0x4e0>)
 8005c7c:	e000      	b.n	8005c80 <HAL_ADC_ConfigChannel+0x45c>
 8005c7e:	4a22      	ldr	r2, [pc, #136]	@ (8005d08 <HAL_ADC_ConfigChannel+0x4e4>)
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005c86:	4619      	mov	r1, r3
 8005c88:	4610      	mov	r0, r2
 8005c8a:	f7fe ffee 	bl	8004c6a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005c8e:	4b21      	ldr	r3, [pc, #132]	@ (8005d14 <HAL_ADC_ConfigChannel+0x4f0>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	099b      	lsrs	r3, r3, #6
 8005c94:	4a20      	ldr	r2, [pc, #128]	@ (8005d18 <HAL_ADC_ConfigChannel+0x4f4>)
 8005c96:	fba2 2303 	umull	r2, r3, r2, r3
 8005c9a:	099b      	lsrs	r3, r3, #6
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	005b      	lsls	r3, r3, #1
 8005ca0:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8005ca2:	e002      	b.n	8005caa <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d1f9      	bne.n	8005ca4 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005cb0:	e08f      	b.n	8005dd2 <HAL_ADC_ConfigChannel+0x5ae>
 8005cb2:	bf00      	nop
 8005cb4:	47ff0000 	.word	0x47ff0000
 8005cb8:	40022000 	.word	0x40022000
 8005cbc:	04300002 	.word	0x04300002
 8005cc0:	08600004 	.word	0x08600004
 8005cc4:	0c900008 	.word	0x0c900008
 8005cc8:	10c00010 	.word	0x10c00010
 8005ccc:	14f00020 	.word	0x14f00020
 8005cd0:	2a000400 	.word	0x2a000400
 8005cd4:	2e300800 	.word	0x2e300800
 8005cd8:	32601000 	.word	0x32601000
 8005cdc:	43210000 	.word	0x43210000
 8005ce0:	4b840000 	.word	0x4b840000
 8005ce4:	4fb80000 	.word	0x4fb80000
 8005ce8:	47520000 	.word	0x47520000
 8005cec:	36902000 	.word	0x36902000
 8005cf0:	25b00200 	.word	0x25b00200
 8005cf4:	21800100 	.word	0x21800100
 8005cf8:	1d500080 	.word	0x1d500080
 8005cfc:	19200040 	.word	0x19200040
 8005d00:	40022100 	.word	0x40022100
 8005d04:	40022300 	.word	0x40022300
 8005d08:	58026300 	.word	0x58026300
 8005d0c:	58026000 	.word	0x58026000
 8005d10:	cb840000 	.word	0xcb840000
 8005d14:	24000000 	.word	0x24000000
 8005d18:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a31      	ldr	r2, [pc, #196]	@ (8005de8 <HAL_ADC_ConfigChannel+0x5c4>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d11e      	bne.n	8005d64 <HAL_ADC_ConfigChannel+0x540>
 8005d26:	69fb      	ldr	r3, [r7, #28]
 8005d28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d119      	bne.n	8005d64 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a2d      	ldr	r2, [pc, #180]	@ (8005dec <HAL_ADC_ConfigChannel+0x5c8>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d14b      	bne.n	8005dd2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a2c      	ldr	r2, [pc, #176]	@ (8005df0 <HAL_ADC_ConfigChannel+0x5cc>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d004      	beq.n	8005d4e <HAL_ADC_ConfigChannel+0x52a>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a2a      	ldr	r2, [pc, #168]	@ (8005df4 <HAL_ADC_ConfigChannel+0x5d0>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d101      	bne.n	8005d52 <HAL_ADC_ConfigChannel+0x52e>
 8005d4e:	4a2a      	ldr	r2, [pc, #168]	@ (8005df8 <HAL_ADC_ConfigChannel+0x5d4>)
 8005d50:	e000      	b.n	8005d54 <HAL_ADC_ConfigChannel+0x530>
 8005d52:	4a2a      	ldr	r2, [pc, #168]	@ (8005dfc <HAL_ADC_ConfigChannel+0x5d8>)
 8005d54:	69fb      	ldr	r3, [r7, #28]
 8005d56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d5a:	4619      	mov	r1, r3
 8005d5c:	4610      	mov	r0, r2
 8005d5e:	f7fe ff84 	bl	8004c6a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005d62:	e036      	b.n	8005dd2 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a25      	ldr	r2, [pc, #148]	@ (8005e00 <HAL_ADC_ConfigChannel+0x5dc>)
 8005d6a:	4293      	cmp	r3, r2
 8005d6c:	d131      	bne.n	8005dd2 <HAL_ADC_ConfigChannel+0x5ae>
 8005d6e:	69fb      	ldr	r3, [r7, #28]
 8005d70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d12c      	bne.n	8005dd2 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4a1b      	ldr	r2, [pc, #108]	@ (8005dec <HAL_ADC_ConfigChannel+0x5c8>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d127      	bne.n	8005dd2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	4a1a      	ldr	r2, [pc, #104]	@ (8005df0 <HAL_ADC_ConfigChannel+0x5cc>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d004      	beq.n	8005d96 <HAL_ADC_ConfigChannel+0x572>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	4a18      	ldr	r2, [pc, #96]	@ (8005df4 <HAL_ADC_ConfigChannel+0x5d0>)
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d101      	bne.n	8005d9a <HAL_ADC_ConfigChannel+0x576>
 8005d96:	4a18      	ldr	r2, [pc, #96]	@ (8005df8 <HAL_ADC_ConfigChannel+0x5d4>)
 8005d98:	e000      	b.n	8005d9c <HAL_ADC_ConfigChannel+0x578>
 8005d9a:	4a18      	ldr	r2, [pc, #96]	@ (8005dfc <HAL_ADC_ConfigChannel+0x5d8>)
 8005d9c:	69fb      	ldr	r3, [r7, #28]
 8005d9e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005da2:	4619      	mov	r1, r3
 8005da4:	4610      	mov	r0, r2
 8005da6:	f7fe ff60 	bl	8004c6a <LL_ADC_SetCommonPathInternalCh>
 8005daa:	e012      	b.n	8005dd2 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005db0:	f043 0220 	orr.w	r2, r3, #32
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8005dbe:	e008      	b.n	8005dd2 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005dc4:	f043 0220 	orr.w	r2, r3, #32
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8005dda:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3734      	adds	r7, #52	@ 0x34
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd90      	pop	{r4, r7, pc}
 8005de6:	bf00      	nop
 8005de8:	c7520000 	.word	0xc7520000
 8005dec:	58026000 	.word	0x58026000
 8005df0:	40022000 	.word	0x40022000
 8005df4:	40022100 	.word	0x40022100
 8005df8:	40022300 	.word	0x40022300
 8005dfc:	58026300 	.word	0x58026300
 8005e00:	cfb80000 	.word	0xcfb80000

08005e04 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b084      	sub	sp, #16
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a7a      	ldr	r2, [pc, #488]	@ (8005ffc <ADC_ConfigureBoostMode+0x1f8>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d004      	beq.n	8005e20 <ADC_ConfigureBoostMode+0x1c>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a79      	ldr	r2, [pc, #484]	@ (8006000 <ADC_ConfigureBoostMode+0x1fc>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d109      	bne.n	8005e34 <ADC_ConfigureBoostMode+0x30>
 8005e20:	4b78      	ldr	r3, [pc, #480]	@ (8006004 <ADC_ConfigureBoostMode+0x200>)
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	bf14      	ite	ne
 8005e2c:	2301      	movne	r3, #1
 8005e2e:	2300      	moveq	r3, #0
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	e008      	b.n	8005e46 <ADC_ConfigureBoostMode+0x42>
 8005e34:	4b74      	ldr	r3, [pc, #464]	@ (8006008 <ADC_ConfigureBoostMode+0x204>)
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	bf14      	ite	ne
 8005e40:	2301      	movne	r3, #1
 8005e42:	2300      	moveq	r3, #0
 8005e44:	b2db      	uxtb	r3, r3
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d01c      	beq.n	8005e84 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8005e4a:	f005 fbeb 	bl	800b624 <HAL_RCC_GetHCLKFreq>
 8005e4e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005e58:	d010      	beq.n	8005e7c <ADC_ConfigureBoostMode+0x78>
 8005e5a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005e5e:	d873      	bhi.n	8005f48 <ADC_ConfigureBoostMode+0x144>
 8005e60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e64:	d002      	beq.n	8005e6c <ADC_ConfigureBoostMode+0x68>
 8005e66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e6a:	d16d      	bne.n	8005f48 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	0c1b      	lsrs	r3, r3, #16
 8005e72:	68fa      	ldr	r2, [r7, #12]
 8005e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e78:	60fb      	str	r3, [r7, #12]
        break;
 8005e7a:	e068      	b.n	8005f4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	089b      	lsrs	r3, r3, #2
 8005e80:	60fb      	str	r3, [r7, #12]
        break;
 8005e82:	e064      	b.n	8005f4e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8005e84:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8005e88:	f04f 0100 	mov.w	r1, #0
 8005e8c:	f006 fe72 	bl	800cb74 <HAL_RCCEx_GetPeriphCLKFreq>
 8005e90:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005e9a:	d051      	beq.n	8005f40 <ADC_ConfigureBoostMode+0x13c>
 8005e9c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005ea0:	d854      	bhi.n	8005f4c <ADC_ConfigureBoostMode+0x148>
 8005ea2:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005ea6:	d047      	beq.n	8005f38 <ADC_ConfigureBoostMode+0x134>
 8005ea8:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005eac:	d84e      	bhi.n	8005f4c <ADC_ConfigureBoostMode+0x148>
 8005eae:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8005eb2:	d03d      	beq.n	8005f30 <ADC_ConfigureBoostMode+0x12c>
 8005eb4:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8005eb8:	d848      	bhi.n	8005f4c <ADC_ConfigureBoostMode+0x148>
 8005eba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005ebe:	d033      	beq.n	8005f28 <ADC_ConfigureBoostMode+0x124>
 8005ec0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005ec4:	d842      	bhi.n	8005f4c <ADC_ConfigureBoostMode+0x148>
 8005ec6:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005eca:	d029      	beq.n	8005f20 <ADC_ConfigureBoostMode+0x11c>
 8005ecc:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8005ed0:	d83c      	bhi.n	8005f4c <ADC_ConfigureBoostMode+0x148>
 8005ed2:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005ed6:	d01a      	beq.n	8005f0e <ADC_ConfigureBoostMode+0x10a>
 8005ed8:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8005edc:	d836      	bhi.n	8005f4c <ADC_ConfigureBoostMode+0x148>
 8005ede:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005ee2:	d014      	beq.n	8005f0e <ADC_ConfigureBoostMode+0x10a>
 8005ee4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8005ee8:	d830      	bhi.n	8005f4c <ADC_ConfigureBoostMode+0x148>
 8005eea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005eee:	d00e      	beq.n	8005f0e <ADC_ConfigureBoostMode+0x10a>
 8005ef0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ef4:	d82a      	bhi.n	8005f4c <ADC_ConfigureBoostMode+0x148>
 8005ef6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005efa:	d008      	beq.n	8005f0e <ADC_ConfigureBoostMode+0x10a>
 8005efc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005f00:	d824      	bhi.n	8005f4c <ADC_ConfigureBoostMode+0x148>
 8005f02:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005f06:	d002      	beq.n	8005f0e <ADC_ConfigureBoostMode+0x10a>
 8005f08:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005f0c:	d11e      	bne.n	8005f4c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	0c9b      	lsrs	r3, r3, #18
 8005f14:	005b      	lsls	r3, r3, #1
 8005f16:	68fa      	ldr	r2, [r7, #12]
 8005f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f1c:	60fb      	str	r3, [r7, #12]
        break;
 8005f1e:	e016      	b.n	8005f4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	091b      	lsrs	r3, r3, #4
 8005f24:	60fb      	str	r3, [r7, #12]
        break;
 8005f26:	e012      	b.n	8005f4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	095b      	lsrs	r3, r3, #5
 8005f2c:	60fb      	str	r3, [r7, #12]
        break;
 8005f2e:	e00e      	b.n	8005f4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	099b      	lsrs	r3, r3, #6
 8005f34:	60fb      	str	r3, [r7, #12]
        break;
 8005f36:	e00a      	b.n	8005f4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	09db      	lsrs	r3, r3, #7
 8005f3c:	60fb      	str	r3, [r7, #12]
        break;
 8005f3e:	e006      	b.n	8005f4e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	0a1b      	lsrs	r3, r3, #8
 8005f44:	60fb      	str	r3, [r7, #12]
        break;
 8005f46:	e002      	b.n	8005f4e <ADC_ConfigureBoostMode+0x14a>
        break;
 8005f48:	bf00      	nop
 8005f4a:	e000      	b.n	8005f4e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8005f4c:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8005f4e:	f7fe fe6d 	bl	8004c2c <HAL_GetREVID>
 8005f52:	4603      	mov	r3, r0
 8005f54:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d815      	bhi.n	8005f88 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	4a2b      	ldr	r2, [pc, #172]	@ (800600c <ADC_ConfigureBoostMode+0x208>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d908      	bls.n	8005f76 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	689a      	ldr	r2, [r3, #8]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f72:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8005f74:	e03e      	b.n	8005ff4 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	689a      	ldr	r2, [r3, #8]
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005f84:	609a      	str	r2, [r3, #8]
}
 8005f86:	e035      	b.n	8005ff4 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	085b      	lsrs	r3, r3, #1
 8005f8c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	4a1f      	ldr	r2, [pc, #124]	@ (8006010 <ADC_ConfigureBoostMode+0x20c>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d808      	bhi.n	8005fa8 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	689a      	ldr	r2, [r3, #8]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005fa4:	609a      	str	r2, [r3, #8]
}
 8005fa6:	e025      	b.n	8005ff4 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	4a1a      	ldr	r2, [pc, #104]	@ (8006014 <ADC_ConfigureBoostMode+0x210>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d80a      	bhi.n	8005fc6 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fc2:	609a      	str	r2, [r3, #8]
}
 8005fc4:	e016      	b.n	8005ff4 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	4a13      	ldr	r2, [pc, #76]	@ (8006018 <ADC_ConfigureBoostMode+0x214>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d80a      	bhi.n	8005fe4 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fe0:	609a      	str	r2, [r3, #8]
}
 8005fe2:	e007      	b.n	8005ff4 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	689a      	ldr	r2, [r3, #8]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005ff2:	609a      	str	r2, [r3, #8]
}
 8005ff4:	bf00      	nop
 8005ff6:	3710      	adds	r7, #16
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}
 8005ffc:	40022000 	.word	0x40022000
 8006000:	40022100 	.word	0x40022100
 8006004:	40022300 	.word	0x40022300
 8006008:	58026300 	.word	0x58026300
 800600c:	01312d00 	.word	0x01312d00
 8006010:	005f5e10 	.word	0x005f5e10
 8006014:	00bebc20 	.word	0x00bebc20
 8006018:	017d7840 	.word	0x017d7840

0800601c <LL_ADC_IsEnabled>:
{
 800601c:	b480      	push	{r7}
 800601e:	b083      	sub	sp, #12
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f003 0301 	and.w	r3, r3, #1
 800602c:	2b01      	cmp	r3, #1
 800602e:	d101      	bne.n	8006034 <LL_ADC_IsEnabled+0x18>
 8006030:	2301      	movs	r3, #1
 8006032:	e000      	b.n	8006036 <LL_ADC_IsEnabled+0x1a>
 8006034:	2300      	movs	r3, #0
}
 8006036:	4618      	mov	r0, r3
 8006038:	370c      	adds	r7, #12
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr

08006042 <LL_ADC_REG_IsConversionOngoing>:
{
 8006042:	b480      	push	{r7}
 8006044:	b083      	sub	sp, #12
 8006046:	af00      	add	r7, sp, #0
 8006048:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	f003 0304 	and.w	r3, r3, #4
 8006052:	2b04      	cmp	r3, #4
 8006054:	d101      	bne.n	800605a <LL_ADC_REG_IsConversionOngoing+0x18>
 8006056:	2301      	movs	r3, #1
 8006058:	e000      	b.n	800605c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800605a:	2300      	movs	r3, #0
}
 800605c:	4618      	mov	r0, r3
 800605e:	370c      	adds	r7, #12
 8006060:	46bd      	mov	sp, r7
 8006062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006066:	4770      	bx	lr

08006068 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006068:	b480      	push	{r7}
 800606a:	b083      	sub	sp, #12
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8006070:	bf00      	nop
 8006072:	370c      	adds	r7, #12
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr

0800607c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 800607c:	b480      	push	{r7}
 800607e:	b083      	sub	sp, #12
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8006084:	bf00      	nop
 8006086:	370c      	adds	r7, #12
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8006090:	b480      	push	{r7}
 8006092:	b083      	sub	sp, #12
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8006098:	bf00      	nop
 800609a:	370c      	adds	r7, #12
 800609c:	46bd      	mov	sp, r7
 800609e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a2:	4770      	bx	lr

080060a4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80060c0:	bf00      	nop
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr

080060cc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80060cc:	b590      	push	{r4, r7, lr}
 80060ce:	b09f      	sub	sp, #124	@ 0x7c
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
 80060d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80060d6:	2300      	movs	r3, #0
 80060d8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d101      	bne.n	80060ea <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80060e6:	2302      	movs	r3, #2
 80060e8:	e0be      	b.n	8006268 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 80060f2:	2300      	movs	r3, #0
 80060f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 80060f6:	2300      	movs	r3, #0
 80060f8:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a5c      	ldr	r2, [pc, #368]	@ (8006270 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d102      	bne.n	800610a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006104:	4b5b      	ldr	r3, [pc, #364]	@ (8006274 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006106:	60bb      	str	r3, [r7, #8]
 8006108:	e001      	b.n	800610e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800610a:	2300      	movs	r3, #0
 800610c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d10b      	bne.n	800612c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006118:	f043 0220 	orr.w	r2, r3, #32
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8006128:	2301      	movs	r3, #1
 800612a:	e09d      	b.n	8006268 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	4618      	mov	r0, r3
 8006130:	f7ff ff87 	bl	8006042 <LL_ADC_REG_IsConversionOngoing>
 8006134:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4618      	mov	r0, r3
 800613c:	f7ff ff81 	bl	8006042 <LL_ADC_REG_IsConversionOngoing>
 8006140:	4603      	mov	r3, r0
 8006142:	2b00      	cmp	r3, #0
 8006144:	d17f      	bne.n	8006246 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8006146:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006148:	2b00      	cmp	r3, #0
 800614a:	d17c      	bne.n	8006246 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	4a47      	ldr	r2, [pc, #284]	@ (8006270 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006152:	4293      	cmp	r3, r2
 8006154:	d004      	beq.n	8006160 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4a46      	ldr	r2, [pc, #280]	@ (8006274 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800615c:	4293      	cmp	r3, r2
 800615e:	d101      	bne.n	8006164 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8006160:	4b45      	ldr	r3, [pc, #276]	@ (8006278 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8006162:	e000      	b.n	8006166 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8006164:	4b45      	ldr	r3, [pc, #276]	@ (800627c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8006166:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d039      	beq.n	80061e4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8006170:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	431a      	orrs	r2, r3
 800617e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006180:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a3a      	ldr	r2, [pc, #232]	@ (8006270 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d004      	beq.n	8006196 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a38      	ldr	r2, [pc, #224]	@ (8006274 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d10e      	bne.n	80061b4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8006196:	4836      	ldr	r0, [pc, #216]	@ (8006270 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006198:	f7ff ff40 	bl	800601c <LL_ADC_IsEnabled>
 800619c:	4604      	mov	r4, r0
 800619e:	4835      	ldr	r0, [pc, #212]	@ (8006274 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80061a0:	f7ff ff3c 	bl	800601c <LL_ADC_IsEnabled>
 80061a4:	4603      	mov	r3, r0
 80061a6:	4323      	orrs	r3, r4
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	bf0c      	ite	eq
 80061ac:	2301      	moveq	r3, #1
 80061ae:	2300      	movne	r3, #0
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	e008      	b.n	80061c6 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80061b4:	4832      	ldr	r0, [pc, #200]	@ (8006280 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80061b6:	f7ff ff31 	bl	800601c <LL_ADC_IsEnabled>
 80061ba:	4603      	mov	r3, r0
 80061bc:	2b00      	cmp	r3, #0
 80061be:	bf0c      	ite	eq
 80061c0:	2301      	moveq	r3, #1
 80061c2:	2300      	movne	r3, #0
 80061c4:	b2db      	uxtb	r3, r3
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d047      	beq.n	800625a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80061ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061cc:	689a      	ldr	r2, [r3, #8]
 80061ce:	4b2d      	ldr	r3, [pc, #180]	@ (8006284 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80061d0:	4013      	ands	r3, r2
 80061d2:	683a      	ldr	r2, [r7, #0]
 80061d4:	6811      	ldr	r1, [r2, #0]
 80061d6:	683a      	ldr	r2, [r7, #0]
 80061d8:	6892      	ldr	r2, [r2, #8]
 80061da:	430a      	orrs	r2, r1
 80061dc:	431a      	orrs	r2, r3
 80061de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061e0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80061e2:	e03a      	b.n	800625a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80061e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80061ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80061ee:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a1e      	ldr	r2, [pc, #120]	@ (8006270 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d004      	beq.n	8006204 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a1d      	ldr	r2, [pc, #116]	@ (8006274 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d10e      	bne.n	8006222 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8006204:	481a      	ldr	r0, [pc, #104]	@ (8006270 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8006206:	f7ff ff09 	bl	800601c <LL_ADC_IsEnabled>
 800620a:	4604      	mov	r4, r0
 800620c:	4819      	ldr	r0, [pc, #100]	@ (8006274 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800620e:	f7ff ff05 	bl	800601c <LL_ADC_IsEnabled>
 8006212:	4603      	mov	r3, r0
 8006214:	4323      	orrs	r3, r4
 8006216:	2b00      	cmp	r3, #0
 8006218:	bf0c      	ite	eq
 800621a:	2301      	moveq	r3, #1
 800621c:	2300      	movne	r3, #0
 800621e:	b2db      	uxtb	r3, r3
 8006220:	e008      	b.n	8006234 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8006222:	4817      	ldr	r0, [pc, #92]	@ (8006280 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8006224:	f7ff fefa 	bl	800601c <LL_ADC_IsEnabled>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	bf0c      	ite	eq
 800622e:	2301      	moveq	r3, #1
 8006230:	2300      	movne	r3, #0
 8006232:	b2db      	uxtb	r3, r3
 8006234:	2b00      	cmp	r3, #0
 8006236:	d010      	beq.n	800625a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006238:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800623a:	689a      	ldr	r2, [r3, #8]
 800623c:	4b11      	ldr	r3, [pc, #68]	@ (8006284 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800623e:	4013      	ands	r3, r2
 8006240:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006242:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006244:	e009      	b.n	800625a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800624a:	f043 0220 	orr.w	r2, r3, #32
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8006258:	e000      	b.n	800625c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800625a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2200      	movs	r2, #0
 8006260:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006264:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8006268:	4618      	mov	r0, r3
 800626a:	377c      	adds	r7, #124	@ 0x7c
 800626c:	46bd      	mov	sp, r7
 800626e:	bd90      	pop	{r4, r7, pc}
 8006270:	40022000 	.word	0x40022000
 8006274:	40022100 	.word	0x40022100
 8006278:	40022300 	.word	0x40022300
 800627c:	58026300 	.word	0x58026300
 8006280:	58026000 	.word	0x58026000
 8006284:	fffff0e0 	.word	0xfffff0e0

08006288 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006288:	b480      	push	{r7}
 800628a:	b085      	sub	sp, #20
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f003 0307 	and.w	r3, r3, #7
 8006296:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006298:	4b0b      	ldr	r3, [pc, #44]	@ (80062c8 <__NVIC_SetPriorityGrouping+0x40>)
 800629a:	68db      	ldr	r3, [r3, #12]
 800629c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800629e:	68ba      	ldr	r2, [r7, #8]
 80062a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80062a4:	4013      	ands	r3, r2
 80062a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80062b0:	4b06      	ldr	r3, [pc, #24]	@ (80062cc <__NVIC_SetPriorityGrouping+0x44>)
 80062b2:	4313      	orrs	r3, r2
 80062b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80062b6:	4a04      	ldr	r2, [pc, #16]	@ (80062c8 <__NVIC_SetPriorityGrouping+0x40>)
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	60d3      	str	r3, [r2, #12]
}
 80062bc:	bf00      	nop
 80062be:	3714      	adds	r7, #20
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr
 80062c8:	e000ed00 	.word	0xe000ed00
 80062cc:	05fa0000 	.word	0x05fa0000

080062d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80062d0:	b480      	push	{r7}
 80062d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80062d4:	4b04      	ldr	r3, [pc, #16]	@ (80062e8 <__NVIC_GetPriorityGrouping+0x18>)
 80062d6:	68db      	ldr	r3, [r3, #12]
 80062d8:	0a1b      	lsrs	r3, r3, #8
 80062da:	f003 0307 	and.w	r3, r3, #7
}
 80062de:	4618      	mov	r0, r3
 80062e0:	46bd      	mov	sp, r7
 80062e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e6:	4770      	bx	lr
 80062e8:	e000ed00 	.word	0xe000ed00

080062ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80062ec:	b480      	push	{r7}
 80062ee:	b083      	sub	sp, #12
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	4603      	mov	r3, r0
 80062f4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80062f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	db0b      	blt.n	8006316 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80062fe:	88fb      	ldrh	r3, [r7, #6]
 8006300:	f003 021f 	and.w	r2, r3, #31
 8006304:	4907      	ldr	r1, [pc, #28]	@ (8006324 <__NVIC_EnableIRQ+0x38>)
 8006306:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800630a:	095b      	lsrs	r3, r3, #5
 800630c:	2001      	movs	r0, #1
 800630e:	fa00 f202 	lsl.w	r2, r0, r2
 8006312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006316:	bf00      	nop
 8006318:	370c      	adds	r7, #12
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	e000e100 	.word	0xe000e100

08006328 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006328:	b480      	push	{r7}
 800632a:	b083      	sub	sp, #12
 800632c:	af00      	add	r7, sp, #0
 800632e:	4603      	mov	r3, r0
 8006330:	6039      	str	r1, [r7, #0]
 8006332:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006334:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006338:	2b00      	cmp	r3, #0
 800633a:	db0a      	blt.n	8006352 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	b2da      	uxtb	r2, r3
 8006340:	490c      	ldr	r1, [pc, #48]	@ (8006374 <__NVIC_SetPriority+0x4c>)
 8006342:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006346:	0112      	lsls	r2, r2, #4
 8006348:	b2d2      	uxtb	r2, r2
 800634a:	440b      	add	r3, r1
 800634c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006350:	e00a      	b.n	8006368 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	b2da      	uxtb	r2, r3
 8006356:	4908      	ldr	r1, [pc, #32]	@ (8006378 <__NVIC_SetPriority+0x50>)
 8006358:	88fb      	ldrh	r3, [r7, #6]
 800635a:	f003 030f 	and.w	r3, r3, #15
 800635e:	3b04      	subs	r3, #4
 8006360:	0112      	lsls	r2, r2, #4
 8006362:	b2d2      	uxtb	r2, r2
 8006364:	440b      	add	r3, r1
 8006366:	761a      	strb	r2, [r3, #24]
}
 8006368:	bf00      	nop
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr
 8006374:	e000e100 	.word	0xe000e100
 8006378:	e000ed00 	.word	0xe000ed00

0800637c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800637c:	b480      	push	{r7}
 800637e:	b089      	sub	sp, #36	@ 0x24
 8006380:	af00      	add	r7, sp, #0
 8006382:	60f8      	str	r0, [r7, #12]
 8006384:	60b9      	str	r1, [r7, #8]
 8006386:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f003 0307 	and.w	r3, r3, #7
 800638e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	f1c3 0307 	rsb	r3, r3, #7
 8006396:	2b04      	cmp	r3, #4
 8006398:	bf28      	it	cs
 800639a:	2304      	movcs	r3, #4
 800639c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800639e:	69fb      	ldr	r3, [r7, #28]
 80063a0:	3304      	adds	r3, #4
 80063a2:	2b06      	cmp	r3, #6
 80063a4:	d902      	bls.n	80063ac <NVIC_EncodePriority+0x30>
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	3b03      	subs	r3, #3
 80063aa:	e000      	b.n	80063ae <NVIC_EncodePriority+0x32>
 80063ac:	2300      	movs	r3, #0
 80063ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80063b4:	69bb      	ldr	r3, [r7, #24]
 80063b6:	fa02 f303 	lsl.w	r3, r2, r3
 80063ba:	43da      	mvns	r2, r3
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	401a      	ands	r2, r3
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80063c4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	fa01 f303 	lsl.w	r3, r1, r3
 80063ce:	43d9      	mvns	r1, r3
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063d4:	4313      	orrs	r3, r2
         );
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3724      	adds	r7, #36	@ 0x24
 80063da:	46bd      	mov	sp, r7
 80063dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e0:	4770      	bx	lr

080063e2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80063e2:	b580      	push	{r7, lr}
 80063e4:	b082      	sub	sp, #8
 80063e6:	af00      	add	r7, sp, #0
 80063e8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80063ea:	6878      	ldr	r0, [r7, #4]
 80063ec:	f7ff ff4c 	bl	8006288 <__NVIC_SetPriorityGrouping>
}
 80063f0:	bf00      	nop
 80063f2:	3708      	adds	r7, #8
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b086      	sub	sp, #24
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	4603      	mov	r3, r0
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
 8006404:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006406:	f7ff ff63 	bl	80062d0 <__NVIC_GetPriorityGrouping>
 800640a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800640c:	687a      	ldr	r2, [r7, #4]
 800640e:	68b9      	ldr	r1, [r7, #8]
 8006410:	6978      	ldr	r0, [r7, #20]
 8006412:	f7ff ffb3 	bl	800637c <NVIC_EncodePriority>
 8006416:	4602      	mov	r2, r0
 8006418:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800641c:	4611      	mov	r1, r2
 800641e:	4618      	mov	r0, r3
 8006420:	f7ff ff82 	bl	8006328 <__NVIC_SetPriority>
}
 8006424:	bf00      	nop
 8006426:	3718      	adds	r7, #24
 8006428:	46bd      	mov	sp, r7
 800642a:	bd80      	pop	{r7, pc}

0800642c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b082      	sub	sp, #8
 8006430:	af00      	add	r7, sp, #0
 8006432:	4603      	mov	r3, r0
 8006434:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006436:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800643a:	4618      	mov	r0, r3
 800643c:	f7ff ff56 	bl	80062ec <__NVIC_EnableIRQ>
}
 8006440:	bf00      	nop
 8006442:	3708      	adds	r7, #8
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}

08006448 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8006448:	b480      	push	{r7}
 800644a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 800644c:	f3bf 8f5f 	dmb	sy
}
 8006450:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8006452:	4b07      	ldr	r3, [pc, #28]	@ (8006470 <HAL_MPU_Disable+0x28>)
 8006454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006456:	4a06      	ldr	r2, [pc, #24]	@ (8006470 <HAL_MPU_Disable+0x28>)
 8006458:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800645c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800645e:	4b05      	ldr	r3, [pc, #20]	@ (8006474 <HAL_MPU_Disable+0x2c>)
 8006460:	2200      	movs	r2, #0
 8006462:	605a      	str	r2, [r3, #4]
}
 8006464:	bf00      	nop
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr
 800646e:	bf00      	nop
 8006470:	e000ed00 	.word	0xe000ed00
 8006474:	e000ed90 	.word	0xe000ed90

08006478 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8006478:	b480      	push	{r7}
 800647a:	b083      	sub	sp, #12
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8006480:	4a0b      	ldr	r2, [pc, #44]	@ (80064b0 <HAL_MPU_Enable+0x38>)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f043 0301 	orr.w	r3, r3, #1
 8006488:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800648a:	4b0a      	ldr	r3, [pc, #40]	@ (80064b4 <HAL_MPU_Enable+0x3c>)
 800648c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800648e:	4a09      	ldr	r2, [pc, #36]	@ (80064b4 <HAL_MPU_Enable+0x3c>)
 8006490:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006494:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8006496:	f3bf 8f4f 	dsb	sy
}
 800649a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800649c:	f3bf 8f6f 	isb	sy
}
 80064a0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80064a2:	bf00      	nop
 80064a4:	370c      	adds	r7, #12
 80064a6:	46bd      	mov	sp, r7
 80064a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ac:	4770      	bx	lr
 80064ae:	bf00      	nop
 80064b0:	e000ed90 	.word	0xe000ed90
 80064b4:	e000ed00 	.word	0xe000ed00

080064b8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	785a      	ldrb	r2, [r3, #1]
 80064c4:	4b1b      	ldr	r3, [pc, #108]	@ (8006534 <HAL_MPU_ConfigRegion+0x7c>)
 80064c6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80064c8:	4b1a      	ldr	r3, [pc, #104]	@ (8006534 <HAL_MPU_ConfigRegion+0x7c>)
 80064ca:	691b      	ldr	r3, [r3, #16]
 80064cc:	4a19      	ldr	r2, [pc, #100]	@ (8006534 <HAL_MPU_ConfigRegion+0x7c>)
 80064ce:	f023 0301 	bic.w	r3, r3, #1
 80064d2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80064d4:	4a17      	ldr	r2, [pc, #92]	@ (8006534 <HAL_MPU_ConfigRegion+0x7c>)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	685b      	ldr	r3, [r3, #4]
 80064da:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	7b1b      	ldrb	r3, [r3, #12]
 80064e0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	7adb      	ldrb	r3, [r3, #11]
 80064e6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80064e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	7a9b      	ldrb	r3, [r3, #10]
 80064ee:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80064f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	7b5b      	ldrb	r3, [r3, #13]
 80064f6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80064f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	7b9b      	ldrb	r3, [r3, #14]
 80064fe:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006500:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	7bdb      	ldrb	r3, [r3, #15]
 8006506:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8006508:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	7a5b      	ldrb	r3, [r3, #9]
 800650e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8006510:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	7a1b      	ldrb	r3, [r3, #8]
 8006516:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8006518:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800651a:	687a      	ldr	r2, [r7, #4]
 800651c:	7812      	ldrb	r2, [r2, #0]
 800651e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006520:	4a04      	ldr	r2, [pc, #16]	@ (8006534 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8006522:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006524:	6113      	str	r3, [r2, #16]
}
 8006526:	bf00      	nop
 8006528:	370c      	adds	r7, #12
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr
 8006532:	bf00      	nop
 8006534:	e000ed90 	.word	0xe000ed90

08006538 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b086      	sub	sp, #24
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8006540:	f7fe fb44 	bl	8004bcc <HAL_GetTick>
 8006544:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d101      	bne.n	8006550 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800654c:	2301      	movs	r3, #1
 800654e:	e316      	b.n	8006b7e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a66      	ldr	r2, [pc, #408]	@ (80066f0 <HAL_DMA_Init+0x1b8>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d04a      	beq.n	80065f0 <HAL_DMA_Init+0xb8>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a65      	ldr	r2, [pc, #404]	@ (80066f4 <HAL_DMA_Init+0x1bc>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d045      	beq.n	80065f0 <HAL_DMA_Init+0xb8>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a63      	ldr	r2, [pc, #396]	@ (80066f8 <HAL_DMA_Init+0x1c0>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d040      	beq.n	80065f0 <HAL_DMA_Init+0xb8>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a62      	ldr	r2, [pc, #392]	@ (80066fc <HAL_DMA_Init+0x1c4>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d03b      	beq.n	80065f0 <HAL_DMA_Init+0xb8>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a60      	ldr	r2, [pc, #384]	@ (8006700 <HAL_DMA_Init+0x1c8>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d036      	beq.n	80065f0 <HAL_DMA_Init+0xb8>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a5f      	ldr	r2, [pc, #380]	@ (8006704 <HAL_DMA_Init+0x1cc>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d031      	beq.n	80065f0 <HAL_DMA_Init+0xb8>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a5d      	ldr	r2, [pc, #372]	@ (8006708 <HAL_DMA_Init+0x1d0>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d02c      	beq.n	80065f0 <HAL_DMA_Init+0xb8>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a5c      	ldr	r2, [pc, #368]	@ (800670c <HAL_DMA_Init+0x1d4>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d027      	beq.n	80065f0 <HAL_DMA_Init+0xb8>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a5a      	ldr	r2, [pc, #360]	@ (8006710 <HAL_DMA_Init+0x1d8>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d022      	beq.n	80065f0 <HAL_DMA_Init+0xb8>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a59      	ldr	r2, [pc, #356]	@ (8006714 <HAL_DMA_Init+0x1dc>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d01d      	beq.n	80065f0 <HAL_DMA_Init+0xb8>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a57      	ldr	r2, [pc, #348]	@ (8006718 <HAL_DMA_Init+0x1e0>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d018      	beq.n	80065f0 <HAL_DMA_Init+0xb8>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a56      	ldr	r2, [pc, #344]	@ (800671c <HAL_DMA_Init+0x1e4>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d013      	beq.n	80065f0 <HAL_DMA_Init+0xb8>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a54      	ldr	r2, [pc, #336]	@ (8006720 <HAL_DMA_Init+0x1e8>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d00e      	beq.n	80065f0 <HAL_DMA_Init+0xb8>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a53      	ldr	r2, [pc, #332]	@ (8006724 <HAL_DMA_Init+0x1ec>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d009      	beq.n	80065f0 <HAL_DMA_Init+0xb8>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	4a51      	ldr	r2, [pc, #324]	@ (8006728 <HAL_DMA_Init+0x1f0>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d004      	beq.n	80065f0 <HAL_DMA_Init+0xb8>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a50      	ldr	r2, [pc, #320]	@ (800672c <HAL_DMA_Init+0x1f4>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d101      	bne.n	80065f4 <HAL_DMA_Init+0xbc>
 80065f0:	2301      	movs	r3, #1
 80065f2:	e000      	b.n	80065f6 <HAL_DMA_Init+0xbe>
 80065f4:	2300      	movs	r3, #0
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	f000 813b 	beq.w	8006872 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2202      	movs	r2, #2
 8006600:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a37      	ldr	r2, [pc, #220]	@ (80066f0 <HAL_DMA_Init+0x1b8>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d04a      	beq.n	80066ac <HAL_DMA_Init+0x174>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	4a36      	ldr	r2, [pc, #216]	@ (80066f4 <HAL_DMA_Init+0x1bc>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d045      	beq.n	80066ac <HAL_DMA_Init+0x174>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	4a34      	ldr	r2, [pc, #208]	@ (80066f8 <HAL_DMA_Init+0x1c0>)
 8006626:	4293      	cmp	r3, r2
 8006628:	d040      	beq.n	80066ac <HAL_DMA_Init+0x174>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a33      	ldr	r2, [pc, #204]	@ (80066fc <HAL_DMA_Init+0x1c4>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d03b      	beq.n	80066ac <HAL_DMA_Init+0x174>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a31      	ldr	r2, [pc, #196]	@ (8006700 <HAL_DMA_Init+0x1c8>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d036      	beq.n	80066ac <HAL_DMA_Init+0x174>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4a30      	ldr	r2, [pc, #192]	@ (8006704 <HAL_DMA_Init+0x1cc>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d031      	beq.n	80066ac <HAL_DMA_Init+0x174>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a2e      	ldr	r2, [pc, #184]	@ (8006708 <HAL_DMA_Init+0x1d0>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d02c      	beq.n	80066ac <HAL_DMA_Init+0x174>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	4a2d      	ldr	r2, [pc, #180]	@ (800670c <HAL_DMA_Init+0x1d4>)
 8006658:	4293      	cmp	r3, r2
 800665a:	d027      	beq.n	80066ac <HAL_DMA_Init+0x174>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4a2b      	ldr	r2, [pc, #172]	@ (8006710 <HAL_DMA_Init+0x1d8>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d022      	beq.n	80066ac <HAL_DMA_Init+0x174>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	4a2a      	ldr	r2, [pc, #168]	@ (8006714 <HAL_DMA_Init+0x1dc>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d01d      	beq.n	80066ac <HAL_DMA_Init+0x174>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a28      	ldr	r2, [pc, #160]	@ (8006718 <HAL_DMA_Init+0x1e0>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d018      	beq.n	80066ac <HAL_DMA_Init+0x174>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4a27      	ldr	r2, [pc, #156]	@ (800671c <HAL_DMA_Init+0x1e4>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d013      	beq.n	80066ac <HAL_DMA_Init+0x174>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	4a25      	ldr	r2, [pc, #148]	@ (8006720 <HAL_DMA_Init+0x1e8>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d00e      	beq.n	80066ac <HAL_DMA_Init+0x174>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	4a24      	ldr	r2, [pc, #144]	@ (8006724 <HAL_DMA_Init+0x1ec>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d009      	beq.n	80066ac <HAL_DMA_Init+0x174>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a22      	ldr	r2, [pc, #136]	@ (8006728 <HAL_DMA_Init+0x1f0>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d004      	beq.n	80066ac <HAL_DMA_Init+0x174>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	4a21      	ldr	r2, [pc, #132]	@ (800672c <HAL_DMA_Init+0x1f4>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d108      	bne.n	80066be <HAL_DMA_Init+0x186>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f022 0201 	bic.w	r2, r2, #1
 80066ba:	601a      	str	r2, [r3, #0]
 80066bc:	e007      	b.n	80066ce <HAL_DMA_Init+0x196>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f022 0201 	bic.w	r2, r2, #1
 80066cc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80066ce:	e02f      	b.n	8006730 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80066d0:	f7fe fa7c 	bl	8004bcc <HAL_GetTick>
 80066d4:	4602      	mov	r2, r0
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	2b05      	cmp	r3, #5
 80066dc:	d928      	bls.n	8006730 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2220      	movs	r2, #32
 80066e2:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2203      	movs	r2, #3
 80066e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	e246      	b.n	8006b7e <HAL_DMA_Init+0x646>
 80066f0:	40020010 	.word	0x40020010
 80066f4:	40020028 	.word	0x40020028
 80066f8:	40020040 	.word	0x40020040
 80066fc:	40020058 	.word	0x40020058
 8006700:	40020070 	.word	0x40020070
 8006704:	40020088 	.word	0x40020088
 8006708:	400200a0 	.word	0x400200a0
 800670c:	400200b8 	.word	0x400200b8
 8006710:	40020410 	.word	0x40020410
 8006714:	40020428 	.word	0x40020428
 8006718:	40020440 	.word	0x40020440
 800671c:	40020458 	.word	0x40020458
 8006720:	40020470 	.word	0x40020470
 8006724:	40020488 	.word	0x40020488
 8006728:	400204a0 	.word	0x400204a0
 800672c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f003 0301 	and.w	r3, r3, #1
 800673a:	2b00      	cmp	r3, #0
 800673c:	d1c8      	bne.n	80066d0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006746:	697a      	ldr	r2, [r7, #20]
 8006748:	4b83      	ldr	r3, [pc, #524]	@ (8006958 <HAL_DMA_Init+0x420>)
 800674a:	4013      	ands	r3, r2
 800674c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8006756:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	691b      	ldr	r3, [r3, #16]
 800675c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006762:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	699b      	ldr	r3, [r3, #24]
 8006768:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800676e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6a1b      	ldr	r3, [r3, #32]
 8006774:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8006776:	697a      	ldr	r2, [r7, #20]
 8006778:	4313      	orrs	r3, r2
 800677a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006780:	2b04      	cmp	r3, #4
 8006782:	d107      	bne.n	8006794 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800678c:	4313      	orrs	r3, r2
 800678e:	697a      	ldr	r2, [r7, #20]
 8006790:	4313      	orrs	r3, r2
 8006792:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8006794:	4b71      	ldr	r3, [pc, #452]	@ (800695c <HAL_DMA_Init+0x424>)
 8006796:	681a      	ldr	r2, [r3, #0]
 8006798:	4b71      	ldr	r3, [pc, #452]	@ (8006960 <HAL_DMA_Init+0x428>)
 800679a:	4013      	ands	r3, r2
 800679c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067a0:	d328      	bcc.n	80067f4 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	2b28      	cmp	r3, #40	@ 0x28
 80067a8:	d903      	bls.n	80067b2 <HAL_DMA_Init+0x27a>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80067b0:	d917      	bls.n	80067e2 <HAL_DMA_Init+0x2aa>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	2b3e      	cmp	r3, #62	@ 0x3e
 80067b8:	d903      	bls.n	80067c2 <HAL_DMA_Init+0x28a>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	2b42      	cmp	r3, #66	@ 0x42
 80067c0:	d90f      	bls.n	80067e2 <HAL_DMA_Init+0x2aa>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	2b46      	cmp	r3, #70	@ 0x46
 80067c8:	d903      	bls.n	80067d2 <HAL_DMA_Init+0x29a>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	2b48      	cmp	r3, #72	@ 0x48
 80067d0:	d907      	bls.n	80067e2 <HAL_DMA_Init+0x2aa>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	2b4e      	cmp	r3, #78	@ 0x4e
 80067d8:	d905      	bls.n	80067e6 <HAL_DMA_Init+0x2ae>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	2b52      	cmp	r3, #82	@ 0x52
 80067e0:	d801      	bhi.n	80067e6 <HAL_DMA_Init+0x2ae>
 80067e2:	2301      	movs	r3, #1
 80067e4:	e000      	b.n	80067e8 <HAL_DMA_Init+0x2b0>
 80067e6:	2300      	movs	r3, #0
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d003      	beq.n	80067f4 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067f2:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	697a      	ldr	r2, [r7, #20]
 80067fa:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	695b      	ldr	r3, [r3, #20]
 8006802:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	f023 0307 	bic.w	r3, r3, #7
 800680a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006810:	697a      	ldr	r2, [r7, #20]
 8006812:	4313      	orrs	r3, r2
 8006814:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800681a:	2b04      	cmp	r3, #4
 800681c:	d117      	bne.n	800684e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006822:	697a      	ldr	r2, [r7, #20]
 8006824:	4313      	orrs	r3, r2
 8006826:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800682c:	2b00      	cmp	r3, #0
 800682e:	d00e      	beq.n	800684e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f002 fb3f 	bl	8008eb4 <DMA_CheckFifoParam>
 8006836:	4603      	mov	r3, r0
 8006838:	2b00      	cmp	r3, #0
 800683a:	d008      	beq.n	800684e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2240      	movs	r2, #64	@ 0x40
 8006840:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e197      	b.n	8006b7e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	697a      	ldr	r2, [r7, #20]
 8006854:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f002 fa7a 	bl	8008d50 <DMA_CalcBaseAndBitshift>
 800685c:	4603      	mov	r3, r0
 800685e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006864:	f003 031f 	and.w	r3, r3, #31
 8006868:	223f      	movs	r2, #63	@ 0x3f
 800686a:	409a      	lsls	r2, r3
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	609a      	str	r2, [r3, #8]
 8006870:	e0cd      	b.n	8006a0e <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a3b      	ldr	r2, [pc, #236]	@ (8006964 <HAL_DMA_Init+0x42c>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d022      	beq.n	80068c2 <HAL_DMA_Init+0x38a>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a39      	ldr	r2, [pc, #228]	@ (8006968 <HAL_DMA_Init+0x430>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d01d      	beq.n	80068c2 <HAL_DMA_Init+0x38a>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a38      	ldr	r2, [pc, #224]	@ (800696c <HAL_DMA_Init+0x434>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d018      	beq.n	80068c2 <HAL_DMA_Init+0x38a>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a36      	ldr	r2, [pc, #216]	@ (8006970 <HAL_DMA_Init+0x438>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d013      	beq.n	80068c2 <HAL_DMA_Init+0x38a>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a35      	ldr	r2, [pc, #212]	@ (8006974 <HAL_DMA_Init+0x43c>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d00e      	beq.n	80068c2 <HAL_DMA_Init+0x38a>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a33      	ldr	r2, [pc, #204]	@ (8006978 <HAL_DMA_Init+0x440>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d009      	beq.n	80068c2 <HAL_DMA_Init+0x38a>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a32      	ldr	r2, [pc, #200]	@ (800697c <HAL_DMA_Init+0x444>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d004      	beq.n	80068c2 <HAL_DMA_Init+0x38a>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a30      	ldr	r2, [pc, #192]	@ (8006980 <HAL_DMA_Init+0x448>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d101      	bne.n	80068c6 <HAL_DMA_Init+0x38e>
 80068c2:	2301      	movs	r3, #1
 80068c4:	e000      	b.n	80068c8 <HAL_DMA_Init+0x390>
 80068c6:	2300      	movs	r3, #0
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	f000 8097 	beq.w	80069fc <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4a24      	ldr	r2, [pc, #144]	@ (8006964 <HAL_DMA_Init+0x42c>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d021      	beq.n	800691c <HAL_DMA_Init+0x3e4>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a22      	ldr	r2, [pc, #136]	@ (8006968 <HAL_DMA_Init+0x430>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d01c      	beq.n	800691c <HAL_DMA_Init+0x3e4>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a21      	ldr	r2, [pc, #132]	@ (800696c <HAL_DMA_Init+0x434>)
 80068e8:	4293      	cmp	r3, r2
 80068ea:	d017      	beq.n	800691c <HAL_DMA_Init+0x3e4>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4a1f      	ldr	r2, [pc, #124]	@ (8006970 <HAL_DMA_Init+0x438>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d012      	beq.n	800691c <HAL_DMA_Init+0x3e4>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a1e      	ldr	r2, [pc, #120]	@ (8006974 <HAL_DMA_Init+0x43c>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d00d      	beq.n	800691c <HAL_DMA_Init+0x3e4>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a1c      	ldr	r2, [pc, #112]	@ (8006978 <HAL_DMA_Init+0x440>)
 8006906:	4293      	cmp	r3, r2
 8006908:	d008      	beq.n	800691c <HAL_DMA_Init+0x3e4>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a1b      	ldr	r2, [pc, #108]	@ (800697c <HAL_DMA_Init+0x444>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d003      	beq.n	800691c <HAL_DMA_Init+0x3e4>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a19      	ldr	r2, [pc, #100]	@ (8006980 <HAL_DMA_Init+0x448>)
 800691a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2202      	movs	r2, #2
 8006920:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8006934:	697a      	ldr	r2, [r7, #20]
 8006936:	4b13      	ldr	r3, [pc, #76]	@ (8006984 <HAL_DMA_Init+0x44c>)
 8006938:	4013      	ands	r3, r2
 800693a:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	2b40      	cmp	r3, #64	@ 0x40
 8006942:	d021      	beq.n	8006988 <HAL_DMA_Init+0x450>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	2b80      	cmp	r3, #128	@ 0x80
 800694a:	d102      	bne.n	8006952 <HAL_DMA_Init+0x41a>
 800694c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006950:	e01b      	b.n	800698a <HAL_DMA_Init+0x452>
 8006952:	2300      	movs	r3, #0
 8006954:	e019      	b.n	800698a <HAL_DMA_Init+0x452>
 8006956:	bf00      	nop
 8006958:	fe10803f 	.word	0xfe10803f
 800695c:	5c001000 	.word	0x5c001000
 8006960:	ffff0000 	.word	0xffff0000
 8006964:	58025408 	.word	0x58025408
 8006968:	5802541c 	.word	0x5802541c
 800696c:	58025430 	.word	0x58025430
 8006970:	58025444 	.word	0x58025444
 8006974:	58025458 	.word	0x58025458
 8006978:	5802546c 	.word	0x5802546c
 800697c:	58025480 	.word	0x58025480
 8006980:	58025494 	.word	0x58025494
 8006984:	fffe000f 	.word	0xfffe000f
 8006988:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	68d2      	ldr	r2, [r2, #12]
 800698e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006990:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	691b      	ldr	r3, [r3, #16]
 8006996:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006998:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	695b      	ldr	r3, [r3, #20]
 800699e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80069a0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	699b      	ldr	r3, [r3, #24]
 80069a6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80069a8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	69db      	ldr	r3, [r3, #28]
 80069ae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80069b0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a1b      	ldr	r3, [r3, #32]
 80069b6:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80069b8:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80069ba:	697a      	ldr	r2, [r7, #20]
 80069bc:	4313      	orrs	r3, r2
 80069be:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	697a      	ldr	r2, [r7, #20]
 80069c6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	461a      	mov	r2, r3
 80069ce:	4b6e      	ldr	r3, [pc, #440]	@ (8006b88 <HAL_DMA_Init+0x650>)
 80069d0:	4413      	add	r3, r2
 80069d2:	4a6e      	ldr	r2, [pc, #440]	@ (8006b8c <HAL_DMA_Init+0x654>)
 80069d4:	fba2 2303 	umull	r2, r3, r2, r3
 80069d8:	091b      	lsrs	r3, r3, #4
 80069da:	009a      	lsls	r2, r3, #2
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f002 f9b5 	bl	8008d50 <DMA_CalcBaseAndBitshift>
 80069e6:	4603      	mov	r3, r0
 80069e8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80069ee:	f003 031f 	and.w	r3, r3, #31
 80069f2:	2201      	movs	r2, #1
 80069f4:	409a      	lsls	r2, r3
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	605a      	str	r2, [r3, #4]
 80069fa:	e008      	b.n	8006a0e <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2240      	movs	r2, #64	@ 0x40
 8006a00:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2203      	movs	r2, #3
 8006a06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	e0b7      	b.n	8006b7e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a5f      	ldr	r2, [pc, #380]	@ (8006b90 <HAL_DMA_Init+0x658>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d072      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a5d      	ldr	r2, [pc, #372]	@ (8006b94 <HAL_DMA_Init+0x65c>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d06d      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a5c      	ldr	r2, [pc, #368]	@ (8006b98 <HAL_DMA_Init+0x660>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d068      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a5a      	ldr	r2, [pc, #360]	@ (8006b9c <HAL_DMA_Init+0x664>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d063      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a59      	ldr	r2, [pc, #356]	@ (8006ba0 <HAL_DMA_Init+0x668>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d05e      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a57      	ldr	r2, [pc, #348]	@ (8006ba4 <HAL_DMA_Init+0x66c>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d059      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a56      	ldr	r2, [pc, #344]	@ (8006ba8 <HAL_DMA_Init+0x670>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d054      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a54      	ldr	r2, [pc, #336]	@ (8006bac <HAL_DMA_Init+0x674>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d04f      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a53      	ldr	r2, [pc, #332]	@ (8006bb0 <HAL_DMA_Init+0x678>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d04a      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a51      	ldr	r2, [pc, #324]	@ (8006bb4 <HAL_DMA_Init+0x67c>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d045      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a50      	ldr	r2, [pc, #320]	@ (8006bb8 <HAL_DMA_Init+0x680>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d040      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	4a4e      	ldr	r2, [pc, #312]	@ (8006bbc <HAL_DMA_Init+0x684>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d03b      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	4a4d      	ldr	r2, [pc, #308]	@ (8006bc0 <HAL_DMA_Init+0x688>)
 8006a8c:	4293      	cmp	r3, r2
 8006a8e:	d036      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a4b      	ldr	r2, [pc, #300]	@ (8006bc4 <HAL_DMA_Init+0x68c>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d031      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	4a4a      	ldr	r2, [pc, #296]	@ (8006bc8 <HAL_DMA_Init+0x690>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d02c      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	4a48      	ldr	r2, [pc, #288]	@ (8006bcc <HAL_DMA_Init+0x694>)
 8006aaa:	4293      	cmp	r3, r2
 8006aac:	d027      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a47      	ldr	r2, [pc, #284]	@ (8006bd0 <HAL_DMA_Init+0x698>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d022      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	4a45      	ldr	r2, [pc, #276]	@ (8006bd4 <HAL_DMA_Init+0x69c>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d01d      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a44      	ldr	r2, [pc, #272]	@ (8006bd8 <HAL_DMA_Init+0x6a0>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d018      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4a42      	ldr	r2, [pc, #264]	@ (8006bdc <HAL_DMA_Init+0x6a4>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d013      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a41      	ldr	r2, [pc, #260]	@ (8006be0 <HAL_DMA_Init+0x6a8>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d00e      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a3f      	ldr	r2, [pc, #252]	@ (8006be4 <HAL_DMA_Init+0x6ac>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d009      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a3e      	ldr	r2, [pc, #248]	@ (8006be8 <HAL_DMA_Init+0x6b0>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d004      	beq.n	8006afe <HAL_DMA_Init+0x5c6>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a3c      	ldr	r2, [pc, #240]	@ (8006bec <HAL_DMA_Init+0x6b4>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d101      	bne.n	8006b02 <HAL_DMA_Init+0x5ca>
 8006afe:	2301      	movs	r3, #1
 8006b00:	e000      	b.n	8006b04 <HAL_DMA_Init+0x5cc>
 8006b02:	2300      	movs	r3, #0
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d032      	beq.n	8006b6e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006b08:	6878      	ldr	r0, [r7, #4]
 8006b0a:	f002 fa4f 	bl	8008fac <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	2b80      	cmp	r3, #128	@ 0x80
 8006b14:	d102      	bne.n	8006b1c <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	685a      	ldr	r2, [r3, #4]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b24:	b2d2      	uxtb	r2, r2
 8006b26:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b2c:	687a      	ldr	r2, [r7, #4]
 8006b2e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006b30:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d010      	beq.n	8006b5c <HAL_DMA_Init+0x624>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	2b08      	cmp	r3, #8
 8006b40:	d80c      	bhi.n	8006b5c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f002 facc 	bl	80090e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b4c:	2200      	movs	r2, #0
 8006b4e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006b58:	605a      	str	r2, [r3, #4]
 8006b5a:	e008      	b.n	8006b6e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2200      	movs	r2, #0
 8006b60:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2200      	movs	r2, #0
 8006b66:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2200      	movs	r2, #0
 8006b72:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006b7c:	2300      	movs	r3, #0
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3718      	adds	r7, #24
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bd80      	pop	{r7, pc}
 8006b86:	bf00      	nop
 8006b88:	a7fdabf8 	.word	0xa7fdabf8
 8006b8c:	cccccccd 	.word	0xcccccccd
 8006b90:	40020010 	.word	0x40020010
 8006b94:	40020028 	.word	0x40020028
 8006b98:	40020040 	.word	0x40020040
 8006b9c:	40020058 	.word	0x40020058
 8006ba0:	40020070 	.word	0x40020070
 8006ba4:	40020088 	.word	0x40020088
 8006ba8:	400200a0 	.word	0x400200a0
 8006bac:	400200b8 	.word	0x400200b8
 8006bb0:	40020410 	.word	0x40020410
 8006bb4:	40020428 	.word	0x40020428
 8006bb8:	40020440 	.word	0x40020440
 8006bbc:	40020458 	.word	0x40020458
 8006bc0:	40020470 	.word	0x40020470
 8006bc4:	40020488 	.word	0x40020488
 8006bc8:	400204a0 	.word	0x400204a0
 8006bcc:	400204b8 	.word	0x400204b8
 8006bd0:	58025408 	.word	0x58025408
 8006bd4:	5802541c 	.word	0x5802541c
 8006bd8:	58025430 	.word	0x58025430
 8006bdc:	58025444 	.word	0x58025444
 8006be0:	58025458 	.word	0x58025458
 8006be4:	5802546c 	.word	0x5802546c
 8006be8:	58025480 	.word	0x58025480
 8006bec:	58025494 	.word	0x58025494

08006bf0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b086      	sub	sp, #24
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	60f8      	str	r0, [r7, #12]
 8006bf8:	60b9      	str	r1, [r7, #8]
 8006bfa:	607a      	str	r2, [r7, #4]
 8006bfc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d101      	bne.n	8006c0c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006c08:	2301      	movs	r3, #1
 8006c0a:	e226      	b.n	800705a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006c12:	2b01      	cmp	r3, #1
 8006c14:	d101      	bne.n	8006c1a <HAL_DMA_Start_IT+0x2a>
 8006c16:	2302      	movs	r3, #2
 8006c18:	e21f      	b.n	800705a <HAL_DMA_Start_IT+0x46a>
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006c28:	b2db      	uxtb	r3, r3
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	f040 820a 	bne.w	8007044 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	2202      	movs	r2, #2
 8006c34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	2200      	movs	r2, #0
 8006c3c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4a68      	ldr	r2, [pc, #416]	@ (8006de4 <HAL_DMA_Start_IT+0x1f4>)
 8006c44:	4293      	cmp	r3, r2
 8006c46:	d04a      	beq.n	8006cde <HAL_DMA_Start_IT+0xee>
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	4a66      	ldr	r2, [pc, #408]	@ (8006de8 <HAL_DMA_Start_IT+0x1f8>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d045      	beq.n	8006cde <HAL_DMA_Start_IT+0xee>
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	4a65      	ldr	r2, [pc, #404]	@ (8006dec <HAL_DMA_Start_IT+0x1fc>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d040      	beq.n	8006cde <HAL_DMA_Start_IT+0xee>
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	4a63      	ldr	r2, [pc, #396]	@ (8006df0 <HAL_DMA_Start_IT+0x200>)
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d03b      	beq.n	8006cde <HAL_DMA_Start_IT+0xee>
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4a62      	ldr	r2, [pc, #392]	@ (8006df4 <HAL_DMA_Start_IT+0x204>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d036      	beq.n	8006cde <HAL_DMA_Start_IT+0xee>
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4a60      	ldr	r2, [pc, #384]	@ (8006df8 <HAL_DMA_Start_IT+0x208>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d031      	beq.n	8006cde <HAL_DMA_Start_IT+0xee>
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4a5f      	ldr	r2, [pc, #380]	@ (8006dfc <HAL_DMA_Start_IT+0x20c>)
 8006c80:	4293      	cmp	r3, r2
 8006c82:	d02c      	beq.n	8006cde <HAL_DMA_Start_IT+0xee>
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4a5d      	ldr	r2, [pc, #372]	@ (8006e00 <HAL_DMA_Start_IT+0x210>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d027      	beq.n	8006cde <HAL_DMA_Start_IT+0xee>
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4a5c      	ldr	r2, [pc, #368]	@ (8006e04 <HAL_DMA_Start_IT+0x214>)
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d022      	beq.n	8006cde <HAL_DMA_Start_IT+0xee>
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	4a5a      	ldr	r2, [pc, #360]	@ (8006e08 <HAL_DMA_Start_IT+0x218>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d01d      	beq.n	8006cde <HAL_DMA_Start_IT+0xee>
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	4a59      	ldr	r2, [pc, #356]	@ (8006e0c <HAL_DMA_Start_IT+0x21c>)
 8006ca8:	4293      	cmp	r3, r2
 8006caa:	d018      	beq.n	8006cde <HAL_DMA_Start_IT+0xee>
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a57      	ldr	r2, [pc, #348]	@ (8006e10 <HAL_DMA_Start_IT+0x220>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d013      	beq.n	8006cde <HAL_DMA_Start_IT+0xee>
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a56      	ldr	r2, [pc, #344]	@ (8006e14 <HAL_DMA_Start_IT+0x224>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d00e      	beq.n	8006cde <HAL_DMA_Start_IT+0xee>
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a54      	ldr	r2, [pc, #336]	@ (8006e18 <HAL_DMA_Start_IT+0x228>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d009      	beq.n	8006cde <HAL_DMA_Start_IT+0xee>
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a53      	ldr	r2, [pc, #332]	@ (8006e1c <HAL_DMA_Start_IT+0x22c>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d004      	beq.n	8006cde <HAL_DMA_Start_IT+0xee>
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a51      	ldr	r2, [pc, #324]	@ (8006e20 <HAL_DMA_Start_IT+0x230>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d108      	bne.n	8006cf0 <HAL_DMA_Start_IT+0x100>
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f022 0201 	bic.w	r2, r2, #1
 8006cec:	601a      	str	r2, [r3, #0]
 8006cee:	e007      	b.n	8006d00 <HAL_DMA_Start_IT+0x110>
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	681a      	ldr	r2, [r3, #0]
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f022 0201 	bic.w	r2, r2, #1
 8006cfe:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	68b9      	ldr	r1, [r7, #8]
 8006d06:	68f8      	ldr	r0, [r7, #12]
 8006d08:	f001 fe76 	bl	80089f8 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a34      	ldr	r2, [pc, #208]	@ (8006de4 <HAL_DMA_Start_IT+0x1f4>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d04a      	beq.n	8006dac <HAL_DMA_Start_IT+0x1bc>
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a33      	ldr	r2, [pc, #204]	@ (8006de8 <HAL_DMA_Start_IT+0x1f8>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d045      	beq.n	8006dac <HAL_DMA_Start_IT+0x1bc>
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a31      	ldr	r2, [pc, #196]	@ (8006dec <HAL_DMA_Start_IT+0x1fc>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d040      	beq.n	8006dac <HAL_DMA_Start_IT+0x1bc>
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a30      	ldr	r2, [pc, #192]	@ (8006df0 <HAL_DMA_Start_IT+0x200>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d03b      	beq.n	8006dac <HAL_DMA_Start_IT+0x1bc>
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a2e      	ldr	r2, [pc, #184]	@ (8006df4 <HAL_DMA_Start_IT+0x204>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d036      	beq.n	8006dac <HAL_DMA_Start_IT+0x1bc>
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a2d      	ldr	r2, [pc, #180]	@ (8006df8 <HAL_DMA_Start_IT+0x208>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d031      	beq.n	8006dac <HAL_DMA_Start_IT+0x1bc>
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a2b      	ldr	r2, [pc, #172]	@ (8006dfc <HAL_DMA_Start_IT+0x20c>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d02c      	beq.n	8006dac <HAL_DMA_Start_IT+0x1bc>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a2a      	ldr	r2, [pc, #168]	@ (8006e00 <HAL_DMA_Start_IT+0x210>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d027      	beq.n	8006dac <HAL_DMA_Start_IT+0x1bc>
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a28      	ldr	r2, [pc, #160]	@ (8006e04 <HAL_DMA_Start_IT+0x214>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d022      	beq.n	8006dac <HAL_DMA_Start_IT+0x1bc>
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a27      	ldr	r2, [pc, #156]	@ (8006e08 <HAL_DMA_Start_IT+0x218>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d01d      	beq.n	8006dac <HAL_DMA_Start_IT+0x1bc>
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4a25      	ldr	r2, [pc, #148]	@ (8006e0c <HAL_DMA_Start_IT+0x21c>)
 8006d76:	4293      	cmp	r3, r2
 8006d78:	d018      	beq.n	8006dac <HAL_DMA_Start_IT+0x1bc>
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4a24      	ldr	r2, [pc, #144]	@ (8006e10 <HAL_DMA_Start_IT+0x220>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d013      	beq.n	8006dac <HAL_DMA_Start_IT+0x1bc>
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	4a22      	ldr	r2, [pc, #136]	@ (8006e14 <HAL_DMA_Start_IT+0x224>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d00e      	beq.n	8006dac <HAL_DMA_Start_IT+0x1bc>
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	4a21      	ldr	r2, [pc, #132]	@ (8006e18 <HAL_DMA_Start_IT+0x228>)
 8006d94:	4293      	cmp	r3, r2
 8006d96:	d009      	beq.n	8006dac <HAL_DMA_Start_IT+0x1bc>
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a1f      	ldr	r2, [pc, #124]	@ (8006e1c <HAL_DMA_Start_IT+0x22c>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d004      	beq.n	8006dac <HAL_DMA_Start_IT+0x1bc>
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	4a1e      	ldr	r2, [pc, #120]	@ (8006e20 <HAL_DMA_Start_IT+0x230>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d101      	bne.n	8006db0 <HAL_DMA_Start_IT+0x1c0>
 8006dac:	2301      	movs	r3, #1
 8006dae:	e000      	b.n	8006db2 <HAL_DMA_Start_IT+0x1c2>
 8006db0:	2300      	movs	r3, #0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d036      	beq.n	8006e24 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f023 021e 	bic.w	r2, r3, #30
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f042 0216 	orr.w	r2, r2, #22
 8006dc8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d03e      	beq.n	8006e50 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	681a      	ldr	r2, [r3, #0]
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f042 0208 	orr.w	r2, r2, #8
 8006de0:	601a      	str	r2, [r3, #0]
 8006de2:	e035      	b.n	8006e50 <HAL_DMA_Start_IT+0x260>
 8006de4:	40020010 	.word	0x40020010
 8006de8:	40020028 	.word	0x40020028
 8006dec:	40020040 	.word	0x40020040
 8006df0:	40020058 	.word	0x40020058
 8006df4:	40020070 	.word	0x40020070
 8006df8:	40020088 	.word	0x40020088
 8006dfc:	400200a0 	.word	0x400200a0
 8006e00:	400200b8 	.word	0x400200b8
 8006e04:	40020410 	.word	0x40020410
 8006e08:	40020428 	.word	0x40020428
 8006e0c:	40020440 	.word	0x40020440
 8006e10:	40020458 	.word	0x40020458
 8006e14:	40020470 	.word	0x40020470
 8006e18:	40020488 	.word	0x40020488
 8006e1c:	400204a0 	.word	0x400204a0
 8006e20:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f023 020e 	bic.w	r2, r3, #14
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f042 020a 	orr.w	r2, r2, #10
 8006e36:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d007      	beq.n	8006e50 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f042 0204 	orr.w	r2, r2, #4
 8006e4e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a83      	ldr	r2, [pc, #524]	@ (8007064 <HAL_DMA_Start_IT+0x474>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d072      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a82      	ldr	r2, [pc, #520]	@ (8007068 <HAL_DMA_Start_IT+0x478>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d06d      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a80      	ldr	r2, [pc, #512]	@ (800706c <HAL_DMA_Start_IT+0x47c>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d068      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a7f      	ldr	r2, [pc, #508]	@ (8007070 <HAL_DMA_Start_IT+0x480>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d063      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a7d      	ldr	r2, [pc, #500]	@ (8007074 <HAL_DMA_Start_IT+0x484>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d05e      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a7c      	ldr	r2, [pc, #496]	@ (8007078 <HAL_DMA_Start_IT+0x488>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d059      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a7a      	ldr	r2, [pc, #488]	@ (800707c <HAL_DMA_Start_IT+0x48c>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d054      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a79      	ldr	r2, [pc, #484]	@ (8007080 <HAL_DMA_Start_IT+0x490>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d04f      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a77      	ldr	r2, [pc, #476]	@ (8007084 <HAL_DMA_Start_IT+0x494>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d04a      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a76      	ldr	r2, [pc, #472]	@ (8007088 <HAL_DMA_Start_IT+0x498>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d045      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a74      	ldr	r2, [pc, #464]	@ (800708c <HAL_DMA_Start_IT+0x49c>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d040      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a73      	ldr	r2, [pc, #460]	@ (8007090 <HAL_DMA_Start_IT+0x4a0>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d03b      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a71      	ldr	r2, [pc, #452]	@ (8007094 <HAL_DMA_Start_IT+0x4a4>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d036      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4a70      	ldr	r2, [pc, #448]	@ (8007098 <HAL_DMA_Start_IT+0x4a8>)
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d031      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	4a6e      	ldr	r2, [pc, #440]	@ (800709c <HAL_DMA_Start_IT+0x4ac>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d02c      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	4a6d      	ldr	r2, [pc, #436]	@ (80070a0 <HAL_DMA_Start_IT+0x4b0>)
 8006eec:	4293      	cmp	r3, r2
 8006eee:	d027      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a6b      	ldr	r2, [pc, #428]	@ (80070a4 <HAL_DMA_Start_IT+0x4b4>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d022      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	4a6a      	ldr	r2, [pc, #424]	@ (80070a8 <HAL_DMA_Start_IT+0x4b8>)
 8006f00:	4293      	cmp	r3, r2
 8006f02:	d01d      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	4a68      	ldr	r2, [pc, #416]	@ (80070ac <HAL_DMA_Start_IT+0x4bc>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d018      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a67      	ldr	r2, [pc, #412]	@ (80070b0 <HAL_DMA_Start_IT+0x4c0>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d013      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a65      	ldr	r2, [pc, #404]	@ (80070b4 <HAL_DMA_Start_IT+0x4c4>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d00e      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a64      	ldr	r2, [pc, #400]	@ (80070b8 <HAL_DMA_Start_IT+0x4c8>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d009      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a62      	ldr	r2, [pc, #392]	@ (80070bc <HAL_DMA_Start_IT+0x4cc>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d004      	beq.n	8006f40 <HAL_DMA_Start_IT+0x350>
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4a61      	ldr	r2, [pc, #388]	@ (80070c0 <HAL_DMA_Start_IT+0x4d0>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d101      	bne.n	8006f44 <HAL_DMA_Start_IT+0x354>
 8006f40:	2301      	movs	r3, #1
 8006f42:	e000      	b.n	8006f46 <HAL_DMA_Start_IT+0x356>
 8006f44:	2300      	movs	r3, #0
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d01a      	beq.n	8006f80 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d007      	beq.n	8006f68 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f5c:	681a      	ldr	r2, [r3, #0]
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f62:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f66:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d007      	beq.n	8006f80 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f7a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f7e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a37      	ldr	r2, [pc, #220]	@ (8007064 <HAL_DMA_Start_IT+0x474>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d04a      	beq.n	8007020 <HAL_DMA_Start_IT+0x430>
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a36      	ldr	r2, [pc, #216]	@ (8007068 <HAL_DMA_Start_IT+0x478>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d045      	beq.n	8007020 <HAL_DMA_Start_IT+0x430>
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a34      	ldr	r2, [pc, #208]	@ (800706c <HAL_DMA_Start_IT+0x47c>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d040      	beq.n	8007020 <HAL_DMA_Start_IT+0x430>
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a33      	ldr	r2, [pc, #204]	@ (8007070 <HAL_DMA_Start_IT+0x480>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d03b      	beq.n	8007020 <HAL_DMA_Start_IT+0x430>
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a31      	ldr	r2, [pc, #196]	@ (8007074 <HAL_DMA_Start_IT+0x484>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d036      	beq.n	8007020 <HAL_DMA_Start_IT+0x430>
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a30      	ldr	r2, [pc, #192]	@ (8007078 <HAL_DMA_Start_IT+0x488>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d031      	beq.n	8007020 <HAL_DMA_Start_IT+0x430>
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a2e      	ldr	r2, [pc, #184]	@ (800707c <HAL_DMA_Start_IT+0x48c>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d02c      	beq.n	8007020 <HAL_DMA_Start_IT+0x430>
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a2d      	ldr	r2, [pc, #180]	@ (8007080 <HAL_DMA_Start_IT+0x490>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d027      	beq.n	8007020 <HAL_DMA_Start_IT+0x430>
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	4a2b      	ldr	r2, [pc, #172]	@ (8007084 <HAL_DMA_Start_IT+0x494>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d022      	beq.n	8007020 <HAL_DMA_Start_IT+0x430>
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4a2a      	ldr	r2, [pc, #168]	@ (8007088 <HAL_DMA_Start_IT+0x498>)
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d01d      	beq.n	8007020 <HAL_DMA_Start_IT+0x430>
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	4a28      	ldr	r2, [pc, #160]	@ (800708c <HAL_DMA_Start_IT+0x49c>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d018      	beq.n	8007020 <HAL_DMA_Start_IT+0x430>
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a27      	ldr	r2, [pc, #156]	@ (8007090 <HAL_DMA_Start_IT+0x4a0>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d013      	beq.n	8007020 <HAL_DMA_Start_IT+0x430>
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a25      	ldr	r2, [pc, #148]	@ (8007094 <HAL_DMA_Start_IT+0x4a4>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d00e      	beq.n	8007020 <HAL_DMA_Start_IT+0x430>
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a24      	ldr	r2, [pc, #144]	@ (8007098 <HAL_DMA_Start_IT+0x4a8>)
 8007008:	4293      	cmp	r3, r2
 800700a:	d009      	beq.n	8007020 <HAL_DMA_Start_IT+0x430>
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a22      	ldr	r2, [pc, #136]	@ (800709c <HAL_DMA_Start_IT+0x4ac>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d004      	beq.n	8007020 <HAL_DMA_Start_IT+0x430>
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a21      	ldr	r2, [pc, #132]	@ (80070a0 <HAL_DMA_Start_IT+0x4b0>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d108      	bne.n	8007032 <HAL_DMA_Start_IT+0x442>
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f042 0201 	orr.w	r2, r2, #1
 800702e:	601a      	str	r2, [r3, #0]
 8007030:	e012      	b.n	8007058 <HAL_DMA_Start_IT+0x468>
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f042 0201 	orr.w	r2, r2, #1
 8007040:	601a      	str	r2, [r3, #0]
 8007042:	e009      	b.n	8007058 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800704a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	2200      	movs	r2, #0
 8007050:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8007054:	2301      	movs	r3, #1
 8007056:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007058:	7dfb      	ldrb	r3, [r7, #23]
}
 800705a:	4618      	mov	r0, r3
 800705c:	3718      	adds	r7, #24
 800705e:	46bd      	mov	sp, r7
 8007060:	bd80      	pop	{r7, pc}
 8007062:	bf00      	nop
 8007064:	40020010 	.word	0x40020010
 8007068:	40020028 	.word	0x40020028
 800706c:	40020040 	.word	0x40020040
 8007070:	40020058 	.word	0x40020058
 8007074:	40020070 	.word	0x40020070
 8007078:	40020088 	.word	0x40020088
 800707c:	400200a0 	.word	0x400200a0
 8007080:	400200b8 	.word	0x400200b8
 8007084:	40020410 	.word	0x40020410
 8007088:	40020428 	.word	0x40020428
 800708c:	40020440 	.word	0x40020440
 8007090:	40020458 	.word	0x40020458
 8007094:	40020470 	.word	0x40020470
 8007098:	40020488 	.word	0x40020488
 800709c:	400204a0 	.word	0x400204a0
 80070a0:	400204b8 	.word	0x400204b8
 80070a4:	58025408 	.word	0x58025408
 80070a8:	5802541c 	.word	0x5802541c
 80070ac:	58025430 	.word	0x58025430
 80070b0:	58025444 	.word	0x58025444
 80070b4:	58025458 	.word	0x58025458
 80070b8:	5802546c 	.word	0x5802546c
 80070bc:	58025480 	.word	0x58025480
 80070c0:	58025494 	.word	0x58025494

080070c4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b086      	sub	sp, #24
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80070cc:	f7fd fd7e 	bl	8004bcc <HAL_GetTick>
 80070d0:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d101      	bne.n	80070dc <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80070d8:	2301      	movs	r3, #1
 80070da:	e2dc      	b.n	8007696 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	2b02      	cmp	r3, #2
 80070e6:	d008      	beq.n	80070fa <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2280      	movs	r2, #128	@ 0x80
 80070ec:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2200      	movs	r2, #0
 80070f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80070f6:	2301      	movs	r3, #1
 80070f8:	e2cd      	b.n	8007696 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a76      	ldr	r2, [pc, #472]	@ (80072d8 <HAL_DMA_Abort+0x214>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d04a      	beq.n	800719a <HAL_DMA_Abort+0xd6>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a74      	ldr	r2, [pc, #464]	@ (80072dc <HAL_DMA_Abort+0x218>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d045      	beq.n	800719a <HAL_DMA_Abort+0xd6>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a73      	ldr	r2, [pc, #460]	@ (80072e0 <HAL_DMA_Abort+0x21c>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d040      	beq.n	800719a <HAL_DMA_Abort+0xd6>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a71      	ldr	r2, [pc, #452]	@ (80072e4 <HAL_DMA_Abort+0x220>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d03b      	beq.n	800719a <HAL_DMA_Abort+0xd6>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a70      	ldr	r2, [pc, #448]	@ (80072e8 <HAL_DMA_Abort+0x224>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d036      	beq.n	800719a <HAL_DMA_Abort+0xd6>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a6e      	ldr	r2, [pc, #440]	@ (80072ec <HAL_DMA_Abort+0x228>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d031      	beq.n	800719a <HAL_DMA_Abort+0xd6>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a6d      	ldr	r2, [pc, #436]	@ (80072f0 <HAL_DMA_Abort+0x22c>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d02c      	beq.n	800719a <HAL_DMA_Abort+0xd6>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a6b      	ldr	r2, [pc, #428]	@ (80072f4 <HAL_DMA_Abort+0x230>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d027      	beq.n	800719a <HAL_DMA_Abort+0xd6>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a6a      	ldr	r2, [pc, #424]	@ (80072f8 <HAL_DMA_Abort+0x234>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d022      	beq.n	800719a <HAL_DMA_Abort+0xd6>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a68      	ldr	r2, [pc, #416]	@ (80072fc <HAL_DMA_Abort+0x238>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d01d      	beq.n	800719a <HAL_DMA_Abort+0xd6>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a67      	ldr	r2, [pc, #412]	@ (8007300 <HAL_DMA_Abort+0x23c>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d018      	beq.n	800719a <HAL_DMA_Abort+0xd6>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a65      	ldr	r2, [pc, #404]	@ (8007304 <HAL_DMA_Abort+0x240>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d013      	beq.n	800719a <HAL_DMA_Abort+0xd6>
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a64      	ldr	r2, [pc, #400]	@ (8007308 <HAL_DMA_Abort+0x244>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d00e      	beq.n	800719a <HAL_DMA_Abort+0xd6>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a62      	ldr	r2, [pc, #392]	@ (800730c <HAL_DMA_Abort+0x248>)
 8007182:	4293      	cmp	r3, r2
 8007184:	d009      	beq.n	800719a <HAL_DMA_Abort+0xd6>
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a61      	ldr	r2, [pc, #388]	@ (8007310 <HAL_DMA_Abort+0x24c>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d004      	beq.n	800719a <HAL_DMA_Abort+0xd6>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a5f      	ldr	r2, [pc, #380]	@ (8007314 <HAL_DMA_Abort+0x250>)
 8007196:	4293      	cmp	r3, r2
 8007198:	d101      	bne.n	800719e <HAL_DMA_Abort+0xda>
 800719a:	2301      	movs	r3, #1
 800719c:	e000      	b.n	80071a0 <HAL_DMA_Abort+0xdc>
 800719e:	2300      	movs	r3, #0
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d013      	beq.n	80071cc <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	681a      	ldr	r2, [r3, #0]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f022 021e 	bic.w	r2, r2, #30
 80071b2:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	695a      	ldr	r2, [r3, #20]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80071c2:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	617b      	str	r3, [r7, #20]
 80071ca:	e00a      	b.n	80071e2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	681a      	ldr	r2, [r3, #0]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f022 020e 	bic.w	r2, r2, #14
 80071da:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a3c      	ldr	r2, [pc, #240]	@ (80072d8 <HAL_DMA_Abort+0x214>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d072      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a3a      	ldr	r2, [pc, #232]	@ (80072dc <HAL_DMA_Abort+0x218>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d06d      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a39      	ldr	r2, [pc, #228]	@ (80072e0 <HAL_DMA_Abort+0x21c>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d068      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	4a37      	ldr	r2, [pc, #220]	@ (80072e4 <HAL_DMA_Abort+0x220>)
 8007206:	4293      	cmp	r3, r2
 8007208:	d063      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4a36      	ldr	r2, [pc, #216]	@ (80072e8 <HAL_DMA_Abort+0x224>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d05e      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a34      	ldr	r2, [pc, #208]	@ (80072ec <HAL_DMA_Abort+0x228>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d059      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a33      	ldr	r2, [pc, #204]	@ (80072f0 <HAL_DMA_Abort+0x22c>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d054      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	4a31      	ldr	r2, [pc, #196]	@ (80072f4 <HAL_DMA_Abort+0x230>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d04f      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	4a30      	ldr	r2, [pc, #192]	@ (80072f8 <HAL_DMA_Abort+0x234>)
 8007238:	4293      	cmp	r3, r2
 800723a:	d04a      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	4a2e      	ldr	r2, [pc, #184]	@ (80072fc <HAL_DMA_Abort+0x238>)
 8007242:	4293      	cmp	r3, r2
 8007244:	d045      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a2d      	ldr	r2, [pc, #180]	@ (8007300 <HAL_DMA_Abort+0x23c>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d040      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a2b      	ldr	r2, [pc, #172]	@ (8007304 <HAL_DMA_Abort+0x240>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d03b      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a2a      	ldr	r2, [pc, #168]	@ (8007308 <HAL_DMA_Abort+0x244>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d036      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a28      	ldr	r2, [pc, #160]	@ (800730c <HAL_DMA_Abort+0x248>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d031      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a27      	ldr	r2, [pc, #156]	@ (8007310 <HAL_DMA_Abort+0x24c>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d02c      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a25      	ldr	r2, [pc, #148]	@ (8007314 <HAL_DMA_Abort+0x250>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d027      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a24      	ldr	r2, [pc, #144]	@ (8007318 <HAL_DMA_Abort+0x254>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d022      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a22      	ldr	r2, [pc, #136]	@ (800731c <HAL_DMA_Abort+0x258>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d01d      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a21      	ldr	r2, [pc, #132]	@ (8007320 <HAL_DMA_Abort+0x25c>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d018      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a1f      	ldr	r2, [pc, #124]	@ (8007324 <HAL_DMA_Abort+0x260>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d013      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a1e      	ldr	r2, [pc, #120]	@ (8007328 <HAL_DMA_Abort+0x264>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d00e      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a1c      	ldr	r2, [pc, #112]	@ (800732c <HAL_DMA_Abort+0x268>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d009      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a1b      	ldr	r2, [pc, #108]	@ (8007330 <HAL_DMA_Abort+0x26c>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d004      	beq.n	80072d2 <HAL_DMA_Abort+0x20e>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4a19      	ldr	r2, [pc, #100]	@ (8007334 <HAL_DMA_Abort+0x270>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d132      	bne.n	8007338 <HAL_DMA_Abort+0x274>
 80072d2:	2301      	movs	r3, #1
 80072d4:	e031      	b.n	800733a <HAL_DMA_Abort+0x276>
 80072d6:	bf00      	nop
 80072d8:	40020010 	.word	0x40020010
 80072dc:	40020028 	.word	0x40020028
 80072e0:	40020040 	.word	0x40020040
 80072e4:	40020058 	.word	0x40020058
 80072e8:	40020070 	.word	0x40020070
 80072ec:	40020088 	.word	0x40020088
 80072f0:	400200a0 	.word	0x400200a0
 80072f4:	400200b8 	.word	0x400200b8
 80072f8:	40020410 	.word	0x40020410
 80072fc:	40020428 	.word	0x40020428
 8007300:	40020440 	.word	0x40020440
 8007304:	40020458 	.word	0x40020458
 8007308:	40020470 	.word	0x40020470
 800730c:	40020488 	.word	0x40020488
 8007310:	400204a0 	.word	0x400204a0
 8007314:	400204b8 	.word	0x400204b8
 8007318:	58025408 	.word	0x58025408
 800731c:	5802541c 	.word	0x5802541c
 8007320:	58025430 	.word	0x58025430
 8007324:	58025444 	.word	0x58025444
 8007328:	58025458 	.word	0x58025458
 800732c:	5802546c 	.word	0x5802546c
 8007330:	58025480 	.word	0x58025480
 8007334:	58025494 	.word	0x58025494
 8007338:	2300      	movs	r3, #0
 800733a:	2b00      	cmp	r3, #0
 800733c:	d007      	beq.n	800734e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007342:	681a      	ldr	r2, [r3, #0]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007348:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800734c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a6d      	ldr	r2, [pc, #436]	@ (8007508 <HAL_DMA_Abort+0x444>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d04a      	beq.n	80073ee <HAL_DMA_Abort+0x32a>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4a6b      	ldr	r2, [pc, #428]	@ (800750c <HAL_DMA_Abort+0x448>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d045      	beq.n	80073ee <HAL_DMA_Abort+0x32a>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a6a      	ldr	r2, [pc, #424]	@ (8007510 <HAL_DMA_Abort+0x44c>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d040      	beq.n	80073ee <HAL_DMA_Abort+0x32a>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a68      	ldr	r2, [pc, #416]	@ (8007514 <HAL_DMA_Abort+0x450>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d03b      	beq.n	80073ee <HAL_DMA_Abort+0x32a>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	4a67      	ldr	r2, [pc, #412]	@ (8007518 <HAL_DMA_Abort+0x454>)
 800737c:	4293      	cmp	r3, r2
 800737e:	d036      	beq.n	80073ee <HAL_DMA_Abort+0x32a>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a65      	ldr	r2, [pc, #404]	@ (800751c <HAL_DMA_Abort+0x458>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d031      	beq.n	80073ee <HAL_DMA_Abort+0x32a>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	4a64      	ldr	r2, [pc, #400]	@ (8007520 <HAL_DMA_Abort+0x45c>)
 8007390:	4293      	cmp	r3, r2
 8007392:	d02c      	beq.n	80073ee <HAL_DMA_Abort+0x32a>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	4a62      	ldr	r2, [pc, #392]	@ (8007524 <HAL_DMA_Abort+0x460>)
 800739a:	4293      	cmp	r3, r2
 800739c:	d027      	beq.n	80073ee <HAL_DMA_Abort+0x32a>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4a61      	ldr	r2, [pc, #388]	@ (8007528 <HAL_DMA_Abort+0x464>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d022      	beq.n	80073ee <HAL_DMA_Abort+0x32a>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a5f      	ldr	r2, [pc, #380]	@ (800752c <HAL_DMA_Abort+0x468>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d01d      	beq.n	80073ee <HAL_DMA_Abort+0x32a>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	4a5e      	ldr	r2, [pc, #376]	@ (8007530 <HAL_DMA_Abort+0x46c>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d018      	beq.n	80073ee <HAL_DMA_Abort+0x32a>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a5c      	ldr	r2, [pc, #368]	@ (8007534 <HAL_DMA_Abort+0x470>)
 80073c2:	4293      	cmp	r3, r2
 80073c4:	d013      	beq.n	80073ee <HAL_DMA_Abort+0x32a>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	4a5b      	ldr	r2, [pc, #364]	@ (8007538 <HAL_DMA_Abort+0x474>)
 80073cc:	4293      	cmp	r3, r2
 80073ce:	d00e      	beq.n	80073ee <HAL_DMA_Abort+0x32a>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4a59      	ldr	r2, [pc, #356]	@ (800753c <HAL_DMA_Abort+0x478>)
 80073d6:	4293      	cmp	r3, r2
 80073d8:	d009      	beq.n	80073ee <HAL_DMA_Abort+0x32a>
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a58      	ldr	r2, [pc, #352]	@ (8007540 <HAL_DMA_Abort+0x47c>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d004      	beq.n	80073ee <HAL_DMA_Abort+0x32a>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	4a56      	ldr	r2, [pc, #344]	@ (8007544 <HAL_DMA_Abort+0x480>)
 80073ea:	4293      	cmp	r3, r2
 80073ec:	d108      	bne.n	8007400 <HAL_DMA_Abort+0x33c>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f022 0201 	bic.w	r2, r2, #1
 80073fc:	601a      	str	r2, [r3, #0]
 80073fe:	e007      	b.n	8007410 <HAL_DMA_Abort+0x34c>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f022 0201 	bic.w	r2, r2, #1
 800740e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8007410:	e013      	b.n	800743a <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007412:	f7fd fbdb 	bl	8004bcc <HAL_GetTick>
 8007416:	4602      	mov	r2, r0
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	1ad3      	subs	r3, r2, r3
 800741c:	2b05      	cmp	r3, #5
 800741e:	d90c      	bls.n	800743a <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2220      	movs	r2, #32
 8007424:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2203      	movs	r2, #3
 800742a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2200      	movs	r2, #0
 8007432:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8007436:	2301      	movs	r3, #1
 8007438:	e12d      	b.n	8007696 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f003 0301 	and.w	r3, r3, #1
 8007442:	2b00      	cmp	r3, #0
 8007444:	d1e5      	bne.n	8007412 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a2f      	ldr	r2, [pc, #188]	@ (8007508 <HAL_DMA_Abort+0x444>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d04a      	beq.n	80074e6 <HAL_DMA_Abort+0x422>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4a2d      	ldr	r2, [pc, #180]	@ (800750c <HAL_DMA_Abort+0x448>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d045      	beq.n	80074e6 <HAL_DMA_Abort+0x422>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a2c      	ldr	r2, [pc, #176]	@ (8007510 <HAL_DMA_Abort+0x44c>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d040      	beq.n	80074e6 <HAL_DMA_Abort+0x422>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a2a      	ldr	r2, [pc, #168]	@ (8007514 <HAL_DMA_Abort+0x450>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d03b      	beq.n	80074e6 <HAL_DMA_Abort+0x422>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	4a29      	ldr	r2, [pc, #164]	@ (8007518 <HAL_DMA_Abort+0x454>)
 8007474:	4293      	cmp	r3, r2
 8007476:	d036      	beq.n	80074e6 <HAL_DMA_Abort+0x422>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a27      	ldr	r2, [pc, #156]	@ (800751c <HAL_DMA_Abort+0x458>)
 800747e:	4293      	cmp	r3, r2
 8007480:	d031      	beq.n	80074e6 <HAL_DMA_Abort+0x422>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4a26      	ldr	r2, [pc, #152]	@ (8007520 <HAL_DMA_Abort+0x45c>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d02c      	beq.n	80074e6 <HAL_DMA_Abort+0x422>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a24      	ldr	r2, [pc, #144]	@ (8007524 <HAL_DMA_Abort+0x460>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d027      	beq.n	80074e6 <HAL_DMA_Abort+0x422>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	4a23      	ldr	r2, [pc, #140]	@ (8007528 <HAL_DMA_Abort+0x464>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d022      	beq.n	80074e6 <HAL_DMA_Abort+0x422>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a21      	ldr	r2, [pc, #132]	@ (800752c <HAL_DMA_Abort+0x468>)
 80074a6:	4293      	cmp	r3, r2
 80074a8:	d01d      	beq.n	80074e6 <HAL_DMA_Abort+0x422>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4a20      	ldr	r2, [pc, #128]	@ (8007530 <HAL_DMA_Abort+0x46c>)
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d018      	beq.n	80074e6 <HAL_DMA_Abort+0x422>
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4a1e      	ldr	r2, [pc, #120]	@ (8007534 <HAL_DMA_Abort+0x470>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d013      	beq.n	80074e6 <HAL_DMA_Abort+0x422>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a1d      	ldr	r2, [pc, #116]	@ (8007538 <HAL_DMA_Abort+0x474>)
 80074c4:	4293      	cmp	r3, r2
 80074c6:	d00e      	beq.n	80074e6 <HAL_DMA_Abort+0x422>
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	4a1b      	ldr	r2, [pc, #108]	@ (800753c <HAL_DMA_Abort+0x478>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d009      	beq.n	80074e6 <HAL_DMA_Abort+0x422>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a1a      	ldr	r2, [pc, #104]	@ (8007540 <HAL_DMA_Abort+0x47c>)
 80074d8:	4293      	cmp	r3, r2
 80074da:	d004      	beq.n	80074e6 <HAL_DMA_Abort+0x422>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	4a18      	ldr	r2, [pc, #96]	@ (8007544 <HAL_DMA_Abort+0x480>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d101      	bne.n	80074ea <HAL_DMA_Abort+0x426>
 80074e6:	2301      	movs	r3, #1
 80074e8:	e000      	b.n	80074ec <HAL_DMA_Abort+0x428>
 80074ea:	2300      	movs	r3, #0
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d02b      	beq.n	8007548 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074f4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074fa:	f003 031f 	and.w	r3, r3, #31
 80074fe:	223f      	movs	r2, #63	@ 0x3f
 8007500:	409a      	lsls	r2, r3
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	609a      	str	r2, [r3, #8]
 8007506:	e02a      	b.n	800755e <HAL_DMA_Abort+0x49a>
 8007508:	40020010 	.word	0x40020010
 800750c:	40020028 	.word	0x40020028
 8007510:	40020040 	.word	0x40020040
 8007514:	40020058 	.word	0x40020058
 8007518:	40020070 	.word	0x40020070
 800751c:	40020088 	.word	0x40020088
 8007520:	400200a0 	.word	0x400200a0
 8007524:	400200b8 	.word	0x400200b8
 8007528:	40020410 	.word	0x40020410
 800752c:	40020428 	.word	0x40020428
 8007530:	40020440 	.word	0x40020440
 8007534:	40020458 	.word	0x40020458
 8007538:	40020470 	.word	0x40020470
 800753c:	40020488 	.word	0x40020488
 8007540:	400204a0 	.word	0x400204a0
 8007544:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800754c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007552:	f003 031f 	and.w	r3, r3, #31
 8007556:	2201      	movs	r2, #1
 8007558:	409a      	lsls	r2, r3
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	4a4f      	ldr	r2, [pc, #316]	@ (80076a0 <HAL_DMA_Abort+0x5dc>)
 8007564:	4293      	cmp	r3, r2
 8007566:	d072      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a4d      	ldr	r2, [pc, #308]	@ (80076a4 <HAL_DMA_Abort+0x5e0>)
 800756e:	4293      	cmp	r3, r2
 8007570:	d06d      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	4a4c      	ldr	r2, [pc, #304]	@ (80076a8 <HAL_DMA_Abort+0x5e4>)
 8007578:	4293      	cmp	r3, r2
 800757a:	d068      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4a4a      	ldr	r2, [pc, #296]	@ (80076ac <HAL_DMA_Abort+0x5e8>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d063      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a49      	ldr	r2, [pc, #292]	@ (80076b0 <HAL_DMA_Abort+0x5ec>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d05e      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a47      	ldr	r2, [pc, #284]	@ (80076b4 <HAL_DMA_Abort+0x5f0>)
 8007596:	4293      	cmp	r3, r2
 8007598:	d059      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	4a46      	ldr	r2, [pc, #280]	@ (80076b8 <HAL_DMA_Abort+0x5f4>)
 80075a0:	4293      	cmp	r3, r2
 80075a2:	d054      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a44      	ldr	r2, [pc, #272]	@ (80076bc <HAL_DMA_Abort+0x5f8>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d04f      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4a43      	ldr	r2, [pc, #268]	@ (80076c0 <HAL_DMA_Abort+0x5fc>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d04a      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a41      	ldr	r2, [pc, #260]	@ (80076c4 <HAL_DMA_Abort+0x600>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d045      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4a40      	ldr	r2, [pc, #256]	@ (80076c8 <HAL_DMA_Abort+0x604>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d040      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a3e      	ldr	r2, [pc, #248]	@ (80076cc <HAL_DMA_Abort+0x608>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d03b      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4a3d      	ldr	r2, [pc, #244]	@ (80076d0 <HAL_DMA_Abort+0x60c>)
 80075dc:	4293      	cmp	r3, r2
 80075de:	d036      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4a3b      	ldr	r2, [pc, #236]	@ (80076d4 <HAL_DMA_Abort+0x610>)
 80075e6:	4293      	cmp	r3, r2
 80075e8:	d031      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	4a3a      	ldr	r2, [pc, #232]	@ (80076d8 <HAL_DMA_Abort+0x614>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d02c      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	4a38      	ldr	r2, [pc, #224]	@ (80076dc <HAL_DMA_Abort+0x618>)
 80075fa:	4293      	cmp	r3, r2
 80075fc:	d027      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	4a37      	ldr	r2, [pc, #220]	@ (80076e0 <HAL_DMA_Abort+0x61c>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d022      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	4a35      	ldr	r2, [pc, #212]	@ (80076e4 <HAL_DMA_Abort+0x620>)
 800760e:	4293      	cmp	r3, r2
 8007610:	d01d      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4a34      	ldr	r2, [pc, #208]	@ (80076e8 <HAL_DMA_Abort+0x624>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d018      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a32      	ldr	r2, [pc, #200]	@ (80076ec <HAL_DMA_Abort+0x628>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d013      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4a31      	ldr	r2, [pc, #196]	@ (80076f0 <HAL_DMA_Abort+0x62c>)
 800762c:	4293      	cmp	r3, r2
 800762e:	d00e      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a2f      	ldr	r2, [pc, #188]	@ (80076f4 <HAL_DMA_Abort+0x630>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d009      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a2e      	ldr	r2, [pc, #184]	@ (80076f8 <HAL_DMA_Abort+0x634>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d004      	beq.n	800764e <HAL_DMA_Abort+0x58a>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a2c      	ldr	r2, [pc, #176]	@ (80076fc <HAL_DMA_Abort+0x638>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d101      	bne.n	8007652 <HAL_DMA_Abort+0x58e>
 800764e:	2301      	movs	r3, #1
 8007650:	e000      	b.n	8007654 <HAL_DMA_Abort+0x590>
 8007652:	2300      	movs	r3, #0
 8007654:	2b00      	cmp	r3, #0
 8007656:	d015      	beq.n	8007684 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800765c:	687a      	ldr	r2, [r7, #4]
 800765e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007660:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007666:	2b00      	cmp	r3, #0
 8007668:	d00c      	beq.n	8007684 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800766e:	681a      	ldr	r2, [r3, #0]
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007674:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007678:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800767e:	687a      	ldr	r2, [r7, #4]
 8007680:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007682:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2201      	movs	r2, #1
 8007688:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8007694:	2300      	movs	r3, #0
}
 8007696:	4618      	mov	r0, r3
 8007698:	3718      	adds	r7, #24
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
 800769e:	bf00      	nop
 80076a0:	40020010 	.word	0x40020010
 80076a4:	40020028 	.word	0x40020028
 80076a8:	40020040 	.word	0x40020040
 80076ac:	40020058 	.word	0x40020058
 80076b0:	40020070 	.word	0x40020070
 80076b4:	40020088 	.word	0x40020088
 80076b8:	400200a0 	.word	0x400200a0
 80076bc:	400200b8 	.word	0x400200b8
 80076c0:	40020410 	.word	0x40020410
 80076c4:	40020428 	.word	0x40020428
 80076c8:	40020440 	.word	0x40020440
 80076cc:	40020458 	.word	0x40020458
 80076d0:	40020470 	.word	0x40020470
 80076d4:	40020488 	.word	0x40020488
 80076d8:	400204a0 	.word	0x400204a0
 80076dc:	400204b8 	.word	0x400204b8
 80076e0:	58025408 	.word	0x58025408
 80076e4:	5802541c 	.word	0x5802541c
 80076e8:	58025430 	.word	0x58025430
 80076ec:	58025444 	.word	0x58025444
 80076f0:	58025458 	.word	0x58025458
 80076f4:	5802546c 	.word	0x5802546c
 80076f8:	58025480 	.word	0x58025480
 80076fc:	58025494 	.word	0x58025494

08007700 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d101      	bne.n	8007712 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	e237      	b.n	8007b82 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007718:	b2db      	uxtb	r3, r3
 800771a:	2b02      	cmp	r3, #2
 800771c:	d004      	beq.n	8007728 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2280      	movs	r2, #128	@ 0x80
 8007722:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	e22c      	b.n	8007b82 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	4a5c      	ldr	r2, [pc, #368]	@ (80078a0 <HAL_DMA_Abort_IT+0x1a0>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d04a      	beq.n	80077c8 <HAL_DMA_Abort_IT+0xc8>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4a5b      	ldr	r2, [pc, #364]	@ (80078a4 <HAL_DMA_Abort_IT+0x1a4>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d045      	beq.n	80077c8 <HAL_DMA_Abort_IT+0xc8>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4a59      	ldr	r2, [pc, #356]	@ (80078a8 <HAL_DMA_Abort_IT+0x1a8>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d040      	beq.n	80077c8 <HAL_DMA_Abort_IT+0xc8>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	4a58      	ldr	r2, [pc, #352]	@ (80078ac <HAL_DMA_Abort_IT+0x1ac>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d03b      	beq.n	80077c8 <HAL_DMA_Abort_IT+0xc8>
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	4a56      	ldr	r2, [pc, #344]	@ (80078b0 <HAL_DMA_Abort_IT+0x1b0>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d036      	beq.n	80077c8 <HAL_DMA_Abort_IT+0xc8>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	4a55      	ldr	r2, [pc, #340]	@ (80078b4 <HAL_DMA_Abort_IT+0x1b4>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d031      	beq.n	80077c8 <HAL_DMA_Abort_IT+0xc8>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a53      	ldr	r2, [pc, #332]	@ (80078b8 <HAL_DMA_Abort_IT+0x1b8>)
 800776a:	4293      	cmp	r3, r2
 800776c:	d02c      	beq.n	80077c8 <HAL_DMA_Abort_IT+0xc8>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a52      	ldr	r2, [pc, #328]	@ (80078bc <HAL_DMA_Abort_IT+0x1bc>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d027      	beq.n	80077c8 <HAL_DMA_Abort_IT+0xc8>
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a50      	ldr	r2, [pc, #320]	@ (80078c0 <HAL_DMA_Abort_IT+0x1c0>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d022      	beq.n	80077c8 <HAL_DMA_Abort_IT+0xc8>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4a4f      	ldr	r2, [pc, #316]	@ (80078c4 <HAL_DMA_Abort_IT+0x1c4>)
 8007788:	4293      	cmp	r3, r2
 800778a:	d01d      	beq.n	80077c8 <HAL_DMA_Abort_IT+0xc8>
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a4d      	ldr	r2, [pc, #308]	@ (80078c8 <HAL_DMA_Abort_IT+0x1c8>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d018      	beq.n	80077c8 <HAL_DMA_Abort_IT+0xc8>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a4c      	ldr	r2, [pc, #304]	@ (80078cc <HAL_DMA_Abort_IT+0x1cc>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d013      	beq.n	80077c8 <HAL_DMA_Abort_IT+0xc8>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4a4a      	ldr	r2, [pc, #296]	@ (80078d0 <HAL_DMA_Abort_IT+0x1d0>)
 80077a6:	4293      	cmp	r3, r2
 80077a8:	d00e      	beq.n	80077c8 <HAL_DMA_Abort_IT+0xc8>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a49      	ldr	r2, [pc, #292]	@ (80078d4 <HAL_DMA_Abort_IT+0x1d4>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d009      	beq.n	80077c8 <HAL_DMA_Abort_IT+0xc8>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4a47      	ldr	r2, [pc, #284]	@ (80078d8 <HAL_DMA_Abort_IT+0x1d8>)
 80077ba:	4293      	cmp	r3, r2
 80077bc:	d004      	beq.n	80077c8 <HAL_DMA_Abort_IT+0xc8>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a46      	ldr	r2, [pc, #280]	@ (80078dc <HAL_DMA_Abort_IT+0x1dc>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d101      	bne.n	80077cc <HAL_DMA_Abort_IT+0xcc>
 80077c8:	2301      	movs	r3, #1
 80077ca:	e000      	b.n	80077ce <HAL_DMA_Abort_IT+0xce>
 80077cc:	2300      	movs	r3, #0
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	f000 8086 	beq.w	80078e0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2204      	movs	r2, #4
 80077d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a2f      	ldr	r2, [pc, #188]	@ (80078a0 <HAL_DMA_Abort_IT+0x1a0>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d04a      	beq.n	800787c <HAL_DMA_Abort_IT+0x17c>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a2e      	ldr	r2, [pc, #184]	@ (80078a4 <HAL_DMA_Abort_IT+0x1a4>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d045      	beq.n	800787c <HAL_DMA_Abort_IT+0x17c>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a2c      	ldr	r2, [pc, #176]	@ (80078a8 <HAL_DMA_Abort_IT+0x1a8>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d040      	beq.n	800787c <HAL_DMA_Abort_IT+0x17c>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4a2b      	ldr	r2, [pc, #172]	@ (80078ac <HAL_DMA_Abort_IT+0x1ac>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d03b      	beq.n	800787c <HAL_DMA_Abort_IT+0x17c>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4a29      	ldr	r2, [pc, #164]	@ (80078b0 <HAL_DMA_Abort_IT+0x1b0>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d036      	beq.n	800787c <HAL_DMA_Abort_IT+0x17c>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a28      	ldr	r2, [pc, #160]	@ (80078b4 <HAL_DMA_Abort_IT+0x1b4>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d031      	beq.n	800787c <HAL_DMA_Abort_IT+0x17c>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a26      	ldr	r2, [pc, #152]	@ (80078b8 <HAL_DMA_Abort_IT+0x1b8>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d02c      	beq.n	800787c <HAL_DMA_Abort_IT+0x17c>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a25      	ldr	r2, [pc, #148]	@ (80078bc <HAL_DMA_Abort_IT+0x1bc>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d027      	beq.n	800787c <HAL_DMA_Abort_IT+0x17c>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a23      	ldr	r2, [pc, #140]	@ (80078c0 <HAL_DMA_Abort_IT+0x1c0>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d022      	beq.n	800787c <HAL_DMA_Abort_IT+0x17c>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a22      	ldr	r2, [pc, #136]	@ (80078c4 <HAL_DMA_Abort_IT+0x1c4>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d01d      	beq.n	800787c <HAL_DMA_Abort_IT+0x17c>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a20      	ldr	r2, [pc, #128]	@ (80078c8 <HAL_DMA_Abort_IT+0x1c8>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d018      	beq.n	800787c <HAL_DMA_Abort_IT+0x17c>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4a1f      	ldr	r2, [pc, #124]	@ (80078cc <HAL_DMA_Abort_IT+0x1cc>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d013      	beq.n	800787c <HAL_DMA_Abort_IT+0x17c>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	4a1d      	ldr	r2, [pc, #116]	@ (80078d0 <HAL_DMA_Abort_IT+0x1d0>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d00e      	beq.n	800787c <HAL_DMA_Abort_IT+0x17c>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	4a1c      	ldr	r2, [pc, #112]	@ (80078d4 <HAL_DMA_Abort_IT+0x1d4>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d009      	beq.n	800787c <HAL_DMA_Abort_IT+0x17c>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4a1a      	ldr	r2, [pc, #104]	@ (80078d8 <HAL_DMA_Abort_IT+0x1d8>)
 800786e:	4293      	cmp	r3, r2
 8007870:	d004      	beq.n	800787c <HAL_DMA_Abort_IT+0x17c>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	4a19      	ldr	r2, [pc, #100]	@ (80078dc <HAL_DMA_Abort_IT+0x1dc>)
 8007878:	4293      	cmp	r3, r2
 800787a:	d108      	bne.n	800788e <HAL_DMA_Abort_IT+0x18e>
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	681a      	ldr	r2, [r3, #0]
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f022 0201 	bic.w	r2, r2, #1
 800788a:	601a      	str	r2, [r3, #0]
 800788c:	e178      	b.n	8007b80 <HAL_DMA_Abort_IT+0x480>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f022 0201 	bic.w	r2, r2, #1
 800789c:	601a      	str	r2, [r3, #0]
 800789e:	e16f      	b.n	8007b80 <HAL_DMA_Abort_IT+0x480>
 80078a0:	40020010 	.word	0x40020010
 80078a4:	40020028 	.word	0x40020028
 80078a8:	40020040 	.word	0x40020040
 80078ac:	40020058 	.word	0x40020058
 80078b0:	40020070 	.word	0x40020070
 80078b4:	40020088 	.word	0x40020088
 80078b8:	400200a0 	.word	0x400200a0
 80078bc:	400200b8 	.word	0x400200b8
 80078c0:	40020410 	.word	0x40020410
 80078c4:	40020428 	.word	0x40020428
 80078c8:	40020440 	.word	0x40020440
 80078cc:	40020458 	.word	0x40020458
 80078d0:	40020470 	.word	0x40020470
 80078d4:	40020488 	.word	0x40020488
 80078d8:	400204a0 	.word	0x400204a0
 80078dc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	681a      	ldr	r2, [r3, #0]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f022 020e 	bic.w	r2, r2, #14
 80078ee:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a6c      	ldr	r2, [pc, #432]	@ (8007aa8 <HAL_DMA_Abort_IT+0x3a8>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d04a      	beq.n	8007990 <HAL_DMA_Abort_IT+0x290>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a6b      	ldr	r2, [pc, #428]	@ (8007aac <HAL_DMA_Abort_IT+0x3ac>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d045      	beq.n	8007990 <HAL_DMA_Abort_IT+0x290>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4a69      	ldr	r2, [pc, #420]	@ (8007ab0 <HAL_DMA_Abort_IT+0x3b0>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d040      	beq.n	8007990 <HAL_DMA_Abort_IT+0x290>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a68      	ldr	r2, [pc, #416]	@ (8007ab4 <HAL_DMA_Abort_IT+0x3b4>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d03b      	beq.n	8007990 <HAL_DMA_Abort_IT+0x290>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a66      	ldr	r2, [pc, #408]	@ (8007ab8 <HAL_DMA_Abort_IT+0x3b8>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d036      	beq.n	8007990 <HAL_DMA_Abort_IT+0x290>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a65      	ldr	r2, [pc, #404]	@ (8007abc <HAL_DMA_Abort_IT+0x3bc>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d031      	beq.n	8007990 <HAL_DMA_Abort_IT+0x290>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a63      	ldr	r2, [pc, #396]	@ (8007ac0 <HAL_DMA_Abort_IT+0x3c0>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d02c      	beq.n	8007990 <HAL_DMA_Abort_IT+0x290>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a62      	ldr	r2, [pc, #392]	@ (8007ac4 <HAL_DMA_Abort_IT+0x3c4>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d027      	beq.n	8007990 <HAL_DMA_Abort_IT+0x290>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a60      	ldr	r2, [pc, #384]	@ (8007ac8 <HAL_DMA_Abort_IT+0x3c8>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d022      	beq.n	8007990 <HAL_DMA_Abort_IT+0x290>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4a5f      	ldr	r2, [pc, #380]	@ (8007acc <HAL_DMA_Abort_IT+0x3cc>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d01d      	beq.n	8007990 <HAL_DMA_Abort_IT+0x290>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	4a5d      	ldr	r2, [pc, #372]	@ (8007ad0 <HAL_DMA_Abort_IT+0x3d0>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d018      	beq.n	8007990 <HAL_DMA_Abort_IT+0x290>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	4a5c      	ldr	r2, [pc, #368]	@ (8007ad4 <HAL_DMA_Abort_IT+0x3d4>)
 8007964:	4293      	cmp	r3, r2
 8007966:	d013      	beq.n	8007990 <HAL_DMA_Abort_IT+0x290>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	4a5a      	ldr	r2, [pc, #360]	@ (8007ad8 <HAL_DMA_Abort_IT+0x3d8>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d00e      	beq.n	8007990 <HAL_DMA_Abort_IT+0x290>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4a59      	ldr	r2, [pc, #356]	@ (8007adc <HAL_DMA_Abort_IT+0x3dc>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d009      	beq.n	8007990 <HAL_DMA_Abort_IT+0x290>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4a57      	ldr	r2, [pc, #348]	@ (8007ae0 <HAL_DMA_Abort_IT+0x3e0>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d004      	beq.n	8007990 <HAL_DMA_Abort_IT+0x290>
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4a56      	ldr	r2, [pc, #344]	@ (8007ae4 <HAL_DMA_Abort_IT+0x3e4>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d108      	bne.n	80079a2 <HAL_DMA_Abort_IT+0x2a2>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f022 0201 	bic.w	r2, r2, #1
 800799e:	601a      	str	r2, [r3, #0]
 80079a0:	e007      	b.n	80079b2 <HAL_DMA_Abort_IT+0x2b2>
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	681a      	ldr	r2, [r3, #0]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f022 0201 	bic.w	r2, r2, #1
 80079b0:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4a3c      	ldr	r2, [pc, #240]	@ (8007aa8 <HAL_DMA_Abort_IT+0x3a8>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d072      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4a3a      	ldr	r2, [pc, #232]	@ (8007aac <HAL_DMA_Abort_IT+0x3ac>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d06d      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	4a39      	ldr	r2, [pc, #228]	@ (8007ab0 <HAL_DMA_Abort_IT+0x3b0>)
 80079cc:	4293      	cmp	r3, r2
 80079ce:	d068      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	4a37      	ldr	r2, [pc, #220]	@ (8007ab4 <HAL_DMA_Abort_IT+0x3b4>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d063      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a36      	ldr	r2, [pc, #216]	@ (8007ab8 <HAL_DMA_Abort_IT+0x3b8>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d05e      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	4a34      	ldr	r2, [pc, #208]	@ (8007abc <HAL_DMA_Abort_IT+0x3bc>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d059      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4a33      	ldr	r2, [pc, #204]	@ (8007ac0 <HAL_DMA_Abort_IT+0x3c0>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d054      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4a31      	ldr	r2, [pc, #196]	@ (8007ac4 <HAL_DMA_Abort_IT+0x3c4>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d04f      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a30      	ldr	r2, [pc, #192]	@ (8007ac8 <HAL_DMA_Abort_IT+0x3c8>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d04a      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4a2e      	ldr	r2, [pc, #184]	@ (8007acc <HAL_DMA_Abort_IT+0x3cc>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d045      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	4a2d      	ldr	r2, [pc, #180]	@ (8007ad0 <HAL_DMA_Abort_IT+0x3d0>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d040      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	4a2b      	ldr	r2, [pc, #172]	@ (8007ad4 <HAL_DMA_Abort_IT+0x3d4>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d03b      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	4a2a      	ldr	r2, [pc, #168]	@ (8007ad8 <HAL_DMA_Abort_IT+0x3d8>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d036      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	4a28      	ldr	r2, [pc, #160]	@ (8007adc <HAL_DMA_Abort_IT+0x3dc>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d031      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4a27      	ldr	r2, [pc, #156]	@ (8007ae0 <HAL_DMA_Abort_IT+0x3e0>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d02c      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4a25      	ldr	r2, [pc, #148]	@ (8007ae4 <HAL_DMA_Abort_IT+0x3e4>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d027      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	4a24      	ldr	r2, [pc, #144]	@ (8007ae8 <HAL_DMA_Abort_IT+0x3e8>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d022      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a22      	ldr	r2, [pc, #136]	@ (8007aec <HAL_DMA_Abort_IT+0x3ec>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d01d      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4a21      	ldr	r2, [pc, #132]	@ (8007af0 <HAL_DMA_Abort_IT+0x3f0>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d018      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4a1f      	ldr	r2, [pc, #124]	@ (8007af4 <HAL_DMA_Abort_IT+0x3f4>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d013      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4a1e      	ldr	r2, [pc, #120]	@ (8007af8 <HAL_DMA_Abort_IT+0x3f8>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d00e      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	4a1c      	ldr	r2, [pc, #112]	@ (8007afc <HAL_DMA_Abort_IT+0x3fc>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d009      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	4a1b      	ldr	r2, [pc, #108]	@ (8007b00 <HAL_DMA_Abort_IT+0x400>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d004      	beq.n	8007aa2 <HAL_DMA_Abort_IT+0x3a2>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	4a19      	ldr	r2, [pc, #100]	@ (8007b04 <HAL_DMA_Abort_IT+0x404>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d132      	bne.n	8007b08 <HAL_DMA_Abort_IT+0x408>
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	e031      	b.n	8007b0a <HAL_DMA_Abort_IT+0x40a>
 8007aa6:	bf00      	nop
 8007aa8:	40020010 	.word	0x40020010
 8007aac:	40020028 	.word	0x40020028
 8007ab0:	40020040 	.word	0x40020040
 8007ab4:	40020058 	.word	0x40020058
 8007ab8:	40020070 	.word	0x40020070
 8007abc:	40020088 	.word	0x40020088
 8007ac0:	400200a0 	.word	0x400200a0
 8007ac4:	400200b8 	.word	0x400200b8
 8007ac8:	40020410 	.word	0x40020410
 8007acc:	40020428 	.word	0x40020428
 8007ad0:	40020440 	.word	0x40020440
 8007ad4:	40020458 	.word	0x40020458
 8007ad8:	40020470 	.word	0x40020470
 8007adc:	40020488 	.word	0x40020488
 8007ae0:	400204a0 	.word	0x400204a0
 8007ae4:	400204b8 	.word	0x400204b8
 8007ae8:	58025408 	.word	0x58025408
 8007aec:	5802541c 	.word	0x5802541c
 8007af0:	58025430 	.word	0x58025430
 8007af4:	58025444 	.word	0x58025444
 8007af8:	58025458 	.word	0x58025458
 8007afc:	5802546c 	.word	0x5802546c
 8007b00:	58025480 	.word	0x58025480
 8007b04:	58025494 	.word	0x58025494
 8007b08:	2300      	movs	r3, #0
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d028      	beq.n	8007b60 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b12:	681a      	ldr	r2, [r3, #0]
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b18:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b1c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b22:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b28:	f003 031f 	and.w	r3, r3, #31
 8007b2c:	2201      	movs	r2, #1
 8007b2e:	409a      	lsls	r2, r3
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b38:	687a      	ldr	r2, [r7, #4]
 8007b3a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007b3c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d00c      	beq.n	8007b60 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b4a:	681a      	ldr	r2, [r3, #0]
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007b50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b54:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b5a:	687a      	ldr	r2, [r7, #4]
 8007b5c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007b5e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2201      	movs	r2, #1
 8007b64:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d003      	beq.n	8007b80 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8007b80:	2300      	movs	r3, #0
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	3710      	adds	r7, #16
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}
 8007b8a:	bf00      	nop

08007b8c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b08a      	sub	sp, #40	@ 0x28
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8007b94:	2300      	movs	r3, #0
 8007b96:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007b98:	4b67      	ldr	r3, [pc, #412]	@ (8007d38 <HAL_DMA_IRQHandler+0x1ac>)
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a67      	ldr	r2, [pc, #412]	@ (8007d3c <HAL_DMA_IRQHandler+0x1b0>)
 8007b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8007ba2:	0a9b      	lsrs	r3, r3, #10
 8007ba4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007baa:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bb0:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8007bb2:	6a3b      	ldr	r3, [r7, #32]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8007bb8:	69fb      	ldr	r3, [r7, #28]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a5f      	ldr	r2, [pc, #380]	@ (8007d40 <HAL_DMA_IRQHandler+0x1b4>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d04a      	beq.n	8007c5e <HAL_DMA_IRQHandler+0xd2>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a5d      	ldr	r2, [pc, #372]	@ (8007d44 <HAL_DMA_IRQHandler+0x1b8>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d045      	beq.n	8007c5e <HAL_DMA_IRQHandler+0xd2>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a5c      	ldr	r2, [pc, #368]	@ (8007d48 <HAL_DMA_IRQHandler+0x1bc>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d040      	beq.n	8007c5e <HAL_DMA_IRQHandler+0xd2>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a5a      	ldr	r2, [pc, #360]	@ (8007d4c <HAL_DMA_IRQHandler+0x1c0>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d03b      	beq.n	8007c5e <HAL_DMA_IRQHandler+0xd2>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a59      	ldr	r2, [pc, #356]	@ (8007d50 <HAL_DMA_IRQHandler+0x1c4>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d036      	beq.n	8007c5e <HAL_DMA_IRQHandler+0xd2>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a57      	ldr	r2, [pc, #348]	@ (8007d54 <HAL_DMA_IRQHandler+0x1c8>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d031      	beq.n	8007c5e <HAL_DMA_IRQHandler+0xd2>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a56      	ldr	r2, [pc, #344]	@ (8007d58 <HAL_DMA_IRQHandler+0x1cc>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d02c      	beq.n	8007c5e <HAL_DMA_IRQHandler+0xd2>
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a54      	ldr	r2, [pc, #336]	@ (8007d5c <HAL_DMA_IRQHandler+0x1d0>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d027      	beq.n	8007c5e <HAL_DMA_IRQHandler+0xd2>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a53      	ldr	r2, [pc, #332]	@ (8007d60 <HAL_DMA_IRQHandler+0x1d4>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d022      	beq.n	8007c5e <HAL_DMA_IRQHandler+0xd2>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a51      	ldr	r2, [pc, #324]	@ (8007d64 <HAL_DMA_IRQHandler+0x1d8>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d01d      	beq.n	8007c5e <HAL_DMA_IRQHandler+0xd2>
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a50      	ldr	r2, [pc, #320]	@ (8007d68 <HAL_DMA_IRQHandler+0x1dc>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d018      	beq.n	8007c5e <HAL_DMA_IRQHandler+0xd2>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a4e      	ldr	r2, [pc, #312]	@ (8007d6c <HAL_DMA_IRQHandler+0x1e0>)
 8007c32:	4293      	cmp	r3, r2
 8007c34:	d013      	beq.n	8007c5e <HAL_DMA_IRQHandler+0xd2>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a4d      	ldr	r2, [pc, #308]	@ (8007d70 <HAL_DMA_IRQHandler+0x1e4>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d00e      	beq.n	8007c5e <HAL_DMA_IRQHandler+0xd2>
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a4b      	ldr	r2, [pc, #300]	@ (8007d74 <HAL_DMA_IRQHandler+0x1e8>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d009      	beq.n	8007c5e <HAL_DMA_IRQHandler+0xd2>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a4a      	ldr	r2, [pc, #296]	@ (8007d78 <HAL_DMA_IRQHandler+0x1ec>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d004      	beq.n	8007c5e <HAL_DMA_IRQHandler+0xd2>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4a48      	ldr	r2, [pc, #288]	@ (8007d7c <HAL_DMA_IRQHandler+0x1f0>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d101      	bne.n	8007c62 <HAL_DMA_IRQHandler+0xd6>
 8007c5e:	2301      	movs	r3, #1
 8007c60:	e000      	b.n	8007c64 <HAL_DMA_IRQHandler+0xd8>
 8007c62:	2300      	movs	r3, #0
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	f000 842b 	beq.w	80084c0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c6e:	f003 031f 	and.w	r3, r3, #31
 8007c72:	2208      	movs	r2, #8
 8007c74:	409a      	lsls	r2, r3
 8007c76:	69bb      	ldr	r3, [r7, #24]
 8007c78:	4013      	ands	r3, r2
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	f000 80a2 	beq.w	8007dc4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	4a2e      	ldr	r2, [pc, #184]	@ (8007d40 <HAL_DMA_IRQHandler+0x1b4>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d04a      	beq.n	8007d20 <HAL_DMA_IRQHandler+0x194>
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4a2d      	ldr	r2, [pc, #180]	@ (8007d44 <HAL_DMA_IRQHandler+0x1b8>)
 8007c90:	4293      	cmp	r3, r2
 8007c92:	d045      	beq.n	8007d20 <HAL_DMA_IRQHandler+0x194>
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	4a2b      	ldr	r2, [pc, #172]	@ (8007d48 <HAL_DMA_IRQHandler+0x1bc>)
 8007c9a:	4293      	cmp	r3, r2
 8007c9c:	d040      	beq.n	8007d20 <HAL_DMA_IRQHandler+0x194>
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4a2a      	ldr	r2, [pc, #168]	@ (8007d4c <HAL_DMA_IRQHandler+0x1c0>)
 8007ca4:	4293      	cmp	r3, r2
 8007ca6:	d03b      	beq.n	8007d20 <HAL_DMA_IRQHandler+0x194>
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a28      	ldr	r2, [pc, #160]	@ (8007d50 <HAL_DMA_IRQHandler+0x1c4>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d036      	beq.n	8007d20 <HAL_DMA_IRQHandler+0x194>
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	4a27      	ldr	r2, [pc, #156]	@ (8007d54 <HAL_DMA_IRQHandler+0x1c8>)
 8007cb8:	4293      	cmp	r3, r2
 8007cba:	d031      	beq.n	8007d20 <HAL_DMA_IRQHandler+0x194>
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a25      	ldr	r2, [pc, #148]	@ (8007d58 <HAL_DMA_IRQHandler+0x1cc>)
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	d02c      	beq.n	8007d20 <HAL_DMA_IRQHandler+0x194>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	4a24      	ldr	r2, [pc, #144]	@ (8007d5c <HAL_DMA_IRQHandler+0x1d0>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d027      	beq.n	8007d20 <HAL_DMA_IRQHandler+0x194>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4a22      	ldr	r2, [pc, #136]	@ (8007d60 <HAL_DMA_IRQHandler+0x1d4>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d022      	beq.n	8007d20 <HAL_DMA_IRQHandler+0x194>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a21      	ldr	r2, [pc, #132]	@ (8007d64 <HAL_DMA_IRQHandler+0x1d8>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d01d      	beq.n	8007d20 <HAL_DMA_IRQHandler+0x194>
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4a1f      	ldr	r2, [pc, #124]	@ (8007d68 <HAL_DMA_IRQHandler+0x1dc>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d018      	beq.n	8007d20 <HAL_DMA_IRQHandler+0x194>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	4a1e      	ldr	r2, [pc, #120]	@ (8007d6c <HAL_DMA_IRQHandler+0x1e0>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d013      	beq.n	8007d20 <HAL_DMA_IRQHandler+0x194>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4a1c      	ldr	r2, [pc, #112]	@ (8007d70 <HAL_DMA_IRQHandler+0x1e4>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d00e      	beq.n	8007d20 <HAL_DMA_IRQHandler+0x194>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4a1b      	ldr	r2, [pc, #108]	@ (8007d74 <HAL_DMA_IRQHandler+0x1e8>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d009      	beq.n	8007d20 <HAL_DMA_IRQHandler+0x194>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a19      	ldr	r2, [pc, #100]	@ (8007d78 <HAL_DMA_IRQHandler+0x1ec>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d004      	beq.n	8007d20 <HAL_DMA_IRQHandler+0x194>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a18      	ldr	r2, [pc, #96]	@ (8007d7c <HAL_DMA_IRQHandler+0x1f0>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d12f      	bne.n	8007d80 <HAL_DMA_IRQHandler+0x1f4>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f003 0304 	and.w	r3, r3, #4
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	bf14      	ite	ne
 8007d2e:	2301      	movne	r3, #1
 8007d30:	2300      	moveq	r3, #0
 8007d32:	b2db      	uxtb	r3, r3
 8007d34:	e02e      	b.n	8007d94 <HAL_DMA_IRQHandler+0x208>
 8007d36:	bf00      	nop
 8007d38:	24000000 	.word	0x24000000
 8007d3c:	1b4e81b5 	.word	0x1b4e81b5
 8007d40:	40020010 	.word	0x40020010
 8007d44:	40020028 	.word	0x40020028
 8007d48:	40020040 	.word	0x40020040
 8007d4c:	40020058 	.word	0x40020058
 8007d50:	40020070 	.word	0x40020070
 8007d54:	40020088 	.word	0x40020088
 8007d58:	400200a0 	.word	0x400200a0
 8007d5c:	400200b8 	.word	0x400200b8
 8007d60:	40020410 	.word	0x40020410
 8007d64:	40020428 	.word	0x40020428
 8007d68:	40020440 	.word	0x40020440
 8007d6c:	40020458 	.word	0x40020458
 8007d70:	40020470 	.word	0x40020470
 8007d74:	40020488 	.word	0x40020488
 8007d78:	400204a0 	.word	0x400204a0
 8007d7c:	400204b8 	.word	0x400204b8
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	f003 0308 	and.w	r3, r3, #8
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	bf14      	ite	ne
 8007d8e:	2301      	movne	r3, #1
 8007d90:	2300      	moveq	r3, #0
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d015      	beq.n	8007dc4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	f022 0204 	bic.w	r2, r2, #4
 8007da6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007dac:	f003 031f 	and.w	r3, r3, #31
 8007db0:	2208      	movs	r2, #8
 8007db2:	409a      	lsls	r2, r3
 8007db4:	6a3b      	ldr	r3, [r7, #32]
 8007db6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dbc:	f043 0201 	orr.w	r2, r3, #1
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007dc8:	f003 031f 	and.w	r3, r3, #31
 8007dcc:	69ba      	ldr	r2, [r7, #24]
 8007dce:	fa22 f303 	lsr.w	r3, r2, r3
 8007dd2:	f003 0301 	and.w	r3, r3, #1
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d06e      	beq.n	8007eb8 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	4a69      	ldr	r2, [pc, #420]	@ (8007f84 <HAL_DMA_IRQHandler+0x3f8>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d04a      	beq.n	8007e7a <HAL_DMA_IRQHandler+0x2ee>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a67      	ldr	r2, [pc, #412]	@ (8007f88 <HAL_DMA_IRQHandler+0x3fc>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d045      	beq.n	8007e7a <HAL_DMA_IRQHandler+0x2ee>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	4a66      	ldr	r2, [pc, #408]	@ (8007f8c <HAL_DMA_IRQHandler+0x400>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d040      	beq.n	8007e7a <HAL_DMA_IRQHandler+0x2ee>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a64      	ldr	r2, [pc, #400]	@ (8007f90 <HAL_DMA_IRQHandler+0x404>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d03b      	beq.n	8007e7a <HAL_DMA_IRQHandler+0x2ee>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	4a63      	ldr	r2, [pc, #396]	@ (8007f94 <HAL_DMA_IRQHandler+0x408>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d036      	beq.n	8007e7a <HAL_DMA_IRQHandler+0x2ee>
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	4a61      	ldr	r2, [pc, #388]	@ (8007f98 <HAL_DMA_IRQHandler+0x40c>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d031      	beq.n	8007e7a <HAL_DMA_IRQHandler+0x2ee>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	4a60      	ldr	r2, [pc, #384]	@ (8007f9c <HAL_DMA_IRQHandler+0x410>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d02c      	beq.n	8007e7a <HAL_DMA_IRQHandler+0x2ee>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a5e      	ldr	r2, [pc, #376]	@ (8007fa0 <HAL_DMA_IRQHandler+0x414>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d027      	beq.n	8007e7a <HAL_DMA_IRQHandler+0x2ee>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4a5d      	ldr	r2, [pc, #372]	@ (8007fa4 <HAL_DMA_IRQHandler+0x418>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d022      	beq.n	8007e7a <HAL_DMA_IRQHandler+0x2ee>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4a5b      	ldr	r2, [pc, #364]	@ (8007fa8 <HAL_DMA_IRQHandler+0x41c>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d01d      	beq.n	8007e7a <HAL_DMA_IRQHandler+0x2ee>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a5a      	ldr	r2, [pc, #360]	@ (8007fac <HAL_DMA_IRQHandler+0x420>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d018      	beq.n	8007e7a <HAL_DMA_IRQHandler+0x2ee>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	4a58      	ldr	r2, [pc, #352]	@ (8007fb0 <HAL_DMA_IRQHandler+0x424>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d013      	beq.n	8007e7a <HAL_DMA_IRQHandler+0x2ee>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a57      	ldr	r2, [pc, #348]	@ (8007fb4 <HAL_DMA_IRQHandler+0x428>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d00e      	beq.n	8007e7a <HAL_DMA_IRQHandler+0x2ee>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a55      	ldr	r2, [pc, #340]	@ (8007fb8 <HAL_DMA_IRQHandler+0x42c>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d009      	beq.n	8007e7a <HAL_DMA_IRQHandler+0x2ee>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a54      	ldr	r2, [pc, #336]	@ (8007fbc <HAL_DMA_IRQHandler+0x430>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d004      	beq.n	8007e7a <HAL_DMA_IRQHandler+0x2ee>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	4a52      	ldr	r2, [pc, #328]	@ (8007fc0 <HAL_DMA_IRQHandler+0x434>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d10a      	bne.n	8007e90 <HAL_DMA_IRQHandler+0x304>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	695b      	ldr	r3, [r3, #20]
 8007e80:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	bf14      	ite	ne
 8007e88:	2301      	movne	r3, #1
 8007e8a:	2300      	moveq	r3, #0
 8007e8c:	b2db      	uxtb	r3, r3
 8007e8e:	e003      	b.n	8007e98 <HAL_DMA_IRQHandler+0x30c>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	2300      	movs	r3, #0
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d00d      	beq.n	8007eb8 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ea0:	f003 031f 	and.w	r3, r3, #31
 8007ea4:	2201      	movs	r2, #1
 8007ea6:	409a      	lsls	r2, r3
 8007ea8:	6a3b      	ldr	r3, [r7, #32]
 8007eaa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007eb0:	f043 0202 	orr.w	r2, r3, #2
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ebc:	f003 031f 	and.w	r3, r3, #31
 8007ec0:	2204      	movs	r2, #4
 8007ec2:	409a      	lsls	r2, r3
 8007ec4:	69bb      	ldr	r3, [r7, #24]
 8007ec6:	4013      	ands	r3, r2
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	f000 808f 	beq.w	8007fec <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4a2c      	ldr	r2, [pc, #176]	@ (8007f84 <HAL_DMA_IRQHandler+0x3f8>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d04a      	beq.n	8007f6e <HAL_DMA_IRQHandler+0x3e2>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	4a2a      	ldr	r2, [pc, #168]	@ (8007f88 <HAL_DMA_IRQHandler+0x3fc>)
 8007ede:	4293      	cmp	r3, r2
 8007ee0:	d045      	beq.n	8007f6e <HAL_DMA_IRQHandler+0x3e2>
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4a29      	ldr	r2, [pc, #164]	@ (8007f8c <HAL_DMA_IRQHandler+0x400>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d040      	beq.n	8007f6e <HAL_DMA_IRQHandler+0x3e2>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a27      	ldr	r2, [pc, #156]	@ (8007f90 <HAL_DMA_IRQHandler+0x404>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d03b      	beq.n	8007f6e <HAL_DMA_IRQHandler+0x3e2>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	4a26      	ldr	r2, [pc, #152]	@ (8007f94 <HAL_DMA_IRQHandler+0x408>)
 8007efc:	4293      	cmp	r3, r2
 8007efe:	d036      	beq.n	8007f6e <HAL_DMA_IRQHandler+0x3e2>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a24      	ldr	r2, [pc, #144]	@ (8007f98 <HAL_DMA_IRQHandler+0x40c>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d031      	beq.n	8007f6e <HAL_DMA_IRQHandler+0x3e2>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a23      	ldr	r2, [pc, #140]	@ (8007f9c <HAL_DMA_IRQHandler+0x410>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d02c      	beq.n	8007f6e <HAL_DMA_IRQHandler+0x3e2>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a21      	ldr	r2, [pc, #132]	@ (8007fa0 <HAL_DMA_IRQHandler+0x414>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d027      	beq.n	8007f6e <HAL_DMA_IRQHandler+0x3e2>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a20      	ldr	r2, [pc, #128]	@ (8007fa4 <HAL_DMA_IRQHandler+0x418>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d022      	beq.n	8007f6e <HAL_DMA_IRQHandler+0x3e2>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a1e      	ldr	r2, [pc, #120]	@ (8007fa8 <HAL_DMA_IRQHandler+0x41c>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d01d      	beq.n	8007f6e <HAL_DMA_IRQHandler+0x3e2>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a1d      	ldr	r2, [pc, #116]	@ (8007fac <HAL_DMA_IRQHandler+0x420>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d018      	beq.n	8007f6e <HAL_DMA_IRQHandler+0x3e2>
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a1b      	ldr	r2, [pc, #108]	@ (8007fb0 <HAL_DMA_IRQHandler+0x424>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d013      	beq.n	8007f6e <HAL_DMA_IRQHandler+0x3e2>
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	4a1a      	ldr	r2, [pc, #104]	@ (8007fb4 <HAL_DMA_IRQHandler+0x428>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d00e      	beq.n	8007f6e <HAL_DMA_IRQHandler+0x3e2>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a18      	ldr	r2, [pc, #96]	@ (8007fb8 <HAL_DMA_IRQHandler+0x42c>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d009      	beq.n	8007f6e <HAL_DMA_IRQHandler+0x3e2>
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	4a17      	ldr	r2, [pc, #92]	@ (8007fbc <HAL_DMA_IRQHandler+0x430>)
 8007f60:	4293      	cmp	r3, r2
 8007f62:	d004      	beq.n	8007f6e <HAL_DMA_IRQHandler+0x3e2>
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	4a15      	ldr	r2, [pc, #84]	@ (8007fc0 <HAL_DMA_IRQHandler+0x434>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d12a      	bne.n	8007fc4 <HAL_DMA_IRQHandler+0x438>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f003 0302 	and.w	r3, r3, #2
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	bf14      	ite	ne
 8007f7c:	2301      	movne	r3, #1
 8007f7e:	2300      	moveq	r3, #0
 8007f80:	b2db      	uxtb	r3, r3
 8007f82:	e023      	b.n	8007fcc <HAL_DMA_IRQHandler+0x440>
 8007f84:	40020010 	.word	0x40020010
 8007f88:	40020028 	.word	0x40020028
 8007f8c:	40020040 	.word	0x40020040
 8007f90:	40020058 	.word	0x40020058
 8007f94:	40020070 	.word	0x40020070
 8007f98:	40020088 	.word	0x40020088
 8007f9c:	400200a0 	.word	0x400200a0
 8007fa0:	400200b8 	.word	0x400200b8
 8007fa4:	40020410 	.word	0x40020410
 8007fa8:	40020428 	.word	0x40020428
 8007fac:	40020440 	.word	0x40020440
 8007fb0:	40020458 	.word	0x40020458
 8007fb4:	40020470 	.word	0x40020470
 8007fb8:	40020488 	.word	0x40020488
 8007fbc:	400204a0 	.word	0x400204a0
 8007fc0:	400204b8 	.word	0x400204b8
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	2300      	movs	r3, #0
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d00d      	beq.n	8007fec <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007fd4:	f003 031f 	and.w	r3, r3, #31
 8007fd8:	2204      	movs	r2, #4
 8007fda:	409a      	lsls	r2, r3
 8007fdc:	6a3b      	ldr	r3, [r7, #32]
 8007fde:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007fe4:	f043 0204 	orr.w	r2, r3, #4
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ff0:	f003 031f 	and.w	r3, r3, #31
 8007ff4:	2210      	movs	r2, #16
 8007ff6:	409a      	lsls	r2, r3
 8007ff8:	69bb      	ldr	r3, [r7, #24]
 8007ffa:	4013      	ands	r3, r2
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	f000 80a6 	beq.w	800814e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4a85      	ldr	r2, [pc, #532]	@ (800821c <HAL_DMA_IRQHandler+0x690>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d04a      	beq.n	80080a2 <HAL_DMA_IRQHandler+0x516>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a83      	ldr	r2, [pc, #524]	@ (8008220 <HAL_DMA_IRQHandler+0x694>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d045      	beq.n	80080a2 <HAL_DMA_IRQHandler+0x516>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a82      	ldr	r2, [pc, #520]	@ (8008224 <HAL_DMA_IRQHandler+0x698>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d040      	beq.n	80080a2 <HAL_DMA_IRQHandler+0x516>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a80      	ldr	r2, [pc, #512]	@ (8008228 <HAL_DMA_IRQHandler+0x69c>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d03b      	beq.n	80080a2 <HAL_DMA_IRQHandler+0x516>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a7f      	ldr	r2, [pc, #508]	@ (800822c <HAL_DMA_IRQHandler+0x6a0>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d036      	beq.n	80080a2 <HAL_DMA_IRQHandler+0x516>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a7d      	ldr	r2, [pc, #500]	@ (8008230 <HAL_DMA_IRQHandler+0x6a4>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d031      	beq.n	80080a2 <HAL_DMA_IRQHandler+0x516>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a7c      	ldr	r2, [pc, #496]	@ (8008234 <HAL_DMA_IRQHandler+0x6a8>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d02c      	beq.n	80080a2 <HAL_DMA_IRQHandler+0x516>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a7a      	ldr	r2, [pc, #488]	@ (8008238 <HAL_DMA_IRQHandler+0x6ac>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d027      	beq.n	80080a2 <HAL_DMA_IRQHandler+0x516>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a79      	ldr	r2, [pc, #484]	@ (800823c <HAL_DMA_IRQHandler+0x6b0>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d022      	beq.n	80080a2 <HAL_DMA_IRQHandler+0x516>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a77      	ldr	r2, [pc, #476]	@ (8008240 <HAL_DMA_IRQHandler+0x6b4>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d01d      	beq.n	80080a2 <HAL_DMA_IRQHandler+0x516>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a76      	ldr	r2, [pc, #472]	@ (8008244 <HAL_DMA_IRQHandler+0x6b8>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d018      	beq.n	80080a2 <HAL_DMA_IRQHandler+0x516>
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a74      	ldr	r2, [pc, #464]	@ (8008248 <HAL_DMA_IRQHandler+0x6bc>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d013      	beq.n	80080a2 <HAL_DMA_IRQHandler+0x516>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a73      	ldr	r2, [pc, #460]	@ (800824c <HAL_DMA_IRQHandler+0x6c0>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d00e      	beq.n	80080a2 <HAL_DMA_IRQHandler+0x516>
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a71      	ldr	r2, [pc, #452]	@ (8008250 <HAL_DMA_IRQHandler+0x6c4>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d009      	beq.n	80080a2 <HAL_DMA_IRQHandler+0x516>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a70      	ldr	r2, [pc, #448]	@ (8008254 <HAL_DMA_IRQHandler+0x6c8>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d004      	beq.n	80080a2 <HAL_DMA_IRQHandler+0x516>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a6e      	ldr	r2, [pc, #440]	@ (8008258 <HAL_DMA_IRQHandler+0x6cc>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d10a      	bne.n	80080b8 <HAL_DMA_IRQHandler+0x52c>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f003 0308 	and.w	r3, r3, #8
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	bf14      	ite	ne
 80080b0:	2301      	movne	r3, #1
 80080b2:	2300      	moveq	r3, #0
 80080b4:	b2db      	uxtb	r3, r3
 80080b6:	e009      	b.n	80080cc <HAL_DMA_IRQHandler+0x540>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f003 0304 	and.w	r3, r3, #4
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	bf14      	ite	ne
 80080c6:	2301      	movne	r3, #1
 80080c8:	2300      	moveq	r3, #0
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d03e      	beq.n	800814e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080d4:	f003 031f 	and.w	r3, r3, #31
 80080d8:	2210      	movs	r2, #16
 80080da:	409a      	lsls	r2, r3
 80080dc:	6a3b      	ldr	r3, [r7, #32]
 80080de:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d018      	beq.n	8008120 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d108      	bne.n	800810e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008100:	2b00      	cmp	r3, #0
 8008102:	d024      	beq.n	800814e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	4798      	blx	r3
 800810c:	e01f      	b.n	800814e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008112:	2b00      	cmp	r3, #0
 8008114:	d01b      	beq.n	800814e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800811a:	6878      	ldr	r0, [r7, #4]
 800811c:	4798      	blx	r3
 800811e:	e016      	b.n	800814e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800812a:	2b00      	cmp	r3, #0
 800812c:	d107      	bne.n	800813e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	f022 0208 	bic.w	r2, r2, #8
 800813c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008142:	2b00      	cmp	r3, #0
 8008144:	d003      	beq.n	800814e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008152:	f003 031f 	and.w	r3, r3, #31
 8008156:	2220      	movs	r2, #32
 8008158:	409a      	lsls	r2, r3
 800815a:	69bb      	ldr	r3, [r7, #24]
 800815c:	4013      	ands	r3, r2
 800815e:	2b00      	cmp	r3, #0
 8008160:	f000 8110 	beq.w	8008384 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a2c      	ldr	r2, [pc, #176]	@ (800821c <HAL_DMA_IRQHandler+0x690>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d04a      	beq.n	8008204 <HAL_DMA_IRQHandler+0x678>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a2b      	ldr	r2, [pc, #172]	@ (8008220 <HAL_DMA_IRQHandler+0x694>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d045      	beq.n	8008204 <HAL_DMA_IRQHandler+0x678>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4a29      	ldr	r2, [pc, #164]	@ (8008224 <HAL_DMA_IRQHandler+0x698>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d040      	beq.n	8008204 <HAL_DMA_IRQHandler+0x678>
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	4a28      	ldr	r2, [pc, #160]	@ (8008228 <HAL_DMA_IRQHandler+0x69c>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d03b      	beq.n	8008204 <HAL_DMA_IRQHandler+0x678>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a26      	ldr	r2, [pc, #152]	@ (800822c <HAL_DMA_IRQHandler+0x6a0>)
 8008192:	4293      	cmp	r3, r2
 8008194:	d036      	beq.n	8008204 <HAL_DMA_IRQHandler+0x678>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a25      	ldr	r2, [pc, #148]	@ (8008230 <HAL_DMA_IRQHandler+0x6a4>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d031      	beq.n	8008204 <HAL_DMA_IRQHandler+0x678>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	4a23      	ldr	r2, [pc, #140]	@ (8008234 <HAL_DMA_IRQHandler+0x6a8>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d02c      	beq.n	8008204 <HAL_DMA_IRQHandler+0x678>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	4a22      	ldr	r2, [pc, #136]	@ (8008238 <HAL_DMA_IRQHandler+0x6ac>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d027      	beq.n	8008204 <HAL_DMA_IRQHandler+0x678>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a20      	ldr	r2, [pc, #128]	@ (800823c <HAL_DMA_IRQHandler+0x6b0>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d022      	beq.n	8008204 <HAL_DMA_IRQHandler+0x678>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a1f      	ldr	r2, [pc, #124]	@ (8008240 <HAL_DMA_IRQHandler+0x6b4>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d01d      	beq.n	8008204 <HAL_DMA_IRQHandler+0x678>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a1d      	ldr	r2, [pc, #116]	@ (8008244 <HAL_DMA_IRQHandler+0x6b8>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d018      	beq.n	8008204 <HAL_DMA_IRQHandler+0x678>
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a1c      	ldr	r2, [pc, #112]	@ (8008248 <HAL_DMA_IRQHandler+0x6bc>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d013      	beq.n	8008204 <HAL_DMA_IRQHandler+0x678>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a1a      	ldr	r2, [pc, #104]	@ (800824c <HAL_DMA_IRQHandler+0x6c0>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d00e      	beq.n	8008204 <HAL_DMA_IRQHandler+0x678>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a19      	ldr	r2, [pc, #100]	@ (8008250 <HAL_DMA_IRQHandler+0x6c4>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d009      	beq.n	8008204 <HAL_DMA_IRQHandler+0x678>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a17      	ldr	r2, [pc, #92]	@ (8008254 <HAL_DMA_IRQHandler+0x6c8>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d004      	beq.n	8008204 <HAL_DMA_IRQHandler+0x678>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	4a16      	ldr	r2, [pc, #88]	@ (8008258 <HAL_DMA_IRQHandler+0x6cc>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d12b      	bne.n	800825c <HAL_DMA_IRQHandler+0x6d0>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f003 0310 	and.w	r3, r3, #16
 800820e:	2b00      	cmp	r3, #0
 8008210:	bf14      	ite	ne
 8008212:	2301      	movne	r3, #1
 8008214:	2300      	moveq	r3, #0
 8008216:	b2db      	uxtb	r3, r3
 8008218:	e02a      	b.n	8008270 <HAL_DMA_IRQHandler+0x6e4>
 800821a:	bf00      	nop
 800821c:	40020010 	.word	0x40020010
 8008220:	40020028 	.word	0x40020028
 8008224:	40020040 	.word	0x40020040
 8008228:	40020058 	.word	0x40020058
 800822c:	40020070 	.word	0x40020070
 8008230:	40020088 	.word	0x40020088
 8008234:	400200a0 	.word	0x400200a0
 8008238:	400200b8 	.word	0x400200b8
 800823c:	40020410 	.word	0x40020410
 8008240:	40020428 	.word	0x40020428
 8008244:	40020440 	.word	0x40020440
 8008248:	40020458 	.word	0x40020458
 800824c:	40020470 	.word	0x40020470
 8008250:	40020488 	.word	0x40020488
 8008254:	400204a0 	.word	0x400204a0
 8008258:	400204b8 	.word	0x400204b8
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f003 0302 	and.w	r3, r3, #2
 8008266:	2b00      	cmp	r3, #0
 8008268:	bf14      	ite	ne
 800826a:	2301      	movne	r3, #1
 800826c:	2300      	moveq	r3, #0
 800826e:	b2db      	uxtb	r3, r3
 8008270:	2b00      	cmp	r3, #0
 8008272:	f000 8087 	beq.w	8008384 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800827a:	f003 031f 	and.w	r3, r3, #31
 800827e:	2220      	movs	r2, #32
 8008280:	409a      	lsls	r2, r3
 8008282:	6a3b      	ldr	r3, [r7, #32]
 8008284:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800828c:	b2db      	uxtb	r3, r3
 800828e:	2b04      	cmp	r3, #4
 8008290:	d139      	bne.n	8008306 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	681a      	ldr	r2, [r3, #0]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f022 0216 	bic.w	r2, r2, #22
 80082a0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	695a      	ldr	r2, [r3, #20]
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80082b0:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d103      	bne.n	80082c2 <HAL_DMA_IRQHandler+0x736>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d007      	beq.n	80082d2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	681a      	ldr	r2, [r3, #0]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f022 0208 	bic.w	r2, r2, #8
 80082d0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80082d6:	f003 031f 	and.w	r3, r3, #31
 80082da:	223f      	movs	r2, #63	@ 0x3f
 80082dc:	409a      	lsls	r2, r3
 80082de:	6a3b      	ldr	r3, [r7, #32]
 80082e0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2201      	movs	r2, #1
 80082e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2200      	movs	r2, #0
 80082ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	f000 834a 	beq.w	8008990 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008300:	6878      	ldr	r0, [r7, #4]
 8008302:	4798      	blx	r3
          }
          return;
 8008304:	e344      	b.n	8008990 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008310:	2b00      	cmp	r3, #0
 8008312:	d018      	beq.n	8008346 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800831e:	2b00      	cmp	r3, #0
 8008320:	d108      	bne.n	8008334 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008326:	2b00      	cmp	r3, #0
 8008328:	d02c      	beq.n	8008384 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	4798      	blx	r3
 8008332:	e027      	b.n	8008384 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008338:	2b00      	cmp	r3, #0
 800833a:	d023      	beq.n	8008384 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008340:	6878      	ldr	r0, [r7, #4]
 8008342:	4798      	blx	r3
 8008344:	e01e      	b.n	8008384 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008350:	2b00      	cmp	r3, #0
 8008352:	d10f      	bne.n	8008374 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	681a      	ldr	r2, [r3, #0]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f022 0210 	bic.w	r2, r2, #16
 8008362:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2201      	movs	r2, #1
 8008368:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	2200      	movs	r2, #0
 8008370:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008378:	2b00      	cmp	r3, #0
 800837a:	d003      	beq.n	8008384 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008380:	6878      	ldr	r0, [r7, #4]
 8008382:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008388:	2b00      	cmp	r3, #0
 800838a:	f000 8306 	beq.w	800899a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008392:	f003 0301 	and.w	r3, r3, #1
 8008396:	2b00      	cmp	r3, #0
 8008398:	f000 8088 	beq.w	80084ac <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2204      	movs	r2, #4
 80083a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4a7a      	ldr	r2, [pc, #488]	@ (8008594 <HAL_DMA_IRQHandler+0xa08>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d04a      	beq.n	8008444 <HAL_DMA_IRQHandler+0x8b8>
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4a79      	ldr	r2, [pc, #484]	@ (8008598 <HAL_DMA_IRQHandler+0xa0c>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d045      	beq.n	8008444 <HAL_DMA_IRQHandler+0x8b8>
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	4a77      	ldr	r2, [pc, #476]	@ (800859c <HAL_DMA_IRQHandler+0xa10>)
 80083be:	4293      	cmp	r3, r2
 80083c0:	d040      	beq.n	8008444 <HAL_DMA_IRQHandler+0x8b8>
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a76      	ldr	r2, [pc, #472]	@ (80085a0 <HAL_DMA_IRQHandler+0xa14>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d03b      	beq.n	8008444 <HAL_DMA_IRQHandler+0x8b8>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	4a74      	ldr	r2, [pc, #464]	@ (80085a4 <HAL_DMA_IRQHandler+0xa18>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d036      	beq.n	8008444 <HAL_DMA_IRQHandler+0x8b8>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4a73      	ldr	r2, [pc, #460]	@ (80085a8 <HAL_DMA_IRQHandler+0xa1c>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d031      	beq.n	8008444 <HAL_DMA_IRQHandler+0x8b8>
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4a71      	ldr	r2, [pc, #452]	@ (80085ac <HAL_DMA_IRQHandler+0xa20>)
 80083e6:	4293      	cmp	r3, r2
 80083e8:	d02c      	beq.n	8008444 <HAL_DMA_IRQHandler+0x8b8>
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4a70      	ldr	r2, [pc, #448]	@ (80085b0 <HAL_DMA_IRQHandler+0xa24>)
 80083f0:	4293      	cmp	r3, r2
 80083f2:	d027      	beq.n	8008444 <HAL_DMA_IRQHandler+0x8b8>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4a6e      	ldr	r2, [pc, #440]	@ (80085b4 <HAL_DMA_IRQHandler+0xa28>)
 80083fa:	4293      	cmp	r3, r2
 80083fc:	d022      	beq.n	8008444 <HAL_DMA_IRQHandler+0x8b8>
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4a6d      	ldr	r2, [pc, #436]	@ (80085b8 <HAL_DMA_IRQHandler+0xa2c>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d01d      	beq.n	8008444 <HAL_DMA_IRQHandler+0x8b8>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a6b      	ldr	r2, [pc, #428]	@ (80085bc <HAL_DMA_IRQHandler+0xa30>)
 800840e:	4293      	cmp	r3, r2
 8008410:	d018      	beq.n	8008444 <HAL_DMA_IRQHandler+0x8b8>
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4a6a      	ldr	r2, [pc, #424]	@ (80085c0 <HAL_DMA_IRQHandler+0xa34>)
 8008418:	4293      	cmp	r3, r2
 800841a:	d013      	beq.n	8008444 <HAL_DMA_IRQHandler+0x8b8>
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4a68      	ldr	r2, [pc, #416]	@ (80085c4 <HAL_DMA_IRQHandler+0xa38>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d00e      	beq.n	8008444 <HAL_DMA_IRQHandler+0x8b8>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	4a67      	ldr	r2, [pc, #412]	@ (80085c8 <HAL_DMA_IRQHandler+0xa3c>)
 800842c:	4293      	cmp	r3, r2
 800842e:	d009      	beq.n	8008444 <HAL_DMA_IRQHandler+0x8b8>
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4a65      	ldr	r2, [pc, #404]	@ (80085cc <HAL_DMA_IRQHandler+0xa40>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d004      	beq.n	8008444 <HAL_DMA_IRQHandler+0x8b8>
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	4a64      	ldr	r2, [pc, #400]	@ (80085d0 <HAL_DMA_IRQHandler+0xa44>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d108      	bne.n	8008456 <HAL_DMA_IRQHandler+0x8ca>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f022 0201 	bic.w	r2, r2, #1
 8008452:	601a      	str	r2, [r3, #0]
 8008454:	e007      	b.n	8008466 <HAL_DMA_IRQHandler+0x8da>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	681a      	ldr	r2, [r3, #0]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f022 0201 	bic.w	r2, r2, #1
 8008464:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	3301      	adds	r3, #1
 800846a:	60fb      	str	r3, [r7, #12]
 800846c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800846e:	429a      	cmp	r2, r3
 8008470:	d307      	bcc.n	8008482 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f003 0301 	and.w	r3, r3, #1
 800847c:	2b00      	cmp	r3, #0
 800847e:	d1f2      	bne.n	8008466 <HAL_DMA_IRQHandler+0x8da>
 8008480:	e000      	b.n	8008484 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8008482:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f003 0301 	and.w	r3, r3, #1
 800848e:	2b00      	cmp	r3, #0
 8008490:	d004      	beq.n	800849c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2203      	movs	r2, #3
 8008496:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800849a:	e003      	b.n	80084a4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2201      	movs	r2, #1
 80084a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2200      	movs	r2, #0
 80084a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	f000 8272 	beq.w	800899a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	4798      	blx	r3
 80084be:	e26c      	b.n	800899a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	4a43      	ldr	r2, [pc, #268]	@ (80085d4 <HAL_DMA_IRQHandler+0xa48>)
 80084c6:	4293      	cmp	r3, r2
 80084c8:	d022      	beq.n	8008510 <HAL_DMA_IRQHandler+0x984>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a42      	ldr	r2, [pc, #264]	@ (80085d8 <HAL_DMA_IRQHandler+0xa4c>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d01d      	beq.n	8008510 <HAL_DMA_IRQHandler+0x984>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a40      	ldr	r2, [pc, #256]	@ (80085dc <HAL_DMA_IRQHandler+0xa50>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d018      	beq.n	8008510 <HAL_DMA_IRQHandler+0x984>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4a3f      	ldr	r2, [pc, #252]	@ (80085e0 <HAL_DMA_IRQHandler+0xa54>)
 80084e4:	4293      	cmp	r3, r2
 80084e6:	d013      	beq.n	8008510 <HAL_DMA_IRQHandler+0x984>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a3d      	ldr	r2, [pc, #244]	@ (80085e4 <HAL_DMA_IRQHandler+0xa58>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d00e      	beq.n	8008510 <HAL_DMA_IRQHandler+0x984>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4a3c      	ldr	r2, [pc, #240]	@ (80085e8 <HAL_DMA_IRQHandler+0xa5c>)
 80084f8:	4293      	cmp	r3, r2
 80084fa:	d009      	beq.n	8008510 <HAL_DMA_IRQHandler+0x984>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a3a      	ldr	r2, [pc, #232]	@ (80085ec <HAL_DMA_IRQHandler+0xa60>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d004      	beq.n	8008510 <HAL_DMA_IRQHandler+0x984>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a39      	ldr	r2, [pc, #228]	@ (80085f0 <HAL_DMA_IRQHandler+0xa64>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d101      	bne.n	8008514 <HAL_DMA_IRQHandler+0x988>
 8008510:	2301      	movs	r3, #1
 8008512:	e000      	b.n	8008516 <HAL_DMA_IRQHandler+0x98a>
 8008514:	2300      	movs	r3, #0
 8008516:	2b00      	cmp	r3, #0
 8008518:	f000 823f 	beq.w	800899a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008528:	f003 031f 	and.w	r3, r3, #31
 800852c:	2204      	movs	r2, #4
 800852e:	409a      	lsls	r2, r3
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	4013      	ands	r3, r2
 8008534:	2b00      	cmp	r3, #0
 8008536:	f000 80cd 	beq.w	80086d4 <HAL_DMA_IRQHandler+0xb48>
 800853a:	693b      	ldr	r3, [r7, #16]
 800853c:	f003 0304 	and.w	r3, r3, #4
 8008540:	2b00      	cmp	r3, #0
 8008542:	f000 80c7 	beq.w	80086d4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800854a:	f003 031f 	and.w	r3, r3, #31
 800854e:	2204      	movs	r2, #4
 8008550:	409a      	lsls	r2, r3
 8008552:	69fb      	ldr	r3, [r7, #28]
 8008554:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800855c:	2b00      	cmp	r3, #0
 800855e:	d049      	beq.n	80085f4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008560:	693b      	ldr	r3, [r7, #16]
 8008562:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008566:	2b00      	cmp	r3, #0
 8008568:	d109      	bne.n	800857e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800856e:	2b00      	cmp	r3, #0
 8008570:	f000 8210 	beq.w	8008994 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800857c:	e20a      	b.n	8008994 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008582:	2b00      	cmp	r3, #0
 8008584:	f000 8206 	beq.w	8008994 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008590:	e200      	b.n	8008994 <HAL_DMA_IRQHandler+0xe08>
 8008592:	bf00      	nop
 8008594:	40020010 	.word	0x40020010
 8008598:	40020028 	.word	0x40020028
 800859c:	40020040 	.word	0x40020040
 80085a0:	40020058 	.word	0x40020058
 80085a4:	40020070 	.word	0x40020070
 80085a8:	40020088 	.word	0x40020088
 80085ac:	400200a0 	.word	0x400200a0
 80085b0:	400200b8 	.word	0x400200b8
 80085b4:	40020410 	.word	0x40020410
 80085b8:	40020428 	.word	0x40020428
 80085bc:	40020440 	.word	0x40020440
 80085c0:	40020458 	.word	0x40020458
 80085c4:	40020470 	.word	0x40020470
 80085c8:	40020488 	.word	0x40020488
 80085cc:	400204a0 	.word	0x400204a0
 80085d0:	400204b8 	.word	0x400204b8
 80085d4:	58025408 	.word	0x58025408
 80085d8:	5802541c 	.word	0x5802541c
 80085dc:	58025430 	.word	0x58025430
 80085e0:	58025444 	.word	0x58025444
 80085e4:	58025458 	.word	0x58025458
 80085e8:	5802546c 	.word	0x5802546c
 80085ec:	58025480 	.word	0x58025480
 80085f0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80085f4:	693b      	ldr	r3, [r7, #16]
 80085f6:	f003 0320 	and.w	r3, r3, #32
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d160      	bne.n	80086c0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a7f      	ldr	r2, [pc, #508]	@ (8008800 <HAL_DMA_IRQHandler+0xc74>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d04a      	beq.n	800869e <HAL_DMA_IRQHandler+0xb12>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a7d      	ldr	r2, [pc, #500]	@ (8008804 <HAL_DMA_IRQHandler+0xc78>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d045      	beq.n	800869e <HAL_DMA_IRQHandler+0xb12>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a7c      	ldr	r2, [pc, #496]	@ (8008808 <HAL_DMA_IRQHandler+0xc7c>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d040      	beq.n	800869e <HAL_DMA_IRQHandler+0xb12>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a7a      	ldr	r2, [pc, #488]	@ (800880c <HAL_DMA_IRQHandler+0xc80>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d03b      	beq.n	800869e <HAL_DMA_IRQHandler+0xb12>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a79      	ldr	r2, [pc, #484]	@ (8008810 <HAL_DMA_IRQHandler+0xc84>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d036      	beq.n	800869e <HAL_DMA_IRQHandler+0xb12>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a77      	ldr	r2, [pc, #476]	@ (8008814 <HAL_DMA_IRQHandler+0xc88>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d031      	beq.n	800869e <HAL_DMA_IRQHandler+0xb12>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a76      	ldr	r2, [pc, #472]	@ (8008818 <HAL_DMA_IRQHandler+0xc8c>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d02c      	beq.n	800869e <HAL_DMA_IRQHandler+0xb12>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4a74      	ldr	r2, [pc, #464]	@ (800881c <HAL_DMA_IRQHandler+0xc90>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d027      	beq.n	800869e <HAL_DMA_IRQHandler+0xb12>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	4a73      	ldr	r2, [pc, #460]	@ (8008820 <HAL_DMA_IRQHandler+0xc94>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d022      	beq.n	800869e <HAL_DMA_IRQHandler+0xb12>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a71      	ldr	r2, [pc, #452]	@ (8008824 <HAL_DMA_IRQHandler+0xc98>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d01d      	beq.n	800869e <HAL_DMA_IRQHandler+0xb12>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	4a70      	ldr	r2, [pc, #448]	@ (8008828 <HAL_DMA_IRQHandler+0xc9c>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d018      	beq.n	800869e <HAL_DMA_IRQHandler+0xb12>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a6e      	ldr	r2, [pc, #440]	@ (800882c <HAL_DMA_IRQHandler+0xca0>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d013      	beq.n	800869e <HAL_DMA_IRQHandler+0xb12>
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a6d      	ldr	r2, [pc, #436]	@ (8008830 <HAL_DMA_IRQHandler+0xca4>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d00e      	beq.n	800869e <HAL_DMA_IRQHandler+0xb12>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a6b      	ldr	r2, [pc, #428]	@ (8008834 <HAL_DMA_IRQHandler+0xca8>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d009      	beq.n	800869e <HAL_DMA_IRQHandler+0xb12>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4a6a      	ldr	r2, [pc, #424]	@ (8008838 <HAL_DMA_IRQHandler+0xcac>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d004      	beq.n	800869e <HAL_DMA_IRQHandler+0xb12>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4a68      	ldr	r2, [pc, #416]	@ (800883c <HAL_DMA_IRQHandler+0xcb0>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d108      	bne.n	80086b0 <HAL_DMA_IRQHandler+0xb24>
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	681a      	ldr	r2, [r3, #0]
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f022 0208 	bic.w	r2, r2, #8
 80086ac:	601a      	str	r2, [r3, #0]
 80086ae:	e007      	b.n	80086c0 <HAL_DMA_IRQHandler+0xb34>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	681a      	ldr	r2, [r3, #0]
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f022 0204 	bic.w	r2, r2, #4
 80086be:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	f000 8165 	beq.w	8008994 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80086d2:	e15f      	b.n	8008994 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086d8:	f003 031f 	and.w	r3, r3, #31
 80086dc:	2202      	movs	r2, #2
 80086de:	409a      	lsls	r2, r3
 80086e0:	697b      	ldr	r3, [r7, #20]
 80086e2:	4013      	ands	r3, r2
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	f000 80c5 	beq.w	8008874 <HAL_DMA_IRQHandler+0xce8>
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	f003 0302 	and.w	r3, r3, #2
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	f000 80bf 	beq.w	8008874 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086fa:	f003 031f 	and.w	r3, r3, #31
 80086fe:	2202      	movs	r2, #2
 8008700:	409a      	lsls	r2, r3
 8008702:	69fb      	ldr	r3, [r7, #28]
 8008704:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008706:	693b      	ldr	r3, [r7, #16]
 8008708:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800870c:	2b00      	cmp	r3, #0
 800870e:	d018      	beq.n	8008742 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008716:	2b00      	cmp	r3, #0
 8008718:	d109      	bne.n	800872e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800871e:	2b00      	cmp	r3, #0
 8008720:	f000 813a 	beq.w	8008998 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800872c:	e134      	b.n	8008998 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008732:	2b00      	cmp	r3, #0
 8008734:	f000 8130 	beq.w	8008998 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008740:	e12a      	b.n	8008998 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	f003 0320 	and.w	r3, r3, #32
 8008748:	2b00      	cmp	r3, #0
 800874a:	f040 8089 	bne.w	8008860 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a2b      	ldr	r2, [pc, #172]	@ (8008800 <HAL_DMA_IRQHandler+0xc74>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d04a      	beq.n	80087ee <HAL_DMA_IRQHandler+0xc62>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a29      	ldr	r2, [pc, #164]	@ (8008804 <HAL_DMA_IRQHandler+0xc78>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d045      	beq.n	80087ee <HAL_DMA_IRQHandler+0xc62>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4a28      	ldr	r2, [pc, #160]	@ (8008808 <HAL_DMA_IRQHandler+0xc7c>)
 8008768:	4293      	cmp	r3, r2
 800876a:	d040      	beq.n	80087ee <HAL_DMA_IRQHandler+0xc62>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a26      	ldr	r2, [pc, #152]	@ (800880c <HAL_DMA_IRQHandler+0xc80>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d03b      	beq.n	80087ee <HAL_DMA_IRQHandler+0xc62>
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	4a25      	ldr	r2, [pc, #148]	@ (8008810 <HAL_DMA_IRQHandler+0xc84>)
 800877c:	4293      	cmp	r3, r2
 800877e:	d036      	beq.n	80087ee <HAL_DMA_IRQHandler+0xc62>
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4a23      	ldr	r2, [pc, #140]	@ (8008814 <HAL_DMA_IRQHandler+0xc88>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d031      	beq.n	80087ee <HAL_DMA_IRQHandler+0xc62>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	4a22      	ldr	r2, [pc, #136]	@ (8008818 <HAL_DMA_IRQHandler+0xc8c>)
 8008790:	4293      	cmp	r3, r2
 8008792:	d02c      	beq.n	80087ee <HAL_DMA_IRQHandler+0xc62>
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	4a20      	ldr	r2, [pc, #128]	@ (800881c <HAL_DMA_IRQHandler+0xc90>)
 800879a:	4293      	cmp	r3, r2
 800879c:	d027      	beq.n	80087ee <HAL_DMA_IRQHandler+0xc62>
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	4a1f      	ldr	r2, [pc, #124]	@ (8008820 <HAL_DMA_IRQHandler+0xc94>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d022      	beq.n	80087ee <HAL_DMA_IRQHandler+0xc62>
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	4a1d      	ldr	r2, [pc, #116]	@ (8008824 <HAL_DMA_IRQHandler+0xc98>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d01d      	beq.n	80087ee <HAL_DMA_IRQHandler+0xc62>
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	4a1c      	ldr	r2, [pc, #112]	@ (8008828 <HAL_DMA_IRQHandler+0xc9c>)
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d018      	beq.n	80087ee <HAL_DMA_IRQHandler+0xc62>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	4a1a      	ldr	r2, [pc, #104]	@ (800882c <HAL_DMA_IRQHandler+0xca0>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d013      	beq.n	80087ee <HAL_DMA_IRQHandler+0xc62>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	4a19      	ldr	r2, [pc, #100]	@ (8008830 <HAL_DMA_IRQHandler+0xca4>)
 80087cc:	4293      	cmp	r3, r2
 80087ce:	d00e      	beq.n	80087ee <HAL_DMA_IRQHandler+0xc62>
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	4a17      	ldr	r2, [pc, #92]	@ (8008834 <HAL_DMA_IRQHandler+0xca8>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d009      	beq.n	80087ee <HAL_DMA_IRQHandler+0xc62>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	4a16      	ldr	r2, [pc, #88]	@ (8008838 <HAL_DMA_IRQHandler+0xcac>)
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d004      	beq.n	80087ee <HAL_DMA_IRQHandler+0xc62>
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	4a14      	ldr	r2, [pc, #80]	@ (800883c <HAL_DMA_IRQHandler+0xcb0>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d128      	bne.n	8008840 <HAL_DMA_IRQHandler+0xcb4>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	681a      	ldr	r2, [r3, #0]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f022 0214 	bic.w	r2, r2, #20
 80087fc:	601a      	str	r2, [r3, #0]
 80087fe:	e027      	b.n	8008850 <HAL_DMA_IRQHandler+0xcc4>
 8008800:	40020010 	.word	0x40020010
 8008804:	40020028 	.word	0x40020028
 8008808:	40020040 	.word	0x40020040
 800880c:	40020058 	.word	0x40020058
 8008810:	40020070 	.word	0x40020070
 8008814:	40020088 	.word	0x40020088
 8008818:	400200a0 	.word	0x400200a0
 800881c:	400200b8 	.word	0x400200b8
 8008820:	40020410 	.word	0x40020410
 8008824:	40020428 	.word	0x40020428
 8008828:	40020440 	.word	0x40020440
 800882c:	40020458 	.word	0x40020458
 8008830:	40020470 	.word	0x40020470
 8008834:	40020488 	.word	0x40020488
 8008838:	400204a0 	.word	0x400204a0
 800883c:	400204b8 	.word	0x400204b8
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	681a      	ldr	r2, [r3, #0]
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	f022 020a 	bic.w	r2, r2, #10
 800884e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2201      	movs	r2, #1
 8008854:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2200      	movs	r2, #0
 800885c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008864:	2b00      	cmp	r3, #0
 8008866:	f000 8097 	beq.w	8008998 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800886e:	6878      	ldr	r0, [r7, #4]
 8008870:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008872:	e091      	b.n	8008998 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008878:	f003 031f 	and.w	r3, r3, #31
 800887c:	2208      	movs	r2, #8
 800887e:	409a      	lsls	r2, r3
 8008880:	697b      	ldr	r3, [r7, #20]
 8008882:	4013      	ands	r3, r2
 8008884:	2b00      	cmp	r3, #0
 8008886:	f000 8088 	beq.w	800899a <HAL_DMA_IRQHandler+0xe0e>
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	f003 0308 	and.w	r3, r3, #8
 8008890:	2b00      	cmp	r3, #0
 8008892:	f000 8082 	beq.w	800899a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a41      	ldr	r2, [pc, #260]	@ (80089a0 <HAL_DMA_IRQHandler+0xe14>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d04a      	beq.n	8008936 <HAL_DMA_IRQHandler+0xdaa>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	4a3f      	ldr	r2, [pc, #252]	@ (80089a4 <HAL_DMA_IRQHandler+0xe18>)
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d045      	beq.n	8008936 <HAL_DMA_IRQHandler+0xdaa>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a3e      	ldr	r2, [pc, #248]	@ (80089a8 <HAL_DMA_IRQHandler+0xe1c>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d040      	beq.n	8008936 <HAL_DMA_IRQHandler+0xdaa>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a3c      	ldr	r2, [pc, #240]	@ (80089ac <HAL_DMA_IRQHandler+0xe20>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d03b      	beq.n	8008936 <HAL_DMA_IRQHandler+0xdaa>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	4a3b      	ldr	r2, [pc, #236]	@ (80089b0 <HAL_DMA_IRQHandler+0xe24>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d036      	beq.n	8008936 <HAL_DMA_IRQHandler+0xdaa>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a39      	ldr	r2, [pc, #228]	@ (80089b4 <HAL_DMA_IRQHandler+0xe28>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d031      	beq.n	8008936 <HAL_DMA_IRQHandler+0xdaa>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a38      	ldr	r2, [pc, #224]	@ (80089b8 <HAL_DMA_IRQHandler+0xe2c>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d02c      	beq.n	8008936 <HAL_DMA_IRQHandler+0xdaa>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4a36      	ldr	r2, [pc, #216]	@ (80089bc <HAL_DMA_IRQHandler+0xe30>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d027      	beq.n	8008936 <HAL_DMA_IRQHandler+0xdaa>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4a35      	ldr	r2, [pc, #212]	@ (80089c0 <HAL_DMA_IRQHandler+0xe34>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d022      	beq.n	8008936 <HAL_DMA_IRQHandler+0xdaa>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a33      	ldr	r2, [pc, #204]	@ (80089c4 <HAL_DMA_IRQHandler+0xe38>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d01d      	beq.n	8008936 <HAL_DMA_IRQHandler+0xdaa>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a32      	ldr	r2, [pc, #200]	@ (80089c8 <HAL_DMA_IRQHandler+0xe3c>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d018      	beq.n	8008936 <HAL_DMA_IRQHandler+0xdaa>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a30      	ldr	r2, [pc, #192]	@ (80089cc <HAL_DMA_IRQHandler+0xe40>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d013      	beq.n	8008936 <HAL_DMA_IRQHandler+0xdaa>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4a2f      	ldr	r2, [pc, #188]	@ (80089d0 <HAL_DMA_IRQHandler+0xe44>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d00e      	beq.n	8008936 <HAL_DMA_IRQHandler+0xdaa>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4a2d      	ldr	r2, [pc, #180]	@ (80089d4 <HAL_DMA_IRQHandler+0xe48>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d009      	beq.n	8008936 <HAL_DMA_IRQHandler+0xdaa>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	4a2c      	ldr	r2, [pc, #176]	@ (80089d8 <HAL_DMA_IRQHandler+0xe4c>)
 8008928:	4293      	cmp	r3, r2
 800892a:	d004      	beq.n	8008936 <HAL_DMA_IRQHandler+0xdaa>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	4a2a      	ldr	r2, [pc, #168]	@ (80089dc <HAL_DMA_IRQHandler+0xe50>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d108      	bne.n	8008948 <HAL_DMA_IRQHandler+0xdbc>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	681a      	ldr	r2, [r3, #0]
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f022 021c 	bic.w	r2, r2, #28
 8008944:	601a      	str	r2, [r3, #0]
 8008946:	e007      	b.n	8008958 <HAL_DMA_IRQHandler+0xdcc>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	681a      	ldr	r2, [r3, #0]
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f022 020e 	bic.w	r2, r2, #14
 8008956:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800895c:	f003 031f 	and.w	r3, r3, #31
 8008960:	2201      	movs	r2, #1
 8008962:	409a      	lsls	r2, r3
 8008964:	69fb      	ldr	r3, [r7, #28]
 8008966:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2201      	movs	r2, #1
 800896c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	2201      	movs	r2, #1
 8008972:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2200      	movs	r2, #0
 800897a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008982:	2b00      	cmp	r3, #0
 8008984:	d009      	beq.n	800899a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	4798      	blx	r3
 800898e:	e004      	b.n	800899a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8008990:	bf00      	nop
 8008992:	e002      	b.n	800899a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008994:	bf00      	nop
 8008996:	e000      	b.n	800899a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008998:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800899a:	3728      	adds	r7, #40	@ 0x28
 800899c:	46bd      	mov	sp, r7
 800899e:	bd80      	pop	{r7, pc}
 80089a0:	40020010 	.word	0x40020010
 80089a4:	40020028 	.word	0x40020028
 80089a8:	40020040 	.word	0x40020040
 80089ac:	40020058 	.word	0x40020058
 80089b0:	40020070 	.word	0x40020070
 80089b4:	40020088 	.word	0x40020088
 80089b8:	400200a0 	.word	0x400200a0
 80089bc:	400200b8 	.word	0x400200b8
 80089c0:	40020410 	.word	0x40020410
 80089c4:	40020428 	.word	0x40020428
 80089c8:	40020440 	.word	0x40020440
 80089cc:	40020458 	.word	0x40020458
 80089d0:	40020470 	.word	0x40020470
 80089d4:	40020488 	.word	0x40020488
 80089d8:	400204a0 	.word	0x400204a0
 80089dc:	400204b8 	.word	0x400204b8

080089e0 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b083      	sub	sp, #12
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80089ec:	4618      	mov	r0, r3
 80089ee:	370c      	adds	r7, #12
 80089f0:	46bd      	mov	sp, r7
 80089f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f6:	4770      	bx	lr

080089f8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b087      	sub	sp, #28
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	60f8      	str	r0, [r7, #12]
 8008a00:	60b9      	str	r1, [r7, #8]
 8008a02:	607a      	str	r2, [r7, #4]
 8008a04:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a0a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a10:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a7f      	ldr	r2, [pc, #508]	@ (8008c14 <DMA_SetConfig+0x21c>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d072      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4a7d      	ldr	r2, [pc, #500]	@ (8008c18 <DMA_SetConfig+0x220>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d06d      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a7c      	ldr	r2, [pc, #496]	@ (8008c1c <DMA_SetConfig+0x224>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d068      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a7a      	ldr	r2, [pc, #488]	@ (8008c20 <DMA_SetConfig+0x228>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d063      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4a79      	ldr	r2, [pc, #484]	@ (8008c24 <DMA_SetConfig+0x22c>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d05e      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	4a77      	ldr	r2, [pc, #476]	@ (8008c28 <DMA_SetConfig+0x230>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d059      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	4a76      	ldr	r2, [pc, #472]	@ (8008c2c <DMA_SetConfig+0x234>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d054      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4a74      	ldr	r2, [pc, #464]	@ (8008c30 <DMA_SetConfig+0x238>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d04f      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4a73      	ldr	r2, [pc, #460]	@ (8008c34 <DMA_SetConfig+0x23c>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d04a      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a71      	ldr	r2, [pc, #452]	@ (8008c38 <DMA_SetConfig+0x240>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d045      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4a70      	ldr	r2, [pc, #448]	@ (8008c3c <DMA_SetConfig+0x244>)
 8008a7c:	4293      	cmp	r3, r2
 8008a7e:	d040      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	4a6e      	ldr	r2, [pc, #440]	@ (8008c40 <DMA_SetConfig+0x248>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d03b      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	4a6d      	ldr	r2, [pc, #436]	@ (8008c44 <DMA_SetConfig+0x24c>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d036      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a6b      	ldr	r2, [pc, #428]	@ (8008c48 <DMA_SetConfig+0x250>)
 8008a9a:	4293      	cmp	r3, r2
 8008a9c:	d031      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	4a6a      	ldr	r2, [pc, #424]	@ (8008c4c <DMA_SetConfig+0x254>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d02c      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	4a68      	ldr	r2, [pc, #416]	@ (8008c50 <DMA_SetConfig+0x258>)
 8008aae:	4293      	cmp	r3, r2
 8008ab0:	d027      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	4a67      	ldr	r2, [pc, #412]	@ (8008c54 <DMA_SetConfig+0x25c>)
 8008ab8:	4293      	cmp	r3, r2
 8008aba:	d022      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4a65      	ldr	r2, [pc, #404]	@ (8008c58 <DMA_SetConfig+0x260>)
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d01d      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	4a64      	ldr	r2, [pc, #400]	@ (8008c5c <DMA_SetConfig+0x264>)
 8008acc:	4293      	cmp	r3, r2
 8008ace:	d018      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4a62      	ldr	r2, [pc, #392]	@ (8008c60 <DMA_SetConfig+0x268>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d013      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	4a61      	ldr	r2, [pc, #388]	@ (8008c64 <DMA_SetConfig+0x26c>)
 8008ae0:	4293      	cmp	r3, r2
 8008ae2:	d00e      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	4a5f      	ldr	r2, [pc, #380]	@ (8008c68 <DMA_SetConfig+0x270>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d009      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	4a5e      	ldr	r2, [pc, #376]	@ (8008c6c <DMA_SetConfig+0x274>)
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d004      	beq.n	8008b02 <DMA_SetConfig+0x10a>
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	4a5c      	ldr	r2, [pc, #368]	@ (8008c70 <DMA_SetConfig+0x278>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d101      	bne.n	8008b06 <DMA_SetConfig+0x10e>
 8008b02:	2301      	movs	r3, #1
 8008b04:	e000      	b.n	8008b08 <DMA_SetConfig+0x110>
 8008b06:	2300      	movs	r3, #0
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d00d      	beq.n	8008b28 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b10:	68fa      	ldr	r2, [r7, #12]
 8008b12:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008b14:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d004      	beq.n	8008b28 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b22:	68fa      	ldr	r2, [r7, #12]
 8008b24:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008b26:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a39      	ldr	r2, [pc, #228]	@ (8008c14 <DMA_SetConfig+0x21c>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d04a      	beq.n	8008bc8 <DMA_SetConfig+0x1d0>
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	4a38      	ldr	r2, [pc, #224]	@ (8008c18 <DMA_SetConfig+0x220>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d045      	beq.n	8008bc8 <DMA_SetConfig+0x1d0>
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a36      	ldr	r2, [pc, #216]	@ (8008c1c <DMA_SetConfig+0x224>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d040      	beq.n	8008bc8 <DMA_SetConfig+0x1d0>
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a35      	ldr	r2, [pc, #212]	@ (8008c20 <DMA_SetConfig+0x228>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d03b      	beq.n	8008bc8 <DMA_SetConfig+0x1d0>
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4a33      	ldr	r2, [pc, #204]	@ (8008c24 <DMA_SetConfig+0x22c>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d036      	beq.n	8008bc8 <DMA_SetConfig+0x1d0>
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a32      	ldr	r2, [pc, #200]	@ (8008c28 <DMA_SetConfig+0x230>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d031      	beq.n	8008bc8 <DMA_SetConfig+0x1d0>
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	4a30      	ldr	r2, [pc, #192]	@ (8008c2c <DMA_SetConfig+0x234>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d02c      	beq.n	8008bc8 <DMA_SetConfig+0x1d0>
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	4a2f      	ldr	r2, [pc, #188]	@ (8008c30 <DMA_SetConfig+0x238>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d027      	beq.n	8008bc8 <DMA_SetConfig+0x1d0>
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	4a2d      	ldr	r2, [pc, #180]	@ (8008c34 <DMA_SetConfig+0x23c>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d022      	beq.n	8008bc8 <DMA_SetConfig+0x1d0>
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4a2c      	ldr	r2, [pc, #176]	@ (8008c38 <DMA_SetConfig+0x240>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d01d      	beq.n	8008bc8 <DMA_SetConfig+0x1d0>
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	4a2a      	ldr	r2, [pc, #168]	@ (8008c3c <DMA_SetConfig+0x244>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d018      	beq.n	8008bc8 <DMA_SetConfig+0x1d0>
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4a29      	ldr	r2, [pc, #164]	@ (8008c40 <DMA_SetConfig+0x248>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d013      	beq.n	8008bc8 <DMA_SetConfig+0x1d0>
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	4a27      	ldr	r2, [pc, #156]	@ (8008c44 <DMA_SetConfig+0x24c>)
 8008ba6:	4293      	cmp	r3, r2
 8008ba8:	d00e      	beq.n	8008bc8 <DMA_SetConfig+0x1d0>
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	4a26      	ldr	r2, [pc, #152]	@ (8008c48 <DMA_SetConfig+0x250>)
 8008bb0:	4293      	cmp	r3, r2
 8008bb2:	d009      	beq.n	8008bc8 <DMA_SetConfig+0x1d0>
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	4a24      	ldr	r2, [pc, #144]	@ (8008c4c <DMA_SetConfig+0x254>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d004      	beq.n	8008bc8 <DMA_SetConfig+0x1d0>
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	4a23      	ldr	r2, [pc, #140]	@ (8008c50 <DMA_SetConfig+0x258>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d101      	bne.n	8008bcc <DMA_SetConfig+0x1d4>
 8008bc8:	2301      	movs	r3, #1
 8008bca:	e000      	b.n	8008bce <DMA_SetConfig+0x1d6>
 8008bcc:	2300      	movs	r3, #0
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d059      	beq.n	8008c86 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bd6:	f003 031f 	and.w	r3, r3, #31
 8008bda:	223f      	movs	r2, #63	@ 0x3f
 8008bdc:	409a      	lsls	r2, r3
 8008bde:	697b      	ldr	r3, [r7, #20]
 8008be0:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	681a      	ldr	r2, [r3, #0]
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008bf0:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	683a      	ldr	r2, [r7, #0]
 8008bf8:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	689b      	ldr	r3, [r3, #8]
 8008bfe:	2b40      	cmp	r3, #64	@ 0x40
 8008c00:	d138      	bne.n	8008c74 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	687a      	ldr	r2, [r7, #4]
 8008c08:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	68ba      	ldr	r2, [r7, #8]
 8008c10:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008c12:	e086      	b.n	8008d22 <DMA_SetConfig+0x32a>
 8008c14:	40020010 	.word	0x40020010
 8008c18:	40020028 	.word	0x40020028
 8008c1c:	40020040 	.word	0x40020040
 8008c20:	40020058 	.word	0x40020058
 8008c24:	40020070 	.word	0x40020070
 8008c28:	40020088 	.word	0x40020088
 8008c2c:	400200a0 	.word	0x400200a0
 8008c30:	400200b8 	.word	0x400200b8
 8008c34:	40020410 	.word	0x40020410
 8008c38:	40020428 	.word	0x40020428
 8008c3c:	40020440 	.word	0x40020440
 8008c40:	40020458 	.word	0x40020458
 8008c44:	40020470 	.word	0x40020470
 8008c48:	40020488 	.word	0x40020488
 8008c4c:	400204a0 	.word	0x400204a0
 8008c50:	400204b8 	.word	0x400204b8
 8008c54:	58025408 	.word	0x58025408
 8008c58:	5802541c 	.word	0x5802541c
 8008c5c:	58025430 	.word	0x58025430
 8008c60:	58025444 	.word	0x58025444
 8008c64:	58025458 	.word	0x58025458
 8008c68:	5802546c 	.word	0x5802546c
 8008c6c:	58025480 	.word	0x58025480
 8008c70:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	68ba      	ldr	r2, [r7, #8]
 8008c7a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	687a      	ldr	r2, [r7, #4]
 8008c82:	60da      	str	r2, [r3, #12]
}
 8008c84:	e04d      	b.n	8008d22 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4a29      	ldr	r2, [pc, #164]	@ (8008d30 <DMA_SetConfig+0x338>)
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d022      	beq.n	8008cd6 <DMA_SetConfig+0x2de>
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a27      	ldr	r2, [pc, #156]	@ (8008d34 <DMA_SetConfig+0x33c>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d01d      	beq.n	8008cd6 <DMA_SetConfig+0x2de>
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4a26      	ldr	r2, [pc, #152]	@ (8008d38 <DMA_SetConfig+0x340>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d018      	beq.n	8008cd6 <DMA_SetConfig+0x2de>
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	4a24      	ldr	r2, [pc, #144]	@ (8008d3c <DMA_SetConfig+0x344>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d013      	beq.n	8008cd6 <DMA_SetConfig+0x2de>
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a23      	ldr	r2, [pc, #140]	@ (8008d40 <DMA_SetConfig+0x348>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d00e      	beq.n	8008cd6 <DMA_SetConfig+0x2de>
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4a21      	ldr	r2, [pc, #132]	@ (8008d44 <DMA_SetConfig+0x34c>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d009      	beq.n	8008cd6 <DMA_SetConfig+0x2de>
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4a20      	ldr	r2, [pc, #128]	@ (8008d48 <DMA_SetConfig+0x350>)
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	d004      	beq.n	8008cd6 <DMA_SetConfig+0x2de>
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4a1e      	ldr	r2, [pc, #120]	@ (8008d4c <DMA_SetConfig+0x354>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d101      	bne.n	8008cda <DMA_SetConfig+0x2e2>
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	e000      	b.n	8008cdc <DMA_SetConfig+0x2e4>
 8008cda:	2300      	movs	r3, #0
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d020      	beq.n	8008d22 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ce4:	f003 031f 	and.w	r3, r3, #31
 8008ce8:	2201      	movs	r2, #1
 8008cea:	409a      	lsls	r2, r3
 8008cec:	693b      	ldr	r3, [r7, #16]
 8008cee:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	683a      	ldr	r2, [r7, #0]
 8008cf6:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	689b      	ldr	r3, [r3, #8]
 8008cfc:	2b40      	cmp	r3, #64	@ 0x40
 8008cfe:	d108      	bne.n	8008d12 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	687a      	ldr	r2, [r7, #4]
 8008d06:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	68ba      	ldr	r2, [r7, #8]
 8008d0e:	60da      	str	r2, [r3, #12]
}
 8008d10:	e007      	b.n	8008d22 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	68ba      	ldr	r2, [r7, #8]
 8008d18:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	687a      	ldr	r2, [r7, #4]
 8008d20:	60da      	str	r2, [r3, #12]
}
 8008d22:	bf00      	nop
 8008d24:	371c      	adds	r7, #28
 8008d26:	46bd      	mov	sp, r7
 8008d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2c:	4770      	bx	lr
 8008d2e:	bf00      	nop
 8008d30:	58025408 	.word	0x58025408
 8008d34:	5802541c 	.word	0x5802541c
 8008d38:	58025430 	.word	0x58025430
 8008d3c:	58025444 	.word	0x58025444
 8008d40:	58025458 	.word	0x58025458
 8008d44:	5802546c 	.word	0x5802546c
 8008d48:	58025480 	.word	0x58025480
 8008d4c:	58025494 	.word	0x58025494

08008d50 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008d50:	b480      	push	{r7}
 8008d52:	b085      	sub	sp, #20
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4a42      	ldr	r2, [pc, #264]	@ (8008e68 <DMA_CalcBaseAndBitshift+0x118>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d04a      	beq.n	8008df8 <DMA_CalcBaseAndBitshift+0xa8>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a41      	ldr	r2, [pc, #260]	@ (8008e6c <DMA_CalcBaseAndBitshift+0x11c>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d045      	beq.n	8008df8 <DMA_CalcBaseAndBitshift+0xa8>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4a3f      	ldr	r2, [pc, #252]	@ (8008e70 <DMA_CalcBaseAndBitshift+0x120>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d040      	beq.n	8008df8 <DMA_CalcBaseAndBitshift+0xa8>
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	4a3e      	ldr	r2, [pc, #248]	@ (8008e74 <DMA_CalcBaseAndBitshift+0x124>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d03b      	beq.n	8008df8 <DMA_CalcBaseAndBitshift+0xa8>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4a3c      	ldr	r2, [pc, #240]	@ (8008e78 <DMA_CalcBaseAndBitshift+0x128>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d036      	beq.n	8008df8 <DMA_CalcBaseAndBitshift+0xa8>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4a3b      	ldr	r2, [pc, #236]	@ (8008e7c <DMA_CalcBaseAndBitshift+0x12c>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d031      	beq.n	8008df8 <DMA_CalcBaseAndBitshift+0xa8>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a39      	ldr	r2, [pc, #228]	@ (8008e80 <DMA_CalcBaseAndBitshift+0x130>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d02c      	beq.n	8008df8 <DMA_CalcBaseAndBitshift+0xa8>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4a38      	ldr	r2, [pc, #224]	@ (8008e84 <DMA_CalcBaseAndBitshift+0x134>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d027      	beq.n	8008df8 <DMA_CalcBaseAndBitshift+0xa8>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	4a36      	ldr	r2, [pc, #216]	@ (8008e88 <DMA_CalcBaseAndBitshift+0x138>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d022      	beq.n	8008df8 <DMA_CalcBaseAndBitshift+0xa8>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	4a35      	ldr	r2, [pc, #212]	@ (8008e8c <DMA_CalcBaseAndBitshift+0x13c>)
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d01d      	beq.n	8008df8 <DMA_CalcBaseAndBitshift+0xa8>
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4a33      	ldr	r2, [pc, #204]	@ (8008e90 <DMA_CalcBaseAndBitshift+0x140>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d018      	beq.n	8008df8 <DMA_CalcBaseAndBitshift+0xa8>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	4a32      	ldr	r2, [pc, #200]	@ (8008e94 <DMA_CalcBaseAndBitshift+0x144>)
 8008dcc:	4293      	cmp	r3, r2
 8008dce:	d013      	beq.n	8008df8 <DMA_CalcBaseAndBitshift+0xa8>
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a30      	ldr	r2, [pc, #192]	@ (8008e98 <DMA_CalcBaseAndBitshift+0x148>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d00e      	beq.n	8008df8 <DMA_CalcBaseAndBitshift+0xa8>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a2f      	ldr	r2, [pc, #188]	@ (8008e9c <DMA_CalcBaseAndBitshift+0x14c>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d009      	beq.n	8008df8 <DMA_CalcBaseAndBitshift+0xa8>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a2d      	ldr	r2, [pc, #180]	@ (8008ea0 <DMA_CalcBaseAndBitshift+0x150>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d004      	beq.n	8008df8 <DMA_CalcBaseAndBitshift+0xa8>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	4a2c      	ldr	r2, [pc, #176]	@ (8008ea4 <DMA_CalcBaseAndBitshift+0x154>)
 8008df4:	4293      	cmp	r3, r2
 8008df6:	d101      	bne.n	8008dfc <DMA_CalcBaseAndBitshift+0xac>
 8008df8:	2301      	movs	r3, #1
 8008dfa:	e000      	b.n	8008dfe <DMA_CalcBaseAndBitshift+0xae>
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d024      	beq.n	8008e4c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	b2db      	uxtb	r3, r3
 8008e08:	3b10      	subs	r3, #16
 8008e0a:	4a27      	ldr	r2, [pc, #156]	@ (8008ea8 <DMA_CalcBaseAndBitshift+0x158>)
 8008e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8008e10:	091b      	lsrs	r3, r3, #4
 8008e12:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	f003 0307 	and.w	r3, r3, #7
 8008e1a:	4a24      	ldr	r2, [pc, #144]	@ (8008eac <DMA_CalcBaseAndBitshift+0x15c>)
 8008e1c:	5cd3      	ldrb	r3, [r2, r3]
 8008e1e:	461a      	mov	r2, r3
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	2b03      	cmp	r3, #3
 8008e28:	d908      	bls.n	8008e3c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	461a      	mov	r2, r3
 8008e30:	4b1f      	ldr	r3, [pc, #124]	@ (8008eb0 <DMA_CalcBaseAndBitshift+0x160>)
 8008e32:	4013      	ands	r3, r2
 8008e34:	1d1a      	adds	r2, r3, #4
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	659a      	str	r2, [r3, #88]	@ 0x58
 8008e3a:	e00d      	b.n	8008e58 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	461a      	mov	r2, r3
 8008e42:	4b1b      	ldr	r3, [pc, #108]	@ (8008eb0 <DMA_CalcBaseAndBitshift+0x160>)
 8008e44:	4013      	ands	r3, r2
 8008e46:	687a      	ldr	r2, [r7, #4]
 8008e48:	6593      	str	r3, [r2, #88]	@ 0x58
 8008e4a:	e005      	b.n	8008e58 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	3714      	adds	r7, #20
 8008e60:	46bd      	mov	sp, r7
 8008e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e66:	4770      	bx	lr
 8008e68:	40020010 	.word	0x40020010
 8008e6c:	40020028 	.word	0x40020028
 8008e70:	40020040 	.word	0x40020040
 8008e74:	40020058 	.word	0x40020058
 8008e78:	40020070 	.word	0x40020070
 8008e7c:	40020088 	.word	0x40020088
 8008e80:	400200a0 	.word	0x400200a0
 8008e84:	400200b8 	.word	0x400200b8
 8008e88:	40020410 	.word	0x40020410
 8008e8c:	40020428 	.word	0x40020428
 8008e90:	40020440 	.word	0x40020440
 8008e94:	40020458 	.word	0x40020458
 8008e98:	40020470 	.word	0x40020470
 8008e9c:	40020488 	.word	0x40020488
 8008ea0:	400204a0 	.word	0x400204a0
 8008ea4:	400204b8 	.word	0x400204b8
 8008ea8:	aaaaaaab 	.word	0xaaaaaaab
 8008eac:	08016384 	.word	0x08016384
 8008eb0:	fffffc00 	.word	0xfffffc00

08008eb4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8008eb4:	b480      	push	{r7}
 8008eb6:	b085      	sub	sp, #20
 8008eb8:	af00      	add	r7, sp, #0
 8008eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	699b      	ldr	r3, [r3, #24]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d120      	bne.n	8008f0a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ecc:	2b03      	cmp	r3, #3
 8008ece:	d858      	bhi.n	8008f82 <DMA_CheckFifoParam+0xce>
 8008ed0:	a201      	add	r2, pc, #4	@ (adr r2, 8008ed8 <DMA_CheckFifoParam+0x24>)
 8008ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ed6:	bf00      	nop
 8008ed8:	08008ee9 	.word	0x08008ee9
 8008edc:	08008efb 	.word	0x08008efb
 8008ee0:	08008ee9 	.word	0x08008ee9
 8008ee4:	08008f83 	.word	0x08008f83
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d048      	beq.n	8008f86 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008ef8:	e045      	b.n	8008f86 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008efe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008f02:	d142      	bne.n	8008f8a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008f04:	2301      	movs	r3, #1
 8008f06:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008f08:	e03f      	b.n	8008f8a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	699b      	ldr	r3, [r3, #24]
 8008f0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f12:	d123      	bne.n	8008f5c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f18:	2b03      	cmp	r3, #3
 8008f1a:	d838      	bhi.n	8008f8e <DMA_CheckFifoParam+0xda>
 8008f1c:	a201      	add	r2, pc, #4	@ (adr r2, 8008f24 <DMA_CheckFifoParam+0x70>)
 8008f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f22:	bf00      	nop
 8008f24:	08008f35 	.word	0x08008f35
 8008f28:	08008f3b 	.word	0x08008f3b
 8008f2c:	08008f35 	.word	0x08008f35
 8008f30:	08008f4d 	.word	0x08008f4d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008f34:	2301      	movs	r3, #1
 8008f36:	73fb      	strb	r3, [r7, #15]
        break;
 8008f38:	e030      	b.n	8008f9c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f3e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d025      	beq.n	8008f92 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8008f46:	2301      	movs	r3, #1
 8008f48:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008f4a:	e022      	b.n	8008f92 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f50:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008f54:	d11f      	bne.n	8008f96 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8008f56:	2301      	movs	r3, #1
 8008f58:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008f5a:	e01c      	b.n	8008f96 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f60:	2b02      	cmp	r3, #2
 8008f62:	d902      	bls.n	8008f6a <DMA_CheckFifoParam+0xb6>
 8008f64:	2b03      	cmp	r3, #3
 8008f66:	d003      	beq.n	8008f70 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8008f68:	e018      	b.n	8008f9c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	73fb      	strb	r3, [r7, #15]
        break;
 8008f6e:	e015      	b.n	8008f9c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d00e      	beq.n	8008f9a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	73fb      	strb	r3, [r7, #15]
    break;
 8008f80:	e00b      	b.n	8008f9a <DMA_CheckFifoParam+0xe6>
        break;
 8008f82:	bf00      	nop
 8008f84:	e00a      	b.n	8008f9c <DMA_CheckFifoParam+0xe8>
        break;
 8008f86:	bf00      	nop
 8008f88:	e008      	b.n	8008f9c <DMA_CheckFifoParam+0xe8>
        break;
 8008f8a:	bf00      	nop
 8008f8c:	e006      	b.n	8008f9c <DMA_CheckFifoParam+0xe8>
        break;
 8008f8e:	bf00      	nop
 8008f90:	e004      	b.n	8008f9c <DMA_CheckFifoParam+0xe8>
        break;
 8008f92:	bf00      	nop
 8008f94:	e002      	b.n	8008f9c <DMA_CheckFifoParam+0xe8>
        break;
 8008f96:	bf00      	nop
 8008f98:	e000      	b.n	8008f9c <DMA_CheckFifoParam+0xe8>
    break;
 8008f9a:	bf00      	nop
    }
  }

  return status;
 8008f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	3714      	adds	r7, #20
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa8:	4770      	bx	lr
 8008faa:	bf00      	nop

08008fac <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008fac:	b480      	push	{r7}
 8008fae:	b085      	sub	sp, #20
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	4a38      	ldr	r2, [pc, #224]	@ (80090a0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d022      	beq.n	800900a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	4a36      	ldr	r2, [pc, #216]	@ (80090a4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d01d      	beq.n	800900a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	4a35      	ldr	r2, [pc, #212]	@ (80090a8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d018      	beq.n	800900a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	4a33      	ldr	r2, [pc, #204]	@ (80090ac <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8008fde:	4293      	cmp	r3, r2
 8008fe0:	d013      	beq.n	800900a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	4a32      	ldr	r2, [pc, #200]	@ (80090b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008fe8:	4293      	cmp	r3, r2
 8008fea:	d00e      	beq.n	800900a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4a30      	ldr	r2, [pc, #192]	@ (80090b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d009      	beq.n	800900a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	4a2f      	ldr	r2, [pc, #188]	@ (80090b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8008ffc:	4293      	cmp	r3, r2
 8008ffe:	d004      	beq.n	800900a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	4a2d      	ldr	r2, [pc, #180]	@ (80090bc <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8009006:	4293      	cmp	r3, r2
 8009008:	d101      	bne.n	800900e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800900a:	2301      	movs	r3, #1
 800900c:	e000      	b.n	8009010 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800900e:	2300      	movs	r3, #0
 8009010:	2b00      	cmp	r3, #0
 8009012:	d01a      	beq.n	800904a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	b2db      	uxtb	r3, r3
 800901a:	3b08      	subs	r3, #8
 800901c:	4a28      	ldr	r2, [pc, #160]	@ (80090c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800901e:	fba2 2303 	umull	r2, r3, r2, r3
 8009022:	091b      	lsrs	r3, r3, #4
 8009024:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8009026:	68fa      	ldr	r2, [r7, #12]
 8009028:	4b26      	ldr	r3, [pc, #152]	@ (80090c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800902a:	4413      	add	r3, r2
 800902c:	009b      	lsls	r3, r3, #2
 800902e:	461a      	mov	r2, r3
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	4a24      	ldr	r2, [pc, #144]	@ (80090c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8009038:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	f003 031f 	and.w	r3, r3, #31
 8009040:	2201      	movs	r2, #1
 8009042:	409a      	lsls	r2, r3
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8009048:	e024      	b.n	8009094 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	b2db      	uxtb	r3, r3
 8009050:	3b10      	subs	r3, #16
 8009052:	4a1e      	ldr	r2, [pc, #120]	@ (80090cc <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8009054:	fba2 2303 	umull	r2, r3, r2, r3
 8009058:	091b      	lsrs	r3, r3, #4
 800905a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	4a1c      	ldr	r2, [pc, #112]	@ (80090d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d806      	bhi.n	8009072 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	4a1b      	ldr	r2, [pc, #108]	@ (80090d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8009068:	4293      	cmp	r3, r2
 800906a:	d902      	bls.n	8009072 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	3308      	adds	r3, #8
 8009070:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8009072:	68fa      	ldr	r2, [r7, #12]
 8009074:	4b18      	ldr	r3, [pc, #96]	@ (80090d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8009076:	4413      	add	r3, r2
 8009078:	009b      	lsls	r3, r3, #2
 800907a:	461a      	mov	r2, r3
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	4a16      	ldr	r2, [pc, #88]	@ (80090dc <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8009084:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	f003 031f 	and.w	r3, r3, #31
 800908c:	2201      	movs	r2, #1
 800908e:	409a      	lsls	r2, r3
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009094:	bf00      	nop
 8009096:	3714      	adds	r7, #20
 8009098:	46bd      	mov	sp, r7
 800909a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909e:	4770      	bx	lr
 80090a0:	58025408 	.word	0x58025408
 80090a4:	5802541c 	.word	0x5802541c
 80090a8:	58025430 	.word	0x58025430
 80090ac:	58025444 	.word	0x58025444
 80090b0:	58025458 	.word	0x58025458
 80090b4:	5802546c 	.word	0x5802546c
 80090b8:	58025480 	.word	0x58025480
 80090bc:	58025494 	.word	0x58025494
 80090c0:	cccccccd 	.word	0xcccccccd
 80090c4:	16009600 	.word	0x16009600
 80090c8:	58025880 	.word	0x58025880
 80090cc:	aaaaaaab 	.word	0xaaaaaaab
 80090d0:	400204b8 	.word	0x400204b8
 80090d4:	4002040f 	.word	0x4002040f
 80090d8:	10008200 	.word	0x10008200
 80090dc:	40020880 	.word	0x40020880

080090e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80090e0:	b480      	push	{r7}
 80090e2:	b085      	sub	sp, #20
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	b2db      	uxtb	r3, r3
 80090ee:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d04a      	beq.n	800918c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2b08      	cmp	r3, #8
 80090fa:	d847      	bhi.n	800918c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	4a25      	ldr	r2, [pc, #148]	@ (8009198 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8009102:	4293      	cmp	r3, r2
 8009104:	d022      	beq.n	800914c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	4a24      	ldr	r2, [pc, #144]	@ (800919c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d01d      	beq.n	800914c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	4a22      	ldr	r2, [pc, #136]	@ (80091a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d018      	beq.n	800914c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	4a21      	ldr	r2, [pc, #132]	@ (80091a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8009120:	4293      	cmp	r3, r2
 8009122:	d013      	beq.n	800914c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	4a1f      	ldr	r2, [pc, #124]	@ (80091a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800912a:	4293      	cmp	r3, r2
 800912c:	d00e      	beq.n	800914c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	4a1e      	ldr	r2, [pc, #120]	@ (80091ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8009134:	4293      	cmp	r3, r2
 8009136:	d009      	beq.n	800914c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	4a1c      	ldr	r2, [pc, #112]	@ (80091b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d004      	beq.n	800914c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	4a1b      	ldr	r2, [pc, #108]	@ (80091b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8009148:	4293      	cmp	r3, r2
 800914a:	d101      	bne.n	8009150 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800914c:	2301      	movs	r3, #1
 800914e:	e000      	b.n	8009152 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8009150:	2300      	movs	r3, #0
 8009152:	2b00      	cmp	r3, #0
 8009154:	d00a      	beq.n	800916c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8009156:	68fa      	ldr	r2, [r7, #12]
 8009158:	4b17      	ldr	r3, [pc, #92]	@ (80091b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800915a:	4413      	add	r3, r2
 800915c:	009b      	lsls	r3, r3, #2
 800915e:	461a      	mov	r2, r3
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	4a15      	ldr	r2, [pc, #84]	@ (80091bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8009168:	671a      	str	r2, [r3, #112]	@ 0x70
 800916a:	e009      	b.n	8009180 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800916c:	68fa      	ldr	r2, [r7, #12]
 800916e:	4b14      	ldr	r3, [pc, #80]	@ (80091c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8009170:	4413      	add	r3, r2
 8009172:	009b      	lsls	r3, r3, #2
 8009174:	461a      	mov	r2, r3
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	4a11      	ldr	r2, [pc, #68]	@ (80091c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800917e:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	3b01      	subs	r3, #1
 8009184:	2201      	movs	r2, #1
 8009186:	409a      	lsls	r2, r3
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800918c:	bf00      	nop
 800918e:	3714      	adds	r7, #20
 8009190:	46bd      	mov	sp, r7
 8009192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009196:	4770      	bx	lr
 8009198:	58025408 	.word	0x58025408
 800919c:	5802541c 	.word	0x5802541c
 80091a0:	58025430 	.word	0x58025430
 80091a4:	58025444 	.word	0x58025444
 80091a8:	58025458 	.word	0x58025458
 80091ac:	5802546c 	.word	0x5802546c
 80091b0:	58025480 	.word	0x58025480
 80091b4:	58025494 	.word	0x58025494
 80091b8:	1600963f 	.word	0x1600963f
 80091bc:	58025940 	.word	0x58025940
 80091c0:	1000823f 	.word	0x1000823f
 80091c4:	40020940 	.word	0x40020940

080091c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b089      	sub	sp, #36	@ 0x24
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
 80091d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80091d2:	2300      	movs	r3, #0
 80091d4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80091d6:	4b89      	ldr	r3, [pc, #548]	@ (80093fc <HAL_GPIO_Init+0x234>)
 80091d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80091da:	e194      	b.n	8009506 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	681a      	ldr	r2, [r3, #0]
 80091e0:	2101      	movs	r1, #1
 80091e2:	69fb      	ldr	r3, [r7, #28]
 80091e4:	fa01 f303 	lsl.w	r3, r1, r3
 80091e8:	4013      	ands	r3, r2
 80091ea:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80091ec:	693b      	ldr	r3, [r7, #16]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	f000 8186 	beq.w	8009500 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	f003 0303 	and.w	r3, r3, #3
 80091fc:	2b01      	cmp	r3, #1
 80091fe:	d005      	beq.n	800920c <HAL_GPIO_Init+0x44>
 8009200:	683b      	ldr	r3, [r7, #0]
 8009202:	685b      	ldr	r3, [r3, #4]
 8009204:	f003 0303 	and.w	r3, r3, #3
 8009208:	2b02      	cmp	r3, #2
 800920a:	d130      	bne.n	800926e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	689b      	ldr	r3, [r3, #8]
 8009210:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8009212:	69fb      	ldr	r3, [r7, #28]
 8009214:	005b      	lsls	r3, r3, #1
 8009216:	2203      	movs	r2, #3
 8009218:	fa02 f303 	lsl.w	r3, r2, r3
 800921c:	43db      	mvns	r3, r3
 800921e:	69ba      	ldr	r2, [r7, #24]
 8009220:	4013      	ands	r3, r2
 8009222:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	68da      	ldr	r2, [r3, #12]
 8009228:	69fb      	ldr	r3, [r7, #28]
 800922a:	005b      	lsls	r3, r3, #1
 800922c:	fa02 f303 	lsl.w	r3, r2, r3
 8009230:	69ba      	ldr	r2, [r7, #24]
 8009232:	4313      	orrs	r3, r2
 8009234:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	69ba      	ldr	r2, [r7, #24]
 800923a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8009242:	2201      	movs	r2, #1
 8009244:	69fb      	ldr	r3, [r7, #28]
 8009246:	fa02 f303 	lsl.w	r3, r2, r3
 800924a:	43db      	mvns	r3, r3
 800924c:	69ba      	ldr	r2, [r7, #24]
 800924e:	4013      	ands	r3, r2
 8009250:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009252:	683b      	ldr	r3, [r7, #0]
 8009254:	685b      	ldr	r3, [r3, #4]
 8009256:	091b      	lsrs	r3, r3, #4
 8009258:	f003 0201 	and.w	r2, r3, #1
 800925c:	69fb      	ldr	r3, [r7, #28]
 800925e:	fa02 f303 	lsl.w	r3, r2, r3
 8009262:	69ba      	ldr	r2, [r7, #24]
 8009264:	4313      	orrs	r3, r2
 8009266:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	69ba      	ldr	r2, [r7, #24]
 800926c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	f003 0303 	and.w	r3, r3, #3
 8009276:	2b03      	cmp	r3, #3
 8009278:	d017      	beq.n	80092aa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	68db      	ldr	r3, [r3, #12]
 800927e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8009280:	69fb      	ldr	r3, [r7, #28]
 8009282:	005b      	lsls	r3, r3, #1
 8009284:	2203      	movs	r2, #3
 8009286:	fa02 f303 	lsl.w	r3, r2, r3
 800928a:	43db      	mvns	r3, r3
 800928c:	69ba      	ldr	r2, [r7, #24]
 800928e:	4013      	ands	r3, r2
 8009290:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	689a      	ldr	r2, [r3, #8]
 8009296:	69fb      	ldr	r3, [r7, #28]
 8009298:	005b      	lsls	r3, r3, #1
 800929a:	fa02 f303 	lsl.w	r3, r2, r3
 800929e:	69ba      	ldr	r2, [r7, #24]
 80092a0:	4313      	orrs	r3, r2
 80092a2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	69ba      	ldr	r2, [r7, #24]
 80092a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	685b      	ldr	r3, [r3, #4]
 80092ae:	f003 0303 	and.w	r3, r3, #3
 80092b2:	2b02      	cmp	r3, #2
 80092b4:	d123      	bne.n	80092fe <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80092b6:	69fb      	ldr	r3, [r7, #28]
 80092b8:	08da      	lsrs	r2, r3, #3
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	3208      	adds	r2, #8
 80092be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80092c4:	69fb      	ldr	r3, [r7, #28]
 80092c6:	f003 0307 	and.w	r3, r3, #7
 80092ca:	009b      	lsls	r3, r3, #2
 80092cc:	220f      	movs	r2, #15
 80092ce:	fa02 f303 	lsl.w	r3, r2, r3
 80092d2:	43db      	mvns	r3, r3
 80092d4:	69ba      	ldr	r2, [r7, #24]
 80092d6:	4013      	ands	r3, r2
 80092d8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	691a      	ldr	r2, [r3, #16]
 80092de:	69fb      	ldr	r3, [r7, #28]
 80092e0:	f003 0307 	and.w	r3, r3, #7
 80092e4:	009b      	lsls	r3, r3, #2
 80092e6:	fa02 f303 	lsl.w	r3, r2, r3
 80092ea:	69ba      	ldr	r2, [r7, #24]
 80092ec:	4313      	orrs	r3, r2
 80092ee:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80092f0:	69fb      	ldr	r3, [r7, #28]
 80092f2:	08da      	lsrs	r2, r3, #3
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	3208      	adds	r2, #8
 80092f8:	69b9      	ldr	r1, [r7, #24]
 80092fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009304:	69fb      	ldr	r3, [r7, #28]
 8009306:	005b      	lsls	r3, r3, #1
 8009308:	2203      	movs	r2, #3
 800930a:	fa02 f303 	lsl.w	r3, r2, r3
 800930e:	43db      	mvns	r3, r3
 8009310:	69ba      	ldr	r2, [r7, #24]
 8009312:	4013      	ands	r3, r2
 8009314:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	685b      	ldr	r3, [r3, #4]
 800931a:	f003 0203 	and.w	r2, r3, #3
 800931e:	69fb      	ldr	r3, [r7, #28]
 8009320:	005b      	lsls	r3, r3, #1
 8009322:	fa02 f303 	lsl.w	r3, r2, r3
 8009326:	69ba      	ldr	r2, [r7, #24]
 8009328:	4313      	orrs	r3, r2
 800932a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	69ba      	ldr	r2, [r7, #24]
 8009330:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	685b      	ldr	r3, [r3, #4]
 8009336:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800933a:	2b00      	cmp	r3, #0
 800933c:	f000 80e0 	beq.w	8009500 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009340:	4b2f      	ldr	r3, [pc, #188]	@ (8009400 <HAL_GPIO_Init+0x238>)
 8009342:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009346:	4a2e      	ldr	r2, [pc, #184]	@ (8009400 <HAL_GPIO_Init+0x238>)
 8009348:	f043 0302 	orr.w	r3, r3, #2
 800934c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8009350:	4b2b      	ldr	r3, [pc, #172]	@ (8009400 <HAL_GPIO_Init+0x238>)
 8009352:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009356:	f003 0302 	and.w	r3, r3, #2
 800935a:	60fb      	str	r3, [r7, #12]
 800935c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800935e:	4a29      	ldr	r2, [pc, #164]	@ (8009404 <HAL_GPIO_Init+0x23c>)
 8009360:	69fb      	ldr	r3, [r7, #28]
 8009362:	089b      	lsrs	r3, r3, #2
 8009364:	3302      	adds	r3, #2
 8009366:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800936a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800936c:	69fb      	ldr	r3, [r7, #28]
 800936e:	f003 0303 	and.w	r3, r3, #3
 8009372:	009b      	lsls	r3, r3, #2
 8009374:	220f      	movs	r2, #15
 8009376:	fa02 f303 	lsl.w	r3, r2, r3
 800937a:	43db      	mvns	r3, r3
 800937c:	69ba      	ldr	r2, [r7, #24]
 800937e:	4013      	ands	r3, r2
 8009380:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	4a20      	ldr	r2, [pc, #128]	@ (8009408 <HAL_GPIO_Init+0x240>)
 8009386:	4293      	cmp	r3, r2
 8009388:	d052      	beq.n	8009430 <HAL_GPIO_Init+0x268>
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	4a1f      	ldr	r2, [pc, #124]	@ (800940c <HAL_GPIO_Init+0x244>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d031      	beq.n	80093f6 <HAL_GPIO_Init+0x22e>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	4a1e      	ldr	r2, [pc, #120]	@ (8009410 <HAL_GPIO_Init+0x248>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d02b      	beq.n	80093f2 <HAL_GPIO_Init+0x22a>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	4a1d      	ldr	r2, [pc, #116]	@ (8009414 <HAL_GPIO_Init+0x24c>)
 800939e:	4293      	cmp	r3, r2
 80093a0:	d025      	beq.n	80093ee <HAL_GPIO_Init+0x226>
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	4a1c      	ldr	r2, [pc, #112]	@ (8009418 <HAL_GPIO_Init+0x250>)
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d01f      	beq.n	80093ea <HAL_GPIO_Init+0x222>
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	4a1b      	ldr	r2, [pc, #108]	@ (800941c <HAL_GPIO_Init+0x254>)
 80093ae:	4293      	cmp	r3, r2
 80093b0:	d019      	beq.n	80093e6 <HAL_GPIO_Init+0x21e>
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	4a1a      	ldr	r2, [pc, #104]	@ (8009420 <HAL_GPIO_Init+0x258>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d013      	beq.n	80093e2 <HAL_GPIO_Init+0x21a>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	4a19      	ldr	r2, [pc, #100]	@ (8009424 <HAL_GPIO_Init+0x25c>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d00d      	beq.n	80093de <HAL_GPIO_Init+0x216>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	4a18      	ldr	r2, [pc, #96]	@ (8009428 <HAL_GPIO_Init+0x260>)
 80093c6:	4293      	cmp	r3, r2
 80093c8:	d007      	beq.n	80093da <HAL_GPIO_Init+0x212>
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	4a17      	ldr	r2, [pc, #92]	@ (800942c <HAL_GPIO_Init+0x264>)
 80093ce:	4293      	cmp	r3, r2
 80093d0:	d101      	bne.n	80093d6 <HAL_GPIO_Init+0x20e>
 80093d2:	2309      	movs	r3, #9
 80093d4:	e02d      	b.n	8009432 <HAL_GPIO_Init+0x26a>
 80093d6:	230a      	movs	r3, #10
 80093d8:	e02b      	b.n	8009432 <HAL_GPIO_Init+0x26a>
 80093da:	2308      	movs	r3, #8
 80093dc:	e029      	b.n	8009432 <HAL_GPIO_Init+0x26a>
 80093de:	2307      	movs	r3, #7
 80093e0:	e027      	b.n	8009432 <HAL_GPIO_Init+0x26a>
 80093e2:	2306      	movs	r3, #6
 80093e4:	e025      	b.n	8009432 <HAL_GPIO_Init+0x26a>
 80093e6:	2305      	movs	r3, #5
 80093e8:	e023      	b.n	8009432 <HAL_GPIO_Init+0x26a>
 80093ea:	2304      	movs	r3, #4
 80093ec:	e021      	b.n	8009432 <HAL_GPIO_Init+0x26a>
 80093ee:	2303      	movs	r3, #3
 80093f0:	e01f      	b.n	8009432 <HAL_GPIO_Init+0x26a>
 80093f2:	2302      	movs	r3, #2
 80093f4:	e01d      	b.n	8009432 <HAL_GPIO_Init+0x26a>
 80093f6:	2301      	movs	r3, #1
 80093f8:	e01b      	b.n	8009432 <HAL_GPIO_Init+0x26a>
 80093fa:	bf00      	nop
 80093fc:	58000080 	.word	0x58000080
 8009400:	58024400 	.word	0x58024400
 8009404:	58000400 	.word	0x58000400
 8009408:	58020000 	.word	0x58020000
 800940c:	58020400 	.word	0x58020400
 8009410:	58020800 	.word	0x58020800
 8009414:	58020c00 	.word	0x58020c00
 8009418:	58021000 	.word	0x58021000
 800941c:	58021400 	.word	0x58021400
 8009420:	58021800 	.word	0x58021800
 8009424:	58021c00 	.word	0x58021c00
 8009428:	58022000 	.word	0x58022000
 800942c:	58022400 	.word	0x58022400
 8009430:	2300      	movs	r3, #0
 8009432:	69fa      	ldr	r2, [r7, #28]
 8009434:	f002 0203 	and.w	r2, r2, #3
 8009438:	0092      	lsls	r2, r2, #2
 800943a:	4093      	lsls	r3, r2
 800943c:	69ba      	ldr	r2, [r7, #24]
 800943e:	4313      	orrs	r3, r2
 8009440:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009442:	4938      	ldr	r1, [pc, #224]	@ (8009524 <HAL_GPIO_Init+0x35c>)
 8009444:	69fb      	ldr	r3, [r7, #28]
 8009446:	089b      	lsrs	r3, r3, #2
 8009448:	3302      	adds	r3, #2
 800944a:	69ba      	ldr	r2, [r7, #24]
 800944c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009450:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009458:	693b      	ldr	r3, [r7, #16]
 800945a:	43db      	mvns	r3, r3
 800945c:	69ba      	ldr	r2, [r7, #24]
 800945e:	4013      	ands	r3, r2
 8009460:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	685b      	ldr	r3, [r3, #4]
 8009466:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800946a:	2b00      	cmp	r3, #0
 800946c:	d003      	beq.n	8009476 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800946e:	69ba      	ldr	r2, [r7, #24]
 8009470:	693b      	ldr	r3, [r7, #16]
 8009472:	4313      	orrs	r3, r2
 8009474:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8009476:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800947a:	69bb      	ldr	r3, [r7, #24]
 800947c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800947e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009482:	685b      	ldr	r3, [r3, #4]
 8009484:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009486:	693b      	ldr	r3, [r7, #16]
 8009488:	43db      	mvns	r3, r3
 800948a:	69ba      	ldr	r2, [r7, #24]
 800948c:	4013      	ands	r3, r2
 800948e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	685b      	ldr	r3, [r3, #4]
 8009494:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009498:	2b00      	cmp	r3, #0
 800949a:	d003      	beq.n	80094a4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800949c:	69ba      	ldr	r2, [r7, #24]
 800949e:	693b      	ldr	r3, [r7, #16]
 80094a0:	4313      	orrs	r3, r2
 80094a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80094a4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80094a8:	69bb      	ldr	r3, [r7, #24]
 80094aa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80094ac:	697b      	ldr	r3, [r7, #20]
 80094ae:	685b      	ldr	r3, [r3, #4]
 80094b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	43db      	mvns	r3, r3
 80094b6:	69ba      	ldr	r2, [r7, #24]
 80094b8:	4013      	ands	r3, r2
 80094ba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	685b      	ldr	r3, [r3, #4]
 80094c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d003      	beq.n	80094d0 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80094c8:	69ba      	ldr	r2, [r7, #24]
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	4313      	orrs	r3, r2
 80094ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80094d0:	697b      	ldr	r3, [r7, #20]
 80094d2:	69ba      	ldr	r2, [r7, #24]
 80094d4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80094d6:	697b      	ldr	r3, [r7, #20]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80094dc:	693b      	ldr	r3, [r7, #16]
 80094de:	43db      	mvns	r3, r3
 80094e0:	69ba      	ldr	r2, [r7, #24]
 80094e2:	4013      	ands	r3, r2
 80094e4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	685b      	ldr	r3, [r3, #4]
 80094ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d003      	beq.n	80094fa <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80094f2:	69ba      	ldr	r2, [r7, #24]
 80094f4:	693b      	ldr	r3, [r7, #16]
 80094f6:	4313      	orrs	r3, r2
 80094f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	69ba      	ldr	r2, [r7, #24]
 80094fe:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8009500:	69fb      	ldr	r3, [r7, #28]
 8009502:	3301      	adds	r3, #1
 8009504:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	681a      	ldr	r2, [r3, #0]
 800950a:	69fb      	ldr	r3, [r7, #28]
 800950c:	fa22 f303 	lsr.w	r3, r2, r3
 8009510:	2b00      	cmp	r3, #0
 8009512:	f47f ae63 	bne.w	80091dc <HAL_GPIO_Init+0x14>
  }
}
 8009516:	bf00      	nop
 8009518:	bf00      	nop
 800951a:	3724      	adds	r7, #36	@ 0x24
 800951c:	46bd      	mov	sp, r7
 800951e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009522:	4770      	bx	lr
 8009524:	58000400 	.word	0x58000400

08009528 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009528:	b480      	push	{r7}
 800952a:	b083      	sub	sp, #12
 800952c:	af00      	add	r7, sp, #0
 800952e:	6078      	str	r0, [r7, #4]
 8009530:	460b      	mov	r3, r1
 8009532:	807b      	strh	r3, [r7, #2]
 8009534:	4613      	mov	r3, r2
 8009536:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009538:	787b      	ldrb	r3, [r7, #1]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d003      	beq.n	8009546 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800953e:	887a      	ldrh	r2, [r7, #2]
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8009544:	e003      	b.n	800954e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8009546:	887b      	ldrh	r3, [r7, #2]
 8009548:	041a      	lsls	r2, r3, #16
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	619a      	str	r2, [r3, #24]
}
 800954e:	bf00      	nop
 8009550:	370c      	adds	r7, #12
 8009552:	46bd      	mov	sp, r7
 8009554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009558:	4770      	bx	lr

0800955a <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800955a:	b580      	push	{r7, lr}
 800955c:	b082      	sub	sp, #8
 800955e:	af00      	add	r7, sp, #0
 8009560:	4603      	mov	r3, r0
 8009562:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8009564:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009568:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800956c:	88fb      	ldrh	r3, [r7, #6]
 800956e:	4013      	ands	r3, r2
 8009570:	2b00      	cmp	r3, #0
 8009572:	d008      	beq.n	8009586 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009574:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009578:	88fb      	ldrh	r3, [r7, #6]
 800957a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800957e:	88fb      	ldrh	r3, [r7, #6]
 8009580:	4618      	mov	r0, r3
 8009582:	f7f8 f8bd 	bl	8001700 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8009586:	bf00      	nop
 8009588:	3708      	adds	r7, #8
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}
	...

08009590 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b082      	sub	sp, #8
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	2b00      	cmp	r3, #0
 800959c:	d101      	bne.n	80095a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800959e:	2301      	movs	r3, #1
 80095a0:	e08b      	b.n	80096ba <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80095a8:	b2db      	uxtb	r3, r3
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d106      	bne.n	80095bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2200      	movs	r2, #0
 80095b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	f7fa fadc 	bl	8003b74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2224      	movs	r2, #36	@ 0x24
 80095c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	f022 0201 	bic.w	r2, r2, #1
 80095d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	685a      	ldr	r2, [r3, #4]
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80095e0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	689a      	ldr	r2, [r3, #8]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80095f0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	68db      	ldr	r3, [r3, #12]
 80095f6:	2b01      	cmp	r3, #1
 80095f8:	d107      	bne.n	800960a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	689a      	ldr	r2, [r3, #8]
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009606:	609a      	str	r2, [r3, #8]
 8009608:	e006      	b.n	8009618 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	689a      	ldr	r2, [r3, #8]
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009616:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	68db      	ldr	r3, [r3, #12]
 800961c:	2b02      	cmp	r3, #2
 800961e:	d108      	bne.n	8009632 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	685a      	ldr	r2, [r3, #4]
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800962e:	605a      	str	r2, [r3, #4]
 8009630:	e007      	b.n	8009642 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	685a      	ldr	r2, [r3, #4]
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009640:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	6859      	ldr	r1, [r3, #4]
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681a      	ldr	r2, [r3, #0]
 800964c:	4b1d      	ldr	r3, [pc, #116]	@ (80096c4 <HAL_I2C_Init+0x134>)
 800964e:	430b      	orrs	r3, r1
 8009650:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	68da      	ldr	r2, [r3, #12]
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009660:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	691a      	ldr	r2, [r3, #16]
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	695b      	ldr	r3, [r3, #20]
 800966a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	699b      	ldr	r3, [r3, #24]
 8009672:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	430a      	orrs	r2, r1
 800967a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	69d9      	ldr	r1, [r3, #28]
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	6a1a      	ldr	r2, [r3, #32]
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	430a      	orrs	r2, r1
 800968a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	681a      	ldr	r2, [r3, #0]
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f042 0201 	orr.w	r2, r2, #1
 800969a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2200      	movs	r2, #0
 80096a0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2220      	movs	r2, #32
 80096a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2200      	movs	r2, #0
 80096ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2200      	movs	r2, #0
 80096b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80096b8:	2300      	movs	r3, #0
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3708      	adds	r7, #8
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}
 80096c2:	bf00      	nop
 80096c4:	02008000 	.word	0x02008000

080096c8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b088      	sub	sp, #32
 80096cc:	af02      	add	r7, sp, #8
 80096ce:	60f8      	str	r0, [r7, #12]
 80096d0:	4608      	mov	r0, r1
 80096d2:	4611      	mov	r1, r2
 80096d4:	461a      	mov	r2, r3
 80096d6:	4603      	mov	r3, r0
 80096d8:	817b      	strh	r3, [r7, #10]
 80096da:	460b      	mov	r3, r1
 80096dc:	813b      	strh	r3, [r7, #8]
 80096de:	4613      	mov	r3, r2
 80096e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80096e8:	b2db      	uxtb	r3, r3
 80096ea:	2b20      	cmp	r3, #32
 80096ec:	f040 80f9 	bne.w	80098e2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80096f0:	6a3b      	ldr	r3, [r7, #32]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d002      	beq.n	80096fc <HAL_I2C_Mem_Write+0x34>
 80096f6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d105      	bne.n	8009708 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009702:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009704:	2301      	movs	r3, #1
 8009706:	e0ed      	b.n	80098e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800970e:	2b01      	cmp	r3, #1
 8009710:	d101      	bne.n	8009716 <HAL_I2C_Mem_Write+0x4e>
 8009712:	2302      	movs	r3, #2
 8009714:	e0e6      	b.n	80098e4 <HAL_I2C_Mem_Write+0x21c>
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	2201      	movs	r2, #1
 800971a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800971e:	f7fb fa55 	bl	8004bcc <HAL_GetTick>
 8009722:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009724:	697b      	ldr	r3, [r7, #20]
 8009726:	9300      	str	r3, [sp, #0]
 8009728:	2319      	movs	r3, #25
 800972a:	2201      	movs	r2, #1
 800972c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009730:	68f8      	ldr	r0, [r7, #12]
 8009732:	f000 fac3 	bl	8009cbc <I2C_WaitOnFlagUntilTimeout>
 8009736:	4603      	mov	r3, r0
 8009738:	2b00      	cmp	r3, #0
 800973a:	d001      	beq.n	8009740 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800973c:	2301      	movs	r3, #1
 800973e:	e0d1      	b.n	80098e4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	2221      	movs	r2, #33	@ 0x21
 8009744:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2240      	movs	r2, #64	@ 0x40
 800974c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	2200      	movs	r2, #0
 8009754:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	6a3a      	ldr	r2, [r7, #32]
 800975a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009760:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	2200      	movs	r2, #0
 8009766:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009768:	88f8      	ldrh	r0, [r7, #6]
 800976a:	893a      	ldrh	r2, [r7, #8]
 800976c:	8979      	ldrh	r1, [r7, #10]
 800976e:	697b      	ldr	r3, [r7, #20]
 8009770:	9301      	str	r3, [sp, #4]
 8009772:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009774:	9300      	str	r3, [sp, #0]
 8009776:	4603      	mov	r3, r0
 8009778:	68f8      	ldr	r0, [r7, #12]
 800977a:	f000 f9d3 	bl	8009b24 <I2C_RequestMemoryWrite>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d005      	beq.n	8009790 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	2200      	movs	r2, #0
 8009788:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800978c:	2301      	movs	r3, #1
 800978e:	e0a9      	b.n	80098e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009794:	b29b      	uxth	r3, r3
 8009796:	2bff      	cmp	r3, #255	@ 0xff
 8009798:	d90e      	bls.n	80097b8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	22ff      	movs	r2, #255	@ 0xff
 800979e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097a4:	b2da      	uxtb	r2, r3
 80097a6:	8979      	ldrh	r1, [r7, #10]
 80097a8:	2300      	movs	r3, #0
 80097aa:	9300      	str	r3, [sp, #0]
 80097ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80097b0:	68f8      	ldr	r0, [r7, #12]
 80097b2:	f000 fc47 	bl	800a044 <I2C_TransferConfig>
 80097b6:	e00f      	b.n	80097d8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80097bc:	b29a      	uxth	r2, r3
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80097c6:	b2da      	uxtb	r2, r3
 80097c8:	8979      	ldrh	r1, [r7, #10]
 80097ca:	2300      	movs	r3, #0
 80097cc:	9300      	str	r3, [sp, #0]
 80097ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80097d2:	68f8      	ldr	r0, [r7, #12]
 80097d4:	f000 fc36 	bl	800a044 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80097d8:	697a      	ldr	r2, [r7, #20]
 80097da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80097dc:	68f8      	ldr	r0, [r7, #12]
 80097de:	f000 fac6 	bl	8009d6e <I2C_WaitOnTXISFlagUntilTimeout>
 80097e2:	4603      	mov	r3, r0
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d001      	beq.n	80097ec <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80097e8:	2301      	movs	r3, #1
 80097ea:	e07b      	b.n	80098e4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097f0:	781a      	ldrb	r2, [r3, #0]
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097fc:	1c5a      	adds	r2, r3, #1
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009806:	b29b      	uxth	r3, r3
 8009808:	3b01      	subs	r3, #1
 800980a:	b29a      	uxth	r2, r3
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009814:	3b01      	subs	r3, #1
 8009816:	b29a      	uxth	r2, r3
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009820:	b29b      	uxth	r3, r3
 8009822:	2b00      	cmp	r3, #0
 8009824:	d034      	beq.n	8009890 <HAL_I2C_Mem_Write+0x1c8>
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800982a:	2b00      	cmp	r3, #0
 800982c:	d130      	bne.n	8009890 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800982e:	697b      	ldr	r3, [r7, #20]
 8009830:	9300      	str	r3, [sp, #0]
 8009832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009834:	2200      	movs	r2, #0
 8009836:	2180      	movs	r1, #128	@ 0x80
 8009838:	68f8      	ldr	r0, [r7, #12]
 800983a:	f000 fa3f 	bl	8009cbc <I2C_WaitOnFlagUntilTimeout>
 800983e:	4603      	mov	r3, r0
 8009840:	2b00      	cmp	r3, #0
 8009842:	d001      	beq.n	8009848 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009844:	2301      	movs	r3, #1
 8009846:	e04d      	b.n	80098e4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800984c:	b29b      	uxth	r3, r3
 800984e:	2bff      	cmp	r3, #255	@ 0xff
 8009850:	d90e      	bls.n	8009870 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	22ff      	movs	r2, #255	@ 0xff
 8009856:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800985c:	b2da      	uxtb	r2, r3
 800985e:	8979      	ldrh	r1, [r7, #10]
 8009860:	2300      	movs	r3, #0
 8009862:	9300      	str	r3, [sp, #0]
 8009864:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009868:	68f8      	ldr	r0, [r7, #12]
 800986a:	f000 fbeb 	bl	800a044 <I2C_TransferConfig>
 800986e:	e00f      	b.n	8009890 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009874:	b29a      	uxth	r2, r3
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800987e:	b2da      	uxtb	r2, r3
 8009880:	8979      	ldrh	r1, [r7, #10]
 8009882:	2300      	movs	r3, #0
 8009884:	9300      	str	r3, [sp, #0]
 8009886:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800988a:	68f8      	ldr	r0, [r7, #12]
 800988c:	f000 fbda 	bl	800a044 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009894:	b29b      	uxth	r3, r3
 8009896:	2b00      	cmp	r3, #0
 8009898:	d19e      	bne.n	80097d8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800989a:	697a      	ldr	r2, [r7, #20]
 800989c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800989e:	68f8      	ldr	r0, [r7, #12]
 80098a0:	f000 faac 	bl	8009dfc <I2C_WaitOnSTOPFlagUntilTimeout>
 80098a4:	4603      	mov	r3, r0
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d001      	beq.n	80098ae <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80098aa:	2301      	movs	r3, #1
 80098ac:	e01a      	b.n	80098e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	2220      	movs	r2, #32
 80098b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	6859      	ldr	r1, [r3, #4]
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	681a      	ldr	r2, [r3, #0]
 80098c0:	4b0a      	ldr	r3, [pc, #40]	@ (80098ec <HAL_I2C_Mem_Write+0x224>)
 80098c2:	400b      	ands	r3, r1
 80098c4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	2220      	movs	r2, #32
 80098ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	2200      	movs	r2, #0
 80098d2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	2200      	movs	r2, #0
 80098da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80098de:	2300      	movs	r3, #0
 80098e0:	e000      	b.n	80098e4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80098e2:	2302      	movs	r3, #2
  }
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3718      	adds	r7, #24
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}
 80098ec:	fe00e800 	.word	0xfe00e800

080098f0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b088      	sub	sp, #32
 80098f4:	af02      	add	r7, sp, #8
 80098f6:	60f8      	str	r0, [r7, #12]
 80098f8:	4608      	mov	r0, r1
 80098fa:	4611      	mov	r1, r2
 80098fc:	461a      	mov	r2, r3
 80098fe:	4603      	mov	r3, r0
 8009900:	817b      	strh	r3, [r7, #10]
 8009902:	460b      	mov	r3, r1
 8009904:	813b      	strh	r3, [r7, #8]
 8009906:	4613      	mov	r3, r2
 8009908:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009910:	b2db      	uxtb	r3, r3
 8009912:	2b20      	cmp	r3, #32
 8009914:	f040 80fd 	bne.w	8009b12 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009918:	6a3b      	ldr	r3, [r7, #32]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d002      	beq.n	8009924 <HAL_I2C_Mem_Read+0x34>
 800991e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009920:	2b00      	cmp	r3, #0
 8009922:	d105      	bne.n	8009930 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800992a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800992c:	2301      	movs	r3, #1
 800992e:	e0f1      	b.n	8009b14 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009936:	2b01      	cmp	r3, #1
 8009938:	d101      	bne.n	800993e <HAL_I2C_Mem_Read+0x4e>
 800993a:	2302      	movs	r3, #2
 800993c:	e0ea      	b.n	8009b14 <HAL_I2C_Mem_Read+0x224>
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	2201      	movs	r2, #1
 8009942:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009946:	f7fb f941 	bl	8004bcc <HAL_GetTick>
 800994a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800994c:	697b      	ldr	r3, [r7, #20]
 800994e:	9300      	str	r3, [sp, #0]
 8009950:	2319      	movs	r3, #25
 8009952:	2201      	movs	r2, #1
 8009954:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009958:	68f8      	ldr	r0, [r7, #12]
 800995a:	f000 f9af 	bl	8009cbc <I2C_WaitOnFlagUntilTimeout>
 800995e:	4603      	mov	r3, r0
 8009960:	2b00      	cmp	r3, #0
 8009962:	d001      	beq.n	8009968 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009964:	2301      	movs	r3, #1
 8009966:	e0d5      	b.n	8009b14 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	2222      	movs	r2, #34	@ 0x22
 800996c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	2240      	movs	r2, #64	@ 0x40
 8009974:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	2200      	movs	r2, #0
 800997c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	6a3a      	ldr	r2, [r7, #32]
 8009982:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009988:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	2200      	movs	r2, #0
 800998e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009990:	88f8      	ldrh	r0, [r7, #6]
 8009992:	893a      	ldrh	r2, [r7, #8]
 8009994:	8979      	ldrh	r1, [r7, #10]
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	9301      	str	r3, [sp, #4]
 800999a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800999c:	9300      	str	r3, [sp, #0]
 800999e:	4603      	mov	r3, r0
 80099a0:	68f8      	ldr	r0, [r7, #12]
 80099a2:	f000 f913 	bl	8009bcc <I2C_RequestMemoryRead>
 80099a6:	4603      	mov	r3, r0
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d005      	beq.n	80099b8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	2200      	movs	r2, #0
 80099b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80099b4:	2301      	movs	r3, #1
 80099b6:	e0ad      	b.n	8009b14 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099bc:	b29b      	uxth	r3, r3
 80099be:	2bff      	cmp	r3, #255	@ 0xff
 80099c0:	d90e      	bls.n	80099e0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	22ff      	movs	r2, #255	@ 0xff
 80099c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099cc:	b2da      	uxtb	r2, r3
 80099ce:	8979      	ldrh	r1, [r7, #10]
 80099d0:	4b52      	ldr	r3, [pc, #328]	@ (8009b1c <HAL_I2C_Mem_Read+0x22c>)
 80099d2:	9300      	str	r3, [sp, #0]
 80099d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80099d8:	68f8      	ldr	r0, [r7, #12]
 80099da:	f000 fb33 	bl	800a044 <I2C_TransferConfig>
 80099de:	e00f      	b.n	8009a00 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80099e4:	b29a      	uxth	r2, r3
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80099ee:	b2da      	uxtb	r2, r3
 80099f0:	8979      	ldrh	r1, [r7, #10]
 80099f2:	4b4a      	ldr	r3, [pc, #296]	@ (8009b1c <HAL_I2C_Mem_Read+0x22c>)
 80099f4:	9300      	str	r3, [sp, #0]
 80099f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80099fa:	68f8      	ldr	r0, [r7, #12]
 80099fc:	f000 fb22 	bl	800a044 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009a00:	697b      	ldr	r3, [r7, #20]
 8009a02:	9300      	str	r3, [sp, #0]
 8009a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a06:	2200      	movs	r2, #0
 8009a08:	2104      	movs	r1, #4
 8009a0a:	68f8      	ldr	r0, [r7, #12]
 8009a0c:	f000 f956 	bl	8009cbc <I2C_WaitOnFlagUntilTimeout>
 8009a10:	4603      	mov	r3, r0
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d001      	beq.n	8009a1a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8009a16:	2301      	movs	r3, #1
 8009a18:	e07c      	b.n	8009b14 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a24:	b2d2      	uxtb	r2, r2
 8009a26:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a2c:	1c5a      	adds	r2, r3, #1
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a36:	3b01      	subs	r3, #1
 8009a38:	b29a      	uxth	r2, r3
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a42:	b29b      	uxth	r3, r3
 8009a44:	3b01      	subs	r3, #1
 8009a46:	b29a      	uxth	r2, r3
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a50:	b29b      	uxth	r3, r3
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d034      	beq.n	8009ac0 <HAL_I2C_Mem_Read+0x1d0>
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d130      	bne.n	8009ac0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009a5e:	697b      	ldr	r3, [r7, #20]
 8009a60:	9300      	str	r3, [sp, #0]
 8009a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a64:	2200      	movs	r2, #0
 8009a66:	2180      	movs	r1, #128	@ 0x80
 8009a68:	68f8      	ldr	r0, [r7, #12]
 8009a6a:	f000 f927 	bl	8009cbc <I2C_WaitOnFlagUntilTimeout>
 8009a6e:	4603      	mov	r3, r0
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d001      	beq.n	8009a78 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009a74:	2301      	movs	r3, #1
 8009a76:	e04d      	b.n	8009b14 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009a7c:	b29b      	uxth	r3, r3
 8009a7e:	2bff      	cmp	r3, #255	@ 0xff
 8009a80:	d90e      	bls.n	8009aa0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	22ff      	movs	r2, #255	@ 0xff
 8009a86:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009a8c:	b2da      	uxtb	r2, r3
 8009a8e:	8979      	ldrh	r1, [r7, #10]
 8009a90:	2300      	movs	r3, #0
 8009a92:	9300      	str	r3, [sp, #0]
 8009a94:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009a98:	68f8      	ldr	r0, [r7, #12]
 8009a9a:	f000 fad3 	bl	800a044 <I2C_TransferConfig>
 8009a9e:	e00f      	b.n	8009ac0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009aa4:	b29a      	uxth	r2, r3
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009aae:	b2da      	uxtb	r2, r3
 8009ab0:	8979      	ldrh	r1, [r7, #10]
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	9300      	str	r3, [sp, #0]
 8009ab6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009aba:	68f8      	ldr	r0, [r7, #12]
 8009abc:	f000 fac2 	bl	800a044 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ac4:	b29b      	uxth	r3, r3
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d19a      	bne.n	8009a00 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009aca:	697a      	ldr	r2, [r7, #20]
 8009acc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ace:	68f8      	ldr	r0, [r7, #12]
 8009ad0:	f000 f994 	bl	8009dfc <I2C_WaitOnSTOPFlagUntilTimeout>
 8009ad4:	4603      	mov	r3, r0
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d001      	beq.n	8009ade <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8009ada:	2301      	movs	r3, #1
 8009adc:	e01a      	b.n	8009b14 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	2220      	movs	r2, #32
 8009ae4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	6859      	ldr	r1, [r3, #4]
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681a      	ldr	r2, [r3, #0]
 8009af0:	4b0b      	ldr	r3, [pc, #44]	@ (8009b20 <HAL_I2C_Mem_Read+0x230>)
 8009af2:	400b      	ands	r3, r1
 8009af4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	2220      	movs	r2, #32
 8009afa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	2200      	movs	r2, #0
 8009b02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	2200      	movs	r2, #0
 8009b0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	e000      	b.n	8009b14 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8009b12:	2302      	movs	r3, #2
  }
}
 8009b14:	4618      	mov	r0, r3
 8009b16:	3718      	adds	r7, #24
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	bd80      	pop	{r7, pc}
 8009b1c:	80002400 	.word	0x80002400
 8009b20:	fe00e800 	.word	0xfe00e800

08009b24 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b086      	sub	sp, #24
 8009b28:	af02      	add	r7, sp, #8
 8009b2a:	60f8      	str	r0, [r7, #12]
 8009b2c:	4608      	mov	r0, r1
 8009b2e:	4611      	mov	r1, r2
 8009b30:	461a      	mov	r2, r3
 8009b32:	4603      	mov	r3, r0
 8009b34:	817b      	strh	r3, [r7, #10]
 8009b36:	460b      	mov	r3, r1
 8009b38:	813b      	strh	r3, [r7, #8]
 8009b3a:	4613      	mov	r3, r2
 8009b3c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009b3e:	88fb      	ldrh	r3, [r7, #6]
 8009b40:	b2da      	uxtb	r2, r3
 8009b42:	8979      	ldrh	r1, [r7, #10]
 8009b44:	4b20      	ldr	r3, [pc, #128]	@ (8009bc8 <I2C_RequestMemoryWrite+0xa4>)
 8009b46:	9300      	str	r3, [sp, #0]
 8009b48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009b4c:	68f8      	ldr	r0, [r7, #12]
 8009b4e:	f000 fa79 	bl	800a044 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b52:	69fa      	ldr	r2, [r7, #28]
 8009b54:	69b9      	ldr	r1, [r7, #24]
 8009b56:	68f8      	ldr	r0, [r7, #12]
 8009b58:	f000 f909 	bl	8009d6e <I2C_WaitOnTXISFlagUntilTimeout>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d001      	beq.n	8009b66 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8009b62:	2301      	movs	r3, #1
 8009b64:	e02c      	b.n	8009bc0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009b66:	88fb      	ldrh	r3, [r7, #6]
 8009b68:	2b01      	cmp	r3, #1
 8009b6a:	d105      	bne.n	8009b78 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009b6c:	893b      	ldrh	r3, [r7, #8]
 8009b6e:	b2da      	uxtb	r2, r3
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	629a      	str	r2, [r3, #40]	@ 0x28
 8009b76:	e015      	b.n	8009ba4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009b78:	893b      	ldrh	r3, [r7, #8]
 8009b7a:	0a1b      	lsrs	r3, r3, #8
 8009b7c:	b29b      	uxth	r3, r3
 8009b7e:	b2da      	uxtb	r2, r3
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b86:	69fa      	ldr	r2, [r7, #28]
 8009b88:	69b9      	ldr	r1, [r7, #24]
 8009b8a:	68f8      	ldr	r0, [r7, #12]
 8009b8c:	f000 f8ef 	bl	8009d6e <I2C_WaitOnTXISFlagUntilTimeout>
 8009b90:	4603      	mov	r3, r0
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d001      	beq.n	8009b9a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8009b96:	2301      	movs	r3, #1
 8009b98:	e012      	b.n	8009bc0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009b9a:	893b      	ldrh	r3, [r7, #8]
 8009b9c:	b2da      	uxtb	r2, r3
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8009ba4:	69fb      	ldr	r3, [r7, #28]
 8009ba6:	9300      	str	r3, [sp, #0]
 8009ba8:	69bb      	ldr	r3, [r7, #24]
 8009baa:	2200      	movs	r2, #0
 8009bac:	2180      	movs	r1, #128	@ 0x80
 8009bae:	68f8      	ldr	r0, [r7, #12]
 8009bb0:	f000 f884 	bl	8009cbc <I2C_WaitOnFlagUntilTimeout>
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d001      	beq.n	8009bbe <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009bba:	2301      	movs	r3, #1
 8009bbc:	e000      	b.n	8009bc0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009bbe:	2300      	movs	r3, #0
}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	3710      	adds	r7, #16
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}
 8009bc8:	80002000 	.word	0x80002000

08009bcc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b086      	sub	sp, #24
 8009bd0:	af02      	add	r7, sp, #8
 8009bd2:	60f8      	str	r0, [r7, #12]
 8009bd4:	4608      	mov	r0, r1
 8009bd6:	4611      	mov	r1, r2
 8009bd8:	461a      	mov	r2, r3
 8009bda:	4603      	mov	r3, r0
 8009bdc:	817b      	strh	r3, [r7, #10]
 8009bde:	460b      	mov	r3, r1
 8009be0:	813b      	strh	r3, [r7, #8]
 8009be2:	4613      	mov	r3, r2
 8009be4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8009be6:	88fb      	ldrh	r3, [r7, #6]
 8009be8:	b2da      	uxtb	r2, r3
 8009bea:	8979      	ldrh	r1, [r7, #10]
 8009bec:	4b20      	ldr	r3, [pc, #128]	@ (8009c70 <I2C_RequestMemoryRead+0xa4>)
 8009bee:	9300      	str	r3, [sp, #0]
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	68f8      	ldr	r0, [r7, #12]
 8009bf4:	f000 fa26 	bl	800a044 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009bf8:	69fa      	ldr	r2, [r7, #28]
 8009bfa:	69b9      	ldr	r1, [r7, #24]
 8009bfc:	68f8      	ldr	r0, [r7, #12]
 8009bfe:	f000 f8b6 	bl	8009d6e <I2C_WaitOnTXISFlagUntilTimeout>
 8009c02:	4603      	mov	r3, r0
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d001      	beq.n	8009c0c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8009c08:	2301      	movs	r3, #1
 8009c0a:	e02c      	b.n	8009c66 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009c0c:	88fb      	ldrh	r3, [r7, #6]
 8009c0e:	2b01      	cmp	r3, #1
 8009c10:	d105      	bne.n	8009c1e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009c12:	893b      	ldrh	r3, [r7, #8]
 8009c14:	b2da      	uxtb	r2, r3
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	629a      	str	r2, [r3, #40]	@ 0x28
 8009c1c:	e015      	b.n	8009c4a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009c1e:	893b      	ldrh	r3, [r7, #8]
 8009c20:	0a1b      	lsrs	r3, r3, #8
 8009c22:	b29b      	uxth	r3, r3
 8009c24:	b2da      	uxtb	r2, r3
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009c2c:	69fa      	ldr	r2, [r7, #28]
 8009c2e:	69b9      	ldr	r1, [r7, #24]
 8009c30:	68f8      	ldr	r0, [r7, #12]
 8009c32:	f000 f89c 	bl	8009d6e <I2C_WaitOnTXISFlagUntilTimeout>
 8009c36:	4603      	mov	r3, r0
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d001      	beq.n	8009c40 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009c3c:	2301      	movs	r3, #1
 8009c3e:	e012      	b.n	8009c66 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009c40:	893b      	ldrh	r3, [r7, #8]
 8009c42:	b2da      	uxtb	r2, r3
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009c4a:	69fb      	ldr	r3, [r7, #28]
 8009c4c:	9300      	str	r3, [sp, #0]
 8009c4e:	69bb      	ldr	r3, [r7, #24]
 8009c50:	2200      	movs	r2, #0
 8009c52:	2140      	movs	r1, #64	@ 0x40
 8009c54:	68f8      	ldr	r0, [r7, #12]
 8009c56:	f000 f831 	bl	8009cbc <I2C_WaitOnFlagUntilTimeout>
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d001      	beq.n	8009c64 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009c60:	2301      	movs	r3, #1
 8009c62:	e000      	b.n	8009c66 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8009c64:	2300      	movs	r3, #0
}
 8009c66:	4618      	mov	r0, r3
 8009c68:	3710      	adds	r7, #16
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bd80      	pop	{r7, pc}
 8009c6e:	bf00      	nop
 8009c70:	80002000 	.word	0x80002000

08009c74 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009c74:	b480      	push	{r7}
 8009c76:	b083      	sub	sp, #12
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	699b      	ldr	r3, [r3, #24]
 8009c82:	f003 0302 	and.w	r3, r3, #2
 8009c86:	2b02      	cmp	r3, #2
 8009c88:	d103      	bne.n	8009c92 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	2200      	movs	r2, #0
 8009c90:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	699b      	ldr	r3, [r3, #24]
 8009c98:	f003 0301 	and.w	r3, r3, #1
 8009c9c:	2b01      	cmp	r3, #1
 8009c9e:	d007      	beq.n	8009cb0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	699a      	ldr	r2, [r3, #24]
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f042 0201 	orr.w	r2, r2, #1
 8009cae:	619a      	str	r2, [r3, #24]
  }
}
 8009cb0:	bf00      	nop
 8009cb2:	370c      	adds	r7, #12
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cba:	4770      	bx	lr

08009cbc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b084      	sub	sp, #16
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	60f8      	str	r0, [r7, #12]
 8009cc4:	60b9      	str	r1, [r7, #8]
 8009cc6:	603b      	str	r3, [r7, #0]
 8009cc8:	4613      	mov	r3, r2
 8009cca:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009ccc:	e03b      	b.n	8009d46 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009cce:	69ba      	ldr	r2, [r7, #24]
 8009cd0:	6839      	ldr	r1, [r7, #0]
 8009cd2:	68f8      	ldr	r0, [r7, #12]
 8009cd4:	f000 f8d6 	bl	8009e84 <I2C_IsErrorOccurred>
 8009cd8:	4603      	mov	r3, r0
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d001      	beq.n	8009ce2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8009cde:	2301      	movs	r3, #1
 8009ce0:	e041      	b.n	8009d66 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ce2:	683b      	ldr	r3, [r7, #0]
 8009ce4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009ce8:	d02d      	beq.n	8009d46 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009cea:	f7fa ff6f 	bl	8004bcc <HAL_GetTick>
 8009cee:	4602      	mov	r2, r0
 8009cf0:	69bb      	ldr	r3, [r7, #24]
 8009cf2:	1ad3      	subs	r3, r2, r3
 8009cf4:	683a      	ldr	r2, [r7, #0]
 8009cf6:	429a      	cmp	r2, r3
 8009cf8:	d302      	bcc.n	8009d00 <I2C_WaitOnFlagUntilTimeout+0x44>
 8009cfa:	683b      	ldr	r3, [r7, #0]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d122      	bne.n	8009d46 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	699a      	ldr	r2, [r3, #24]
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	4013      	ands	r3, r2
 8009d0a:	68ba      	ldr	r2, [r7, #8]
 8009d0c:	429a      	cmp	r2, r3
 8009d0e:	bf0c      	ite	eq
 8009d10:	2301      	moveq	r3, #1
 8009d12:	2300      	movne	r3, #0
 8009d14:	b2db      	uxtb	r3, r3
 8009d16:	461a      	mov	r2, r3
 8009d18:	79fb      	ldrb	r3, [r7, #7]
 8009d1a:	429a      	cmp	r2, r3
 8009d1c:	d113      	bne.n	8009d46 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009d22:	f043 0220 	orr.w	r2, r3, #32
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	2220      	movs	r2, #32
 8009d2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	2200      	movs	r2, #0
 8009d36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8009d42:	2301      	movs	r3, #1
 8009d44:	e00f      	b.n	8009d66 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	699a      	ldr	r2, [r3, #24]
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	4013      	ands	r3, r2
 8009d50:	68ba      	ldr	r2, [r7, #8]
 8009d52:	429a      	cmp	r2, r3
 8009d54:	bf0c      	ite	eq
 8009d56:	2301      	moveq	r3, #1
 8009d58:	2300      	movne	r3, #0
 8009d5a:	b2db      	uxtb	r3, r3
 8009d5c:	461a      	mov	r2, r3
 8009d5e:	79fb      	ldrb	r3, [r7, #7]
 8009d60:	429a      	cmp	r2, r3
 8009d62:	d0b4      	beq.n	8009cce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009d64:	2300      	movs	r3, #0
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	3710      	adds	r7, #16
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}

08009d6e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009d6e:	b580      	push	{r7, lr}
 8009d70:	b084      	sub	sp, #16
 8009d72:	af00      	add	r7, sp, #0
 8009d74:	60f8      	str	r0, [r7, #12]
 8009d76:	60b9      	str	r1, [r7, #8]
 8009d78:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009d7a:	e033      	b.n	8009de4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d7c:	687a      	ldr	r2, [r7, #4]
 8009d7e:	68b9      	ldr	r1, [r7, #8]
 8009d80:	68f8      	ldr	r0, [r7, #12]
 8009d82:	f000 f87f 	bl	8009e84 <I2C_IsErrorOccurred>
 8009d86:	4603      	mov	r3, r0
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d001      	beq.n	8009d90 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009d8c:	2301      	movs	r3, #1
 8009d8e:	e031      	b.n	8009df4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009d96:	d025      	beq.n	8009de4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d98:	f7fa ff18 	bl	8004bcc <HAL_GetTick>
 8009d9c:	4602      	mov	r2, r0
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	1ad3      	subs	r3, r2, r3
 8009da2:	68ba      	ldr	r2, [r7, #8]
 8009da4:	429a      	cmp	r2, r3
 8009da6:	d302      	bcc.n	8009dae <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d11a      	bne.n	8009de4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	699b      	ldr	r3, [r3, #24]
 8009db4:	f003 0302 	and.w	r3, r3, #2
 8009db8:	2b02      	cmp	r3, #2
 8009dba:	d013      	beq.n	8009de4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009dc0:	f043 0220 	orr.w	r2, r3, #32
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	2220      	movs	r2, #32
 8009dcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009de0:	2301      	movs	r3, #1
 8009de2:	e007      	b.n	8009df4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	699b      	ldr	r3, [r3, #24]
 8009dea:	f003 0302 	and.w	r3, r3, #2
 8009dee:	2b02      	cmp	r3, #2
 8009df0:	d1c4      	bne.n	8009d7c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009df2:	2300      	movs	r3, #0
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	3710      	adds	r7, #16
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	bd80      	pop	{r7, pc}

08009dfc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b084      	sub	sp, #16
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	60f8      	str	r0, [r7, #12]
 8009e04:	60b9      	str	r1, [r7, #8]
 8009e06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009e08:	e02f      	b.n	8009e6a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e0a:	687a      	ldr	r2, [r7, #4]
 8009e0c:	68b9      	ldr	r1, [r7, #8]
 8009e0e:	68f8      	ldr	r0, [r7, #12]
 8009e10:	f000 f838 	bl	8009e84 <I2C_IsErrorOccurred>
 8009e14:	4603      	mov	r3, r0
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d001      	beq.n	8009e1e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009e1a:	2301      	movs	r3, #1
 8009e1c:	e02d      	b.n	8009e7a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e1e:	f7fa fed5 	bl	8004bcc <HAL_GetTick>
 8009e22:	4602      	mov	r2, r0
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	1ad3      	subs	r3, r2, r3
 8009e28:	68ba      	ldr	r2, [r7, #8]
 8009e2a:	429a      	cmp	r2, r3
 8009e2c:	d302      	bcc.n	8009e34 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8009e2e:	68bb      	ldr	r3, [r7, #8]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d11a      	bne.n	8009e6a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	699b      	ldr	r3, [r3, #24]
 8009e3a:	f003 0320 	and.w	r3, r3, #32
 8009e3e:	2b20      	cmp	r3, #32
 8009e40:	d013      	beq.n	8009e6a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e46:	f043 0220 	orr.w	r2, r3, #32
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	2220      	movs	r2, #32
 8009e52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	2200      	movs	r2, #0
 8009e5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2200      	movs	r2, #0
 8009e62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8009e66:	2301      	movs	r3, #1
 8009e68:	e007      	b.n	8009e7a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	699b      	ldr	r3, [r3, #24]
 8009e70:	f003 0320 	and.w	r3, r3, #32
 8009e74:	2b20      	cmp	r3, #32
 8009e76:	d1c8      	bne.n	8009e0a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009e78:	2300      	movs	r3, #0
}
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	3710      	adds	r7, #16
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	bd80      	pop	{r7, pc}
	...

08009e84 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009e84:	b580      	push	{r7, lr}
 8009e86:	b08a      	sub	sp, #40	@ 0x28
 8009e88:	af00      	add	r7, sp, #0
 8009e8a:	60f8      	str	r0, [r7, #12]
 8009e8c:	60b9      	str	r1, [r7, #8]
 8009e8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009e90:	2300      	movs	r3, #0
 8009e92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	699b      	ldr	r3, [r3, #24]
 8009e9c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009e9e:	2300      	movs	r3, #0
 8009ea0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8009ea6:	69bb      	ldr	r3, [r7, #24]
 8009ea8:	f003 0310 	and.w	r3, r3, #16
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d068      	beq.n	8009f82 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	2210      	movs	r2, #16
 8009eb6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009eb8:	e049      	b.n	8009f4e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8009eba:	68bb      	ldr	r3, [r7, #8]
 8009ebc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009ec0:	d045      	beq.n	8009f4e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009ec2:	f7fa fe83 	bl	8004bcc <HAL_GetTick>
 8009ec6:	4602      	mov	r2, r0
 8009ec8:	69fb      	ldr	r3, [r7, #28]
 8009eca:	1ad3      	subs	r3, r2, r3
 8009ecc:	68ba      	ldr	r2, [r7, #8]
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d302      	bcc.n	8009ed8 <I2C_IsErrorOccurred+0x54>
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d13a      	bne.n	8009f4e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	685b      	ldr	r3, [r3, #4]
 8009ede:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009ee2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009eea:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	699b      	ldr	r3, [r3, #24]
 8009ef2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009ef6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009efa:	d121      	bne.n	8009f40 <I2C_IsErrorOccurred+0xbc>
 8009efc:	697b      	ldr	r3, [r7, #20]
 8009efe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009f02:	d01d      	beq.n	8009f40 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8009f04:	7cfb      	ldrb	r3, [r7, #19]
 8009f06:	2b20      	cmp	r3, #32
 8009f08:	d01a      	beq.n	8009f40 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	685a      	ldr	r2, [r3, #4]
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009f18:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8009f1a:	f7fa fe57 	bl	8004bcc <HAL_GetTick>
 8009f1e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009f20:	e00e      	b.n	8009f40 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8009f22:	f7fa fe53 	bl	8004bcc <HAL_GetTick>
 8009f26:	4602      	mov	r2, r0
 8009f28:	69fb      	ldr	r3, [r7, #28]
 8009f2a:	1ad3      	subs	r3, r2, r3
 8009f2c:	2b19      	cmp	r3, #25
 8009f2e:	d907      	bls.n	8009f40 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8009f30:	6a3b      	ldr	r3, [r7, #32]
 8009f32:	f043 0320 	orr.w	r3, r3, #32
 8009f36:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8009f38:	2301      	movs	r3, #1
 8009f3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8009f3e:	e006      	b.n	8009f4e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	699b      	ldr	r3, [r3, #24]
 8009f46:	f003 0320 	and.w	r3, r3, #32
 8009f4a:	2b20      	cmp	r3, #32
 8009f4c:	d1e9      	bne.n	8009f22 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	699b      	ldr	r3, [r3, #24]
 8009f54:	f003 0320 	and.w	r3, r3, #32
 8009f58:	2b20      	cmp	r3, #32
 8009f5a:	d003      	beq.n	8009f64 <I2C_IsErrorOccurred+0xe0>
 8009f5c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d0aa      	beq.n	8009eba <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009f64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d103      	bne.n	8009f74 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	2220      	movs	r2, #32
 8009f72:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8009f74:	6a3b      	ldr	r3, [r7, #32]
 8009f76:	f043 0304 	orr.w	r3, r3, #4
 8009f7a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	699b      	ldr	r3, [r3, #24]
 8009f88:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009f8a:	69bb      	ldr	r3, [r7, #24]
 8009f8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d00b      	beq.n	8009fac <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8009f94:	6a3b      	ldr	r3, [r7, #32]
 8009f96:	f043 0301 	orr.w	r3, r3, #1
 8009f9a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009fa4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009fac:	69bb      	ldr	r3, [r7, #24]
 8009fae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d00b      	beq.n	8009fce <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009fb6:	6a3b      	ldr	r3, [r7, #32]
 8009fb8:	f043 0308 	orr.w	r3, r3, #8
 8009fbc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009fc6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009fc8:	2301      	movs	r3, #1
 8009fca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8009fce:	69bb      	ldr	r3, [r7, #24]
 8009fd0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d00b      	beq.n	8009ff0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009fd8:	6a3b      	ldr	r3, [r7, #32]
 8009fda:	f043 0302 	orr.w	r3, r3, #2
 8009fde:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009fe8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009fea:	2301      	movs	r3, #1
 8009fec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8009ff0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d01c      	beq.n	800a032 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009ff8:	68f8      	ldr	r0, [r7, #12]
 8009ffa:	f7ff fe3b 	bl	8009c74 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	6859      	ldr	r1, [r3, #4]
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	681a      	ldr	r2, [r3, #0]
 800a008:	4b0d      	ldr	r3, [pc, #52]	@ (800a040 <I2C_IsErrorOccurred+0x1bc>)
 800a00a:	400b      	ands	r3, r1
 800a00c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a012:	6a3b      	ldr	r3, [r7, #32]
 800a014:	431a      	orrs	r2, r3
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	2220      	movs	r2, #32
 800a01e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	2200      	movs	r2, #0
 800a026:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	2200      	movs	r2, #0
 800a02e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a032:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a036:	4618      	mov	r0, r3
 800a038:	3728      	adds	r7, #40	@ 0x28
 800a03a:	46bd      	mov	sp, r7
 800a03c:	bd80      	pop	{r7, pc}
 800a03e:	bf00      	nop
 800a040:	fe00e800 	.word	0xfe00e800

0800a044 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a044:	b480      	push	{r7}
 800a046:	b087      	sub	sp, #28
 800a048:	af00      	add	r7, sp, #0
 800a04a:	60f8      	str	r0, [r7, #12]
 800a04c:	607b      	str	r3, [r7, #4]
 800a04e:	460b      	mov	r3, r1
 800a050:	817b      	strh	r3, [r7, #10]
 800a052:	4613      	mov	r3, r2
 800a054:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a056:	897b      	ldrh	r3, [r7, #10]
 800a058:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a05c:	7a7b      	ldrb	r3, [r7, #9]
 800a05e:	041b      	lsls	r3, r3, #16
 800a060:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a064:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a06a:	6a3b      	ldr	r3, [r7, #32]
 800a06c:	4313      	orrs	r3, r2
 800a06e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a072:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	685a      	ldr	r2, [r3, #4]
 800a07a:	6a3b      	ldr	r3, [r7, #32]
 800a07c:	0d5b      	lsrs	r3, r3, #21
 800a07e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a082:	4b08      	ldr	r3, [pc, #32]	@ (800a0a4 <I2C_TransferConfig+0x60>)
 800a084:	430b      	orrs	r3, r1
 800a086:	43db      	mvns	r3, r3
 800a088:	ea02 0103 	and.w	r1, r2, r3
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	697a      	ldr	r2, [r7, #20]
 800a092:	430a      	orrs	r2, r1
 800a094:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a096:	bf00      	nop
 800a098:	371c      	adds	r7, #28
 800a09a:	46bd      	mov	sp, r7
 800a09c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a0:	4770      	bx	lr
 800a0a2:	bf00      	nop
 800a0a4:	03ff63ff 	.word	0x03ff63ff

0800a0a8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a0a8:	b480      	push	{r7}
 800a0aa:	b083      	sub	sp, #12
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	6078      	str	r0, [r7, #4]
 800a0b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0b8:	b2db      	uxtb	r3, r3
 800a0ba:	2b20      	cmp	r3, #32
 800a0bc:	d138      	bne.n	800a130 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a0c4:	2b01      	cmp	r3, #1
 800a0c6:	d101      	bne.n	800a0cc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a0c8:	2302      	movs	r3, #2
 800a0ca:	e032      	b.n	800a132 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2201      	movs	r2, #1
 800a0d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2224      	movs	r2, #36	@ 0x24
 800a0d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	681a      	ldr	r2, [r3, #0]
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	f022 0201 	bic.w	r2, r2, #1
 800a0ea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	681a      	ldr	r2, [r3, #0]
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a0fa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	6819      	ldr	r1, [r3, #0]
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	683a      	ldr	r2, [r7, #0]
 800a108:	430a      	orrs	r2, r1
 800a10a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	681a      	ldr	r2, [r3, #0]
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	f042 0201 	orr.w	r2, r2, #1
 800a11a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2220      	movs	r2, #32
 800a120:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2200      	movs	r2, #0
 800a128:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a12c:	2300      	movs	r3, #0
 800a12e:	e000      	b.n	800a132 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a130:	2302      	movs	r3, #2
  }
}
 800a132:	4618      	mov	r0, r3
 800a134:	370c      	adds	r7, #12
 800a136:	46bd      	mov	sp, r7
 800a138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13c:	4770      	bx	lr

0800a13e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a13e:	b480      	push	{r7}
 800a140:	b085      	sub	sp, #20
 800a142:	af00      	add	r7, sp, #0
 800a144:	6078      	str	r0, [r7, #4]
 800a146:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a14e:	b2db      	uxtb	r3, r3
 800a150:	2b20      	cmp	r3, #32
 800a152:	d139      	bne.n	800a1c8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a15a:	2b01      	cmp	r3, #1
 800a15c:	d101      	bne.n	800a162 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a15e:	2302      	movs	r3, #2
 800a160:	e033      	b.n	800a1ca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2201      	movs	r2, #1
 800a166:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2224      	movs	r2, #36	@ 0x24
 800a16e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	681a      	ldr	r2, [r3, #0]
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	f022 0201 	bic.w	r2, r2, #1
 800a180:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a190:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	021b      	lsls	r3, r3, #8
 800a196:	68fa      	ldr	r2, [r7, #12]
 800a198:	4313      	orrs	r3, r2
 800a19a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	68fa      	ldr	r2, [r7, #12]
 800a1a2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	681a      	ldr	r2, [r3, #0]
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	f042 0201 	orr.w	r2, r2, #1
 800a1b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2220      	movs	r2, #32
 800a1b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	e000      	b.n	800a1ca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a1c8:	2302      	movs	r3, #2
  }
}
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	3714      	adds	r7, #20
 800a1ce:	46bd      	mov	sp, r7
 800a1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d4:	4770      	bx	lr
	...

0800a1d8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b088      	sub	sp, #32
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d101      	bne.n	800a1ea <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	e10d      	b.n	800a406 <HAL_I2S_Init+0x22e>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800a1f0:	b2db      	uxtb	r3, r3
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d106      	bne.n	800a204 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800a1fe:	6878      	ldr	r0, [r7, #4]
 800a200:	f7f9 fd48 	bl	8003c94 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2202      	movs	r2, #2
 800a208:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	f003 0301 	and.w	r3, r3, #1
 800a216:	2b01      	cmp	r3, #1
 800a218:	d107      	bne.n	800a22a <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	681a      	ldr	r2, [r3, #0]
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f022 0201 	bic.w	r2, r2, #1
 800a228:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	2200      	movs	r2, #0
 800a230:	651a      	str	r2, [r3, #80]	@ 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	685b      	ldr	r3, [r3, #4]
 800a236:	2b04      	cmp	r3, #4
 800a238:	d008      	beq.n	800a24c <HAL_I2S_Init+0x74>
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	685b      	ldr	r3, [r3, #4]
 800a23e:	2b06      	cmp	r3, #6
 800a240:	d004      	beq.n	800a24c <HAL_I2S_Init+0x74>
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	685b      	ldr	r3, [r3, #4]
 800a246:	2b0a      	cmp	r3, #10
 800a248:	f040 8087 	bne.w	800a35a <HAL_I2S_Init+0x182>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	695b      	ldr	r3, [r3, #20]
 800a250:	2b02      	cmp	r3, #2
 800a252:	d05a      	beq.n	800a30a <HAL_I2S_Init+0x132>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	68db      	ldr	r3, [r3, #12]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d002      	beq.n	800a262 <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 800a25c:	2302      	movs	r3, #2
 800a25e:	617b      	str	r3, [r7, #20]
 800a260:	e001      	b.n	800a266 <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 800a262:	2301      	movs	r3, #1
 800a264:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	689b      	ldr	r3, [r3, #8]
 800a26a:	2b30      	cmp	r3, #48	@ 0x30
 800a26c:	d003      	beq.n	800a276 <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 800a272:	2bb0      	cmp	r3, #176	@ 0xb0
 800a274:	d102      	bne.n	800a27c <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 800a276:	2301      	movs	r3, #1
 800a278:	60fb      	str	r3, [r7, #12]
 800a27a:	e001      	b.n	800a280 <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 800a27c:	2300      	movs	r3, #0
 800a27e:	60fb      	str	r3, [r7, #12]
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
      }
#else
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 800a280:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800a284:	f04f 0100 	mov.w	r1, #0
 800a288:	f002 fc74 	bl	800cb74 <HAL_RCCEx_GetPeriphCLKFreq>
 800a28c:	60b8      	str	r0, [r7, #8]
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	691b      	ldr	r3, [r3, #16]
 800a292:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a296:	d113      	bne.n	800a2c0 <HAL_I2S_Init+0xe8>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 800a298:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	fa22 f303 	lsr.w	r3, r2, r3
 800a2a2:	68ba      	ldr	r2, [r7, #8]
 800a2a4:	fbb2 f2f3 	udiv	r2, r2, r3
 800a2a8:	4613      	mov	r3, r2
 800a2aa:	009b      	lsls	r3, r3, #2
 800a2ac:	4413      	add	r3, r2
 800a2ae:	005b      	lsls	r3, r3, #1
 800a2b0:	461a      	mov	r2, r3
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	695b      	ldr	r3, [r3, #20]
 800a2b6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2ba:	3305      	adds	r3, #5
 800a2bc:	613b      	str	r3, [r7, #16]
 800a2be:	e014      	b.n	800a2ea <HAL_I2S_Init+0x112>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 800a2c0:	2220      	movs	r2, #32
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	fa22 f303 	lsr.w	r3, r2, r3
 800a2c8:	697a      	ldr	r2, [r7, #20]
 800a2ca:	fb02 f303 	mul.w	r3, r2, r3
 800a2ce:	68ba      	ldr	r2, [r7, #8]
 800a2d0:	fbb2 f2f3 	udiv	r2, r2, r3
 800a2d4:	4613      	mov	r3, r2
 800a2d6:	009b      	lsls	r3, r3, #2
 800a2d8:	4413      	add	r3, r2
 800a2da:	005b      	lsls	r3, r3, #1
 800a2dc:	461a      	mov	r2, r3
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	695b      	ldr	r3, [r3, #20]
 800a2e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2e6:	3305      	adds	r3, #5
 800a2e8:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 800a2ea:	693b      	ldr	r3, [r7, #16]
 800a2ec:	4a48      	ldr	r2, [pc, #288]	@ (800a410 <HAL_I2S_Init+0x238>)
 800a2ee:	fba2 2303 	umull	r2, r3, r2, r3
 800a2f2:	08db      	lsrs	r3, r3, #3
 800a2f4:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 800a2f6:	693b      	ldr	r3, [r7, #16]
 800a2f8:	f003 0301 	and.w	r3, r3, #1
 800a2fc:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 800a2fe:	693a      	ldr	r2, [r7, #16]
 800a300:	69bb      	ldr	r3, [r7, #24]
 800a302:	1ad3      	subs	r3, r2, r3
 800a304:	085b      	lsrs	r3, r3, #1
 800a306:	61fb      	str	r3, [r7, #28]
 800a308:	e003      	b.n	800a312 <HAL_I2S_Init+0x13a>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 800a30a:	2302      	movs	r3, #2
 800a30c:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 800a30e:	2300      	movs	r3, #0
 800a310:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 800a312:	69bb      	ldr	r3, [r7, #24]
 800a314:	2b01      	cmp	r3, #1
 800a316:	d102      	bne.n	800a31e <HAL_I2S_Init+0x146>
 800a318:	69fb      	ldr	r3, [r7, #28]
 800a31a:	2b01      	cmp	r3, #1
 800a31c:	d002      	beq.n	800a324 <HAL_I2S_Init+0x14c>
 800a31e:	69fb      	ldr	r3, [r7, #28]
 800a320:	2bff      	cmp	r3, #255	@ 0xff
 800a322:	d907      	bls.n	800a334 <HAL_I2S_Init+0x15c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a328:	f043 0210 	orr.w	r2, r3, #16
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	651a      	str	r2, [r3, #80]	@ 0x50
      return  HAL_ERROR;
 800a330:	2301      	movs	r3, #1
 800a332:	e068      	b.n	800a406 <HAL_I2S_Init+0x22e>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 800a334:	69fb      	ldr	r3, [r7, #28]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d101      	bne.n	800a33e <HAL_I2S_Init+0x166>
    {
      i2sodd = 1UL;
 800a33a:	2301      	movs	r3, #1
 800a33c:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a344:	4b33      	ldr	r3, [pc, #204]	@ (800a414 <HAL_I2S_Init+0x23c>)
 800a346:	4013      	ands	r3, r2
 800a348:	69fa      	ldr	r2, [r7, #28]
 800a34a:	0411      	lsls	r1, r2, #16
 800a34c:	69ba      	ldr	r2, [r7, #24]
 800a34e:	0612      	lsls	r2, r2, #24
 800a350:	4311      	orrs	r1, r2
 800a352:	687a      	ldr	r2, [r7, #4]
 800a354:	6812      	ldr	r2, [r2, #0]
 800a356:	430b      	orrs	r3, r1
 800a358:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a360:	4b2d      	ldr	r3, [pc, #180]	@ (800a418 <HAL_I2S_Init+0x240>)
 800a362:	4013      	ands	r3, r2
 800a364:	687a      	ldr	r2, [r7, #4]
 800a366:	6851      	ldr	r1, [r2, #4]
 800a368:	687a      	ldr	r2, [r7, #4]
 800a36a:	6892      	ldr	r2, [r2, #8]
 800a36c:	4311      	orrs	r1, r2
 800a36e:	687a      	ldr	r2, [r7, #4]
 800a370:	68d2      	ldr	r2, [r2, #12]
 800a372:	4311      	orrs	r1, r2
 800a374:	687a      	ldr	r2, [r7, #4]
 800a376:	6992      	ldr	r2, [r2, #24]
 800a378:	4311      	orrs	r1, r2
 800a37a:	687a      	ldr	r2, [r7, #4]
 800a37c:	6a12      	ldr	r2, [r2, #32]
 800a37e:	4311      	orrs	r1, r2
 800a380:	687a      	ldr	r2, [r7, #4]
 800a382:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a384:	4311      	orrs	r1, r2
 800a386:	687a      	ldr	r2, [r7, #4]
 800a388:	6912      	ldr	r2, [r2, #16]
 800a38a:	430a      	orrs	r2, r1
 800a38c:	431a      	orrs	r2, r3
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	f042 0201 	orr.w	r2, r2, #1
 800a396:	651a      	str	r2, [r3, #80]	@ 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f640 72f8 	movw	r2, #4088	@ 0xff8
 800a3a0:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	681a      	ldr	r2, [r3, #0]
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800a3b0:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	68db      	ldr	r3, [r3, #12]
 800a3b8:	f423 0100 	bic.w	r1, r3, #8388608	@ 0x800000
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	69da      	ldr	r2, [r3, #28]
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	430a      	orrs	r2, r1
 800a3c6:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	2b04      	cmp	r3, #4
 800a3ce:	d007      	beq.n	800a3e0 <HAL_I2S_Init+0x208>
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	685b      	ldr	r3, [r3, #4]
 800a3d4:	2b06      	cmp	r3, #6
 800a3d6:	d003      	beq.n	800a3e0 <HAL_I2S_Init+0x208>
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	685b      	ldr	r3, [r3, #4]
 800a3dc:	2b0a      	cmp	r3, #10
 800a3de:	d10a      	bne.n	800a3f6 <HAL_I2S_Init+0x21e>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	68db      	ldr	r3, [r3, #12]
 800a3e6:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	430a      	orrs	r2, r1
 800a3f4:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	2201      	movs	r2, #1
 800a400:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return HAL_OK;
 800a404:	2300      	movs	r3, #0
}
 800a406:	4618      	mov	r0, r3
 800a408:	3720      	adds	r7, #32
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}
 800a40e:	bf00      	nop
 800a410:	cccccccd 	.word	0xcccccccd
 800a414:	fe00ffff 	.word	0xfe00ffff
 800a418:	fdff9040 	.word	0xfdff9040

0800a41c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b086      	sub	sp, #24
 800a420:	af02      	add	r7, sp, #8
 800a422:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d101      	bne.n	800a42e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800a42a:	2301      	movs	r3, #1
 800a42c:	e0fe      	b.n	800a62c <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800a434:	b2db      	uxtb	r3, r3
 800a436:	2b00      	cmp	r3, #0
 800a438:	d106      	bne.n	800a448 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	2200      	movs	r2, #0
 800a43e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800a442:	6878      	ldr	r0, [r7, #4]
 800a444:	f7fa f852 	bl	80044ec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	2203      	movs	r2, #3
 800a44c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	4618      	mov	r0, r3
 800a456:	f005 fd2d 	bl	800feb4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6818      	ldr	r0, [r3, #0]
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	7c1a      	ldrb	r2, [r3, #16]
 800a462:	f88d 2000 	strb.w	r2, [sp]
 800a466:	3304      	adds	r3, #4
 800a468:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a46a:	f005 fcb1 	bl	800fdd0 <USB_CoreInit>
 800a46e:	4603      	mov	r3, r0
 800a470:	2b00      	cmp	r3, #0
 800a472:	d005      	beq.n	800a480 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2202      	movs	r2, #2
 800a478:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a47c:	2301      	movs	r3, #1
 800a47e:	e0d5      	b.n	800a62c <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	2100      	movs	r1, #0
 800a486:	4618      	mov	r0, r3
 800a488:	f005 fd25 	bl	800fed6 <USB_SetCurrentMode>
 800a48c:	4603      	mov	r3, r0
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d005      	beq.n	800a49e <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2202      	movs	r2, #2
 800a496:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a49a:	2301      	movs	r3, #1
 800a49c:	e0c6      	b.n	800a62c <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a49e:	2300      	movs	r3, #0
 800a4a0:	73fb      	strb	r3, [r7, #15]
 800a4a2:	e04a      	b.n	800a53a <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800a4a4:	7bfa      	ldrb	r2, [r7, #15]
 800a4a6:	6879      	ldr	r1, [r7, #4]
 800a4a8:	4613      	mov	r3, r2
 800a4aa:	00db      	lsls	r3, r3, #3
 800a4ac:	4413      	add	r3, r2
 800a4ae:	009b      	lsls	r3, r3, #2
 800a4b0:	440b      	add	r3, r1
 800a4b2:	3315      	adds	r3, #21
 800a4b4:	2201      	movs	r2, #1
 800a4b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800a4b8:	7bfa      	ldrb	r2, [r7, #15]
 800a4ba:	6879      	ldr	r1, [r7, #4]
 800a4bc:	4613      	mov	r3, r2
 800a4be:	00db      	lsls	r3, r3, #3
 800a4c0:	4413      	add	r3, r2
 800a4c2:	009b      	lsls	r3, r3, #2
 800a4c4:	440b      	add	r3, r1
 800a4c6:	3314      	adds	r3, #20
 800a4c8:	7bfa      	ldrb	r2, [r7, #15]
 800a4ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800a4cc:	7bfa      	ldrb	r2, [r7, #15]
 800a4ce:	7bfb      	ldrb	r3, [r7, #15]
 800a4d0:	b298      	uxth	r0, r3
 800a4d2:	6879      	ldr	r1, [r7, #4]
 800a4d4:	4613      	mov	r3, r2
 800a4d6:	00db      	lsls	r3, r3, #3
 800a4d8:	4413      	add	r3, r2
 800a4da:	009b      	lsls	r3, r3, #2
 800a4dc:	440b      	add	r3, r1
 800a4de:	332e      	adds	r3, #46	@ 0x2e
 800a4e0:	4602      	mov	r2, r0
 800a4e2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a4e4:	7bfa      	ldrb	r2, [r7, #15]
 800a4e6:	6879      	ldr	r1, [r7, #4]
 800a4e8:	4613      	mov	r3, r2
 800a4ea:	00db      	lsls	r3, r3, #3
 800a4ec:	4413      	add	r3, r2
 800a4ee:	009b      	lsls	r3, r3, #2
 800a4f0:	440b      	add	r3, r1
 800a4f2:	3318      	adds	r3, #24
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800a4f8:	7bfa      	ldrb	r2, [r7, #15]
 800a4fa:	6879      	ldr	r1, [r7, #4]
 800a4fc:	4613      	mov	r3, r2
 800a4fe:	00db      	lsls	r3, r3, #3
 800a500:	4413      	add	r3, r2
 800a502:	009b      	lsls	r3, r3, #2
 800a504:	440b      	add	r3, r1
 800a506:	331c      	adds	r3, #28
 800a508:	2200      	movs	r2, #0
 800a50a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a50c:	7bfa      	ldrb	r2, [r7, #15]
 800a50e:	6879      	ldr	r1, [r7, #4]
 800a510:	4613      	mov	r3, r2
 800a512:	00db      	lsls	r3, r3, #3
 800a514:	4413      	add	r3, r2
 800a516:	009b      	lsls	r3, r3, #2
 800a518:	440b      	add	r3, r1
 800a51a:	3320      	adds	r3, #32
 800a51c:	2200      	movs	r2, #0
 800a51e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800a520:	7bfa      	ldrb	r2, [r7, #15]
 800a522:	6879      	ldr	r1, [r7, #4]
 800a524:	4613      	mov	r3, r2
 800a526:	00db      	lsls	r3, r3, #3
 800a528:	4413      	add	r3, r2
 800a52a:	009b      	lsls	r3, r3, #2
 800a52c:	440b      	add	r3, r1
 800a52e:	3324      	adds	r3, #36	@ 0x24
 800a530:	2200      	movs	r2, #0
 800a532:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a534:	7bfb      	ldrb	r3, [r7, #15]
 800a536:	3301      	adds	r3, #1
 800a538:	73fb      	strb	r3, [r7, #15]
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	791b      	ldrb	r3, [r3, #4]
 800a53e:	7bfa      	ldrb	r2, [r7, #15]
 800a540:	429a      	cmp	r2, r3
 800a542:	d3af      	bcc.n	800a4a4 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a544:	2300      	movs	r3, #0
 800a546:	73fb      	strb	r3, [r7, #15]
 800a548:	e044      	b.n	800a5d4 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800a54a:	7bfa      	ldrb	r2, [r7, #15]
 800a54c:	6879      	ldr	r1, [r7, #4]
 800a54e:	4613      	mov	r3, r2
 800a550:	00db      	lsls	r3, r3, #3
 800a552:	4413      	add	r3, r2
 800a554:	009b      	lsls	r3, r3, #2
 800a556:	440b      	add	r3, r1
 800a558:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800a55c:	2200      	movs	r2, #0
 800a55e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800a560:	7bfa      	ldrb	r2, [r7, #15]
 800a562:	6879      	ldr	r1, [r7, #4]
 800a564:	4613      	mov	r3, r2
 800a566:	00db      	lsls	r3, r3, #3
 800a568:	4413      	add	r3, r2
 800a56a:	009b      	lsls	r3, r3, #2
 800a56c:	440b      	add	r3, r1
 800a56e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800a572:	7bfa      	ldrb	r2, [r7, #15]
 800a574:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a576:	7bfa      	ldrb	r2, [r7, #15]
 800a578:	6879      	ldr	r1, [r7, #4]
 800a57a:	4613      	mov	r3, r2
 800a57c:	00db      	lsls	r3, r3, #3
 800a57e:	4413      	add	r3, r2
 800a580:	009b      	lsls	r3, r3, #2
 800a582:	440b      	add	r3, r1
 800a584:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800a588:	2200      	movs	r2, #0
 800a58a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800a58c:	7bfa      	ldrb	r2, [r7, #15]
 800a58e:	6879      	ldr	r1, [r7, #4]
 800a590:	4613      	mov	r3, r2
 800a592:	00db      	lsls	r3, r3, #3
 800a594:	4413      	add	r3, r2
 800a596:	009b      	lsls	r3, r3, #2
 800a598:	440b      	add	r3, r1
 800a59a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800a59e:	2200      	movs	r2, #0
 800a5a0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800a5a2:	7bfa      	ldrb	r2, [r7, #15]
 800a5a4:	6879      	ldr	r1, [r7, #4]
 800a5a6:	4613      	mov	r3, r2
 800a5a8:	00db      	lsls	r3, r3, #3
 800a5aa:	4413      	add	r3, r2
 800a5ac:	009b      	lsls	r3, r3, #2
 800a5ae:	440b      	add	r3, r1
 800a5b0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a5b8:	7bfa      	ldrb	r2, [r7, #15]
 800a5ba:	6879      	ldr	r1, [r7, #4]
 800a5bc:	4613      	mov	r3, r2
 800a5be:	00db      	lsls	r3, r3, #3
 800a5c0:	4413      	add	r3, r2
 800a5c2:	009b      	lsls	r3, r3, #2
 800a5c4:	440b      	add	r3, r1
 800a5c6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a5ce:	7bfb      	ldrb	r3, [r7, #15]
 800a5d0:	3301      	adds	r3, #1
 800a5d2:	73fb      	strb	r3, [r7, #15]
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	791b      	ldrb	r3, [r3, #4]
 800a5d8:	7bfa      	ldrb	r2, [r7, #15]
 800a5da:	429a      	cmp	r2, r3
 800a5dc:	d3b5      	bcc.n	800a54a <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6818      	ldr	r0, [r3, #0]
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	7c1a      	ldrb	r2, [r3, #16]
 800a5e6:	f88d 2000 	strb.w	r2, [sp]
 800a5ea:	3304      	adds	r3, #4
 800a5ec:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a5ee:	f005 fcbf 	bl	800ff70 <USB_DevInit>
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d005      	beq.n	800a604 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	2202      	movs	r2, #2
 800a5fc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800a600:	2301      	movs	r3, #1
 800a602:	e013      	b.n	800a62c <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2200      	movs	r2, #0
 800a608:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	2201      	movs	r2, #1
 800a60e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	7b1b      	ldrb	r3, [r3, #12]
 800a616:	2b01      	cmp	r3, #1
 800a618:	d102      	bne.n	800a620 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f000 f80a 	bl	800a634 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	4618      	mov	r0, r3
 800a626:	f005 fe7a 	bl	801031e <USB_DevDisconnect>

  return HAL_OK;
 800a62a:	2300      	movs	r3, #0
}
 800a62c:	4618      	mov	r0, r3
 800a62e:	3710      	adds	r7, #16
 800a630:	46bd      	mov	sp, r7
 800a632:	bd80      	pop	{r7, pc}

0800a634 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a634:	b480      	push	{r7}
 800a636:	b085      	sub	sp, #20
 800a638:	af00      	add	r7, sp, #0
 800a63a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	2201      	movs	r2, #1
 800a646:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2200      	movs	r2, #0
 800a64e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	699b      	ldr	r3, [r3, #24]
 800a656:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a662:	4b05      	ldr	r3, [pc, #20]	@ (800a678 <HAL_PCDEx_ActivateLPM+0x44>)
 800a664:	4313      	orrs	r3, r2
 800a666:	68fa      	ldr	r2, [r7, #12]
 800a668:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800a66a:	2300      	movs	r3, #0
}
 800a66c:	4618      	mov	r0, r3
 800a66e:	3714      	adds	r7, #20
 800a670:	46bd      	mov	sp, r7
 800a672:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a676:	4770      	bx	lr
 800a678:	10000003 	.word	0x10000003

0800a67c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b084      	sub	sp, #16
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a684:	4b19      	ldr	r3, [pc, #100]	@ (800a6ec <HAL_PWREx_ConfigSupply+0x70>)
 800a686:	68db      	ldr	r3, [r3, #12]
 800a688:	f003 0304 	and.w	r3, r3, #4
 800a68c:	2b04      	cmp	r3, #4
 800a68e:	d00a      	beq.n	800a6a6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a690:	4b16      	ldr	r3, [pc, #88]	@ (800a6ec <HAL_PWREx_ConfigSupply+0x70>)
 800a692:	68db      	ldr	r3, [r3, #12]
 800a694:	f003 0307 	and.w	r3, r3, #7
 800a698:	687a      	ldr	r2, [r7, #4]
 800a69a:	429a      	cmp	r2, r3
 800a69c:	d001      	beq.n	800a6a2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a69e:	2301      	movs	r3, #1
 800a6a0:	e01f      	b.n	800a6e2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	e01d      	b.n	800a6e2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a6a6:	4b11      	ldr	r3, [pc, #68]	@ (800a6ec <HAL_PWREx_ConfigSupply+0x70>)
 800a6a8:	68db      	ldr	r3, [r3, #12]
 800a6aa:	f023 0207 	bic.w	r2, r3, #7
 800a6ae:	490f      	ldr	r1, [pc, #60]	@ (800a6ec <HAL_PWREx_ConfigSupply+0x70>)
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	4313      	orrs	r3, r2
 800a6b4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a6b6:	f7fa fa89 	bl	8004bcc <HAL_GetTick>
 800a6ba:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a6bc:	e009      	b.n	800a6d2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a6be:	f7fa fa85 	bl	8004bcc <HAL_GetTick>
 800a6c2:	4602      	mov	r2, r0
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	1ad3      	subs	r3, r2, r3
 800a6c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a6cc:	d901      	bls.n	800a6d2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a6ce:	2301      	movs	r3, #1
 800a6d0:	e007      	b.n	800a6e2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a6d2:	4b06      	ldr	r3, [pc, #24]	@ (800a6ec <HAL_PWREx_ConfigSupply+0x70>)
 800a6d4:	685b      	ldr	r3, [r3, #4]
 800a6d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a6da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a6de:	d1ee      	bne.n	800a6be <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a6e0:	2300      	movs	r3, #0
}
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	3710      	adds	r7, #16
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}
 800a6ea:	bf00      	nop
 800a6ec:	58024800 	.word	0x58024800

0800a6f0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800a6f4:	4b05      	ldr	r3, [pc, #20]	@ (800a70c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a6f6:	68db      	ldr	r3, [r3, #12]
 800a6f8:	4a04      	ldr	r2, [pc, #16]	@ (800a70c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800a6fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a6fe:	60d3      	str	r3, [r2, #12]
}
 800a700:	bf00      	nop
 800a702:	46bd      	mov	sp, r7
 800a704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a708:	4770      	bx	lr
 800a70a:	bf00      	nop
 800a70c:	58024800 	.word	0x58024800

0800a710 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b08c      	sub	sp, #48	@ 0x30
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d102      	bne.n	800a724 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a71e:	2301      	movs	r3, #1
 800a720:	f000 bc48 	b.w	800afb4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	f003 0301 	and.w	r3, r3, #1
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	f000 8088 	beq.w	800a842 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a732:	4b99      	ldr	r3, [pc, #612]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a734:	691b      	ldr	r3, [r3, #16]
 800a736:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a73a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a73c:	4b96      	ldr	r3, [pc, #600]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a73e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a740:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a744:	2b10      	cmp	r3, #16
 800a746:	d007      	beq.n	800a758 <HAL_RCC_OscConfig+0x48>
 800a748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a74a:	2b18      	cmp	r3, #24
 800a74c:	d111      	bne.n	800a772 <HAL_RCC_OscConfig+0x62>
 800a74e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a750:	f003 0303 	and.w	r3, r3, #3
 800a754:	2b02      	cmp	r3, #2
 800a756:	d10c      	bne.n	800a772 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a758:	4b8f      	ldr	r3, [pc, #572]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a760:	2b00      	cmp	r3, #0
 800a762:	d06d      	beq.n	800a840 <HAL_RCC_OscConfig+0x130>
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	685b      	ldr	r3, [r3, #4]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d169      	bne.n	800a840 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800a76c:	2301      	movs	r3, #1
 800a76e:	f000 bc21 	b.w	800afb4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	685b      	ldr	r3, [r3, #4]
 800a776:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a77a:	d106      	bne.n	800a78a <HAL_RCC_OscConfig+0x7a>
 800a77c:	4b86      	ldr	r3, [pc, #536]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	4a85      	ldr	r2, [pc, #532]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a782:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a786:	6013      	str	r3, [r2, #0]
 800a788:	e02e      	b.n	800a7e8 <HAL_RCC_OscConfig+0xd8>
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d10c      	bne.n	800a7ac <HAL_RCC_OscConfig+0x9c>
 800a792:	4b81      	ldr	r3, [pc, #516]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	4a80      	ldr	r2, [pc, #512]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a798:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a79c:	6013      	str	r3, [r2, #0]
 800a79e:	4b7e      	ldr	r3, [pc, #504]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	4a7d      	ldr	r2, [pc, #500]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a7a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a7a8:	6013      	str	r3, [r2, #0]
 800a7aa:	e01d      	b.n	800a7e8 <HAL_RCC_OscConfig+0xd8>
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	685b      	ldr	r3, [r3, #4]
 800a7b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a7b4:	d10c      	bne.n	800a7d0 <HAL_RCC_OscConfig+0xc0>
 800a7b6:	4b78      	ldr	r3, [pc, #480]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	4a77      	ldr	r2, [pc, #476]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a7bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a7c0:	6013      	str	r3, [r2, #0]
 800a7c2:	4b75      	ldr	r3, [pc, #468]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	4a74      	ldr	r2, [pc, #464]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a7c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a7cc:	6013      	str	r3, [r2, #0]
 800a7ce:	e00b      	b.n	800a7e8 <HAL_RCC_OscConfig+0xd8>
 800a7d0:	4b71      	ldr	r3, [pc, #452]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	4a70      	ldr	r2, [pc, #448]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a7d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a7da:	6013      	str	r3, [r2, #0]
 800a7dc:	4b6e      	ldr	r3, [pc, #440]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	4a6d      	ldr	r2, [pc, #436]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a7e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a7e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	685b      	ldr	r3, [r3, #4]
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d013      	beq.n	800a818 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7f0:	f7fa f9ec 	bl	8004bcc <HAL_GetTick>
 800a7f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a7f6:	e008      	b.n	800a80a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a7f8:	f7fa f9e8 	bl	8004bcc <HAL_GetTick>
 800a7fc:	4602      	mov	r2, r0
 800a7fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a800:	1ad3      	subs	r3, r2, r3
 800a802:	2b64      	cmp	r3, #100	@ 0x64
 800a804:	d901      	bls.n	800a80a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a806:	2303      	movs	r3, #3
 800a808:	e3d4      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a80a:	4b63      	ldr	r3, [pc, #396]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a812:	2b00      	cmp	r3, #0
 800a814:	d0f0      	beq.n	800a7f8 <HAL_RCC_OscConfig+0xe8>
 800a816:	e014      	b.n	800a842 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a818:	f7fa f9d8 	bl	8004bcc <HAL_GetTick>
 800a81c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a81e:	e008      	b.n	800a832 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a820:	f7fa f9d4 	bl	8004bcc <HAL_GetTick>
 800a824:	4602      	mov	r2, r0
 800a826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a828:	1ad3      	subs	r3, r2, r3
 800a82a:	2b64      	cmp	r3, #100	@ 0x64
 800a82c:	d901      	bls.n	800a832 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800a82e:	2303      	movs	r3, #3
 800a830:	e3c0      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a832:	4b59      	ldr	r3, [pc, #356]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d1f0      	bne.n	800a820 <HAL_RCC_OscConfig+0x110>
 800a83e:	e000      	b.n	800a842 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a840:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f003 0302 	and.w	r3, r3, #2
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	f000 80ca 	beq.w	800a9e4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a850:	4b51      	ldr	r3, [pc, #324]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a852:	691b      	ldr	r3, [r3, #16]
 800a854:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a858:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a85a:	4b4f      	ldr	r3, [pc, #316]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a85c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a85e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a860:	6a3b      	ldr	r3, [r7, #32]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d007      	beq.n	800a876 <HAL_RCC_OscConfig+0x166>
 800a866:	6a3b      	ldr	r3, [r7, #32]
 800a868:	2b18      	cmp	r3, #24
 800a86a:	d156      	bne.n	800a91a <HAL_RCC_OscConfig+0x20a>
 800a86c:	69fb      	ldr	r3, [r7, #28]
 800a86e:	f003 0303 	and.w	r3, r3, #3
 800a872:	2b00      	cmp	r3, #0
 800a874:	d151      	bne.n	800a91a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a876:	4b48      	ldr	r3, [pc, #288]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	f003 0304 	and.w	r3, r3, #4
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d005      	beq.n	800a88e <HAL_RCC_OscConfig+0x17e>
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	68db      	ldr	r3, [r3, #12]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d101      	bne.n	800a88e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800a88a:	2301      	movs	r3, #1
 800a88c:	e392      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a88e:	4b42      	ldr	r3, [pc, #264]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	f023 0219 	bic.w	r2, r3, #25
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	68db      	ldr	r3, [r3, #12]
 800a89a:	493f      	ldr	r1, [pc, #252]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a89c:	4313      	orrs	r3, r2
 800a89e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8a0:	f7fa f994 	bl	8004bcc <HAL_GetTick>
 800a8a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a8a6:	e008      	b.n	800a8ba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a8a8:	f7fa f990 	bl	8004bcc <HAL_GetTick>
 800a8ac:	4602      	mov	r2, r0
 800a8ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b0:	1ad3      	subs	r3, r2, r3
 800a8b2:	2b02      	cmp	r3, #2
 800a8b4:	d901      	bls.n	800a8ba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a8b6:	2303      	movs	r3, #3
 800a8b8:	e37c      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a8ba:	4b37      	ldr	r3, [pc, #220]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	f003 0304 	and.w	r3, r3, #4
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d0f0      	beq.n	800a8a8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a8c6:	f7fa f9b1 	bl	8004c2c <HAL_GetREVID>
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a8d0:	4293      	cmp	r3, r2
 800a8d2:	d817      	bhi.n	800a904 <HAL_RCC_OscConfig+0x1f4>
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	691b      	ldr	r3, [r3, #16]
 800a8d8:	2b40      	cmp	r3, #64	@ 0x40
 800a8da:	d108      	bne.n	800a8ee <HAL_RCC_OscConfig+0x1de>
 800a8dc:	4b2e      	ldr	r3, [pc, #184]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a8de:	685b      	ldr	r3, [r3, #4]
 800a8e0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a8e4:	4a2c      	ldr	r2, [pc, #176]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a8e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a8ea:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a8ec:	e07a      	b.n	800a9e4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a8ee:	4b2a      	ldr	r3, [pc, #168]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a8f0:	685b      	ldr	r3, [r3, #4]
 800a8f2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	691b      	ldr	r3, [r3, #16]
 800a8fa:	031b      	lsls	r3, r3, #12
 800a8fc:	4926      	ldr	r1, [pc, #152]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a8fe:	4313      	orrs	r3, r2
 800a900:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a902:	e06f      	b.n	800a9e4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a904:	4b24      	ldr	r3, [pc, #144]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a906:	685b      	ldr	r3, [r3, #4]
 800a908:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	691b      	ldr	r3, [r3, #16]
 800a910:	061b      	lsls	r3, r3, #24
 800a912:	4921      	ldr	r1, [pc, #132]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a914:	4313      	orrs	r3, r2
 800a916:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a918:	e064      	b.n	800a9e4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	68db      	ldr	r3, [r3, #12]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d047      	beq.n	800a9b2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a922:	4b1d      	ldr	r3, [pc, #116]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	f023 0219 	bic.w	r2, r3, #25
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	68db      	ldr	r3, [r3, #12]
 800a92e:	491a      	ldr	r1, [pc, #104]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a930:	4313      	orrs	r3, r2
 800a932:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a934:	f7fa f94a 	bl	8004bcc <HAL_GetTick>
 800a938:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a93a:	e008      	b.n	800a94e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a93c:	f7fa f946 	bl	8004bcc <HAL_GetTick>
 800a940:	4602      	mov	r2, r0
 800a942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a944:	1ad3      	subs	r3, r2, r3
 800a946:	2b02      	cmp	r3, #2
 800a948:	d901      	bls.n	800a94e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a94a:	2303      	movs	r3, #3
 800a94c:	e332      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a94e:	4b12      	ldr	r3, [pc, #72]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	f003 0304 	and.w	r3, r3, #4
 800a956:	2b00      	cmp	r3, #0
 800a958:	d0f0      	beq.n	800a93c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a95a:	f7fa f967 	bl	8004c2c <HAL_GetREVID>
 800a95e:	4603      	mov	r3, r0
 800a960:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a964:	4293      	cmp	r3, r2
 800a966:	d819      	bhi.n	800a99c <HAL_RCC_OscConfig+0x28c>
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	691b      	ldr	r3, [r3, #16]
 800a96c:	2b40      	cmp	r3, #64	@ 0x40
 800a96e:	d108      	bne.n	800a982 <HAL_RCC_OscConfig+0x272>
 800a970:	4b09      	ldr	r3, [pc, #36]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a972:	685b      	ldr	r3, [r3, #4]
 800a974:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a978:	4a07      	ldr	r2, [pc, #28]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a97a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a97e:	6053      	str	r3, [r2, #4]
 800a980:	e030      	b.n	800a9e4 <HAL_RCC_OscConfig+0x2d4>
 800a982:	4b05      	ldr	r3, [pc, #20]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a984:	685b      	ldr	r3, [r3, #4]
 800a986:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	691b      	ldr	r3, [r3, #16]
 800a98e:	031b      	lsls	r3, r3, #12
 800a990:	4901      	ldr	r1, [pc, #4]	@ (800a998 <HAL_RCC_OscConfig+0x288>)
 800a992:	4313      	orrs	r3, r2
 800a994:	604b      	str	r3, [r1, #4]
 800a996:	e025      	b.n	800a9e4 <HAL_RCC_OscConfig+0x2d4>
 800a998:	58024400 	.word	0x58024400
 800a99c:	4b9a      	ldr	r3, [pc, #616]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800a99e:	685b      	ldr	r3, [r3, #4]
 800a9a0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	691b      	ldr	r3, [r3, #16]
 800a9a8:	061b      	lsls	r3, r3, #24
 800a9aa:	4997      	ldr	r1, [pc, #604]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800a9ac:	4313      	orrs	r3, r2
 800a9ae:	604b      	str	r3, [r1, #4]
 800a9b0:	e018      	b.n	800a9e4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a9b2:	4b95      	ldr	r3, [pc, #596]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	4a94      	ldr	r2, [pc, #592]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800a9b8:	f023 0301 	bic.w	r3, r3, #1
 800a9bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9be:	f7fa f905 	bl	8004bcc <HAL_GetTick>
 800a9c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a9c4:	e008      	b.n	800a9d8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a9c6:	f7fa f901 	bl	8004bcc <HAL_GetTick>
 800a9ca:	4602      	mov	r2, r0
 800a9cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ce:	1ad3      	subs	r3, r2, r3
 800a9d0:	2b02      	cmp	r3, #2
 800a9d2:	d901      	bls.n	800a9d8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800a9d4:	2303      	movs	r3, #3
 800a9d6:	e2ed      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a9d8:	4b8b      	ldr	r3, [pc, #556]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f003 0304 	and.w	r3, r3, #4
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d1f0      	bne.n	800a9c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	f003 0310 	and.w	r3, r3, #16
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	f000 80a9 	beq.w	800ab44 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a9f2:	4b85      	ldr	r3, [pc, #532]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800a9f4:	691b      	ldr	r3, [r3, #16]
 800a9f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a9fa:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a9fc:	4b82      	ldr	r3, [pc, #520]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800a9fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa00:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800aa02:	69bb      	ldr	r3, [r7, #24]
 800aa04:	2b08      	cmp	r3, #8
 800aa06:	d007      	beq.n	800aa18 <HAL_RCC_OscConfig+0x308>
 800aa08:	69bb      	ldr	r3, [r7, #24]
 800aa0a:	2b18      	cmp	r3, #24
 800aa0c:	d13a      	bne.n	800aa84 <HAL_RCC_OscConfig+0x374>
 800aa0e:	697b      	ldr	r3, [r7, #20]
 800aa10:	f003 0303 	and.w	r3, r3, #3
 800aa14:	2b01      	cmp	r3, #1
 800aa16:	d135      	bne.n	800aa84 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800aa18:	4b7b      	ldr	r3, [pc, #492]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d005      	beq.n	800aa30 <HAL_RCC_OscConfig+0x320>
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	69db      	ldr	r3, [r3, #28]
 800aa28:	2b80      	cmp	r3, #128	@ 0x80
 800aa2a:	d001      	beq.n	800aa30 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	e2c1      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800aa30:	f7fa f8fc 	bl	8004c2c <HAL_GetREVID>
 800aa34:	4603      	mov	r3, r0
 800aa36:	f241 0203 	movw	r2, #4099	@ 0x1003
 800aa3a:	4293      	cmp	r3, r2
 800aa3c:	d817      	bhi.n	800aa6e <HAL_RCC_OscConfig+0x35e>
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6a1b      	ldr	r3, [r3, #32]
 800aa42:	2b20      	cmp	r3, #32
 800aa44:	d108      	bne.n	800aa58 <HAL_RCC_OscConfig+0x348>
 800aa46:	4b70      	ldr	r3, [pc, #448]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800aa48:	685b      	ldr	r3, [r3, #4]
 800aa4a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800aa4e:	4a6e      	ldr	r2, [pc, #440]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800aa50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800aa54:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800aa56:	e075      	b.n	800ab44 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800aa58:	4b6b      	ldr	r3, [pc, #428]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800aa5a:	685b      	ldr	r3, [r3, #4]
 800aa5c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	6a1b      	ldr	r3, [r3, #32]
 800aa64:	069b      	lsls	r3, r3, #26
 800aa66:	4968      	ldr	r1, [pc, #416]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800aa68:	4313      	orrs	r3, r2
 800aa6a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800aa6c:	e06a      	b.n	800ab44 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800aa6e:	4b66      	ldr	r3, [pc, #408]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800aa70:	68db      	ldr	r3, [r3, #12]
 800aa72:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	6a1b      	ldr	r3, [r3, #32]
 800aa7a:	061b      	lsls	r3, r3, #24
 800aa7c:	4962      	ldr	r1, [pc, #392]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800aa7e:	4313      	orrs	r3, r2
 800aa80:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800aa82:	e05f      	b.n	800ab44 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	69db      	ldr	r3, [r3, #28]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d042      	beq.n	800ab12 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800aa8c:	4b5e      	ldr	r3, [pc, #376]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	4a5d      	ldr	r2, [pc, #372]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800aa92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa98:	f7fa f898 	bl	8004bcc <HAL_GetTick>
 800aa9c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800aa9e:	e008      	b.n	800aab2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800aaa0:	f7fa f894 	bl	8004bcc <HAL_GetTick>
 800aaa4:	4602      	mov	r2, r0
 800aaa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaa8:	1ad3      	subs	r3, r2, r3
 800aaaa:	2b02      	cmp	r3, #2
 800aaac:	d901      	bls.n	800aab2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800aaae:	2303      	movs	r3, #3
 800aab0:	e280      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800aab2:	4b55      	ldr	r3, [pc, #340]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d0f0      	beq.n	800aaa0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800aabe:	f7fa f8b5 	bl	8004c2c <HAL_GetREVID>
 800aac2:	4603      	mov	r3, r0
 800aac4:	f241 0203 	movw	r2, #4099	@ 0x1003
 800aac8:	4293      	cmp	r3, r2
 800aaca:	d817      	bhi.n	800aafc <HAL_RCC_OscConfig+0x3ec>
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	6a1b      	ldr	r3, [r3, #32]
 800aad0:	2b20      	cmp	r3, #32
 800aad2:	d108      	bne.n	800aae6 <HAL_RCC_OscConfig+0x3d6>
 800aad4:	4b4c      	ldr	r3, [pc, #304]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800aad6:	685b      	ldr	r3, [r3, #4]
 800aad8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800aadc:	4a4a      	ldr	r2, [pc, #296]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800aade:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800aae2:	6053      	str	r3, [r2, #4]
 800aae4:	e02e      	b.n	800ab44 <HAL_RCC_OscConfig+0x434>
 800aae6:	4b48      	ldr	r3, [pc, #288]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800aae8:	685b      	ldr	r3, [r3, #4]
 800aaea:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	6a1b      	ldr	r3, [r3, #32]
 800aaf2:	069b      	lsls	r3, r3, #26
 800aaf4:	4944      	ldr	r1, [pc, #272]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800aaf6:	4313      	orrs	r3, r2
 800aaf8:	604b      	str	r3, [r1, #4]
 800aafa:	e023      	b.n	800ab44 <HAL_RCC_OscConfig+0x434>
 800aafc:	4b42      	ldr	r3, [pc, #264]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800aafe:	68db      	ldr	r3, [r3, #12]
 800ab00:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	6a1b      	ldr	r3, [r3, #32]
 800ab08:	061b      	lsls	r3, r3, #24
 800ab0a:	493f      	ldr	r1, [pc, #252]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800ab0c:	4313      	orrs	r3, r2
 800ab0e:	60cb      	str	r3, [r1, #12]
 800ab10:	e018      	b.n	800ab44 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800ab12:	4b3d      	ldr	r3, [pc, #244]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	4a3c      	ldr	r2, [pc, #240]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800ab18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ab1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab1e:	f7fa f855 	bl	8004bcc <HAL_GetTick>
 800ab22:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800ab24:	e008      	b.n	800ab38 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800ab26:	f7fa f851 	bl	8004bcc <HAL_GetTick>
 800ab2a:	4602      	mov	r2, r0
 800ab2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab2e:	1ad3      	subs	r3, r2, r3
 800ab30:	2b02      	cmp	r3, #2
 800ab32:	d901      	bls.n	800ab38 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800ab34:	2303      	movs	r3, #3
 800ab36:	e23d      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800ab38:	4b33      	ldr	r3, [pc, #204]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d1f0      	bne.n	800ab26 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	f003 0308 	and.w	r3, r3, #8
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d036      	beq.n	800abbe <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	695b      	ldr	r3, [r3, #20]
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d019      	beq.n	800ab8c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ab58:	4b2b      	ldr	r3, [pc, #172]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800ab5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab5c:	4a2a      	ldr	r2, [pc, #168]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800ab5e:	f043 0301 	orr.w	r3, r3, #1
 800ab62:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab64:	f7fa f832 	bl	8004bcc <HAL_GetTick>
 800ab68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800ab6a:	e008      	b.n	800ab7e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ab6c:	f7fa f82e 	bl	8004bcc <HAL_GetTick>
 800ab70:	4602      	mov	r2, r0
 800ab72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab74:	1ad3      	subs	r3, r2, r3
 800ab76:	2b02      	cmp	r3, #2
 800ab78:	d901      	bls.n	800ab7e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800ab7a:	2303      	movs	r3, #3
 800ab7c:	e21a      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800ab7e:	4b22      	ldr	r3, [pc, #136]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800ab80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab82:	f003 0302 	and.w	r3, r3, #2
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d0f0      	beq.n	800ab6c <HAL_RCC_OscConfig+0x45c>
 800ab8a:	e018      	b.n	800abbe <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ab8c:	4b1e      	ldr	r3, [pc, #120]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800ab8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ab90:	4a1d      	ldr	r2, [pc, #116]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800ab92:	f023 0301 	bic.w	r3, r3, #1
 800ab96:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab98:	f7fa f818 	bl	8004bcc <HAL_GetTick>
 800ab9c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800ab9e:	e008      	b.n	800abb2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aba0:	f7fa f814 	bl	8004bcc <HAL_GetTick>
 800aba4:	4602      	mov	r2, r0
 800aba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aba8:	1ad3      	subs	r3, r2, r3
 800abaa:	2b02      	cmp	r3, #2
 800abac:	d901      	bls.n	800abb2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800abae:	2303      	movs	r3, #3
 800abb0:	e200      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800abb2:	4b15      	ldr	r3, [pc, #84]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800abb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800abb6:	f003 0302 	and.w	r3, r3, #2
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d1f0      	bne.n	800aba0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	f003 0320 	and.w	r3, r3, #32
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d039      	beq.n	800ac3e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	699b      	ldr	r3, [r3, #24]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d01c      	beq.n	800ac0c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800abd2:	4b0d      	ldr	r3, [pc, #52]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	4a0c      	ldr	r2, [pc, #48]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800abd8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800abdc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800abde:	f7f9 fff5 	bl	8004bcc <HAL_GetTick>
 800abe2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800abe4:	e008      	b.n	800abf8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800abe6:	f7f9 fff1 	bl	8004bcc <HAL_GetTick>
 800abea:	4602      	mov	r2, r0
 800abec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abee:	1ad3      	subs	r3, r2, r3
 800abf0:	2b02      	cmp	r3, #2
 800abf2:	d901      	bls.n	800abf8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800abf4:	2303      	movs	r3, #3
 800abf6:	e1dd      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800abf8:	4b03      	ldr	r3, [pc, #12]	@ (800ac08 <HAL_RCC_OscConfig+0x4f8>)
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d0f0      	beq.n	800abe6 <HAL_RCC_OscConfig+0x4d6>
 800ac04:	e01b      	b.n	800ac3e <HAL_RCC_OscConfig+0x52e>
 800ac06:	bf00      	nop
 800ac08:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ac0c:	4b9b      	ldr	r3, [pc, #620]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	4a9a      	ldr	r2, [pc, #616]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ac12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ac16:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ac18:	f7f9 ffd8 	bl	8004bcc <HAL_GetTick>
 800ac1c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ac1e:	e008      	b.n	800ac32 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ac20:	f7f9 ffd4 	bl	8004bcc <HAL_GetTick>
 800ac24:	4602      	mov	r2, r0
 800ac26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac28:	1ad3      	subs	r3, r2, r3
 800ac2a:	2b02      	cmp	r3, #2
 800ac2c:	d901      	bls.n	800ac32 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800ac2e:	2303      	movs	r3, #3
 800ac30:	e1c0      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ac32:	4b92      	ldr	r3, [pc, #584]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d1f0      	bne.n	800ac20 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	f003 0304 	and.w	r3, r3, #4
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	f000 8081 	beq.w	800ad4e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800ac4c:	4b8c      	ldr	r3, [pc, #560]	@ (800ae80 <HAL_RCC_OscConfig+0x770>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	4a8b      	ldr	r2, [pc, #556]	@ (800ae80 <HAL_RCC_OscConfig+0x770>)
 800ac52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ac56:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800ac58:	f7f9 ffb8 	bl	8004bcc <HAL_GetTick>
 800ac5c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ac5e:	e008      	b.n	800ac72 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ac60:	f7f9 ffb4 	bl	8004bcc <HAL_GetTick>
 800ac64:	4602      	mov	r2, r0
 800ac66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac68:	1ad3      	subs	r3, r2, r3
 800ac6a:	2b64      	cmp	r3, #100	@ 0x64
 800ac6c:	d901      	bls.n	800ac72 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800ac6e:	2303      	movs	r3, #3
 800ac70:	e1a0      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ac72:	4b83      	ldr	r3, [pc, #524]	@ (800ae80 <HAL_RCC_OscConfig+0x770>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d0f0      	beq.n	800ac60 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	689b      	ldr	r3, [r3, #8]
 800ac82:	2b01      	cmp	r3, #1
 800ac84:	d106      	bne.n	800ac94 <HAL_RCC_OscConfig+0x584>
 800ac86:	4b7d      	ldr	r3, [pc, #500]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ac88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ac8a:	4a7c      	ldr	r2, [pc, #496]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ac8c:	f043 0301 	orr.w	r3, r3, #1
 800ac90:	6713      	str	r3, [r2, #112]	@ 0x70
 800ac92:	e02d      	b.n	800acf0 <HAL_RCC_OscConfig+0x5e0>
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	689b      	ldr	r3, [r3, #8]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d10c      	bne.n	800acb6 <HAL_RCC_OscConfig+0x5a6>
 800ac9c:	4b77      	ldr	r3, [pc, #476]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ac9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800aca0:	4a76      	ldr	r2, [pc, #472]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800aca2:	f023 0301 	bic.w	r3, r3, #1
 800aca6:	6713      	str	r3, [r2, #112]	@ 0x70
 800aca8:	4b74      	ldr	r3, [pc, #464]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800acaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800acac:	4a73      	ldr	r2, [pc, #460]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800acae:	f023 0304 	bic.w	r3, r3, #4
 800acb2:	6713      	str	r3, [r2, #112]	@ 0x70
 800acb4:	e01c      	b.n	800acf0 <HAL_RCC_OscConfig+0x5e0>
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	689b      	ldr	r3, [r3, #8]
 800acba:	2b05      	cmp	r3, #5
 800acbc:	d10c      	bne.n	800acd8 <HAL_RCC_OscConfig+0x5c8>
 800acbe:	4b6f      	ldr	r3, [pc, #444]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800acc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800acc2:	4a6e      	ldr	r2, [pc, #440]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800acc4:	f043 0304 	orr.w	r3, r3, #4
 800acc8:	6713      	str	r3, [r2, #112]	@ 0x70
 800acca:	4b6c      	ldr	r3, [pc, #432]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800accc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800acce:	4a6b      	ldr	r2, [pc, #428]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800acd0:	f043 0301 	orr.w	r3, r3, #1
 800acd4:	6713      	str	r3, [r2, #112]	@ 0x70
 800acd6:	e00b      	b.n	800acf0 <HAL_RCC_OscConfig+0x5e0>
 800acd8:	4b68      	ldr	r3, [pc, #416]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800acda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800acdc:	4a67      	ldr	r2, [pc, #412]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800acde:	f023 0301 	bic.w	r3, r3, #1
 800ace2:	6713      	str	r3, [r2, #112]	@ 0x70
 800ace4:	4b65      	ldr	r3, [pc, #404]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ace6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ace8:	4a64      	ldr	r2, [pc, #400]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800acea:	f023 0304 	bic.w	r3, r3, #4
 800acee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	689b      	ldr	r3, [r3, #8]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d015      	beq.n	800ad24 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800acf8:	f7f9 ff68 	bl	8004bcc <HAL_GetTick>
 800acfc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800acfe:	e00a      	b.n	800ad16 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ad00:	f7f9 ff64 	bl	8004bcc <HAL_GetTick>
 800ad04:	4602      	mov	r2, r0
 800ad06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad08:	1ad3      	subs	r3, r2, r3
 800ad0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ad0e:	4293      	cmp	r3, r2
 800ad10:	d901      	bls.n	800ad16 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800ad12:	2303      	movs	r3, #3
 800ad14:	e14e      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ad16:	4b59      	ldr	r3, [pc, #356]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ad18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ad1a:	f003 0302 	and.w	r3, r3, #2
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d0ee      	beq.n	800ad00 <HAL_RCC_OscConfig+0x5f0>
 800ad22:	e014      	b.n	800ad4e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ad24:	f7f9 ff52 	bl	8004bcc <HAL_GetTick>
 800ad28:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ad2a:	e00a      	b.n	800ad42 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ad2c:	f7f9 ff4e 	bl	8004bcc <HAL_GetTick>
 800ad30:	4602      	mov	r2, r0
 800ad32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad34:	1ad3      	subs	r3, r2, r3
 800ad36:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ad3a:	4293      	cmp	r3, r2
 800ad3c:	d901      	bls.n	800ad42 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800ad3e:	2303      	movs	r3, #3
 800ad40:	e138      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ad42:	4b4e      	ldr	r3, [pc, #312]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ad44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ad46:	f003 0302 	and.w	r3, r3, #2
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d1ee      	bne.n	800ad2c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	f000 812d 	beq.w	800afb2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800ad58:	4b48      	ldr	r3, [pc, #288]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ad5a:	691b      	ldr	r3, [r3, #16]
 800ad5c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ad60:	2b18      	cmp	r3, #24
 800ad62:	f000 80bd 	beq.w	800aee0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad6a:	2b02      	cmp	r3, #2
 800ad6c:	f040 809e 	bne.w	800aeac <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ad70:	4b42      	ldr	r3, [pc, #264]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	4a41      	ldr	r2, [pc, #260]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ad76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ad7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad7c:	f7f9 ff26 	bl	8004bcc <HAL_GetTick>
 800ad80:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ad82:	e008      	b.n	800ad96 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ad84:	f7f9 ff22 	bl	8004bcc <HAL_GetTick>
 800ad88:	4602      	mov	r2, r0
 800ad8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad8c:	1ad3      	subs	r3, r2, r3
 800ad8e:	2b02      	cmp	r3, #2
 800ad90:	d901      	bls.n	800ad96 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800ad92:	2303      	movs	r3, #3
 800ad94:	e10e      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ad96:	4b39      	ldr	r3, [pc, #228]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d1f0      	bne.n	800ad84 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ada2:	4b36      	ldr	r3, [pc, #216]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ada4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ada6:	4b37      	ldr	r3, [pc, #220]	@ (800ae84 <HAL_RCC_OscConfig+0x774>)
 800ada8:	4013      	ands	r3, r2
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800adae:	687a      	ldr	r2, [r7, #4]
 800adb0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800adb2:	0112      	lsls	r2, r2, #4
 800adb4:	430a      	orrs	r2, r1
 800adb6:	4931      	ldr	r1, [pc, #196]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800adb8:	4313      	orrs	r3, r2
 800adba:	628b      	str	r3, [r1, #40]	@ 0x28
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800adc0:	3b01      	subs	r3, #1
 800adc2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800adca:	3b01      	subs	r3, #1
 800adcc:	025b      	lsls	r3, r3, #9
 800adce:	b29b      	uxth	r3, r3
 800add0:	431a      	orrs	r2, r3
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800add6:	3b01      	subs	r3, #1
 800add8:	041b      	lsls	r3, r3, #16
 800adda:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800adde:	431a      	orrs	r2, r3
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ade4:	3b01      	subs	r3, #1
 800ade6:	061b      	lsls	r3, r3, #24
 800ade8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800adec:	4923      	ldr	r1, [pc, #140]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800adee:	4313      	orrs	r3, r2
 800adf0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800adf2:	4b22      	ldr	r3, [pc, #136]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800adf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adf6:	4a21      	ldr	r2, [pc, #132]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800adf8:	f023 0301 	bic.w	r3, r3, #1
 800adfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800adfe:	4b1f      	ldr	r3, [pc, #124]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ae00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ae02:	4b21      	ldr	r3, [pc, #132]	@ (800ae88 <HAL_RCC_OscConfig+0x778>)
 800ae04:	4013      	ands	r3, r2
 800ae06:	687a      	ldr	r2, [r7, #4]
 800ae08:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ae0a:	00d2      	lsls	r2, r2, #3
 800ae0c:	491b      	ldr	r1, [pc, #108]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ae0e:	4313      	orrs	r3, r2
 800ae10:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800ae12:	4b1a      	ldr	r3, [pc, #104]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ae14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae16:	f023 020c 	bic.w	r2, r3, #12
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae1e:	4917      	ldr	r1, [pc, #92]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ae20:	4313      	orrs	r3, r2
 800ae22:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800ae24:	4b15      	ldr	r3, [pc, #84]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ae26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae28:	f023 0202 	bic.w	r2, r3, #2
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae30:	4912      	ldr	r1, [pc, #72]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ae32:	4313      	orrs	r3, r2
 800ae34:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ae36:	4b11      	ldr	r3, [pc, #68]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ae38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae3a:	4a10      	ldr	r2, [pc, #64]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ae3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ae40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ae42:	4b0e      	ldr	r3, [pc, #56]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ae44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae46:	4a0d      	ldr	r2, [pc, #52]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ae48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ae4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800ae4e:	4b0b      	ldr	r3, [pc, #44]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ae50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae52:	4a0a      	ldr	r2, [pc, #40]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ae54:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ae58:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800ae5a:	4b08      	ldr	r3, [pc, #32]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ae5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae5e:	4a07      	ldr	r2, [pc, #28]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ae60:	f043 0301 	orr.w	r3, r3, #1
 800ae64:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ae66:	4b05      	ldr	r3, [pc, #20]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	4a04      	ldr	r2, [pc, #16]	@ (800ae7c <HAL_RCC_OscConfig+0x76c>)
 800ae6c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ae70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae72:	f7f9 feab 	bl	8004bcc <HAL_GetTick>
 800ae76:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ae78:	e011      	b.n	800ae9e <HAL_RCC_OscConfig+0x78e>
 800ae7a:	bf00      	nop
 800ae7c:	58024400 	.word	0x58024400
 800ae80:	58024800 	.word	0x58024800
 800ae84:	fffffc0c 	.word	0xfffffc0c
 800ae88:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ae8c:	f7f9 fe9e 	bl	8004bcc <HAL_GetTick>
 800ae90:	4602      	mov	r2, r0
 800ae92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae94:	1ad3      	subs	r3, r2, r3
 800ae96:	2b02      	cmp	r3, #2
 800ae98:	d901      	bls.n	800ae9e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800ae9a:	2303      	movs	r3, #3
 800ae9c:	e08a      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ae9e:	4b47      	ldr	r3, [pc, #284]	@ (800afbc <HAL_RCC_OscConfig+0x8ac>)
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d0f0      	beq.n	800ae8c <HAL_RCC_OscConfig+0x77c>
 800aeaa:	e082      	b.n	800afb2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aeac:	4b43      	ldr	r3, [pc, #268]	@ (800afbc <HAL_RCC_OscConfig+0x8ac>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	4a42      	ldr	r2, [pc, #264]	@ (800afbc <HAL_RCC_OscConfig+0x8ac>)
 800aeb2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aeb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aeb8:	f7f9 fe88 	bl	8004bcc <HAL_GetTick>
 800aebc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800aebe:	e008      	b.n	800aed2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800aec0:	f7f9 fe84 	bl	8004bcc <HAL_GetTick>
 800aec4:	4602      	mov	r2, r0
 800aec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aec8:	1ad3      	subs	r3, r2, r3
 800aeca:	2b02      	cmp	r3, #2
 800aecc:	d901      	bls.n	800aed2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800aece:	2303      	movs	r3, #3
 800aed0:	e070      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800aed2:	4b3a      	ldr	r3, [pc, #232]	@ (800afbc <HAL_RCC_OscConfig+0x8ac>)
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aeda:	2b00      	cmp	r3, #0
 800aedc:	d1f0      	bne.n	800aec0 <HAL_RCC_OscConfig+0x7b0>
 800aede:	e068      	b.n	800afb2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800aee0:	4b36      	ldr	r3, [pc, #216]	@ (800afbc <HAL_RCC_OscConfig+0x8ac>)
 800aee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aee4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800aee6:	4b35      	ldr	r3, [pc, #212]	@ (800afbc <HAL_RCC_OscConfig+0x8ac>)
 800aee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aeea:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aef0:	2b01      	cmp	r3, #1
 800aef2:	d031      	beq.n	800af58 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aef4:	693b      	ldr	r3, [r7, #16]
 800aef6:	f003 0203 	and.w	r2, r3, #3
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aefe:	429a      	cmp	r2, r3
 800af00:	d12a      	bne.n	800af58 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800af02:	693b      	ldr	r3, [r7, #16]
 800af04:	091b      	lsrs	r3, r3, #4
 800af06:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800af0e:	429a      	cmp	r2, r3
 800af10:	d122      	bne.n	800af58 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af1c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800af1e:	429a      	cmp	r2, r3
 800af20:	d11a      	bne.n	800af58 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	0a5b      	lsrs	r3, r3, #9
 800af26:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af2e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800af30:	429a      	cmp	r2, r3
 800af32:	d111      	bne.n	800af58 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	0c1b      	lsrs	r3, r3, #16
 800af38:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af40:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800af42:	429a      	cmp	r2, r3
 800af44:	d108      	bne.n	800af58 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	0e1b      	lsrs	r3, r3, #24
 800af4a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af52:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800af54:	429a      	cmp	r2, r3
 800af56:	d001      	beq.n	800af5c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800af58:	2301      	movs	r3, #1
 800af5a:	e02b      	b.n	800afb4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800af5c:	4b17      	ldr	r3, [pc, #92]	@ (800afbc <HAL_RCC_OscConfig+0x8ac>)
 800af5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af60:	08db      	lsrs	r3, r3, #3
 800af62:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800af66:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800af6c:	693a      	ldr	r2, [r7, #16]
 800af6e:	429a      	cmp	r2, r3
 800af70:	d01f      	beq.n	800afb2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800af72:	4b12      	ldr	r3, [pc, #72]	@ (800afbc <HAL_RCC_OscConfig+0x8ac>)
 800af74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af76:	4a11      	ldr	r2, [pc, #68]	@ (800afbc <HAL_RCC_OscConfig+0x8ac>)
 800af78:	f023 0301 	bic.w	r3, r3, #1
 800af7c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800af7e:	f7f9 fe25 	bl	8004bcc <HAL_GetTick>
 800af82:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800af84:	bf00      	nop
 800af86:	f7f9 fe21 	bl	8004bcc <HAL_GetTick>
 800af8a:	4602      	mov	r2, r0
 800af8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af8e:	4293      	cmp	r3, r2
 800af90:	d0f9      	beq.n	800af86 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800af92:	4b0a      	ldr	r3, [pc, #40]	@ (800afbc <HAL_RCC_OscConfig+0x8ac>)
 800af94:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800af96:	4b0a      	ldr	r3, [pc, #40]	@ (800afc0 <HAL_RCC_OscConfig+0x8b0>)
 800af98:	4013      	ands	r3, r2
 800af9a:	687a      	ldr	r2, [r7, #4]
 800af9c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800af9e:	00d2      	lsls	r2, r2, #3
 800afa0:	4906      	ldr	r1, [pc, #24]	@ (800afbc <HAL_RCC_OscConfig+0x8ac>)
 800afa2:	4313      	orrs	r3, r2
 800afa4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800afa6:	4b05      	ldr	r3, [pc, #20]	@ (800afbc <HAL_RCC_OscConfig+0x8ac>)
 800afa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afaa:	4a04      	ldr	r2, [pc, #16]	@ (800afbc <HAL_RCC_OscConfig+0x8ac>)
 800afac:	f043 0301 	orr.w	r3, r3, #1
 800afb0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800afb2:	2300      	movs	r3, #0
}
 800afb4:	4618      	mov	r0, r3
 800afb6:	3730      	adds	r7, #48	@ 0x30
 800afb8:	46bd      	mov	sp, r7
 800afba:	bd80      	pop	{r7, pc}
 800afbc:	58024400 	.word	0x58024400
 800afc0:	ffff0007 	.word	0xffff0007

0800afc4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b086      	sub	sp, #24
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
 800afcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d101      	bne.n	800afd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800afd4:	2301      	movs	r3, #1
 800afd6:	e19c      	b.n	800b312 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800afd8:	4b8a      	ldr	r3, [pc, #552]	@ (800b204 <HAL_RCC_ClockConfig+0x240>)
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f003 030f 	and.w	r3, r3, #15
 800afe0:	683a      	ldr	r2, [r7, #0]
 800afe2:	429a      	cmp	r2, r3
 800afe4:	d910      	bls.n	800b008 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800afe6:	4b87      	ldr	r3, [pc, #540]	@ (800b204 <HAL_RCC_ClockConfig+0x240>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	f023 020f 	bic.w	r2, r3, #15
 800afee:	4985      	ldr	r1, [pc, #532]	@ (800b204 <HAL_RCC_ClockConfig+0x240>)
 800aff0:	683b      	ldr	r3, [r7, #0]
 800aff2:	4313      	orrs	r3, r2
 800aff4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800aff6:	4b83      	ldr	r3, [pc, #524]	@ (800b204 <HAL_RCC_ClockConfig+0x240>)
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	f003 030f 	and.w	r3, r3, #15
 800affe:	683a      	ldr	r2, [r7, #0]
 800b000:	429a      	cmp	r2, r3
 800b002:	d001      	beq.n	800b008 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b004:	2301      	movs	r3, #1
 800b006:	e184      	b.n	800b312 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	f003 0304 	and.w	r3, r3, #4
 800b010:	2b00      	cmp	r3, #0
 800b012:	d010      	beq.n	800b036 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	691a      	ldr	r2, [r3, #16]
 800b018:	4b7b      	ldr	r3, [pc, #492]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b01a:	699b      	ldr	r3, [r3, #24]
 800b01c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b020:	429a      	cmp	r2, r3
 800b022:	d908      	bls.n	800b036 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b024:	4b78      	ldr	r3, [pc, #480]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b026:	699b      	ldr	r3, [r3, #24]
 800b028:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	691b      	ldr	r3, [r3, #16]
 800b030:	4975      	ldr	r1, [pc, #468]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b032:	4313      	orrs	r3, r2
 800b034:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	f003 0308 	and.w	r3, r3, #8
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d010      	beq.n	800b064 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	695a      	ldr	r2, [r3, #20]
 800b046:	4b70      	ldr	r3, [pc, #448]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b048:	69db      	ldr	r3, [r3, #28]
 800b04a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b04e:	429a      	cmp	r2, r3
 800b050:	d908      	bls.n	800b064 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b052:	4b6d      	ldr	r3, [pc, #436]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b054:	69db      	ldr	r3, [r3, #28]
 800b056:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	695b      	ldr	r3, [r3, #20]
 800b05e:	496a      	ldr	r1, [pc, #424]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b060:	4313      	orrs	r3, r2
 800b062:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	f003 0310 	and.w	r3, r3, #16
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d010      	beq.n	800b092 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	699a      	ldr	r2, [r3, #24]
 800b074:	4b64      	ldr	r3, [pc, #400]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b076:	69db      	ldr	r3, [r3, #28]
 800b078:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b07c:	429a      	cmp	r2, r3
 800b07e:	d908      	bls.n	800b092 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b080:	4b61      	ldr	r3, [pc, #388]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b082:	69db      	ldr	r3, [r3, #28]
 800b084:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	699b      	ldr	r3, [r3, #24]
 800b08c:	495e      	ldr	r1, [pc, #376]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b08e:	4313      	orrs	r3, r2
 800b090:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	f003 0320 	and.w	r3, r3, #32
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d010      	beq.n	800b0c0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	69da      	ldr	r2, [r3, #28]
 800b0a2:	4b59      	ldr	r3, [pc, #356]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b0a4:	6a1b      	ldr	r3, [r3, #32]
 800b0a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b0aa:	429a      	cmp	r2, r3
 800b0ac:	d908      	bls.n	800b0c0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b0ae:	4b56      	ldr	r3, [pc, #344]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b0b0:	6a1b      	ldr	r3, [r3, #32]
 800b0b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	69db      	ldr	r3, [r3, #28]
 800b0ba:	4953      	ldr	r1, [pc, #332]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b0bc:	4313      	orrs	r3, r2
 800b0be:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	f003 0302 	and.w	r3, r3, #2
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	d010      	beq.n	800b0ee <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	68da      	ldr	r2, [r3, #12]
 800b0d0:	4b4d      	ldr	r3, [pc, #308]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b0d2:	699b      	ldr	r3, [r3, #24]
 800b0d4:	f003 030f 	and.w	r3, r3, #15
 800b0d8:	429a      	cmp	r2, r3
 800b0da:	d908      	bls.n	800b0ee <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b0dc:	4b4a      	ldr	r3, [pc, #296]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b0de:	699b      	ldr	r3, [r3, #24]
 800b0e0:	f023 020f 	bic.w	r2, r3, #15
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	68db      	ldr	r3, [r3, #12]
 800b0e8:	4947      	ldr	r1, [pc, #284]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b0ea:	4313      	orrs	r3, r2
 800b0ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	f003 0301 	and.w	r3, r3, #1
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d055      	beq.n	800b1a6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800b0fa:	4b43      	ldr	r3, [pc, #268]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b0fc:	699b      	ldr	r3, [r3, #24]
 800b0fe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	689b      	ldr	r3, [r3, #8]
 800b106:	4940      	ldr	r1, [pc, #256]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b108:	4313      	orrs	r3, r2
 800b10a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	685b      	ldr	r3, [r3, #4]
 800b110:	2b02      	cmp	r3, #2
 800b112:	d107      	bne.n	800b124 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b114:	4b3c      	ldr	r3, [pc, #240]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d121      	bne.n	800b164 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b120:	2301      	movs	r3, #1
 800b122:	e0f6      	b.n	800b312 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	685b      	ldr	r3, [r3, #4]
 800b128:	2b03      	cmp	r3, #3
 800b12a:	d107      	bne.n	800b13c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b12c:	4b36      	ldr	r3, [pc, #216]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b134:	2b00      	cmp	r3, #0
 800b136:	d115      	bne.n	800b164 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b138:	2301      	movs	r3, #1
 800b13a:	e0ea      	b.n	800b312 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	685b      	ldr	r3, [r3, #4]
 800b140:	2b01      	cmp	r3, #1
 800b142:	d107      	bne.n	800b154 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b144:	4b30      	ldr	r3, [pc, #192]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d109      	bne.n	800b164 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b150:	2301      	movs	r3, #1
 800b152:	e0de      	b.n	800b312 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b154:	4b2c      	ldr	r3, [pc, #176]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	f003 0304 	and.w	r3, r3, #4
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d101      	bne.n	800b164 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b160:	2301      	movs	r3, #1
 800b162:	e0d6      	b.n	800b312 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b164:	4b28      	ldr	r3, [pc, #160]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b166:	691b      	ldr	r3, [r3, #16]
 800b168:	f023 0207 	bic.w	r2, r3, #7
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	685b      	ldr	r3, [r3, #4]
 800b170:	4925      	ldr	r1, [pc, #148]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b172:	4313      	orrs	r3, r2
 800b174:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b176:	f7f9 fd29 	bl	8004bcc <HAL_GetTick>
 800b17a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b17c:	e00a      	b.n	800b194 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b17e:	f7f9 fd25 	bl	8004bcc <HAL_GetTick>
 800b182:	4602      	mov	r2, r0
 800b184:	697b      	ldr	r3, [r7, #20]
 800b186:	1ad3      	subs	r3, r2, r3
 800b188:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b18c:	4293      	cmp	r3, r2
 800b18e:	d901      	bls.n	800b194 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800b190:	2303      	movs	r3, #3
 800b192:	e0be      	b.n	800b312 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b194:	4b1c      	ldr	r3, [pc, #112]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b196:	691b      	ldr	r3, [r3, #16]
 800b198:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	685b      	ldr	r3, [r3, #4]
 800b1a0:	00db      	lsls	r3, r3, #3
 800b1a2:	429a      	cmp	r2, r3
 800b1a4:	d1eb      	bne.n	800b17e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	f003 0302 	and.w	r3, r3, #2
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d010      	beq.n	800b1d4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	68da      	ldr	r2, [r3, #12]
 800b1b6:	4b14      	ldr	r3, [pc, #80]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b1b8:	699b      	ldr	r3, [r3, #24]
 800b1ba:	f003 030f 	and.w	r3, r3, #15
 800b1be:	429a      	cmp	r2, r3
 800b1c0:	d208      	bcs.n	800b1d4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b1c2:	4b11      	ldr	r3, [pc, #68]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b1c4:	699b      	ldr	r3, [r3, #24]
 800b1c6:	f023 020f 	bic.w	r2, r3, #15
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	68db      	ldr	r3, [r3, #12]
 800b1ce:	490e      	ldr	r1, [pc, #56]	@ (800b208 <HAL_RCC_ClockConfig+0x244>)
 800b1d0:	4313      	orrs	r3, r2
 800b1d2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b1d4:	4b0b      	ldr	r3, [pc, #44]	@ (800b204 <HAL_RCC_ClockConfig+0x240>)
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	f003 030f 	and.w	r3, r3, #15
 800b1dc:	683a      	ldr	r2, [r7, #0]
 800b1de:	429a      	cmp	r2, r3
 800b1e0:	d214      	bcs.n	800b20c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b1e2:	4b08      	ldr	r3, [pc, #32]	@ (800b204 <HAL_RCC_ClockConfig+0x240>)
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	f023 020f 	bic.w	r2, r3, #15
 800b1ea:	4906      	ldr	r1, [pc, #24]	@ (800b204 <HAL_RCC_ClockConfig+0x240>)
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	4313      	orrs	r3, r2
 800b1f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b1f2:	4b04      	ldr	r3, [pc, #16]	@ (800b204 <HAL_RCC_ClockConfig+0x240>)
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	f003 030f 	and.w	r3, r3, #15
 800b1fa:	683a      	ldr	r2, [r7, #0]
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	d005      	beq.n	800b20c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800b200:	2301      	movs	r3, #1
 800b202:	e086      	b.n	800b312 <HAL_RCC_ClockConfig+0x34e>
 800b204:	52002000 	.word	0x52002000
 800b208:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	f003 0304 	and.w	r3, r3, #4
 800b214:	2b00      	cmp	r3, #0
 800b216:	d010      	beq.n	800b23a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	691a      	ldr	r2, [r3, #16]
 800b21c:	4b3f      	ldr	r3, [pc, #252]	@ (800b31c <HAL_RCC_ClockConfig+0x358>)
 800b21e:	699b      	ldr	r3, [r3, #24]
 800b220:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b224:	429a      	cmp	r2, r3
 800b226:	d208      	bcs.n	800b23a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b228:	4b3c      	ldr	r3, [pc, #240]	@ (800b31c <HAL_RCC_ClockConfig+0x358>)
 800b22a:	699b      	ldr	r3, [r3, #24]
 800b22c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	691b      	ldr	r3, [r3, #16]
 800b234:	4939      	ldr	r1, [pc, #228]	@ (800b31c <HAL_RCC_ClockConfig+0x358>)
 800b236:	4313      	orrs	r3, r2
 800b238:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	f003 0308 	and.w	r3, r3, #8
 800b242:	2b00      	cmp	r3, #0
 800b244:	d010      	beq.n	800b268 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	695a      	ldr	r2, [r3, #20]
 800b24a:	4b34      	ldr	r3, [pc, #208]	@ (800b31c <HAL_RCC_ClockConfig+0x358>)
 800b24c:	69db      	ldr	r3, [r3, #28]
 800b24e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b252:	429a      	cmp	r2, r3
 800b254:	d208      	bcs.n	800b268 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b256:	4b31      	ldr	r3, [pc, #196]	@ (800b31c <HAL_RCC_ClockConfig+0x358>)
 800b258:	69db      	ldr	r3, [r3, #28]
 800b25a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	695b      	ldr	r3, [r3, #20]
 800b262:	492e      	ldr	r1, [pc, #184]	@ (800b31c <HAL_RCC_ClockConfig+0x358>)
 800b264:	4313      	orrs	r3, r2
 800b266:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	f003 0310 	and.w	r3, r3, #16
 800b270:	2b00      	cmp	r3, #0
 800b272:	d010      	beq.n	800b296 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	699a      	ldr	r2, [r3, #24]
 800b278:	4b28      	ldr	r3, [pc, #160]	@ (800b31c <HAL_RCC_ClockConfig+0x358>)
 800b27a:	69db      	ldr	r3, [r3, #28]
 800b27c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b280:	429a      	cmp	r2, r3
 800b282:	d208      	bcs.n	800b296 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b284:	4b25      	ldr	r3, [pc, #148]	@ (800b31c <HAL_RCC_ClockConfig+0x358>)
 800b286:	69db      	ldr	r3, [r3, #28]
 800b288:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	699b      	ldr	r3, [r3, #24]
 800b290:	4922      	ldr	r1, [pc, #136]	@ (800b31c <HAL_RCC_ClockConfig+0x358>)
 800b292:	4313      	orrs	r3, r2
 800b294:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	f003 0320 	and.w	r3, r3, #32
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d010      	beq.n	800b2c4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	69da      	ldr	r2, [r3, #28]
 800b2a6:	4b1d      	ldr	r3, [pc, #116]	@ (800b31c <HAL_RCC_ClockConfig+0x358>)
 800b2a8:	6a1b      	ldr	r3, [r3, #32]
 800b2aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b2ae:	429a      	cmp	r2, r3
 800b2b0:	d208      	bcs.n	800b2c4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b2b2:	4b1a      	ldr	r3, [pc, #104]	@ (800b31c <HAL_RCC_ClockConfig+0x358>)
 800b2b4:	6a1b      	ldr	r3, [r3, #32]
 800b2b6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	69db      	ldr	r3, [r3, #28]
 800b2be:	4917      	ldr	r1, [pc, #92]	@ (800b31c <HAL_RCC_ClockConfig+0x358>)
 800b2c0:	4313      	orrs	r3, r2
 800b2c2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b2c4:	f000 f834 	bl	800b330 <HAL_RCC_GetSysClockFreq>
 800b2c8:	4602      	mov	r2, r0
 800b2ca:	4b14      	ldr	r3, [pc, #80]	@ (800b31c <HAL_RCC_ClockConfig+0x358>)
 800b2cc:	699b      	ldr	r3, [r3, #24]
 800b2ce:	0a1b      	lsrs	r3, r3, #8
 800b2d0:	f003 030f 	and.w	r3, r3, #15
 800b2d4:	4912      	ldr	r1, [pc, #72]	@ (800b320 <HAL_RCC_ClockConfig+0x35c>)
 800b2d6:	5ccb      	ldrb	r3, [r1, r3]
 800b2d8:	f003 031f 	and.w	r3, r3, #31
 800b2dc:	fa22 f303 	lsr.w	r3, r2, r3
 800b2e0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b2e2:	4b0e      	ldr	r3, [pc, #56]	@ (800b31c <HAL_RCC_ClockConfig+0x358>)
 800b2e4:	699b      	ldr	r3, [r3, #24]
 800b2e6:	f003 030f 	and.w	r3, r3, #15
 800b2ea:	4a0d      	ldr	r2, [pc, #52]	@ (800b320 <HAL_RCC_ClockConfig+0x35c>)
 800b2ec:	5cd3      	ldrb	r3, [r2, r3]
 800b2ee:	f003 031f 	and.w	r3, r3, #31
 800b2f2:	693a      	ldr	r2, [r7, #16]
 800b2f4:	fa22 f303 	lsr.w	r3, r2, r3
 800b2f8:	4a0a      	ldr	r2, [pc, #40]	@ (800b324 <HAL_RCC_ClockConfig+0x360>)
 800b2fa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b2fc:	4a0a      	ldr	r2, [pc, #40]	@ (800b328 <HAL_RCC_ClockConfig+0x364>)
 800b2fe:	693b      	ldr	r3, [r7, #16]
 800b300:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800b302:	4b0a      	ldr	r3, [pc, #40]	@ (800b32c <HAL_RCC_ClockConfig+0x368>)
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	4618      	mov	r0, r3
 800b308:	f7f9 f95c 	bl	80045c4 <HAL_InitTick>
 800b30c:	4603      	mov	r3, r0
 800b30e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800b310:	7bfb      	ldrb	r3, [r7, #15]
}
 800b312:	4618      	mov	r0, r3
 800b314:	3718      	adds	r7, #24
 800b316:	46bd      	mov	sp, r7
 800b318:	bd80      	pop	{r7, pc}
 800b31a:	bf00      	nop
 800b31c:	58024400 	.word	0x58024400
 800b320:	08016374 	.word	0x08016374
 800b324:	24000004 	.word	0x24000004
 800b328:	24000000 	.word	0x24000000
 800b32c:	24000008 	.word	0x24000008

0800b330 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b330:	b480      	push	{r7}
 800b332:	b089      	sub	sp, #36	@ 0x24
 800b334:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b336:	4bb3      	ldr	r3, [pc, #716]	@ (800b604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b338:	691b      	ldr	r3, [r3, #16]
 800b33a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b33e:	2b18      	cmp	r3, #24
 800b340:	f200 8155 	bhi.w	800b5ee <HAL_RCC_GetSysClockFreq+0x2be>
 800b344:	a201      	add	r2, pc, #4	@ (adr r2, 800b34c <HAL_RCC_GetSysClockFreq+0x1c>)
 800b346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b34a:	bf00      	nop
 800b34c:	0800b3b1 	.word	0x0800b3b1
 800b350:	0800b5ef 	.word	0x0800b5ef
 800b354:	0800b5ef 	.word	0x0800b5ef
 800b358:	0800b5ef 	.word	0x0800b5ef
 800b35c:	0800b5ef 	.word	0x0800b5ef
 800b360:	0800b5ef 	.word	0x0800b5ef
 800b364:	0800b5ef 	.word	0x0800b5ef
 800b368:	0800b5ef 	.word	0x0800b5ef
 800b36c:	0800b3d7 	.word	0x0800b3d7
 800b370:	0800b5ef 	.word	0x0800b5ef
 800b374:	0800b5ef 	.word	0x0800b5ef
 800b378:	0800b5ef 	.word	0x0800b5ef
 800b37c:	0800b5ef 	.word	0x0800b5ef
 800b380:	0800b5ef 	.word	0x0800b5ef
 800b384:	0800b5ef 	.word	0x0800b5ef
 800b388:	0800b5ef 	.word	0x0800b5ef
 800b38c:	0800b3dd 	.word	0x0800b3dd
 800b390:	0800b5ef 	.word	0x0800b5ef
 800b394:	0800b5ef 	.word	0x0800b5ef
 800b398:	0800b5ef 	.word	0x0800b5ef
 800b39c:	0800b5ef 	.word	0x0800b5ef
 800b3a0:	0800b5ef 	.word	0x0800b5ef
 800b3a4:	0800b5ef 	.word	0x0800b5ef
 800b3a8:	0800b5ef 	.word	0x0800b5ef
 800b3ac:	0800b3e3 	.word	0x0800b3e3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b3b0:	4b94      	ldr	r3, [pc, #592]	@ (800b604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	f003 0320 	and.w	r3, r3, #32
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d009      	beq.n	800b3d0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b3bc:	4b91      	ldr	r3, [pc, #580]	@ (800b604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	08db      	lsrs	r3, r3, #3
 800b3c2:	f003 0303 	and.w	r3, r3, #3
 800b3c6:	4a90      	ldr	r2, [pc, #576]	@ (800b608 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b3c8:	fa22 f303 	lsr.w	r3, r2, r3
 800b3cc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800b3ce:	e111      	b.n	800b5f4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b3d0:	4b8d      	ldr	r3, [pc, #564]	@ (800b608 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b3d2:	61bb      	str	r3, [r7, #24]
      break;
 800b3d4:	e10e      	b.n	800b5f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800b3d6:	4b8d      	ldr	r3, [pc, #564]	@ (800b60c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b3d8:	61bb      	str	r3, [r7, #24]
      break;
 800b3da:	e10b      	b.n	800b5f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800b3dc:	4b8c      	ldr	r3, [pc, #560]	@ (800b610 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800b3de:	61bb      	str	r3, [r7, #24]
      break;
 800b3e0:	e108      	b.n	800b5f4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b3e2:	4b88      	ldr	r3, [pc, #544]	@ (800b604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b3e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3e6:	f003 0303 	and.w	r3, r3, #3
 800b3ea:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b3ec:	4b85      	ldr	r3, [pc, #532]	@ (800b604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b3ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3f0:	091b      	lsrs	r3, r3, #4
 800b3f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b3f6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b3f8:	4b82      	ldr	r3, [pc, #520]	@ (800b604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b3fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b3fc:	f003 0301 	and.w	r3, r3, #1
 800b400:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b402:	4b80      	ldr	r3, [pc, #512]	@ (800b604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b406:	08db      	lsrs	r3, r3, #3
 800b408:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b40c:	68fa      	ldr	r2, [r7, #12]
 800b40e:	fb02 f303 	mul.w	r3, r2, r3
 800b412:	ee07 3a90 	vmov	s15, r3
 800b416:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b41a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800b41e:	693b      	ldr	r3, [r7, #16]
 800b420:	2b00      	cmp	r3, #0
 800b422:	f000 80e1 	beq.w	800b5e8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800b426:	697b      	ldr	r3, [r7, #20]
 800b428:	2b02      	cmp	r3, #2
 800b42a:	f000 8083 	beq.w	800b534 <HAL_RCC_GetSysClockFreq+0x204>
 800b42e:	697b      	ldr	r3, [r7, #20]
 800b430:	2b02      	cmp	r3, #2
 800b432:	f200 80a1 	bhi.w	800b578 <HAL_RCC_GetSysClockFreq+0x248>
 800b436:	697b      	ldr	r3, [r7, #20]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d003      	beq.n	800b444 <HAL_RCC_GetSysClockFreq+0x114>
 800b43c:	697b      	ldr	r3, [r7, #20]
 800b43e:	2b01      	cmp	r3, #1
 800b440:	d056      	beq.n	800b4f0 <HAL_RCC_GetSysClockFreq+0x1c0>
 800b442:	e099      	b.n	800b578 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b444:	4b6f      	ldr	r3, [pc, #444]	@ (800b604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	f003 0320 	and.w	r3, r3, #32
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d02d      	beq.n	800b4ac <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b450:	4b6c      	ldr	r3, [pc, #432]	@ (800b604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	08db      	lsrs	r3, r3, #3
 800b456:	f003 0303 	and.w	r3, r3, #3
 800b45a:	4a6b      	ldr	r2, [pc, #428]	@ (800b608 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b45c:	fa22 f303 	lsr.w	r3, r2, r3
 800b460:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	ee07 3a90 	vmov	s15, r3
 800b468:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b46c:	693b      	ldr	r3, [r7, #16]
 800b46e:	ee07 3a90 	vmov	s15, r3
 800b472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b476:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b47a:	4b62      	ldr	r3, [pc, #392]	@ (800b604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b47c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b47e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b482:	ee07 3a90 	vmov	s15, r3
 800b486:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b48a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b48e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800b614 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b492:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b496:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b49a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b49e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4a6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800b4aa:	e087      	b.n	800b5bc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b4ac:	693b      	ldr	r3, [r7, #16]
 800b4ae:	ee07 3a90 	vmov	s15, r3
 800b4b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4b6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800b618 <HAL_RCC_GetSysClockFreq+0x2e8>
 800b4ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b4be:	4b51      	ldr	r3, [pc, #324]	@ (800b604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b4c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4c6:	ee07 3a90 	vmov	s15, r3
 800b4ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4ce:	ed97 6a02 	vldr	s12, [r7, #8]
 800b4d2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800b614 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b4d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b4da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b4e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b4ee:	e065      	b.n	800b5bc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b4f0:	693b      	ldr	r3, [r7, #16]
 800b4f2:	ee07 3a90 	vmov	s15, r3
 800b4f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4fa:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800b61c <HAL_RCC_GetSysClockFreq+0x2ec>
 800b4fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b502:	4b40      	ldr	r3, [pc, #256]	@ (800b604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b506:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b50a:	ee07 3a90 	vmov	s15, r3
 800b50e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b512:	ed97 6a02 	vldr	s12, [r7, #8]
 800b516:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800b614 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b51a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b51e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b522:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b526:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b52a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b52e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b532:	e043      	b.n	800b5bc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b534:	693b      	ldr	r3, [r7, #16]
 800b536:	ee07 3a90 	vmov	s15, r3
 800b53a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b53e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800b620 <HAL_RCC_GetSysClockFreq+0x2f0>
 800b542:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b546:	4b2f      	ldr	r3, [pc, #188]	@ (800b604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b548:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b54a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b54e:	ee07 3a90 	vmov	s15, r3
 800b552:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b556:	ed97 6a02 	vldr	s12, [r7, #8]
 800b55a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800b614 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b55e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b562:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b566:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b56a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b56e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b572:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b576:	e021      	b.n	800b5bc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b578:	693b      	ldr	r3, [r7, #16]
 800b57a:	ee07 3a90 	vmov	s15, r3
 800b57e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b582:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800b61c <HAL_RCC_GetSysClockFreq+0x2ec>
 800b586:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b58a:	4b1e      	ldr	r3, [pc, #120]	@ (800b604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b58c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b58e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b592:	ee07 3a90 	vmov	s15, r3
 800b596:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b59a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b59e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800b614 <HAL_RCC_GetSysClockFreq+0x2e4>
 800b5a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b5ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b5ba:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b5bc:	4b11      	ldr	r3, [pc, #68]	@ (800b604 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b5be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5c0:	0a5b      	lsrs	r3, r3, #9
 800b5c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b5c6:	3301      	adds	r3, #1
 800b5c8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b5ca:	683b      	ldr	r3, [r7, #0]
 800b5cc:	ee07 3a90 	vmov	s15, r3
 800b5d0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b5d4:	edd7 6a07 	vldr	s13, [r7, #28]
 800b5d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b5dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b5e0:	ee17 3a90 	vmov	r3, s15
 800b5e4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800b5e6:	e005      	b.n	800b5f4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	61bb      	str	r3, [r7, #24]
      break;
 800b5ec:	e002      	b.n	800b5f4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800b5ee:	4b07      	ldr	r3, [pc, #28]	@ (800b60c <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b5f0:	61bb      	str	r3, [r7, #24]
      break;
 800b5f2:	bf00      	nop
  }

  return sysclockfreq;
 800b5f4:	69bb      	ldr	r3, [r7, #24]
}
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	3724      	adds	r7, #36	@ 0x24
 800b5fa:	46bd      	mov	sp, r7
 800b5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b600:	4770      	bx	lr
 800b602:	bf00      	nop
 800b604:	58024400 	.word	0x58024400
 800b608:	03d09000 	.word	0x03d09000
 800b60c:	003d0900 	.word	0x003d0900
 800b610:	017d7840 	.word	0x017d7840
 800b614:	46000000 	.word	0x46000000
 800b618:	4c742400 	.word	0x4c742400
 800b61c:	4a742400 	.word	0x4a742400
 800b620:	4bbebc20 	.word	0x4bbebc20

0800b624 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b624:	b580      	push	{r7, lr}
 800b626:	b082      	sub	sp, #8
 800b628:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b62a:	f7ff fe81 	bl	800b330 <HAL_RCC_GetSysClockFreq>
 800b62e:	4602      	mov	r2, r0
 800b630:	4b10      	ldr	r3, [pc, #64]	@ (800b674 <HAL_RCC_GetHCLKFreq+0x50>)
 800b632:	699b      	ldr	r3, [r3, #24]
 800b634:	0a1b      	lsrs	r3, r3, #8
 800b636:	f003 030f 	and.w	r3, r3, #15
 800b63a:	490f      	ldr	r1, [pc, #60]	@ (800b678 <HAL_RCC_GetHCLKFreq+0x54>)
 800b63c:	5ccb      	ldrb	r3, [r1, r3]
 800b63e:	f003 031f 	and.w	r3, r3, #31
 800b642:	fa22 f303 	lsr.w	r3, r2, r3
 800b646:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b648:	4b0a      	ldr	r3, [pc, #40]	@ (800b674 <HAL_RCC_GetHCLKFreq+0x50>)
 800b64a:	699b      	ldr	r3, [r3, #24]
 800b64c:	f003 030f 	and.w	r3, r3, #15
 800b650:	4a09      	ldr	r2, [pc, #36]	@ (800b678 <HAL_RCC_GetHCLKFreq+0x54>)
 800b652:	5cd3      	ldrb	r3, [r2, r3]
 800b654:	f003 031f 	and.w	r3, r3, #31
 800b658:	687a      	ldr	r2, [r7, #4]
 800b65a:	fa22 f303 	lsr.w	r3, r2, r3
 800b65e:	4a07      	ldr	r2, [pc, #28]	@ (800b67c <HAL_RCC_GetHCLKFreq+0x58>)
 800b660:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b662:	4a07      	ldr	r2, [pc, #28]	@ (800b680 <HAL_RCC_GetHCLKFreq+0x5c>)
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b668:	4b04      	ldr	r3, [pc, #16]	@ (800b67c <HAL_RCC_GetHCLKFreq+0x58>)
 800b66a:	681b      	ldr	r3, [r3, #0]
}
 800b66c:	4618      	mov	r0, r3
 800b66e:	3708      	adds	r7, #8
 800b670:	46bd      	mov	sp, r7
 800b672:	bd80      	pop	{r7, pc}
 800b674:	58024400 	.word	0x58024400
 800b678:	08016374 	.word	0x08016374
 800b67c:	24000004 	.word	0x24000004
 800b680:	24000000 	.word	0x24000000

0800b684 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b688:	f7ff ffcc 	bl	800b624 <HAL_RCC_GetHCLKFreq>
 800b68c:	4602      	mov	r2, r0
 800b68e:	4b06      	ldr	r3, [pc, #24]	@ (800b6a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b690:	69db      	ldr	r3, [r3, #28]
 800b692:	091b      	lsrs	r3, r3, #4
 800b694:	f003 0307 	and.w	r3, r3, #7
 800b698:	4904      	ldr	r1, [pc, #16]	@ (800b6ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800b69a:	5ccb      	ldrb	r3, [r1, r3]
 800b69c:	f003 031f 	and.w	r3, r3, #31
 800b6a0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	bd80      	pop	{r7, pc}
 800b6a8:	58024400 	.word	0x58024400
 800b6ac:	08016374 	.word	0x08016374

0800b6b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b6b0:	b580      	push	{r7, lr}
 800b6b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b6b4:	f7ff ffb6 	bl	800b624 <HAL_RCC_GetHCLKFreq>
 800b6b8:	4602      	mov	r2, r0
 800b6ba:	4b06      	ldr	r3, [pc, #24]	@ (800b6d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b6bc:	69db      	ldr	r3, [r3, #28]
 800b6be:	0a1b      	lsrs	r3, r3, #8
 800b6c0:	f003 0307 	and.w	r3, r3, #7
 800b6c4:	4904      	ldr	r1, [pc, #16]	@ (800b6d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b6c6:	5ccb      	ldrb	r3, [r1, r3]
 800b6c8:	f003 031f 	and.w	r3, r3, #31
 800b6cc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	bd80      	pop	{r7, pc}
 800b6d4:	58024400 	.word	0x58024400
 800b6d8:	08016374 	.word	0x08016374

0800b6dc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b6dc:	b480      	push	{r7}
 800b6de:	b083      	sub	sp, #12
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
 800b6e4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	223f      	movs	r2, #63	@ 0x3f
 800b6ea:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b6ec:	4b1a      	ldr	r3, [pc, #104]	@ (800b758 <HAL_RCC_GetClockConfig+0x7c>)
 800b6ee:	691b      	ldr	r3, [r3, #16]
 800b6f0:	f003 0207 	and.w	r2, r3, #7
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800b6f8:	4b17      	ldr	r3, [pc, #92]	@ (800b758 <HAL_RCC_GetClockConfig+0x7c>)
 800b6fa:	699b      	ldr	r3, [r3, #24]
 800b6fc:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 800b704:	4b14      	ldr	r3, [pc, #80]	@ (800b758 <HAL_RCC_GetClockConfig+0x7c>)
 800b706:	699b      	ldr	r3, [r3, #24]
 800b708:	f003 020f 	and.w	r2, r3, #15
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 800b710:	4b11      	ldr	r3, [pc, #68]	@ (800b758 <HAL_RCC_GetClockConfig+0x7c>)
 800b712:	699b      	ldr	r3, [r3, #24]
 800b714:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 800b71c:	4b0e      	ldr	r3, [pc, #56]	@ (800b758 <HAL_RCC_GetClockConfig+0x7c>)
 800b71e:	69db      	ldr	r3, [r3, #28]
 800b720:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800b728:	4b0b      	ldr	r3, [pc, #44]	@ (800b758 <HAL_RCC_GetClockConfig+0x7c>)
 800b72a:	69db      	ldr	r3, [r3, #28]
 800b72c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800b734:	4b08      	ldr	r3, [pc, #32]	@ (800b758 <HAL_RCC_GetClockConfig+0x7c>)
 800b736:	6a1b      	ldr	r3, [r3, #32]
 800b738:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b740:	4b06      	ldr	r3, [pc, #24]	@ (800b75c <HAL_RCC_GetClockConfig+0x80>)
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	f003 020f 	and.w	r2, r3, #15
 800b748:	683b      	ldr	r3, [r7, #0]
 800b74a:	601a      	str	r2, [r3, #0]
}
 800b74c:	bf00      	nop
 800b74e:	370c      	adds	r7, #12
 800b750:	46bd      	mov	sp, r7
 800b752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b756:	4770      	bx	lr
 800b758:	58024400 	.word	0x58024400
 800b75c:	52002000 	.word	0x52002000

0800b760 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b760:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b764:	b0ca      	sub	sp, #296	@ 0x128
 800b766:	af00      	add	r7, sp, #0
 800b768:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b76c:	2300      	movs	r3, #0
 800b76e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b772:	2300      	movs	r3, #0
 800b774:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b77c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b780:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800b784:	2500      	movs	r5, #0
 800b786:	ea54 0305 	orrs.w	r3, r4, r5
 800b78a:	d049      	beq.n	800b820 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800b78c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b790:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b792:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b796:	d02f      	beq.n	800b7f8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800b798:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b79c:	d828      	bhi.n	800b7f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b79e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b7a2:	d01a      	beq.n	800b7da <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800b7a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b7a8:	d822      	bhi.n	800b7f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d003      	beq.n	800b7b6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b7ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b7b2:	d007      	beq.n	800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b7b4:	e01c      	b.n	800b7f0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b7b6:	4bb8      	ldr	r3, [pc, #736]	@ (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b7b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7ba:	4ab7      	ldr	r2, [pc, #732]	@ (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b7bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b7c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b7c2:	e01a      	b.n	800b7fa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b7c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7c8:	3308      	adds	r3, #8
 800b7ca:	2102      	movs	r1, #2
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	f002 fb61 	bl	800de94 <RCCEx_PLL2_Config>
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b7d8:	e00f      	b.n	800b7fa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b7da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7de:	3328      	adds	r3, #40	@ 0x28
 800b7e0:	2102      	movs	r1, #2
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	f002 fc08 	bl	800dff8 <RCCEx_PLL3_Config>
 800b7e8:	4603      	mov	r3, r0
 800b7ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b7ee:	e004      	b.n	800b7fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b7f0:	2301      	movs	r3, #1
 800b7f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b7f6:	e000      	b.n	800b7fa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800b7f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b7fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d10a      	bne.n	800b818 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b802:	4ba5      	ldr	r3, [pc, #660]	@ (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b804:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b806:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b80a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b80e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b810:	4aa1      	ldr	r2, [pc, #644]	@ (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b812:	430b      	orrs	r3, r1
 800b814:	6513      	str	r3, [r2, #80]	@ 0x50
 800b816:	e003      	b.n	800b820 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b818:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b81c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b820:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b824:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b828:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800b82c:	f04f 0900 	mov.w	r9, #0
 800b830:	ea58 0309 	orrs.w	r3, r8, r9
 800b834:	d047      	beq.n	800b8c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800b836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b83a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b83c:	2b04      	cmp	r3, #4
 800b83e:	d82a      	bhi.n	800b896 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800b840:	a201      	add	r2, pc, #4	@ (adr r2, 800b848 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800b842:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b846:	bf00      	nop
 800b848:	0800b85d 	.word	0x0800b85d
 800b84c:	0800b86b 	.word	0x0800b86b
 800b850:	0800b881 	.word	0x0800b881
 800b854:	0800b89f 	.word	0x0800b89f
 800b858:	0800b89f 	.word	0x0800b89f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b85c:	4b8e      	ldr	r3, [pc, #568]	@ (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b85e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b860:	4a8d      	ldr	r2, [pc, #564]	@ (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b862:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b866:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b868:	e01a      	b.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b86a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b86e:	3308      	adds	r3, #8
 800b870:	2100      	movs	r1, #0
 800b872:	4618      	mov	r0, r3
 800b874:	f002 fb0e 	bl	800de94 <RCCEx_PLL2_Config>
 800b878:	4603      	mov	r3, r0
 800b87a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b87e:	e00f      	b.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b884:	3328      	adds	r3, #40	@ 0x28
 800b886:	2100      	movs	r1, #0
 800b888:	4618      	mov	r0, r3
 800b88a:	f002 fbb5 	bl	800dff8 <RCCEx_PLL3_Config>
 800b88e:	4603      	mov	r3, r0
 800b890:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b894:	e004      	b.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b896:	2301      	movs	r3, #1
 800b898:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b89c:	e000      	b.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b89e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b8a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d10a      	bne.n	800b8be <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b8a8:	4b7b      	ldr	r3, [pc, #492]	@ (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b8aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b8ac:	f023 0107 	bic.w	r1, r3, #7
 800b8b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8b6:	4a78      	ldr	r2, [pc, #480]	@ (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b8b8:	430b      	orrs	r3, r1
 800b8ba:	6513      	str	r3, [r2, #80]	@ 0x50
 800b8bc:	e003      	b.n	800b8c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b8c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b8c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ce:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800b8d2:	f04f 0b00 	mov.w	fp, #0
 800b8d6:	ea5a 030b 	orrs.w	r3, sl, fp
 800b8da:	d04c      	beq.n	800b976 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800b8dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b8e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b8e6:	d030      	beq.n	800b94a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800b8e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b8ec:	d829      	bhi.n	800b942 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b8ee:	2bc0      	cmp	r3, #192	@ 0xc0
 800b8f0:	d02d      	beq.n	800b94e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800b8f2:	2bc0      	cmp	r3, #192	@ 0xc0
 800b8f4:	d825      	bhi.n	800b942 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b8f6:	2b80      	cmp	r3, #128	@ 0x80
 800b8f8:	d018      	beq.n	800b92c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800b8fa:	2b80      	cmp	r3, #128	@ 0x80
 800b8fc:	d821      	bhi.n	800b942 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b8fe:	2b00      	cmp	r3, #0
 800b900:	d002      	beq.n	800b908 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800b902:	2b40      	cmp	r3, #64	@ 0x40
 800b904:	d007      	beq.n	800b916 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800b906:	e01c      	b.n	800b942 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b908:	4b63      	ldr	r3, [pc, #396]	@ (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b90a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b90c:	4a62      	ldr	r2, [pc, #392]	@ (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b90e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b912:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b914:	e01c      	b.n	800b950 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b91a:	3308      	adds	r3, #8
 800b91c:	2100      	movs	r1, #0
 800b91e:	4618      	mov	r0, r3
 800b920:	f002 fab8 	bl	800de94 <RCCEx_PLL2_Config>
 800b924:	4603      	mov	r3, r0
 800b926:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b92a:	e011      	b.n	800b950 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b92c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b930:	3328      	adds	r3, #40	@ 0x28
 800b932:	2100      	movs	r1, #0
 800b934:	4618      	mov	r0, r3
 800b936:	f002 fb5f 	bl	800dff8 <RCCEx_PLL3_Config>
 800b93a:	4603      	mov	r3, r0
 800b93c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b940:	e006      	b.n	800b950 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b942:	2301      	movs	r3, #1
 800b944:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b948:	e002      	b.n	800b950 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b94a:	bf00      	nop
 800b94c:	e000      	b.n	800b950 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b94e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b950:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b954:	2b00      	cmp	r3, #0
 800b956:	d10a      	bne.n	800b96e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b958:	4b4f      	ldr	r3, [pc, #316]	@ (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b95a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b95c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800b960:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b964:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b966:	4a4c      	ldr	r2, [pc, #304]	@ (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b968:	430b      	orrs	r3, r1
 800b96a:	6513      	str	r3, [r2, #80]	@ 0x50
 800b96c:	e003      	b.n	800b976 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b96e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b972:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b97a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b97e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800b982:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800b986:	2300      	movs	r3, #0
 800b988:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800b98c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800b990:	460b      	mov	r3, r1
 800b992:	4313      	orrs	r3, r2
 800b994:	d053      	beq.n	800ba3e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800b996:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b99a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b99e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b9a2:	d035      	beq.n	800ba10 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800b9a4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b9a8:	d82e      	bhi.n	800ba08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b9aa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b9ae:	d031      	beq.n	800ba14 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800b9b0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b9b4:	d828      	bhi.n	800ba08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b9b6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b9ba:	d01a      	beq.n	800b9f2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800b9bc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b9c0:	d822      	bhi.n	800ba08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d003      	beq.n	800b9ce <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800b9c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b9ca:	d007      	beq.n	800b9dc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800b9cc:	e01c      	b.n	800ba08 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b9ce:	4b32      	ldr	r3, [pc, #200]	@ (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b9d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9d2:	4a31      	ldr	r2, [pc, #196]	@ (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b9d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b9d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b9da:	e01c      	b.n	800ba16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b9dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9e0:	3308      	adds	r3, #8
 800b9e2:	2100      	movs	r1, #0
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	f002 fa55 	bl	800de94 <RCCEx_PLL2_Config>
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b9f0:	e011      	b.n	800ba16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b9f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9f6:	3328      	adds	r3, #40	@ 0x28
 800b9f8:	2100      	movs	r1, #0
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	f002 fafc 	bl	800dff8 <RCCEx_PLL3_Config>
 800ba00:	4603      	mov	r3, r0
 800ba02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ba06:	e006      	b.n	800ba16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800ba08:	2301      	movs	r3, #1
 800ba0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ba0e:	e002      	b.n	800ba16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800ba10:	bf00      	nop
 800ba12:	e000      	b.n	800ba16 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800ba14:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d10b      	bne.n	800ba36 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800ba1e:	4b1e      	ldr	r3, [pc, #120]	@ (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ba20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ba22:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800ba26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba2a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800ba2e:	4a1a      	ldr	r2, [pc, #104]	@ (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800ba30:	430b      	orrs	r3, r1
 800ba32:	6593      	str	r3, [r2, #88]	@ 0x58
 800ba34:	e003      	b.n	800ba3e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800ba3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba46:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800ba4a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800ba4e:	2300      	movs	r3, #0
 800ba50:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800ba54:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800ba58:	460b      	mov	r3, r1
 800ba5a:	4313      	orrs	r3, r2
 800ba5c:	d056      	beq.n	800bb0c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800ba5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba62:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800ba66:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ba6a:	d038      	beq.n	800bade <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800ba6c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ba70:	d831      	bhi.n	800bad6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ba72:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ba76:	d034      	beq.n	800bae2 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800ba78:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ba7c:	d82b      	bhi.n	800bad6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ba7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ba82:	d01d      	beq.n	800bac0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800ba84:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ba88:	d825      	bhi.n	800bad6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d006      	beq.n	800ba9c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800ba8e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ba92:	d00a      	beq.n	800baaa <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800ba94:	e01f      	b.n	800bad6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800ba96:	bf00      	nop
 800ba98:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba9c:	4ba2      	ldr	r3, [pc, #648]	@ (800bd28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ba9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baa0:	4aa1      	ldr	r2, [pc, #644]	@ (800bd28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800baa2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800baa6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800baa8:	e01c      	b.n	800bae4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800baaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800baae:	3308      	adds	r3, #8
 800bab0:	2100      	movs	r1, #0
 800bab2:	4618      	mov	r0, r3
 800bab4:	f002 f9ee 	bl	800de94 <RCCEx_PLL2_Config>
 800bab8:	4603      	mov	r3, r0
 800baba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800babe:	e011      	b.n	800bae4 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bac4:	3328      	adds	r3, #40	@ 0x28
 800bac6:	2100      	movs	r1, #0
 800bac8:	4618      	mov	r0, r3
 800baca:	f002 fa95 	bl	800dff8 <RCCEx_PLL3_Config>
 800bace:	4603      	mov	r3, r0
 800bad0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800bad4:	e006      	b.n	800bae4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800bad6:	2301      	movs	r3, #1
 800bad8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800badc:	e002      	b.n	800bae4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800bade:	bf00      	nop
 800bae0:	e000      	b.n	800bae4 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800bae2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bae4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d10b      	bne.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800baec:	4b8e      	ldr	r3, [pc, #568]	@ (800bd28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800baee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800baf0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800baf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800baf8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800bafc:	4a8a      	ldr	r2, [pc, #552]	@ (800bd28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bafe:	430b      	orrs	r3, r1
 800bb00:	6593      	str	r3, [r2, #88]	@ 0x58
 800bb02:	e003      	b.n	800bb0c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800bb0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb14:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800bb18:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800bb22:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800bb26:	460b      	mov	r3, r1
 800bb28:	4313      	orrs	r3, r2
 800bb2a:	d03a      	beq.n	800bba2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800bb2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb32:	2b30      	cmp	r3, #48	@ 0x30
 800bb34:	d01f      	beq.n	800bb76 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800bb36:	2b30      	cmp	r3, #48	@ 0x30
 800bb38:	d819      	bhi.n	800bb6e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800bb3a:	2b20      	cmp	r3, #32
 800bb3c:	d00c      	beq.n	800bb58 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800bb3e:	2b20      	cmp	r3, #32
 800bb40:	d815      	bhi.n	800bb6e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d019      	beq.n	800bb7a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800bb46:	2b10      	cmp	r3, #16
 800bb48:	d111      	bne.n	800bb6e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bb4a:	4b77      	ldr	r3, [pc, #476]	@ (800bd28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bb4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb4e:	4a76      	ldr	r2, [pc, #472]	@ (800bd28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bb50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bb54:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800bb56:	e011      	b.n	800bb7c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bb58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb5c:	3308      	adds	r3, #8
 800bb5e:	2102      	movs	r1, #2
 800bb60:	4618      	mov	r0, r3
 800bb62:	f002 f997 	bl	800de94 <RCCEx_PLL2_Config>
 800bb66:	4603      	mov	r3, r0
 800bb68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800bb6c:	e006      	b.n	800bb7c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800bb6e:	2301      	movs	r3, #1
 800bb70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bb74:	e002      	b.n	800bb7c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800bb76:	bf00      	nop
 800bb78:	e000      	b.n	800bb7c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800bb7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bb7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d10a      	bne.n	800bb9a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800bb84:	4b68      	ldr	r3, [pc, #416]	@ (800bd28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bb86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb88:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800bb8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bb92:	4a65      	ldr	r2, [pc, #404]	@ (800bd28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bb94:	430b      	orrs	r3, r1
 800bb96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800bb98:	e003      	b.n	800bba2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800bba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbaa:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800bbae:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800bbb8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800bbbc:	460b      	mov	r3, r1
 800bbbe:	4313      	orrs	r3, r2
 800bbc0:	d051      	beq.n	800bc66 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800bbc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bbc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bbc8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bbcc:	d035      	beq.n	800bc3a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800bbce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bbd2:	d82e      	bhi.n	800bc32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800bbd4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bbd8:	d031      	beq.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800bbda:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bbde:	d828      	bhi.n	800bc32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800bbe0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bbe4:	d01a      	beq.n	800bc1c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800bbe6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bbea:	d822      	bhi.n	800bc32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d003      	beq.n	800bbf8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800bbf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bbf4:	d007      	beq.n	800bc06 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800bbf6:	e01c      	b.n	800bc32 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bbf8:	4b4b      	ldr	r3, [pc, #300]	@ (800bd28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bbfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbfc:	4a4a      	ldr	r2, [pc, #296]	@ (800bd28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bbfe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bc02:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bc04:	e01c      	b.n	800bc40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bc06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc0a:	3308      	adds	r3, #8
 800bc0c:	2100      	movs	r1, #0
 800bc0e:	4618      	mov	r0, r3
 800bc10:	f002 f940 	bl	800de94 <RCCEx_PLL2_Config>
 800bc14:	4603      	mov	r3, r0
 800bc16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bc1a:	e011      	b.n	800bc40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bc1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc20:	3328      	adds	r3, #40	@ 0x28
 800bc22:	2100      	movs	r1, #0
 800bc24:	4618      	mov	r0, r3
 800bc26:	f002 f9e7 	bl	800dff8 <RCCEx_PLL3_Config>
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bc30:	e006      	b.n	800bc40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bc32:	2301      	movs	r3, #1
 800bc34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bc38:	e002      	b.n	800bc40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800bc3a:	bf00      	nop
 800bc3c:	e000      	b.n	800bc40 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800bc3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d10a      	bne.n	800bc5e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800bc48:	4b37      	ldr	r3, [pc, #220]	@ (800bd28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bc4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bc4c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800bc50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc56:	4a34      	ldr	r2, [pc, #208]	@ (800bd28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bc58:	430b      	orrs	r3, r1
 800bc5a:	6513      	str	r3, [r2, #80]	@ 0x50
 800bc5c:	e003      	b.n	800bc66 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bc62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800bc66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc6e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800bc72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800bc76:	2300      	movs	r3, #0
 800bc78:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800bc7c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800bc80:	460b      	mov	r3, r1
 800bc82:	4313      	orrs	r3, r2
 800bc84:	d056      	beq.n	800bd34 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800bc86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc8a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bc8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bc90:	d033      	beq.n	800bcfa <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800bc92:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bc96:	d82c      	bhi.n	800bcf2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800bc98:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bc9c:	d02f      	beq.n	800bcfe <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800bc9e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bca2:	d826      	bhi.n	800bcf2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800bca4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bca8:	d02b      	beq.n	800bd02 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800bcaa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bcae:	d820      	bhi.n	800bcf2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800bcb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bcb4:	d012      	beq.n	800bcdc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800bcb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bcba:	d81a      	bhi.n	800bcf2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d022      	beq.n	800bd06 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800bcc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bcc4:	d115      	bne.n	800bcf2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bcc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcca:	3308      	adds	r3, #8
 800bccc:	2101      	movs	r1, #1
 800bcce:	4618      	mov	r0, r3
 800bcd0:	f002 f8e0 	bl	800de94 <RCCEx_PLL2_Config>
 800bcd4:	4603      	mov	r3, r0
 800bcd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800bcda:	e015      	b.n	800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bcdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bce0:	3328      	adds	r3, #40	@ 0x28
 800bce2:	2101      	movs	r1, #1
 800bce4:	4618      	mov	r0, r3
 800bce6:	f002 f987 	bl	800dff8 <RCCEx_PLL3_Config>
 800bcea:	4603      	mov	r3, r0
 800bcec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800bcf0:	e00a      	b.n	800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bcf2:	2301      	movs	r3, #1
 800bcf4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bcf8:	e006      	b.n	800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800bcfa:	bf00      	nop
 800bcfc:	e004      	b.n	800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800bcfe:	bf00      	nop
 800bd00:	e002      	b.n	800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800bd02:	bf00      	nop
 800bd04:	e000      	b.n	800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800bd06:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d10d      	bne.n	800bd2c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800bd10:	4b05      	ldr	r3, [pc, #20]	@ (800bd28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bd12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd14:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800bd18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd1c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bd1e:	4a02      	ldr	r2, [pc, #8]	@ (800bd28 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bd20:	430b      	orrs	r3, r1
 800bd22:	6513      	str	r3, [r2, #80]	@ 0x50
 800bd24:	e006      	b.n	800bd34 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800bd26:	bf00      	nop
 800bd28:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800bd34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd3c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800bd40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800bd44:	2300      	movs	r3, #0
 800bd46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800bd4a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800bd4e:	460b      	mov	r3, r1
 800bd50:	4313      	orrs	r3, r2
 800bd52:	d055      	beq.n	800be00 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800bd54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd58:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800bd5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bd60:	d033      	beq.n	800bdca <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800bd62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bd66:	d82c      	bhi.n	800bdc2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800bd68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd6c:	d02f      	beq.n	800bdce <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800bd6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd72:	d826      	bhi.n	800bdc2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800bd74:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bd78:	d02b      	beq.n	800bdd2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800bd7a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bd7e:	d820      	bhi.n	800bdc2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800bd80:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bd84:	d012      	beq.n	800bdac <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800bd86:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bd8a:	d81a      	bhi.n	800bdc2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	d022      	beq.n	800bdd6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800bd90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bd94:	d115      	bne.n	800bdc2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bd96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd9a:	3308      	adds	r3, #8
 800bd9c:	2101      	movs	r1, #1
 800bd9e:	4618      	mov	r0, r3
 800bda0:	f002 f878 	bl	800de94 <RCCEx_PLL2_Config>
 800bda4:	4603      	mov	r3, r0
 800bda6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800bdaa:	e015      	b.n	800bdd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bdac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdb0:	3328      	adds	r3, #40	@ 0x28
 800bdb2:	2101      	movs	r1, #1
 800bdb4:	4618      	mov	r0, r3
 800bdb6:	f002 f91f 	bl	800dff8 <RCCEx_PLL3_Config>
 800bdba:	4603      	mov	r3, r0
 800bdbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800bdc0:	e00a      	b.n	800bdd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800bdc2:	2301      	movs	r3, #1
 800bdc4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bdc8:	e006      	b.n	800bdd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800bdca:	bf00      	nop
 800bdcc:	e004      	b.n	800bdd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800bdce:	bf00      	nop
 800bdd0:	e002      	b.n	800bdd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800bdd2:	bf00      	nop
 800bdd4:	e000      	b.n	800bdd8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800bdd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bdd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d10b      	bne.n	800bdf8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800bde0:	4ba3      	ldr	r3, [pc, #652]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bde2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bde4:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800bde8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800bdf0:	4a9f      	ldr	r2, [pc, #636]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bdf2:	430b      	orrs	r3, r1
 800bdf4:	6593      	str	r3, [r2, #88]	@ 0x58
 800bdf6:	e003      	b.n	800be00 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bdf8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bdfc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800be00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be08:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800be0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800be10:	2300      	movs	r3, #0
 800be12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800be16:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800be1a:	460b      	mov	r3, r1
 800be1c:	4313      	orrs	r3, r2
 800be1e:	d037      	beq.n	800be90 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800be20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be2a:	d00e      	beq.n	800be4a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800be2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800be30:	d816      	bhi.n	800be60 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800be32:	2b00      	cmp	r3, #0
 800be34:	d018      	beq.n	800be68 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800be36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800be3a:	d111      	bne.n	800be60 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800be3c:	4b8c      	ldr	r3, [pc, #560]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be40:	4a8b      	ldr	r2, [pc, #556]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800be46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800be48:	e00f      	b.n	800be6a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800be4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be4e:	3308      	adds	r3, #8
 800be50:	2101      	movs	r1, #1
 800be52:	4618      	mov	r0, r3
 800be54:	f002 f81e 	bl	800de94 <RCCEx_PLL2_Config>
 800be58:	4603      	mov	r3, r0
 800be5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800be5e:	e004      	b.n	800be6a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800be60:	2301      	movs	r3, #1
 800be62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800be66:	e000      	b.n	800be6a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800be68:	bf00      	nop
    }

    if (ret == HAL_OK)
 800be6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d10a      	bne.n	800be88 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800be72:	4b7f      	ldr	r3, [pc, #508]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800be76:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800be7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be80:	4a7b      	ldr	r2, [pc, #492]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be82:	430b      	orrs	r3, r1
 800be84:	6513      	str	r3, [r2, #80]	@ 0x50
 800be86:	e003      	b.n	800be90 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800be90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be98:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800be9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bea0:	2300      	movs	r3, #0
 800bea2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800bea6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800beaa:	460b      	mov	r3, r1
 800beac:	4313      	orrs	r3, r2
 800beae:	d039      	beq.n	800bf24 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800beb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800beb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800beb6:	2b03      	cmp	r3, #3
 800beb8:	d81c      	bhi.n	800bef4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800beba:	a201      	add	r2, pc, #4	@ (adr r2, 800bec0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800bebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bec0:	0800befd 	.word	0x0800befd
 800bec4:	0800bed1 	.word	0x0800bed1
 800bec8:	0800bedf 	.word	0x0800bedf
 800becc:	0800befd 	.word	0x0800befd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bed0:	4b67      	ldr	r3, [pc, #412]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bed4:	4a66      	ldr	r2, [pc, #408]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bed6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800beda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800bedc:	e00f      	b.n	800befe <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bee2:	3308      	adds	r3, #8
 800bee4:	2102      	movs	r1, #2
 800bee6:	4618      	mov	r0, r3
 800bee8:	f001 ffd4 	bl	800de94 <RCCEx_PLL2_Config>
 800beec:	4603      	mov	r3, r0
 800beee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800bef2:	e004      	b.n	800befe <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800bef4:	2301      	movs	r3, #1
 800bef6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800befa:	e000      	b.n	800befe <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800befc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800befe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d10a      	bne.n	800bf1c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800bf06:	4b5a      	ldr	r3, [pc, #360]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bf08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bf0a:	f023 0103 	bic.w	r1, r3, #3
 800bf0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bf14:	4a56      	ldr	r2, [pc, #344]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bf16:	430b      	orrs	r3, r1
 800bf18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800bf1a:	e003      	b.n	800bf24 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bf24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf2c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800bf30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bf34:	2300      	movs	r3, #0
 800bf36:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800bf3a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800bf3e:	460b      	mov	r3, r1
 800bf40:	4313      	orrs	r3, r2
 800bf42:	f000 809f 	beq.w	800c084 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bf46:	4b4b      	ldr	r3, [pc, #300]	@ (800c074 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	4a4a      	ldr	r2, [pc, #296]	@ (800c074 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800bf4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bf50:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bf52:	f7f8 fe3b 	bl	8004bcc <HAL_GetTick>
 800bf56:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bf5a:	e00b      	b.n	800bf74 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bf5c:	f7f8 fe36 	bl	8004bcc <HAL_GetTick>
 800bf60:	4602      	mov	r2, r0
 800bf62:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800bf66:	1ad3      	subs	r3, r2, r3
 800bf68:	2b64      	cmp	r3, #100	@ 0x64
 800bf6a:	d903      	bls.n	800bf74 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800bf6c:	2303      	movs	r3, #3
 800bf6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bf72:	e005      	b.n	800bf80 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bf74:	4b3f      	ldr	r3, [pc, #252]	@ (800c074 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d0ed      	beq.n	800bf5c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800bf80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d179      	bne.n	800c07c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800bf88:	4b39      	ldr	r3, [pc, #228]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bf8a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800bf8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf90:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bf94:	4053      	eors	r3, r2
 800bf96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d015      	beq.n	800bfca <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bf9e:	4b34      	ldr	r3, [pc, #208]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bfa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bfa2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bfa6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bfaa:	4b31      	ldr	r3, [pc, #196]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bfac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bfae:	4a30      	ldr	r2, [pc, #192]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bfb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bfb4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bfb6:	4b2e      	ldr	r3, [pc, #184]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bfb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bfba:	4a2d      	ldr	r2, [pc, #180]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bfbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bfc0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800bfc2:	4a2b      	ldr	r2, [pc, #172]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bfc4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800bfc8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800bfca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bfce:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bfd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bfd6:	d118      	bne.n	800c00a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bfd8:	f7f8 fdf8 	bl	8004bcc <HAL_GetTick>
 800bfdc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bfe0:	e00d      	b.n	800bffe <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bfe2:	f7f8 fdf3 	bl	8004bcc <HAL_GetTick>
 800bfe6:	4602      	mov	r2, r0
 800bfe8:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800bfec:	1ad2      	subs	r2, r2, r3
 800bfee:	f241 3388 	movw	r3, #5000	@ 0x1388
 800bff2:	429a      	cmp	r2, r3
 800bff4:	d903      	bls.n	800bffe <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800bff6:	2303      	movs	r3, #3
 800bff8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800bffc:	e005      	b.n	800c00a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bffe:	4b1c      	ldr	r3, [pc, #112]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c002:	f003 0302 	and.w	r3, r3, #2
 800c006:	2b00      	cmp	r3, #0
 800c008:	d0eb      	beq.n	800bfe2 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800c00a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d129      	bne.n	800c066 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c016:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c01a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c01e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c022:	d10e      	bne.n	800c042 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800c024:	4b12      	ldr	r3, [pc, #72]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c026:	691b      	ldr	r3, [r3, #16]
 800c028:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800c02c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c030:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c034:	091a      	lsrs	r2, r3, #4
 800c036:	4b10      	ldr	r3, [pc, #64]	@ (800c078 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800c038:	4013      	ands	r3, r2
 800c03a:	4a0d      	ldr	r2, [pc, #52]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c03c:	430b      	orrs	r3, r1
 800c03e:	6113      	str	r3, [r2, #16]
 800c040:	e005      	b.n	800c04e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800c042:	4b0b      	ldr	r3, [pc, #44]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c044:	691b      	ldr	r3, [r3, #16]
 800c046:	4a0a      	ldr	r2, [pc, #40]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c048:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800c04c:	6113      	str	r3, [r2, #16]
 800c04e:	4b08      	ldr	r3, [pc, #32]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c050:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800c052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c056:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800c05a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c05e:	4a04      	ldr	r2, [pc, #16]	@ (800c070 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800c060:	430b      	orrs	r3, r1
 800c062:	6713      	str	r3, [r2, #112]	@ 0x70
 800c064:	e00e      	b.n	800c084 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c066:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c06a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800c06e:	e009      	b.n	800c084 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800c070:	58024400 	.word	0x58024400
 800c074:	58024800 	.word	0x58024800
 800c078:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c07c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c080:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c084:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c08c:	f002 0301 	and.w	r3, r2, #1
 800c090:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c094:	2300      	movs	r3, #0
 800c096:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c09a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800c09e:	460b      	mov	r3, r1
 800c0a0:	4313      	orrs	r3, r2
 800c0a2:	f000 8089 	beq.w	800c1b8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800c0a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c0ac:	2b28      	cmp	r3, #40	@ 0x28
 800c0ae:	d86b      	bhi.n	800c188 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800c0b0:	a201      	add	r2, pc, #4	@ (adr r2, 800c0b8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800c0b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0b6:	bf00      	nop
 800c0b8:	0800c191 	.word	0x0800c191
 800c0bc:	0800c189 	.word	0x0800c189
 800c0c0:	0800c189 	.word	0x0800c189
 800c0c4:	0800c189 	.word	0x0800c189
 800c0c8:	0800c189 	.word	0x0800c189
 800c0cc:	0800c189 	.word	0x0800c189
 800c0d0:	0800c189 	.word	0x0800c189
 800c0d4:	0800c189 	.word	0x0800c189
 800c0d8:	0800c15d 	.word	0x0800c15d
 800c0dc:	0800c189 	.word	0x0800c189
 800c0e0:	0800c189 	.word	0x0800c189
 800c0e4:	0800c189 	.word	0x0800c189
 800c0e8:	0800c189 	.word	0x0800c189
 800c0ec:	0800c189 	.word	0x0800c189
 800c0f0:	0800c189 	.word	0x0800c189
 800c0f4:	0800c189 	.word	0x0800c189
 800c0f8:	0800c173 	.word	0x0800c173
 800c0fc:	0800c189 	.word	0x0800c189
 800c100:	0800c189 	.word	0x0800c189
 800c104:	0800c189 	.word	0x0800c189
 800c108:	0800c189 	.word	0x0800c189
 800c10c:	0800c189 	.word	0x0800c189
 800c110:	0800c189 	.word	0x0800c189
 800c114:	0800c189 	.word	0x0800c189
 800c118:	0800c191 	.word	0x0800c191
 800c11c:	0800c189 	.word	0x0800c189
 800c120:	0800c189 	.word	0x0800c189
 800c124:	0800c189 	.word	0x0800c189
 800c128:	0800c189 	.word	0x0800c189
 800c12c:	0800c189 	.word	0x0800c189
 800c130:	0800c189 	.word	0x0800c189
 800c134:	0800c189 	.word	0x0800c189
 800c138:	0800c191 	.word	0x0800c191
 800c13c:	0800c189 	.word	0x0800c189
 800c140:	0800c189 	.word	0x0800c189
 800c144:	0800c189 	.word	0x0800c189
 800c148:	0800c189 	.word	0x0800c189
 800c14c:	0800c189 	.word	0x0800c189
 800c150:	0800c189 	.word	0x0800c189
 800c154:	0800c189 	.word	0x0800c189
 800c158:	0800c191 	.word	0x0800c191
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c15c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c160:	3308      	adds	r3, #8
 800c162:	2101      	movs	r1, #1
 800c164:	4618      	mov	r0, r3
 800c166:	f001 fe95 	bl	800de94 <RCCEx_PLL2_Config>
 800c16a:	4603      	mov	r3, r0
 800c16c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c170:	e00f      	b.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c172:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c176:	3328      	adds	r3, #40	@ 0x28
 800c178:	2101      	movs	r1, #1
 800c17a:	4618      	mov	r0, r3
 800c17c:	f001 ff3c 	bl	800dff8 <RCCEx_PLL3_Config>
 800c180:	4603      	mov	r3, r0
 800c182:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c186:	e004      	b.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c188:	2301      	movs	r3, #1
 800c18a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c18e:	e000      	b.n	800c192 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800c190:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c192:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c196:	2b00      	cmp	r3, #0
 800c198:	d10a      	bne.n	800c1b0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800c19a:	4bbf      	ldr	r3, [pc, #764]	@ (800c498 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c19c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c19e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800c1a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c1a8:	4abb      	ldr	r2, [pc, #748]	@ (800c498 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c1aa:	430b      	orrs	r3, r1
 800c1ac:	6553      	str	r3, [r2, #84]	@ 0x54
 800c1ae:	e003      	b.n	800c1b8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800c1b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1c0:	f002 0302 	and.w	r3, r2, #2
 800c1c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c1c8:	2300      	movs	r3, #0
 800c1ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800c1ce:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800c1d2:	460b      	mov	r3, r1
 800c1d4:	4313      	orrs	r3, r2
 800c1d6:	d041      	beq.n	800c25c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800c1d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c1de:	2b05      	cmp	r3, #5
 800c1e0:	d824      	bhi.n	800c22c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800c1e2:	a201      	add	r2, pc, #4	@ (adr r2, 800c1e8 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800c1e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1e8:	0800c235 	.word	0x0800c235
 800c1ec:	0800c201 	.word	0x0800c201
 800c1f0:	0800c217 	.word	0x0800c217
 800c1f4:	0800c235 	.word	0x0800c235
 800c1f8:	0800c235 	.word	0x0800c235
 800c1fc:	0800c235 	.word	0x0800c235
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c204:	3308      	adds	r3, #8
 800c206:	2101      	movs	r1, #1
 800c208:	4618      	mov	r0, r3
 800c20a:	f001 fe43 	bl	800de94 <RCCEx_PLL2_Config>
 800c20e:	4603      	mov	r3, r0
 800c210:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c214:	e00f      	b.n	800c236 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c21a:	3328      	adds	r3, #40	@ 0x28
 800c21c:	2101      	movs	r1, #1
 800c21e:	4618      	mov	r0, r3
 800c220:	f001 feea 	bl	800dff8 <RCCEx_PLL3_Config>
 800c224:	4603      	mov	r3, r0
 800c226:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c22a:	e004      	b.n	800c236 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c22c:	2301      	movs	r3, #1
 800c22e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c232:	e000      	b.n	800c236 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800c234:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c236:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d10a      	bne.n	800c254 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800c23e:	4b96      	ldr	r3, [pc, #600]	@ (800c498 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c240:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c242:	f023 0107 	bic.w	r1, r3, #7
 800c246:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c24a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c24c:	4a92      	ldr	r2, [pc, #584]	@ (800c498 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c24e:	430b      	orrs	r3, r1
 800c250:	6553      	str	r3, [r2, #84]	@ 0x54
 800c252:	e003      	b.n	800c25c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c254:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c258:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c25c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c264:	f002 0304 	and.w	r3, r2, #4
 800c268:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c26c:	2300      	movs	r3, #0
 800c26e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c272:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800c276:	460b      	mov	r3, r1
 800c278:	4313      	orrs	r3, r2
 800c27a:	d044      	beq.n	800c306 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800c27c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c280:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c284:	2b05      	cmp	r3, #5
 800c286:	d825      	bhi.n	800c2d4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800c288:	a201      	add	r2, pc, #4	@ (adr r2, 800c290 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800c28a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c28e:	bf00      	nop
 800c290:	0800c2dd 	.word	0x0800c2dd
 800c294:	0800c2a9 	.word	0x0800c2a9
 800c298:	0800c2bf 	.word	0x0800c2bf
 800c29c:	0800c2dd 	.word	0x0800c2dd
 800c2a0:	0800c2dd 	.word	0x0800c2dd
 800c2a4:	0800c2dd 	.word	0x0800c2dd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c2a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2ac:	3308      	adds	r3, #8
 800c2ae:	2101      	movs	r1, #1
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	f001 fdef 	bl	800de94 <RCCEx_PLL2_Config>
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c2bc:	e00f      	b.n	800c2de <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c2be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2c2:	3328      	adds	r3, #40	@ 0x28
 800c2c4:	2101      	movs	r1, #1
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	f001 fe96 	bl	800dff8 <RCCEx_PLL3_Config>
 800c2cc:	4603      	mov	r3, r0
 800c2ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c2d2:	e004      	b.n	800c2de <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c2d4:	2301      	movs	r3, #1
 800c2d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c2da:	e000      	b.n	800c2de <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800c2dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c2de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d10b      	bne.n	800c2fe <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c2e6:	4b6c      	ldr	r3, [pc, #432]	@ (800c498 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c2e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c2ea:	f023 0107 	bic.w	r1, r3, #7
 800c2ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c2f6:	4a68      	ldr	r2, [pc, #416]	@ (800c498 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c2f8:	430b      	orrs	r3, r1
 800c2fa:	6593      	str	r3, [r2, #88]	@ 0x58
 800c2fc:	e003      	b.n	800c306 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c302:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c30a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c30e:	f002 0320 	and.w	r3, r2, #32
 800c312:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c316:	2300      	movs	r3, #0
 800c318:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c31c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800c320:	460b      	mov	r3, r1
 800c322:	4313      	orrs	r3, r2
 800c324:	d055      	beq.n	800c3d2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800c326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c32a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c32e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c332:	d033      	beq.n	800c39c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800c334:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c338:	d82c      	bhi.n	800c394 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800c33a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c33e:	d02f      	beq.n	800c3a0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800c340:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c344:	d826      	bhi.n	800c394 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800c346:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c34a:	d02b      	beq.n	800c3a4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800c34c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c350:	d820      	bhi.n	800c394 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800c352:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c356:	d012      	beq.n	800c37e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800c358:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c35c:	d81a      	bhi.n	800c394 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d022      	beq.n	800c3a8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800c362:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c366:	d115      	bne.n	800c394 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c36c:	3308      	adds	r3, #8
 800c36e:	2100      	movs	r1, #0
 800c370:	4618      	mov	r0, r3
 800c372:	f001 fd8f 	bl	800de94 <RCCEx_PLL2_Config>
 800c376:	4603      	mov	r3, r0
 800c378:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c37c:	e015      	b.n	800c3aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c37e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c382:	3328      	adds	r3, #40	@ 0x28
 800c384:	2102      	movs	r1, #2
 800c386:	4618      	mov	r0, r3
 800c388:	f001 fe36 	bl	800dff8 <RCCEx_PLL3_Config>
 800c38c:	4603      	mov	r3, r0
 800c38e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c392:	e00a      	b.n	800c3aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c394:	2301      	movs	r3, #1
 800c396:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c39a:	e006      	b.n	800c3aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800c39c:	bf00      	nop
 800c39e:	e004      	b.n	800c3aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800c3a0:	bf00      	nop
 800c3a2:	e002      	b.n	800c3aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800c3a4:	bf00      	nop
 800c3a6:	e000      	b.n	800c3aa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800c3a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c3aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	d10b      	bne.n	800c3ca <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c3b2:	4b39      	ldr	r3, [pc, #228]	@ (800c498 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c3b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c3b6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800c3ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c3c2:	4a35      	ldr	r2, [pc, #212]	@ (800c498 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c3c4:	430b      	orrs	r3, r1
 800c3c6:	6553      	str	r3, [r2, #84]	@ 0x54
 800c3c8:	e003      	b.n	800c3d2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c3ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c3d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3da:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800c3de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800c3e8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800c3ec:	460b      	mov	r3, r1
 800c3ee:	4313      	orrs	r3, r2
 800c3f0:	d058      	beq.n	800c4a4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800c3f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c3fa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800c3fe:	d033      	beq.n	800c468 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800c400:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800c404:	d82c      	bhi.n	800c460 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c406:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c40a:	d02f      	beq.n	800c46c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800c40c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c410:	d826      	bhi.n	800c460 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c412:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c416:	d02b      	beq.n	800c470 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800c418:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c41c:	d820      	bhi.n	800c460 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c41e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c422:	d012      	beq.n	800c44a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800c424:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c428:	d81a      	bhi.n	800c460 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d022      	beq.n	800c474 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800c42e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c432:	d115      	bne.n	800c460 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c438:	3308      	adds	r3, #8
 800c43a:	2100      	movs	r1, #0
 800c43c:	4618      	mov	r0, r3
 800c43e:	f001 fd29 	bl	800de94 <RCCEx_PLL2_Config>
 800c442:	4603      	mov	r3, r0
 800c444:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c448:	e015      	b.n	800c476 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c44a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c44e:	3328      	adds	r3, #40	@ 0x28
 800c450:	2102      	movs	r1, #2
 800c452:	4618      	mov	r0, r3
 800c454:	f001 fdd0 	bl	800dff8 <RCCEx_PLL3_Config>
 800c458:	4603      	mov	r3, r0
 800c45a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c45e:	e00a      	b.n	800c476 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c460:	2301      	movs	r3, #1
 800c462:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c466:	e006      	b.n	800c476 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c468:	bf00      	nop
 800c46a:	e004      	b.n	800c476 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c46c:	bf00      	nop
 800c46e:	e002      	b.n	800c476 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c470:	bf00      	nop
 800c472:	e000      	b.n	800c476 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c474:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c476:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	d10e      	bne.n	800c49c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c47e:	4b06      	ldr	r3, [pc, #24]	@ (800c498 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c482:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800c486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c48a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c48e:	4a02      	ldr	r2, [pc, #8]	@ (800c498 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c490:	430b      	orrs	r3, r1
 800c492:	6593      	str	r3, [r2, #88]	@ 0x58
 800c494:	e006      	b.n	800c4a4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800c496:	bf00      	nop
 800c498:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c49c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c4a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c4a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ac:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800c4b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c4ba:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800c4be:	460b      	mov	r3, r1
 800c4c0:	4313      	orrs	r3, r2
 800c4c2:	d055      	beq.n	800c570 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800c4c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4c8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c4cc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c4d0:	d033      	beq.n	800c53a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800c4d2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c4d6:	d82c      	bhi.n	800c532 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c4d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c4dc:	d02f      	beq.n	800c53e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800c4de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c4e2:	d826      	bhi.n	800c532 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c4e4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c4e8:	d02b      	beq.n	800c542 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800c4ea:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c4ee:	d820      	bhi.n	800c532 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c4f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c4f4:	d012      	beq.n	800c51c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800c4f6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c4fa:	d81a      	bhi.n	800c532 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d022      	beq.n	800c546 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800c500:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c504:	d115      	bne.n	800c532 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c506:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c50a:	3308      	adds	r3, #8
 800c50c:	2100      	movs	r1, #0
 800c50e:	4618      	mov	r0, r3
 800c510:	f001 fcc0 	bl	800de94 <RCCEx_PLL2_Config>
 800c514:	4603      	mov	r3, r0
 800c516:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c51a:	e015      	b.n	800c548 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c51c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c520:	3328      	adds	r3, #40	@ 0x28
 800c522:	2102      	movs	r1, #2
 800c524:	4618      	mov	r0, r3
 800c526:	f001 fd67 	bl	800dff8 <RCCEx_PLL3_Config>
 800c52a:	4603      	mov	r3, r0
 800c52c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c530:	e00a      	b.n	800c548 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c532:	2301      	movs	r3, #1
 800c534:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c538:	e006      	b.n	800c548 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c53a:	bf00      	nop
 800c53c:	e004      	b.n	800c548 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c53e:	bf00      	nop
 800c540:	e002      	b.n	800c548 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c542:	bf00      	nop
 800c544:	e000      	b.n	800c548 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c546:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c548:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d10b      	bne.n	800c568 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c550:	4ba1      	ldr	r3, [pc, #644]	@ (800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c552:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c554:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800c558:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c55c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c560:	4a9d      	ldr	r2, [pc, #628]	@ (800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c562:	430b      	orrs	r3, r1
 800c564:	6593      	str	r3, [r2, #88]	@ 0x58
 800c566:	e003      	b.n	800c570 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c568:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c56c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800c570:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c574:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c578:	f002 0308 	and.w	r3, r2, #8
 800c57c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c580:	2300      	movs	r3, #0
 800c582:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c586:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800c58a:	460b      	mov	r3, r1
 800c58c:	4313      	orrs	r3, r2
 800c58e:	d01e      	beq.n	800c5ce <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800c590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c594:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c598:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c59c:	d10c      	bne.n	800c5b8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c59e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5a2:	3328      	adds	r3, #40	@ 0x28
 800c5a4:	2102      	movs	r1, #2
 800c5a6:	4618      	mov	r0, r3
 800c5a8:	f001 fd26 	bl	800dff8 <RCCEx_PLL3_Config>
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d002      	beq.n	800c5b8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800c5b2:	2301      	movs	r3, #1
 800c5b4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800c5b8:	4b87      	ldr	r3, [pc, #540]	@ (800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c5ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c5bc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c5c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c5c8:	4a83      	ldr	r2, [pc, #524]	@ (800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c5ca:	430b      	orrs	r3, r1
 800c5cc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c5ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5d6:	f002 0310 	and.w	r3, r2, #16
 800c5da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c5de:	2300      	movs	r3, #0
 800c5e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c5e4:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800c5e8:	460b      	mov	r3, r1
 800c5ea:	4313      	orrs	r3, r2
 800c5ec:	d01e      	beq.n	800c62c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800c5ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c5f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c5fa:	d10c      	bne.n	800c616 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c5fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c600:	3328      	adds	r3, #40	@ 0x28
 800c602:	2102      	movs	r1, #2
 800c604:	4618      	mov	r0, r3
 800c606:	f001 fcf7 	bl	800dff8 <RCCEx_PLL3_Config>
 800c60a:	4603      	mov	r3, r0
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d002      	beq.n	800c616 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800c610:	2301      	movs	r3, #1
 800c612:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c616:	4b70      	ldr	r3, [pc, #448]	@ (800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c61a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c61e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c622:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c626:	4a6c      	ldr	r2, [pc, #432]	@ (800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c628:	430b      	orrs	r3, r1
 800c62a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c62c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c630:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c634:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800c638:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c63c:	2300      	movs	r3, #0
 800c63e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c642:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800c646:	460b      	mov	r3, r1
 800c648:	4313      	orrs	r3, r2
 800c64a:	d03e      	beq.n	800c6ca <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800c64c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c650:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c654:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c658:	d022      	beq.n	800c6a0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800c65a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c65e:	d81b      	bhi.n	800c698 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800c660:	2b00      	cmp	r3, #0
 800c662:	d003      	beq.n	800c66c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800c664:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c668:	d00b      	beq.n	800c682 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800c66a:	e015      	b.n	800c698 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c66c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c670:	3308      	adds	r3, #8
 800c672:	2100      	movs	r1, #0
 800c674:	4618      	mov	r0, r3
 800c676:	f001 fc0d 	bl	800de94 <RCCEx_PLL2_Config>
 800c67a:	4603      	mov	r3, r0
 800c67c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c680:	e00f      	b.n	800c6a2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c686:	3328      	adds	r3, #40	@ 0x28
 800c688:	2102      	movs	r1, #2
 800c68a:	4618      	mov	r0, r3
 800c68c:	f001 fcb4 	bl	800dff8 <RCCEx_PLL3_Config>
 800c690:	4603      	mov	r3, r0
 800c692:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c696:	e004      	b.n	800c6a2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c698:	2301      	movs	r3, #1
 800c69a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c69e:	e000      	b.n	800c6a2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800c6a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c6a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d10b      	bne.n	800c6c2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c6aa:	4b4b      	ldr	r3, [pc, #300]	@ (800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c6ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c6ae:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800c6b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c6ba:	4a47      	ldr	r2, [pc, #284]	@ (800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c6bc:	430b      	orrs	r3, r1
 800c6be:	6593      	str	r3, [r2, #88]	@ 0x58
 800c6c0:	e003      	b.n	800c6ca <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c6ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800c6d6:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c6d8:	2300      	movs	r3, #0
 800c6da:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c6dc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800c6e0:	460b      	mov	r3, r1
 800c6e2:	4313      	orrs	r3, r2
 800c6e4:	d03b      	beq.n	800c75e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800c6e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c6ee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c6f2:	d01f      	beq.n	800c734 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800c6f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c6f8:	d818      	bhi.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800c6fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c6fe:	d003      	beq.n	800c708 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800c700:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c704:	d007      	beq.n	800c716 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800c706:	e011      	b.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c708:	4b33      	ldr	r3, [pc, #204]	@ (800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c70a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c70c:	4a32      	ldr	r2, [pc, #200]	@ (800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c70e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c712:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800c714:	e00f      	b.n	800c736 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c71a:	3328      	adds	r3, #40	@ 0x28
 800c71c:	2101      	movs	r1, #1
 800c71e:	4618      	mov	r0, r3
 800c720:	f001 fc6a 	bl	800dff8 <RCCEx_PLL3_Config>
 800c724:	4603      	mov	r3, r0
 800c726:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800c72a:	e004      	b.n	800c736 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c72c:	2301      	movs	r3, #1
 800c72e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c732:	e000      	b.n	800c736 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800c734:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c736:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d10b      	bne.n	800c756 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c73e:	4b26      	ldr	r3, [pc, #152]	@ (800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c740:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c742:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c74a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c74e:	4a22      	ldr	r2, [pc, #136]	@ (800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c750:	430b      	orrs	r3, r1
 800c752:	6553      	str	r3, [r2, #84]	@ 0x54
 800c754:	e003      	b.n	800c75e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c756:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c75a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c75e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c762:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c766:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800c76a:	673b      	str	r3, [r7, #112]	@ 0x70
 800c76c:	2300      	movs	r3, #0
 800c76e:	677b      	str	r3, [r7, #116]	@ 0x74
 800c770:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800c774:	460b      	mov	r3, r1
 800c776:	4313      	orrs	r3, r2
 800c778:	d034      	beq.n	800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800c77a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c77e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c780:	2b00      	cmp	r3, #0
 800c782:	d003      	beq.n	800c78c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800c784:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c788:	d007      	beq.n	800c79a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800c78a:	e011      	b.n	800c7b0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c78c:	4b12      	ldr	r3, [pc, #72]	@ (800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c78e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c790:	4a11      	ldr	r2, [pc, #68]	@ (800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c792:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c796:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c798:	e00e      	b.n	800c7b8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c79a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c79e:	3308      	adds	r3, #8
 800c7a0:	2102      	movs	r1, #2
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	f001 fb76 	bl	800de94 <RCCEx_PLL2_Config>
 800c7a8:	4603      	mov	r3, r0
 800c7aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c7ae:	e003      	b.n	800c7b8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800c7b0:	2301      	movs	r3, #1
 800c7b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c7b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c7b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d10d      	bne.n	800c7dc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c7c0:	4b05      	ldr	r3, [pc, #20]	@ (800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c7c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c7c4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c7c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c7ce:	4a02      	ldr	r2, [pc, #8]	@ (800c7d8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c7d0:	430b      	orrs	r3, r1
 800c7d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c7d4:	e006      	b.n	800c7e4 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800c7d6:	bf00      	nop
 800c7d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c7dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c7e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c7e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ec:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800c7f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c7f6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800c7fa:	460b      	mov	r3, r1
 800c7fc:	4313      	orrs	r3, r2
 800c7fe:	d00c      	beq.n	800c81a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c804:	3328      	adds	r3, #40	@ 0x28
 800c806:	2102      	movs	r1, #2
 800c808:	4618      	mov	r0, r3
 800c80a:	f001 fbf5 	bl	800dff8 <RCCEx_PLL3_Config>
 800c80e:	4603      	mov	r3, r0
 800c810:	2b00      	cmp	r3, #0
 800c812:	d002      	beq.n	800c81a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800c814:	2301      	movs	r3, #1
 800c816:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c81a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c81e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c822:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800c826:	663b      	str	r3, [r7, #96]	@ 0x60
 800c828:	2300      	movs	r3, #0
 800c82a:	667b      	str	r3, [r7, #100]	@ 0x64
 800c82c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800c830:	460b      	mov	r3, r1
 800c832:	4313      	orrs	r3, r2
 800c834:	d038      	beq.n	800c8a8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800c836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c83a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c83e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c842:	d018      	beq.n	800c876 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800c844:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c848:	d811      	bhi.n	800c86e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c84a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c84e:	d014      	beq.n	800c87a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800c850:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c854:	d80b      	bhi.n	800c86e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c856:	2b00      	cmp	r3, #0
 800c858:	d011      	beq.n	800c87e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800c85a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c85e:	d106      	bne.n	800c86e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c860:	4bc3      	ldr	r3, [pc, #780]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c864:	4ac2      	ldr	r2, [pc, #776]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c866:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c86a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800c86c:	e008      	b.n	800c880 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c86e:	2301      	movs	r3, #1
 800c870:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c874:	e004      	b.n	800c880 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c876:	bf00      	nop
 800c878:	e002      	b.n	800c880 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c87a:	bf00      	nop
 800c87c:	e000      	b.n	800c880 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c87e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c880:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c884:	2b00      	cmp	r3, #0
 800c886:	d10b      	bne.n	800c8a0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c888:	4bb9      	ldr	r3, [pc, #740]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c88a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c88c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c894:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c898:	4ab5      	ldr	r2, [pc, #724]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c89a:	430b      	orrs	r3, r1
 800c89c:	6553      	str	r3, [r2, #84]	@ 0x54
 800c89e:	e003      	b.n	800c8a8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c8a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c8a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c8a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8b0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800c8b4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c8ba:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800c8be:	460b      	mov	r3, r1
 800c8c0:	4313      	orrs	r3, r2
 800c8c2:	d009      	beq.n	800c8d8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c8c4:	4baa      	ldr	r3, [pc, #680]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c8c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c8c8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c8cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c8d2:	4aa7      	ldr	r2, [pc, #668]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c8d4:	430b      	orrs	r3, r1
 800c8d6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800c8d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8e0:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800c8e4:	653b      	str	r3, [r7, #80]	@ 0x50
 800c8e6:	2300      	movs	r3, #0
 800c8e8:	657b      	str	r3, [r7, #84]	@ 0x54
 800c8ea:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800c8ee:	460b      	mov	r3, r1
 800c8f0:	4313      	orrs	r3, r2
 800c8f2:	d00a      	beq.n	800c90a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800c8f4:	4b9e      	ldr	r3, [pc, #632]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c8f6:	691b      	ldr	r3, [r3, #16]
 800c8f8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800c8fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c900:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800c904:	4a9a      	ldr	r2, [pc, #616]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c906:	430b      	orrs	r3, r1
 800c908:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c90a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c912:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800c916:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c918:	2300      	movs	r3, #0
 800c91a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c91c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800c920:	460b      	mov	r3, r1
 800c922:	4313      	orrs	r3, r2
 800c924:	d009      	beq.n	800c93a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c926:	4b92      	ldr	r3, [pc, #584]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c928:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c92a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800c92e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c932:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c934:	4a8e      	ldr	r2, [pc, #568]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c936:	430b      	orrs	r3, r1
 800c938:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c93a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c942:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800c946:	643b      	str	r3, [r7, #64]	@ 0x40
 800c948:	2300      	movs	r3, #0
 800c94a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c94c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800c950:	460b      	mov	r3, r1
 800c952:	4313      	orrs	r3, r2
 800c954:	d00e      	beq.n	800c974 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c956:	4b86      	ldr	r3, [pc, #536]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c958:	691b      	ldr	r3, [r3, #16]
 800c95a:	4a85      	ldr	r2, [pc, #532]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c95c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c960:	6113      	str	r3, [r2, #16]
 800c962:	4b83      	ldr	r3, [pc, #524]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c964:	6919      	ldr	r1, [r3, #16]
 800c966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c96a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800c96e:	4a80      	ldr	r2, [pc, #512]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c970:	430b      	orrs	r3, r1
 800c972:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c974:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c97c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800c980:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c982:	2300      	movs	r3, #0
 800c984:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c986:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800c98a:	460b      	mov	r3, r1
 800c98c:	4313      	orrs	r3, r2
 800c98e:	d009      	beq.n	800c9a4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c990:	4b77      	ldr	r3, [pc, #476]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c992:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c994:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800c998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c99c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c99e:	4a74      	ldr	r2, [pc, #464]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c9a0:	430b      	orrs	r3, r1
 800c9a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c9a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ac:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800c9b0:	633b      	str	r3, [r7, #48]	@ 0x30
 800c9b2:	2300      	movs	r3, #0
 800c9b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800c9b6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800c9ba:	460b      	mov	r3, r1
 800c9bc:	4313      	orrs	r3, r2
 800c9be:	d00a      	beq.n	800c9d6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c9c0:	4b6b      	ldr	r3, [pc, #428]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c9c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9c4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800c9c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c9d0:	4a67      	ldr	r2, [pc, #412]	@ (800cb70 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c9d2:	430b      	orrs	r3, r1
 800c9d4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c9d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9de:	2100      	movs	r1, #0
 800c9e0:	62b9      	str	r1, [r7, #40]	@ 0x28
 800c9e2:	f003 0301 	and.w	r3, r3, #1
 800c9e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c9e8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800c9ec:	460b      	mov	r3, r1
 800c9ee:	4313      	orrs	r3, r2
 800c9f0:	d011      	beq.n	800ca16 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c9f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9f6:	3308      	adds	r3, #8
 800c9f8:	2100      	movs	r1, #0
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	f001 fa4a 	bl	800de94 <RCCEx_PLL2_Config>
 800ca00:	4603      	mov	r3, r0
 800ca02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ca06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d003      	beq.n	800ca16 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800ca16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca1e:	2100      	movs	r1, #0
 800ca20:	6239      	str	r1, [r7, #32]
 800ca22:	f003 0302 	and.w	r3, r3, #2
 800ca26:	627b      	str	r3, [r7, #36]	@ 0x24
 800ca28:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800ca2c:	460b      	mov	r3, r1
 800ca2e:	4313      	orrs	r3, r2
 800ca30:	d011      	beq.n	800ca56 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ca32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca36:	3308      	adds	r3, #8
 800ca38:	2101      	movs	r1, #1
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	f001 fa2a 	bl	800de94 <RCCEx_PLL2_Config>
 800ca40:	4603      	mov	r3, r0
 800ca42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ca46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	d003      	beq.n	800ca56 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800ca56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca5e:	2100      	movs	r1, #0
 800ca60:	61b9      	str	r1, [r7, #24]
 800ca62:	f003 0304 	and.w	r3, r3, #4
 800ca66:	61fb      	str	r3, [r7, #28]
 800ca68:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800ca6c:	460b      	mov	r3, r1
 800ca6e:	4313      	orrs	r3, r2
 800ca70:	d011      	beq.n	800ca96 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ca72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca76:	3308      	adds	r3, #8
 800ca78:	2102      	movs	r1, #2
 800ca7a:	4618      	mov	r0, r3
 800ca7c:	f001 fa0a 	bl	800de94 <RCCEx_PLL2_Config>
 800ca80:	4603      	mov	r3, r0
 800ca82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ca86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d003      	beq.n	800ca96 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca92:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800ca96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ca9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca9e:	2100      	movs	r1, #0
 800caa0:	6139      	str	r1, [r7, #16]
 800caa2:	f003 0308 	and.w	r3, r3, #8
 800caa6:	617b      	str	r3, [r7, #20]
 800caa8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800caac:	460b      	mov	r3, r1
 800caae:	4313      	orrs	r3, r2
 800cab0:	d011      	beq.n	800cad6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800cab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cab6:	3328      	adds	r3, #40	@ 0x28
 800cab8:	2100      	movs	r1, #0
 800caba:	4618      	mov	r0, r3
 800cabc:	f001 fa9c 	bl	800dff8 <RCCEx_PLL3_Config>
 800cac0:	4603      	mov	r3, r0
 800cac2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800cac6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d003      	beq.n	800cad6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cace:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cad2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800cad6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cada:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cade:	2100      	movs	r1, #0
 800cae0:	60b9      	str	r1, [r7, #8]
 800cae2:	f003 0310 	and.w	r3, r3, #16
 800cae6:	60fb      	str	r3, [r7, #12]
 800cae8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800caec:	460b      	mov	r3, r1
 800caee:	4313      	orrs	r3, r2
 800caf0:	d011      	beq.n	800cb16 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800caf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800caf6:	3328      	adds	r3, #40	@ 0x28
 800caf8:	2101      	movs	r1, #1
 800cafa:	4618      	mov	r0, r3
 800cafc:	f001 fa7c 	bl	800dff8 <RCCEx_PLL3_Config>
 800cb00:	4603      	mov	r3, r0
 800cb02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800cb06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d003      	beq.n	800cb16 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800cb16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb1e:	2100      	movs	r1, #0
 800cb20:	6039      	str	r1, [r7, #0]
 800cb22:	f003 0320 	and.w	r3, r3, #32
 800cb26:	607b      	str	r3, [r7, #4]
 800cb28:	e9d7 1200 	ldrd	r1, r2, [r7]
 800cb2c:	460b      	mov	r3, r1
 800cb2e:	4313      	orrs	r3, r2
 800cb30:	d011      	beq.n	800cb56 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800cb32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800cb36:	3328      	adds	r3, #40	@ 0x28
 800cb38:	2102      	movs	r1, #2
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	f001 fa5c 	bl	800dff8 <RCCEx_PLL3_Config>
 800cb40:	4603      	mov	r3, r0
 800cb42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800cb46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d003      	beq.n	800cb56 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cb4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800cb52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800cb56:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d101      	bne.n	800cb62 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800cb5e:	2300      	movs	r3, #0
 800cb60:	e000      	b.n	800cb64 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800cb62:	2301      	movs	r3, #1
}
 800cb64:	4618      	mov	r0, r3
 800cb66:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cb70:	58024400 	.word	0x58024400

0800cb74 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800cb74:	b580      	push	{r7, lr}
 800cb76:	b090      	sub	sp, #64	@ 0x40
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800cb7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cb82:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800cb86:	430b      	orrs	r3, r1
 800cb88:	f040 8094 	bne.w	800ccb4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800cb8c:	4b9e      	ldr	r3, [pc, #632]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cb8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb90:	f003 0307 	and.w	r3, r3, #7
 800cb94:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800cb96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb98:	2b04      	cmp	r3, #4
 800cb9a:	f200 8087 	bhi.w	800ccac <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800cb9e:	a201      	add	r2, pc, #4	@ (adr r2, 800cba4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800cba0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cba4:	0800cbb9 	.word	0x0800cbb9
 800cba8:	0800cbe1 	.word	0x0800cbe1
 800cbac:	0800cc09 	.word	0x0800cc09
 800cbb0:	0800cca5 	.word	0x0800cca5
 800cbb4:	0800cc31 	.word	0x0800cc31
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cbb8:	4b93      	ldr	r3, [pc, #588]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cbc0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cbc4:	d108      	bne.n	800cbd8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cbc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cbca:	4618      	mov	r0, r3
 800cbcc:	f001 f810 	bl	800dbf0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cbd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cbd4:	f000 bd45 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cbd8:	2300      	movs	r3, #0
 800cbda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cbdc:	f000 bd41 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cbe0:	4b89      	ldr	r3, [pc, #548]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cbe8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cbec:	d108      	bne.n	800cc00 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cbee:	f107 0318 	add.w	r3, r7, #24
 800cbf2:	4618      	mov	r0, r3
 800cbf4:	f000 fd54 	bl	800d6a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cbf8:	69bb      	ldr	r3, [r7, #24]
 800cbfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cbfc:	f000 bd31 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc00:	2300      	movs	r3, #0
 800cc02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc04:	f000 bd2d 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cc08:	4b7f      	ldr	r3, [pc, #508]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cc10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cc14:	d108      	bne.n	800cc28 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cc16:	f107 030c 	add.w	r3, r7, #12
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	f000 fe94 	bl	800d948 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc24:	f000 bd1d 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc28:	2300      	movs	r3, #0
 800cc2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc2c:	f000 bd19 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cc30:	4b75      	ldr	r3, [pc, #468]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cc32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cc34:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cc38:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cc3a:	4b73      	ldr	r3, [pc, #460]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	f003 0304 	and.w	r3, r3, #4
 800cc42:	2b04      	cmp	r3, #4
 800cc44:	d10c      	bne.n	800cc60 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800cc46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d109      	bne.n	800cc60 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cc4c:	4b6e      	ldr	r3, [pc, #440]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	08db      	lsrs	r3, r3, #3
 800cc52:	f003 0303 	and.w	r3, r3, #3
 800cc56:	4a6d      	ldr	r2, [pc, #436]	@ (800ce0c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800cc58:	fa22 f303 	lsr.w	r3, r2, r3
 800cc5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cc5e:	e01f      	b.n	800cca0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cc60:	4b69      	ldr	r3, [pc, #420]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cc6c:	d106      	bne.n	800cc7c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800cc6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cc74:	d102      	bne.n	800cc7c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cc76:	4b66      	ldr	r3, [pc, #408]	@ (800ce10 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800cc78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cc7a:	e011      	b.n	800cca0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cc7c:	4b62      	ldr	r3, [pc, #392]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cc84:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cc88:	d106      	bne.n	800cc98 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800cc8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cc90:	d102      	bne.n	800cc98 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cc92:	4b60      	ldr	r3, [pc, #384]	@ (800ce14 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800cc94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cc96:	e003      	b.n	800cca0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cc98:	2300      	movs	r3, #0
 800cc9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800cc9c:	f000 bce1 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cca0:	f000 bcdf 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cca4:	4b5c      	ldr	r3, [pc, #368]	@ (800ce18 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800cca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cca8:	f000 bcdb 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ccac:	2300      	movs	r3, #0
 800ccae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ccb0:	f000 bcd7 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800ccb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ccb8:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800ccbc:	430b      	orrs	r3, r1
 800ccbe:	f040 80ad 	bne.w	800ce1c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800ccc2:	4b51      	ldr	r3, [pc, #324]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ccc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ccc6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800ccca:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800cccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ccd2:	d056      	beq.n	800cd82 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800ccd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ccda:	f200 8090 	bhi.w	800cdfe <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800ccde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cce0:	2bc0      	cmp	r3, #192	@ 0xc0
 800cce2:	f000 8088 	beq.w	800cdf6 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800cce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cce8:	2bc0      	cmp	r3, #192	@ 0xc0
 800ccea:	f200 8088 	bhi.w	800cdfe <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800ccee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccf0:	2b80      	cmp	r3, #128	@ 0x80
 800ccf2:	d032      	beq.n	800cd5a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800ccf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccf6:	2b80      	cmp	r3, #128	@ 0x80
 800ccf8:	f200 8081 	bhi.w	800cdfe <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800ccfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d003      	beq.n	800cd0a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800cd02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd04:	2b40      	cmp	r3, #64	@ 0x40
 800cd06:	d014      	beq.n	800cd32 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800cd08:	e079      	b.n	800cdfe <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cd0a:	4b3f      	ldr	r3, [pc, #252]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cd12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cd16:	d108      	bne.n	800cd2a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cd18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	f000 ff67 	bl	800dbf0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cd22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd26:	f000 bc9c 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cd2e:	f000 bc98 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cd32:	4b35      	ldr	r3, [pc, #212]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cd3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cd3e:	d108      	bne.n	800cd52 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cd40:	f107 0318 	add.w	r3, r7, #24
 800cd44:	4618      	mov	r0, r3
 800cd46:	f000 fcab 	bl	800d6a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cd4a:	69bb      	ldr	r3, [r7, #24]
 800cd4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd4e:	f000 bc88 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd52:	2300      	movs	r3, #0
 800cd54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cd56:	f000 bc84 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cd5a:	4b2b      	ldr	r3, [pc, #172]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cd62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cd66:	d108      	bne.n	800cd7a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cd68:	f107 030c 	add.w	r3, r7, #12
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	f000 fdeb 	bl	800d948 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd76:	f000 bc74 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cd7e:	f000 bc70 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cd82:	4b21      	ldr	r3, [pc, #132]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cd84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cd86:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cd8a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cd8c:	4b1e      	ldr	r3, [pc, #120]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	f003 0304 	and.w	r3, r3, #4
 800cd94:	2b04      	cmp	r3, #4
 800cd96:	d10c      	bne.n	800cdb2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800cd98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d109      	bne.n	800cdb2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cd9e:	4b1a      	ldr	r3, [pc, #104]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	08db      	lsrs	r3, r3, #3
 800cda4:	f003 0303 	and.w	r3, r3, #3
 800cda8:	4a18      	ldr	r2, [pc, #96]	@ (800ce0c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800cdaa:	fa22 f303 	lsr.w	r3, r2, r3
 800cdae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cdb0:	e01f      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cdb2:	4b15      	ldr	r3, [pc, #84]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cdba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cdbe:	d106      	bne.n	800cdce <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800cdc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdc2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cdc6:	d102      	bne.n	800cdce <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cdc8:	4b11      	ldr	r3, [pc, #68]	@ (800ce10 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800cdca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cdcc:	e011      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cdce:	4b0e      	ldr	r3, [pc, #56]	@ (800ce08 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cdd6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cdda:	d106      	bne.n	800cdea <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800cddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cde2:	d102      	bne.n	800cdea <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cde4:	4b0b      	ldr	r3, [pc, #44]	@ (800ce14 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800cde6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cde8:	e003      	b.n	800cdf2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cdea:	2300      	movs	r3, #0
 800cdec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800cdee:	f000 bc38 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cdf2:	f000 bc36 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cdf6:	4b08      	ldr	r3, [pc, #32]	@ (800ce18 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800cdf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cdfa:	f000 bc32 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800cdfe:	2300      	movs	r3, #0
 800ce00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce02:	f000 bc2e 	b.w	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ce06:	bf00      	nop
 800ce08:	58024400 	.word	0x58024400
 800ce0c:	03d09000 	.word	0x03d09000
 800ce10:	003d0900 	.word	0x003d0900
 800ce14:	017d7840 	.word	0x017d7840
 800ce18:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800ce1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ce20:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800ce24:	430b      	orrs	r3, r1
 800ce26:	f040 809c 	bne.w	800cf62 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800ce2a:	4b9e      	ldr	r3, [pc, #632]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ce2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce2e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800ce32:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ce34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce36:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ce3a:	d054      	beq.n	800cee6 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800ce3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce3e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ce42:	f200 808b 	bhi.w	800cf5c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ce46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce48:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ce4c:	f000 8083 	beq.w	800cf56 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800ce50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce52:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800ce56:	f200 8081 	bhi.w	800cf5c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ce5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce5c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ce60:	d02f      	beq.n	800cec2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800ce62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce64:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ce68:	d878      	bhi.n	800cf5c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800ce6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d004      	beq.n	800ce7a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800ce70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ce76:	d012      	beq.n	800ce9e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800ce78:	e070      	b.n	800cf5c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ce7a:	4b8a      	ldr	r3, [pc, #552]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ce7c:	681b      	ldr	r3, [r3, #0]
 800ce7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ce82:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ce86:	d107      	bne.n	800ce98 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ce88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ce8c:	4618      	mov	r0, r3
 800ce8e:	f000 feaf 	bl	800dbf0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ce92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ce96:	e3e4      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ce98:	2300      	movs	r3, #0
 800ce9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce9c:	e3e1      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ce9e:	4b81      	ldr	r3, [pc, #516]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cea6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ceaa:	d107      	bne.n	800cebc <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ceac:	f107 0318 	add.w	r3, r7, #24
 800ceb0:	4618      	mov	r0, r3
 800ceb2:	f000 fbf5 	bl	800d6a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ceb6:	69bb      	ldr	r3, [r7, #24]
 800ceb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ceba:	e3d2      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cebc:	2300      	movs	r3, #0
 800cebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cec0:	e3cf      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cec2:	4b78      	ldr	r3, [pc, #480]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ceca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cece:	d107      	bne.n	800cee0 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ced0:	f107 030c 	add.w	r3, r7, #12
 800ced4:	4618      	mov	r0, r3
 800ced6:	f000 fd37 	bl	800d948 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cede:	e3c0      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cee0:	2300      	movs	r3, #0
 800cee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cee4:	e3bd      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cee6:	4b6f      	ldr	r3, [pc, #444]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ceea:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ceee:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cef0:	4b6c      	ldr	r3, [pc, #432]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	f003 0304 	and.w	r3, r3, #4
 800cef8:	2b04      	cmp	r3, #4
 800cefa:	d10c      	bne.n	800cf16 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800cefc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d109      	bne.n	800cf16 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cf02:	4b68      	ldr	r3, [pc, #416]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	08db      	lsrs	r3, r3, #3
 800cf08:	f003 0303 	and.w	r3, r3, #3
 800cf0c:	4a66      	ldr	r2, [pc, #408]	@ (800d0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800cf0e:	fa22 f303 	lsr.w	r3, r2, r3
 800cf12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cf14:	e01e      	b.n	800cf54 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cf16:	4b63      	ldr	r3, [pc, #396]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cf1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cf22:	d106      	bne.n	800cf32 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800cf24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf26:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cf2a:	d102      	bne.n	800cf32 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cf2c:	4b5f      	ldr	r3, [pc, #380]	@ (800d0ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800cf2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cf30:	e010      	b.n	800cf54 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cf32:	4b5c      	ldr	r3, [pc, #368]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cf3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cf3e:	d106      	bne.n	800cf4e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800cf40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cf46:	d102      	bne.n	800cf4e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cf48:	4b59      	ldr	r3, [pc, #356]	@ (800d0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800cf4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cf4c:	e002      	b.n	800cf54 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cf4e:	2300      	movs	r3, #0
 800cf50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800cf52:	e386      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cf54:	e385      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cf56:	4b57      	ldr	r3, [pc, #348]	@ (800d0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800cf58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf5a:	e382      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800cf5c:	2300      	movs	r3, #0
 800cf5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf60:	e37f      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800cf62:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf66:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800cf6a:	430b      	orrs	r3, r1
 800cf6c:	f040 80a7 	bne.w	800d0be <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800cf70:	4b4c      	ldr	r3, [pc, #304]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cf72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cf74:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800cf78:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800cf7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf7c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cf80:	d055      	beq.n	800d02e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800cf82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf84:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cf88:	f200 8096 	bhi.w	800d0b8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800cf8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf8e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800cf92:	f000 8084 	beq.w	800d09e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800cf96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf98:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800cf9c:	f200 808c 	bhi.w	800d0b8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800cfa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfa2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cfa6:	d030      	beq.n	800d00a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800cfa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfaa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cfae:	f200 8083 	bhi.w	800d0b8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800cfb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d004      	beq.n	800cfc2 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800cfb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cfbe:	d012      	beq.n	800cfe6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800cfc0:	e07a      	b.n	800d0b8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cfc2:	4b38      	ldr	r3, [pc, #224]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cfca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cfce:	d107      	bne.n	800cfe0 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cfd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cfd4:	4618      	mov	r0, r3
 800cfd6:	f000 fe0b 	bl	800dbf0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cfda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cfde:	e340      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cfe4:	e33d      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cfe6:	4b2f      	ldr	r3, [pc, #188]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cfee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cff2:	d107      	bne.n	800d004 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cff4:	f107 0318 	add.w	r3, r7, #24
 800cff8:	4618      	mov	r0, r3
 800cffa:	f000 fb51 	bl	800d6a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cffe:	69bb      	ldr	r3, [r7, #24]
 800d000:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d002:	e32e      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d004:	2300      	movs	r3, #0
 800d006:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d008:	e32b      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d00a:	4b26      	ldr	r3, [pc, #152]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d012:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d016:	d107      	bne.n	800d028 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d018:	f107 030c 	add.w	r3, r7, #12
 800d01c:	4618      	mov	r0, r3
 800d01e:	f000 fc93 	bl	800d948 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d026:	e31c      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d028:	2300      	movs	r3, #0
 800d02a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d02c:	e319      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d02e:	4b1d      	ldr	r3, [pc, #116]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d032:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d036:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d038:	4b1a      	ldr	r3, [pc, #104]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	f003 0304 	and.w	r3, r3, #4
 800d040:	2b04      	cmp	r3, #4
 800d042:	d10c      	bne.n	800d05e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800d044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d046:	2b00      	cmp	r3, #0
 800d048:	d109      	bne.n	800d05e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d04a:	4b16      	ldr	r3, [pc, #88]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	08db      	lsrs	r3, r3, #3
 800d050:	f003 0303 	and.w	r3, r3, #3
 800d054:	4a14      	ldr	r2, [pc, #80]	@ (800d0a8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800d056:	fa22 f303 	lsr.w	r3, r2, r3
 800d05a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d05c:	e01e      	b.n	800d09c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d05e:	4b11      	ldr	r3, [pc, #68]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d066:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d06a:	d106      	bne.n	800d07a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800d06c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d06e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d072:	d102      	bne.n	800d07a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d074:	4b0d      	ldr	r3, [pc, #52]	@ (800d0ac <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800d076:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d078:	e010      	b.n	800d09c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d07a:	4b0a      	ldr	r3, [pc, #40]	@ (800d0a4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d082:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d086:	d106      	bne.n	800d096 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800d088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d08a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d08e:	d102      	bne.n	800d096 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d090:	4b07      	ldr	r3, [pc, #28]	@ (800d0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800d092:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d094:	e002      	b.n	800d09c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d096:	2300      	movs	r3, #0
 800d098:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d09a:	e2e2      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d09c:	e2e1      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d09e:	4b05      	ldr	r3, [pc, #20]	@ (800d0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800d0a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0a2:	e2de      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d0a4:	58024400 	.word	0x58024400
 800d0a8:	03d09000 	.word	0x03d09000
 800d0ac:	003d0900 	.word	0x003d0900
 800d0b0:	017d7840 	.word	0x017d7840
 800d0b4:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800d0b8:	2300      	movs	r3, #0
 800d0ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0bc:	e2d1      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800d0be:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d0c2:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800d0c6:	430b      	orrs	r3, r1
 800d0c8:	f040 809c 	bne.w	800d204 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800d0cc:	4b93      	ldr	r3, [pc, #588]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d0ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d0d0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800d0d4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d0d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d0dc:	d054      	beq.n	800d188 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800d0de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d0e4:	f200 808b 	bhi.w	800d1fe <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800d0e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d0ee:	f000 8083 	beq.w	800d1f8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800d0f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d0f8:	f200 8081 	bhi.w	800d1fe <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800d0fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d102:	d02f      	beq.n	800d164 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800d104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d106:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d10a:	d878      	bhi.n	800d1fe <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800d10c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d004      	beq.n	800d11c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800d112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d114:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d118:	d012      	beq.n	800d140 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800d11a:	e070      	b.n	800d1fe <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d11c:	4b7f      	ldr	r3, [pc, #508]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d124:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d128:	d107      	bne.n	800d13a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d12a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d12e:	4618      	mov	r0, r3
 800d130:	f000 fd5e 	bl	800dbf0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d136:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d138:	e293      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d13a:	2300      	movs	r3, #0
 800d13c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d13e:	e290      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d140:	4b76      	ldr	r3, [pc, #472]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d142:	681b      	ldr	r3, [r3, #0]
 800d144:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d148:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d14c:	d107      	bne.n	800d15e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d14e:	f107 0318 	add.w	r3, r7, #24
 800d152:	4618      	mov	r0, r3
 800d154:	f000 faa4 	bl	800d6a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d158:	69bb      	ldr	r3, [r7, #24]
 800d15a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d15c:	e281      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d15e:	2300      	movs	r3, #0
 800d160:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d162:	e27e      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d164:	4b6d      	ldr	r3, [pc, #436]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d16c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d170:	d107      	bne.n	800d182 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d172:	f107 030c 	add.w	r3, r7, #12
 800d176:	4618      	mov	r0, r3
 800d178:	f000 fbe6 	bl	800d948 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d180:	e26f      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d182:	2300      	movs	r3, #0
 800d184:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d186:	e26c      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d188:	4b64      	ldr	r3, [pc, #400]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d18a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d18c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d190:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d192:	4b62      	ldr	r3, [pc, #392]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	f003 0304 	and.w	r3, r3, #4
 800d19a:	2b04      	cmp	r3, #4
 800d19c:	d10c      	bne.n	800d1b8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800d19e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d109      	bne.n	800d1b8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d1a4:	4b5d      	ldr	r3, [pc, #372]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	08db      	lsrs	r3, r3, #3
 800d1aa:	f003 0303 	and.w	r3, r3, #3
 800d1ae:	4a5c      	ldr	r2, [pc, #368]	@ (800d320 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800d1b0:	fa22 f303 	lsr.w	r3, r2, r3
 800d1b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d1b6:	e01e      	b.n	800d1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d1b8:	4b58      	ldr	r3, [pc, #352]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d1c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d1c4:	d106      	bne.n	800d1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800d1c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d1cc:	d102      	bne.n	800d1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d1ce:	4b55      	ldr	r3, [pc, #340]	@ (800d324 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800d1d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d1d2:	e010      	b.n	800d1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d1d4:	4b51      	ldr	r3, [pc, #324]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d1dc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d1e0:	d106      	bne.n	800d1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800d1e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d1e8:	d102      	bne.n	800d1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d1ea:	4b4f      	ldr	r3, [pc, #316]	@ (800d328 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800d1ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d1ee:	e002      	b.n	800d1f6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d1f4:	e235      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d1f6:	e234      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d1f8:	4b4c      	ldr	r3, [pc, #304]	@ (800d32c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800d1fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1fc:	e231      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d1fe:	2300      	movs	r3, #0
 800d200:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d202:	e22e      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800d204:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d208:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800d20c:	430b      	orrs	r3, r1
 800d20e:	f040 808f 	bne.w	800d330 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800d212:	4b42      	ldr	r3, [pc, #264]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d214:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d216:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800d21a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800d21c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d21e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d222:	d06b      	beq.n	800d2fc <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800d224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d226:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d22a:	d874      	bhi.n	800d316 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800d22c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d22e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d232:	d056      	beq.n	800d2e2 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800d234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d236:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d23a:	d86c      	bhi.n	800d316 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800d23c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d23e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d242:	d03b      	beq.n	800d2bc <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800d244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d246:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d24a:	d864      	bhi.n	800d316 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800d24c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d24e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d252:	d021      	beq.n	800d298 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800d254:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d256:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d25a:	d85c      	bhi.n	800d316 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800d25c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d004      	beq.n	800d26c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800d262:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d264:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d268:	d004      	beq.n	800d274 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800d26a:	e054      	b.n	800d316 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800d26c:	f7fe fa0a 	bl	800b684 <HAL_RCC_GetPCLK1Freq>
 800d270:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d272:	e1f6      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d274:	4b29      	ldr	r3, [pc, #164]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d27c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d280:	d107      	bne.n	800d292 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d282:	f107 0318 	add.w	r3, r7, #24
 800d286:	4618      	mov	r0, r3
 800d288:	f000 fa0a 	bl	800d6a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d28c:	69fb      	ldr	r3, [r7, #28]
 800d28e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d290:	e1e7      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d292:	2300      	movs	r3, #0
 800d294:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d296:	e1e4      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d298:	4b20      	ldr	r3, [pc, #128]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d2a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d2a4:	d107      	bne.n	800d2b6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d2a6:	f107 030c 	add.w	r3, r7, #12
 800d2aa:	4618      	mov	r0, r3
 800d2ac:	f000 fb4c 	bl	800d948 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d2b0:	693b      	ldr	r3, [r7, #16]
 800d2b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d2b4:	e1d5      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d2ba:	e1d2      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d2bc:	4b17      	ldr	r3, [pc, #92]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	f003 0304 	and.w	r3, r3, #4
 800d2c4:	2b04      	cmp	r3, #4
 800d2c6:	d109      	bne.n	800d2dc <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d2c8:	4b14      	ldr	r3, [pc, #80]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	08db      	lsrs	r3, r3, #3
 800d2ce:	f003 0303 	and.w	r3, r3, #3
 800d2d2:	4a13      	ldr	r2, [pc, #76]	@ (800d320 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800d2d4:	fa22 f303 	lsr.w	r3, r2, r3
 800d2d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d2da:	e1c2      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d2dc:	2300      	movs	r3, #0
 800d2de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d2e0:	e1bf      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d2e2:	4b0e      	ldr	r3, [pc, #56]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d2ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d2ee:	d102      	bne.n	800d2f6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800d2f0:	4b0c      	ldr	r3, [pc, #48]	@ (800d324 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800d2f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d2f4:	e1b5      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d2f6:	2300      	movs	r3, #0
 800d2f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d2fa:	e1b2      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d2fc:	4b07      	ldr	r3, [pc, #28]	@ (800d31c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d304:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d308:	d102      	bne.n	800d310 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800d30a:	4b07      	ldr	r3, [pc, #28]	@ (800d328 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800d30c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d30e:	e1a8      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d310:	2300      	movs	r3, #0
 800d312:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d314:	e1a5      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d316:	2300      	movs	r3, #0
 800d318:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d31a:	e1a2      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d31c:	58024400 	.word	0x58024400
 800d320:	03d09000 	.word	0x03d09000
 800d324:	003d0900 	.word	0x003d0900
 800d328:	017d7840 	.word	0x017d7840
 800d32c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800d330:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d334:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800d338:	430b      	orrs	r3, r1
 800d33a:	d173      	bne.n	800d424 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800d33c:	4b9c      	ldr	r3, [pc, #624]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d33e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d340:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800d344:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d348:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d34c:	d02f      	beq.n	800d3ae <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800d34e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d350:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d354:	d863      	bhi.n	800d41e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800d356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d004      	beq.n	800d366 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800d35c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d35e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d362:	d012      	beq.n	800d38a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800d364:	e05b      	b.n	800d41e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d366:	4b92      	ldr	r3, [pc, #584]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d36e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d372:	d107      	bne.n	800d384 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d374:	f107 0318 	add.w	r3, r7, #24
 800d378:	4618      	mov	r0, r3
 800d37a:	f000 f991 	bl	800d6a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d37e:	69bb      	ldr	r3, [r7, #24]
 800d380:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d382:	e16e      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d384:	2300      	movs	r3, #0
 800d386:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d388:	e16b      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d38a:	4b89      	ldr	r3, [pc, #548]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d392:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d396:	d107      	bne.n	800d3a8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d398:	f107 030c 	add.w	r3, r7, #12
 800d39c:	4618      	mov	r0, r3
 800d39e:	f000 fad3 	bl	800d948 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800d3a2:	697b      	ldr	r3, [r7, #20]
 800d3a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d3a6:	e15c      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d3a8:	2300      	movs	r3, #0
 800d3aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d3ac:	e159      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d3ae:	4b80      	ldr	r3, [pc, #512]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d3b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d3b2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d3b6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d3b8:	4b7d      	ldr	r3, [pc, #500]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	f003 0304 	and.w	r3, r3, #4
 800d3c0:	2b04      	cmp	r3, #4
 800d3c2:	d10c      	bne.n	800d3de <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800d3c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d109      	bne.n	800d3de <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d3ca:	4b79      	ldr	r3, [pc, #484]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	08db      	lsrs	r3, r3, #3
 800d3d0:	f003 0303 	and.w	r3, r3, #3
 800d3d4:	4a77      	ldr	r2, [pc, #476]	@ (800d5b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800d3d6:	fa22 f303 	lsr.w	r3, r2, r3
 800d3da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d3dc:	e01e      	b.n	800d41c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d3de:	4b74      	ldr	r3, [pc, #464]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d3e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d3ea:	d106      	bne.n	800d3fa <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800d3ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d3f2:	d102      	bne.n	800d3fa <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d3f4:	4b70      	ldr	r3, [pc, #448]	@ (800d5b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800d3f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d3f8:	e010      	b.n	800d41c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d3fa:	4b6d      	ldr	r3, [pc, #436]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d402:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d406:	d106      	bne.n	800d416 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800d408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d40a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d40e:	d102      	bne.n	800d416 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d410:	4b6a      	ldr	r3, [pc, #424]	@ (800d5bc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800d412:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d414:	e002      	b.n	800d41c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d416:	2300      	movs	r3, #0
 800d418:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d41a:	e122      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d41c:	e121      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800d41e:	2300      	movs	r3, #0
 800d420:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d422:	e11e      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800d424:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d428:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800d42c:	430b      	orrs	r3, r1
 800d42e:	d133      	bne.n	800d498 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800d430:	4b5f      	ldr	r3, [pc, #380]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d432:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d434:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d438:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d43a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d004      	beq.n	800d44a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800d440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d442:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d446:	d012      	beq.n	800d46e <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800d448:	e023      	b.n	800d492 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d44a:	4b59      	ldr	r3, [pc, #356]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d452:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d456:	d107      	bne.n	800d468 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d458:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d45c:	4618      	mov	r0, r3
 800d45e:	f000 fbc7 	bl	800dbf0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d462:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d464:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d466:	e0fc      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d468:	2300      	movs	r3, #0
 800d46a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d46c:	e0f9      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d46e:	4b50      	ldr	r3, [pc, #320]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d476:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d47a:	d107      	bne.n	800d48c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d47c:	f107 0318 	add.w	r3, r7, #24
 800d480:	4618      	mov	r0, r3
 800d482:	f000 f90d 	bl	800d6a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800d486:	6a3b      	ldr	r3, [r7, #32]
 800d488:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d48a:	e0ea      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d48c:	2300      	movs	r3, #0
 800d48e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d490:	e0e7      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800d492:	2300      	movs	r3, #0
 800d494:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d496:	e0e4      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800d498:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d49c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800d4a0:	430b      	orrs	r3, r1
 800d4a2:	f040 808d 	bne.w	800d5c0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800d4a6:	4b42      	ldr	r3, [pc, #264]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d4a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d4aa:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800d4ae:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d4b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d4b6:	d06b      	beq.n	800d590 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800d4b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d4be:	d874      	bhi.n	800d5aa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800d4c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d4c6:	d056      	beq.n	800d576 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800d4c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d4ce:	d86c      	bhi.n	800d5aa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800d4d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d4d6:	d03b      	beq.n	800d550 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800d4d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4da:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d4de:	d864      	bhi.n	800d5aa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800d4e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d4e6:	d021      	beq.n	800d52c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800d4e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d4ee:	d85c      	bhi.n	800d5aa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800d4f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4f2:	2b00      	cmp	r3, #0
 800d4f4:	d004      	beq.n	800d500 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800d4f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d4fc:	d004      	beq.n	800d508 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800d4fe:	e054      	b.n	800d5aa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800d500:	f000 f8b8 	bl	800d674 <HAL_RCCEx_GetD3PCLK1Freq>
 800d504:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d506:	e0ac      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d508:	4b29      	ldr	r3, [pc, #164]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d510:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d514:	d107      	bne.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d516:	f107 0318 	add.w	r3, r7, #24
 800d51a:	4618      	mov	r0, r3
 800d51c:	f000 f8c0 	bl	800d6a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d520:	69fb      	ldr	r3, [r7, #28]
 800d522:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d524:	e09d      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d526:	2300      	movs	r3, #0
 800d528:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d52a:	e09a      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d52c:	4b20      	ldr	r3, [pc, #128]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d534:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d538:	d107      	bne.n	800d54a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d53a:	f107 030c 	add.w	r3, r7, #12
 800d53e:	4618      	mov	r0, r3
 800d540:	f000 fa02 	bl	800d948 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d544:	693b      	ldr	r3, [r7, #16]
 800d546:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d548:	e08b      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d54a:	2300      	movs	r3, #0
 800d54c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d54e:	e088      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d550:	4b17      	ldr	r3, [pc, #92]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	f003 0304 	and.w	r3, r3, #4
 800d558:	2b04      	cmp	r3, #4
 800d55a:	d109      	bne.n	800d570 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d55c:	4b14      	ldr	r3, [pc, #80]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	08db      	lsrs	r3, r3, #3
 800d562:	f003 0303 	and.w	r3, r3, #3
 800d566:	4a13      	ldr	r2, [pc, #76]	@ (800d5b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800d568:	fa22 f303 	lsr.w	r3, r2, r3
 800d56c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d56e:	e078      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d570:	2300      	movs	r3, #0
 800d572:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d574:	e075      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d576:	4b0e      	ldr	r3, [pc, #56]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d57e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d582:	d102      	bne.n	800d58a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800d584:	4b0c      	ldr	r3, [pc, #48]	@ (800d5b8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800d586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d588:	e06b      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d58a:	2300      	movs	r3, #0
 800d58c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d58e:	e068      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d590:	4b07      	ldr	r3, [pc, #28]	@ (800d5b0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d598:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d59c:	d102      	bne.n	800d5a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800d59e:	4b07      	ldr	r3, [pc, #28]	@ (800d5bc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800d5a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d5a2:	e05e      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d5a8:	e05b      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800d5aa:	2300      	movs	r3, #0
 800d5ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d5ae:	e058      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d5b0:	58024400 	.word	0x58024400
 800d5b4:	03d09000 	.word	0x03d09000
 800d5b8:	003d0900 	.word	0x003d0900
 800d5bc:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800d5c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d5c4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800d5c8:	430b      	orrs	r3, r1
 800d5ca:	d148      	bne.n	800d65e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800d5cc:	4b27      	ldr	r3, [pc, #156]	@ (800d66c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d5ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d5d0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d5d4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d5d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d5dc:	d02a      	beq.n	800d634 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800d5de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d5e4:	d838      	bhi.n	800d658 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800d5e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d004      	beq.n	800d5f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800d5ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d5f2:	d00d      	beq.n	800d610 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800d5f4:	e030      	b.n	800d658 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d5f6:	4b1d      	ldr	r3, [pc, #116]	@ (800d66c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d5fe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d602:	d102      	bne.n	800d60a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800d604:	4b1a      	ldr	r3, [pc, #104]	@ (800d670 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800d606:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d608:	e02b      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d60a:	2300      	movs	r3, #0
 800d60c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d60e:	e028      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d610:	4b16      	ldr	r3, [pc, #88]	@ (800d66c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d618:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d61c:	d107      	bne.n	800d62e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d61e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d622:	4618      	mov	r0, r3
 800d624:	f000 fae4 	bl	800dbf0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d62a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d62c:	e019      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d62e:	2300      	movs	r3, #0
 800d630:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d632:	e016      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d634:	4b0d      	ldr	r3, [pc, #52]	@ (800d66c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d63c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d640:	d107      	bne.n	800d652 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d642:	f107 0318 	add.w	r3, r7, #24
 800d646:	4618      	mov	r0, r3
 800d648:	f000 f82a 	bl	800d6a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d64c:	69fb      	ldr	r3, [r7, #28]
 800d64e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d650:	e007      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d652:	2300      	movs	r3, #0
 800d654:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d656:	e004      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d658:	2300      	movs	r3, #0
 800d65a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d65c:	e001      	b.n	800d662 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800d65e:	2300      	movs	r3, #0
 800d660:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800d662:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d664:	4618      	mov	r0, r3
 800d666:	3740      	adds	r7, #64	@ 0x40
 800d668:	46bd      	mov	sp, r7
 800d66a:	bd80      	pop	{r7, pc}
 800d66c:	58024400 	.word	0x58024400
 800d670:	017d7840 	.word	0x017d7840

0800d674 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800d674:	b580      	push	{r7, lr}
 800d676:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d678:	f7fd ffd4 	bl	800b624 <HAL_RCC_GetHCLKFreq>
 800d67c:	4602      	mov	r2, r0
 800d67e:	4b06      	ldr	r3, [pc, #24]	@ (800d698 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800d680:	6a1b      	ldr	r3, [r3, #32]
 800d682:	091b      	lsrs	r3, r3, #4
 800d684:	f003 0307 	and.w	r3, r3, #7
 800d688:	4904      	ldr	r1, [pc, #16]	@ (800d69c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800d68a:	5ccb      	ldrb	r3, [r1, r3]
 800d68c:	f003 031f 	and.w	r3, r3, #31
 800d690:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800d694:	4618      	mov	r0, r3
 800d696:	bd80      	pop	{r7, pc}
 800d698:	58024400 	.word	0x58024400
 800d69c:	08016374 	.word	0x08016374

0800d6a0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800d6a0:	b480      	push	{r7}
 800d6a2:	b089      	sub	sp, #36	@ 0x24
 800d6a4:	af00      	add	r7, sp, #0
 800d6a6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d6a8:	4ba1      	ldr	r3, [pc, #644]	@ (800d930 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d6aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6ac:	f003 0303 	and.w	r3, r3, #3
 800d6b0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800d6b2:	4b9f      	ldr	r3, [pc, #636]	@ (800d930 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d6b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6b6:	0b1b      	lsrs	r3, r3, #12
 800d6b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d6bc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d6be:	4b9c      	ldr	r3, [pc, #624]	@ (800d930 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d6c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6c2:	091b      	lsrs	r3, r3, #4
 800d6c4:	f003 0301 	and.w	r3, r3, #1
 800d6c8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800d6ca:	4b99      	ldr	r3, [pc, #612]	@ (800d930 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d6cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d6ce:	08db      	lsrs	r3, r3, #3
 800d6d0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d6d4:	693a      	ldr	r2, [r7, #16]
 800d6d6:	fb02 f303 	mul.w	r3, r2, r3
 800d6da:	ee07 3a90 	vmov	s15, r3
 800d6de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6e2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800d6e6:	697b      	ldr	r3, [r7, #20]
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	f000 8111 	beq.w	800d910 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800d6ee:	69bb      	ldr	r3, [r7, #24]
 800d6f0:	2b02      	cmp	r3, #2
 800d6f2:	f000 8083 	beq.w	800d7fc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800d6f6:	69bb      	ldr	r3, [r7, #24]
 800d6f8:	2b02      	cmp	r3, #2
 800d6fa:	f200 80a1 	bhi.w	800d840 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800d6fe:	69bb      	ldr	r3, [r7, #24]
 800d700:	2b00      	cmp	r3, #0
 800d702:	d003      	beq.n	800d70c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800d704:	69bb      	ldr	r3, [r7, #24]
 800d706:	2b01      	cmp	r3, #1
 800d708:	d056      	beq.n	800d7b8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800d70a:	e099      	b.n	800d840 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d70c:	4b88      	ldr	r3, [pc, #544]	@ (800d930 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	f003 0320 	and.w	r3, r3, #32
 800d714:	2b00      	cmp	r3, #0
 800d716:	d02d      	beq.n	800d774 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d718:	4b85      	ldr	r3, [pc, #532]	@ (800d930 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	08db      	lsrs	r3, r3, #3
 800d71e:	f003 0303 	and.w	r3, r3, #3
 800d722:	4a84      	ldr	r2, [pc, #528]	@ (800d934 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800d724:	fa22 f303 	lsr.w	r3, r2, r3
 800d728:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d72a:	68bb      	ldr	r3, [r7, #8]
 800d72c:	ee07 3a90 	vmov	s15, r3
 800d730:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d734:	697b      	ldr	r3, [r7, #20]
 800d736:	ee07 3a90 	vmov	s15, r3
 800d73a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d73e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d742:	4b7b      	ldr	r3, [pc, #492]	@ (800d930 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d746:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d74a:	ee07 3a90 	vmov	s15, r3
 800d74e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d752:	ed97 6a03 	vldr	s12, [r7, #12]
 800d756:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800d938 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d75a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d75e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d762:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d766:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d76a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d76e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d772:	e087      	b.n	800d884 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d774:	697b      	ldr	r3, [r7, #20]
 800d776:	ee07 3a90 	vmov	s15, r3
 800d77a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d77e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d93c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800d782:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d786:	4b6a      	ldr	r3, [pc, #424]	@ (800d930 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d78a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d78e:	ee07 3a90 	vmov	s15, r3
 800d792:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d796:	ed97 6a03 	vldr	s12, [r7, #12]
 800d79a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800d938 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d79e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d7a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d7a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d7aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d7ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d7b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d7b6:	e065      	b.n	800d884 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d7b8:	697b      	ldr	r3, [r7, #20]
 800d7ba:	ee07 3a90 	vmov	s15, r3
 800d7be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7c2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800d940 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d7c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d7ca:	4b59      	ldr	r3, [pc, #356]	@ (800d930 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d7cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d7d2:	ee07 3a90 	vmov	s15, r3
 800d7d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d7da:	ed97 6a03 	vldr	s12, [r7, #12]
 800d7de:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800d938 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d7e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d7e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d7ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d7ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d7f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d7f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d7fa:	e043      	b.n	800d884 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d7fc:	697b      	ldr	r3, [r7, #20]
 800d7fe:	ee07 3a90 	vmov	s15, r3
 800d802:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d806:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800d944 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800d80a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d80e:	4b48      	ldr	r3, [pc, #288]	@ (800d930 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d810:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d812:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d816:	ee07 3a90 	vmov	s15, r3
 800d81a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d81e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d822:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800d938 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d826:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d82a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d82e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d832:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d83a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d83e:	e021      	b.n	800d884 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d840:	697b      	ldr	r3, [r7, #20]
 800d842:	ee07 3a90 	vmov	s15, r3
 800d846:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d84a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800d940 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d84e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d852:	4b37      	ldr	r3, [pc, #220]	@ (800d930 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d854:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d856:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d85a:	ee07 3a90 	vmov	s15, r3
 800d85e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d862:	ed97 6a03 	vldr	s12, [r7, #12]
 800d866:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d938 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d86a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d86e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d872:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d876:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d87a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d87e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d882:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800d884:	4b2a      	ldr	r3, [pc, #168]	@ (800d930 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d886:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d888:	0a5b      	lsrs	r3, r3, #9
 800d88a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d88e:	ee07 3a90 	vmov	s15, r3
 800d892:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d896:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d89a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d89e:	edd7 6a07 	vldr	s13, [r7, #28]
 800d8a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d8a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d8aa:	ee17 2a90 	vmov	r2, s15
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800d8b2:	4b1f      	ldr	r3, [pc, #124]	@ (800d930 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d8b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d8b6:	0c1b      	lsrs	r3, r3, #16
 800d8b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d8bc:	ee07 3a90 	vmov	s15, r3
 800d8c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8c4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d8c8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d8cc:	edd7 6a07 	vldr	s13, [r7, #28]
 800d8d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d8d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d8d8:	ee17 2a90 	vmov	r2, s15
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800d8e0:	4b13      	ldr	r3, [pc, #76]	@ (800d930 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d8e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d8e4:	0e1b      	lsrs	r3, r3, #24
 800d8e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d8ea:	ee07 3a90 	vmov	s15, r3
 800d8ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d8f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d8fa:	edd7 6a07 	vldr	s13, [r7, #28]
 800d8fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d902:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d906:	ee17 2a90 	vmov	r2, s15
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d90e:	e008      	b.n	800d922 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	2200      	movs	r2, #0
 800d914:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	2200      	movs	r2, #0
 800d91a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	2200      	movs	r2, #0
 800d920:	609a      	str	r2, [r3, #8]
}
 800d922:	bf00      	nop
 800d924:	3724      	adds	r7, #36	@ 0x24
 800d926:	46bd      	mov	sp, r7
 800d928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d92c:	4770      	bx	lr
 800d92e:	bf00      	nop
 800d930:	58024400 	.word	0x58024400
 800d934:	03d09000 	.word	0x03d09000
 800d938:	46000000 	.word	0x46000000
 800d93c:	4c742400 	.word	0x4c742400
 800d940:	4a742400 	.word	0x4a742400
 800d944:	4bbebc20 	.word	0x4bbebc20

0800d948 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800d948:	b480      	push	{r7}
 800d94a:	b089      	sub	sp, #36	@ 0x24
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d950:	4ba1      	ldr	r3, [pc, #644]	@ (800dbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d954:	f003 0303 	and.w	r3, r3, #3
 800d958:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800d95a:	4b9f      	ldr	r3, [pc, #636]	@ (800dbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d95c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d95e:	0d1b      	lsrs	r3, r3, #20
 800d960:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d964:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d966:	4b9c      	ldr	r3, [pc, #624]	@ (800dbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d96a:	0a1b      	lsrs	r3, r3, #8
 800d96c:	f003 0301 	and.w	r3, r3, #1
 800d970:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d972:	4b99      	ldr	r3, [pc, #612]	@ (800dbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d976:	08db      	lsrs	r3, r3, #3
 800d978:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d97c:	693a      	ldr	r2, [r7, #16]
 800d97e:	fb02 f303 	mul.w	r3, r2, r3
 800d982:	ee07 3a90 	vmov	s15, r3
 800d986:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d98a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d98e:	697b      	ldr	r3, [r7, #20]
 800d990:	2b00      	cmp	r3, #0
 800d992:	f000 8111 	beq.w	800dbb8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d996:	69bb      	ldr	r3, [r7, #24]
 800d998:	2b02      	cmp	r3, #2
 800d99a:	f000 8083 	beq.w	800daa4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d99e:	69bb      	ldr	r3, [r7, #24]
 800d9a0:	2b02      	cmp	r3, #2
 800d9a2:	f200 80a1 	bhi.w	800dae8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d9a6:	69bb      	ldr	r3, [r7, #24]
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d003      	beq.n	800d9b4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d9ac:	69bb      	ldr	r3, [r7, #24]
 800d9ae:	2b01      	cmp	r3, #1
 800d9b0:	d056      	beq.n	800da60 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d9b2:	e099      	b.n	800dae8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d9b4:	4b88      	ldr	r3, [pc, #544]	@ (800dbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	f003 0320 	and.w	r3, r3, #32
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d02d      	beq.n	800da1c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d9c0:	4b85      	ldr	r3, [pc, #532]	@ (800dbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	08db      	lsrs	r3, r3, #3
 800d9c6:	f003 0303 	and.w	r3, r3, #3
 800d9ca:	4a84      	ldr	r2, [pc, #528]	@ (800dbdc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d9cc:	fa22 f303 	lsr.w	r3, r2, r3
 800d9d0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d9d2:	68bb      	ldr	r3, [r7, #8]
 800d9d4:	ee07 3a90 	vmov	s15, r3
 800d9d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d9dc:	697b      	ldr	r3, [r7, #20]
 800d9de:	ee07 3a90 	vmov	s15, r3
 800d9e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d9e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d9ea:	4b7b      	ldr	r3, [pc, #492]	@ (800dbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d9ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d9ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9f2:	ee07 3a90 	vmov	s15, r3
 800d9f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d9fa:	ed97 6a03 	vldr	s12, [r7, #12]
 800d9fe:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800dbe0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800da02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800da06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800da0a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800da0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800da12:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da16:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800da1a:	e087      	b.n	800db2c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800da1c:	697b      	ldr	r3, [r7, #20]
 800da1e:	ee07 3a90 	vmov	s15, r3
 800da22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da26:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800dbe4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800da2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800da2e:	4b6a      	ldr	r3, [pc, #424]	@ (800dbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800da30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da36:	ee07 3a90 	vmov	s15, r3
 800da3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800da3e:	ed97 6a03 	vldr	s12, [r7, #12]
 800da42:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800dbe0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800da46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800da4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800da4e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800da52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800da56:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800da5e:	e065      	b.n	800db2c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800da60:	697b      	ldr	r3, [r7, #20]
 800da62:	ee07 3a90 	vmov	s15, r3
 800da66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da6a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800dbe8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800da6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800da72:	4b59      	ldr	r3, [pc, #356]	@ (800dbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800da74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da7a:	ee07 3a90 	vmov	s15, r3
 800da7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800da82:	ed97 6a03 	vldr	s12, [r7, #12]
 800da86:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800dbe0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800da8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800da8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800da92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800da96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800da9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800daa2:	e043      	b.n	800db2c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800daa4:	697b      	ldr	r3, [r7, #20]
 800daa6:	ee07 3a90 	vmov	s15, r3
 800daaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800daae:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800dbec <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800dab2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dab6:	4b48      	ldr	r3, [pc, #288]	@ (800dbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800dab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800daba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dabe:	ee07 3a90 	vmov	s15, r3
 800dac2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dac6:	ed97 6a03 	vldr	s12, [r7, #12]
 800daca:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800dbe0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800dace:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dad2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dad6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dada:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dade:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dae2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dae6:	e021      	b.n	800db2c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800dae8:	697b      	ldr	r3, [r7, #20]
 800daea:	ee07 3a90 	vmov	s15, r3
 800daee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800daf2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800dbe8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800daf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dafa:	4b37      	ldr	r3, [pc, #220]	@ (800dbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800dafc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dafe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db02:	ee07 3a90 	vmov	s15, r3
 800db06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db0a:	ed97 6a03 	vldr	s12, [r7, #12]
 800db0e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800dbe0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800db12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800db1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db22:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db26:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800db2a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800db2c:	4b2a      	ldr	r3, [pc, #168]	@ (800dbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800db2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db30:	0a5b      	lsrs	r3, r3, #9
 800db32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800db36:	ee07 3a90 	vmov	s15, r3
 800db3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db3e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800db42:	ee37 7a87 	vadd.f32	s14, s15, s14
 800db46:	edd7 6a07 	vldr	s13, [r7, #28]
 800db4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800db4e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db52:	ee17 2a90 	vmov	r2, s15
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800db5a:	4b1f      	ldr	r3, [pc, #124]	@ (800dbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800db5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db5e:	0c1b      	lsrs	r3, r3, #16
 800db60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800db64:	ee07 3a90 	vmov	s15, r3
 800db68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db6c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800db70:	ee37 7a87 	vadd.f32	s14, s15, s14
 800db74:	edd7 6a07 	vldr	s13, [r7, #28]
 800db78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800db7c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800db80:	ee17 2a90 	vmov	r2, s15
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800db88:	4b13      	ldr	r3, [pc, #76]	@ (800dbd8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800db8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800db8c:	0e1b      	lsrs	r3, r3, #24
 800db8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800db92:	ee07 3a90 	vmov	s15, r3
 800db96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800db9e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dba2:	edd7 6a07 	vldr	s13, [r7, #28]
 800dba6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dbaa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dbae:	ee17 2a90 	vmov	r2, s15
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800dbb6:	e008      	b.n	800dbca <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	2200      	movs	r2, #0
 800dbbc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	609a      	str	r2, [r3, #8]
}
 800dbca:	bf00      	nop
 800dbcc:	3724      	adds	r7, #36	@ 0x24
 800dbce:	46bd      	mov	sp, r7
 800dbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd4:	4770      	bx	lr
 800dbd6:	bf00      	nop
 800dbd8:	58024400 	.word	0x58024400
 800dbdc:	03d09000 	.word	0x03d09000
 800dbe0:	46000000 	.word	0x46000000
 800dbe4:	4c742400 	.word	0x4c742400
 800dbe8:	4a742400 	.word	0x4a742400
 800dbec:	4bbebc20 	.word	0x4bbebc20

0800dbf0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800dbf0:	b480      	push	{r7}
 800dbf2:	b089      	sub	sp, #36	@ 0x24
 800dbf4:	af00      	add	r7, sp, #0
 800dbf6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800dbf8:	4ba0      	ldr	r3, [pc, #640]	@ (800de7c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dbfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbfc:	f003 0303 	and.w	r3, r3, #3
 800dc00:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800dc02:	4b9e      	ldr	r3, [pc, #632]	@ (800de7c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc06:	091b      	lsrs	r3, r3, #4
 800dc08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800dc0c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800dc0e:	4b9b      	ldr	r3, [pc, #620]	@ (800de7c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc12:	f003 0301 	and.w	r3, r3, #1
 800dc16:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800dc18:	4b98      	ldr	r3, [pc, #608]	@ (800de7c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dc1c:	08db      	lsrs	r3, r3, #3
 800dc1e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800dc22:	693a      	ldr	r2, [r7, #16]
 800dc24:	fb02 f303 	mul.w	r3, r2, r3
 800dc28:	ee07 3a90 	vmov	s15, r3
 800dc2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc30:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800dc34:	697b      	ldr	r3, [r7, #20]
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	f000 8111 	beq.w	800de5e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800dc3c:	69bb      	ldr	r3, [r7, #24]
 800dc3e:	2b02      	cmp	r3, #2
 800dc40:	f000 8083 	beq.w	800dd4a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800dc44:	69bb      	ldr	r3, [r7, #24]
 800dc46:	2b02      	cmp	r3, #2
 800dc48:	f200 80a1 	bhi.w	800dd8e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800dc4c:	69bb      	ldr	r3, [r7, #24]
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d003      	beq.n	800dc5a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800dc52:	69bb      	ldr	r3, [r7, #24]
 800dc54:	2b01      	cmp	r3, #1
 800dc56:	d056      	beq.n	800dd06 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800dc58:	e099      	b.n	800dd8e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dc5a:	4b88      	ldr	r3, [pc, #544]	@ (800de7c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	f003 0320 	and.w	r3, r3, #32
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d02d      	beq.n	800dcc2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dc66:	4b85      	ldr	r3, [pc, #532]	@ (800de7c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	08db      	lsrs	r3, r3, #3
 800dc6c:	f003 0303 	and.w	r3, r3, #3
 800dc70:	4a83      	ldr	r2, [pc, #524]	@ (800de80 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800dc72:	fa22 f303 	lsr.w	r3, r2, r3
 800dc76:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dc78:	68bb      	ldr	r3, [r7, #8]
 800dc7a:	ee07 3a90 	vmov	s15, r3
 800dc7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dc82:	697b      	ldr	r3, [r7, #20]
 800dc84:	ee07 3a90 	vmov	s15, r3
 800dc88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dc90:	4b7a      	ldr	r3, [pc, #488]	@ (800de7c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc98:	ee07 3a90 	vmov	s15, r3
 800dc9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dca0:	ed97 6a03 	vldr	s12, [r7, #12]
 800dca4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800de84 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dca8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dcac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dcb0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dcb4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dcb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dcbc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800dcc0:	e087      	b.n	800ddd2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dcc2:	697b      	ldr	r3, [r7, #20]
 800dcc4:	ee07 3a90 	vmov	s15, r3
 800dcc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dccc:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800de88 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800dcd0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dcd4:	4b69      	ldr	r3, [pc, #420]	@ (800de7c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dcd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dcd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dcdc:	ee07 3a90 	vmov	s15, r3
 800dce0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dce4:	ed97 6a03 	vldr	s12, [r7, #12]
 800dce8:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800de84 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dcec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dcf0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dcf4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dcf8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dcfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dd00:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dd04:	e065      	b.n	800ddd2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dd06:	697b      	ldr	r3, [r7, #20]
 800dd08:	ee07 3a90 	vmov	s15, r3
 800dd0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dd10:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800de8c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800dd14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dd18:	4b58      	ldr	r3, [pc, #352]	@ (800de7c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dd1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd20:	ee07 3a90 	vmov	s15, r3
 800dd24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dd28:	ed97 6a03 	vldr	s12, [r7, #12]
 800dd2c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800de84 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dd30:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dd34:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dd38:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dd3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dd40:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dd44:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dd48:	e043      	b.n	800ddd2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dd4a:	697b      	ldr	r3, [r7, #20]
 800dd4c:	ee07 3a90 	vmov	s15, r3
 800dd50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dd54:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800de90 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800dd58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dd5c:	4b47      	ldr	r3, [pc, #284]	@ (800de7c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dd5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd64:	ee07 3a90 	vmov	s15, r3
 800dd68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dd6c:	ed97 6a03 	vldr	s12, [r7, #12]
 800dd70:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800de84 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dd74:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dd78:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dd7c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dd80:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dd84:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dd88:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dd8c:	e021      	b.n	800ddd2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dd8e:	697b      	ldr	r3, [r7, #20]
 800dd90:	ee07 3a90 	vmov	s15, r3
 800dd94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dd98:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800de88 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800dd9c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dda0:	4b36      	ldr	r3, [pc, #216]	@ (800de7c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dda2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dda4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dda8:	ee07 3a90 	vmov	s15, r3
 800ddac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ddb0:	ed97 6a03 	vldr	s12, [r7, #12]
 800ddb4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800de84 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800ddb8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ddbc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ddc0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ddc4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ddc8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ddcc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ddd0:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800ddd2:	4b2a      	ldr	r3, [pc, #168]	@ (800de7c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ddd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ddd6:	0a5b      	lsrs	r3, r3, #9
 800ddd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dddc:	ee07 3a90 	vmov	s15, r3
 800dde0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dde4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dde8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ddec:	edd7 6a07 	vldr	s13, [r7, #28]
 800ddf0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ddf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ddf8:	ee17 2a90 	vmov	r2, s15
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800de00:	4b1e      	ldr	r3, [pc, #120]	@ (800de7c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800de02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de04:	0c1b      	lsrs	r3, r3, #16
 800de06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800de0a:	ee07 3a90 	vmov	s15, r3
 800de0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800de16:	ee37 7a87 	vadd.f32	s14, s15, s14
 800de1a:	edd7 6a07 	vldr	s13, [r7, #28]
 800de1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800de22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800de26:	ee17 2a90 	vmov	r2, s15
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800de2e:	4b13      	ldr	r3, [pc, #76]	@ (800de7c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800de30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de32:	0e1b      	lsrs	r3, r3, #24
 800de34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800de38:	ee07 3a90 	vmov	s15, r3
 800de3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800de44:	ee37 7a87 	vadd.f32	s14, s15, s14
 800de48:	edd7 6a07 	vldr	s13, [r7, #28]
 800de4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800de50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800de54:	ee17 2a90 	vmov	r2, s15
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800de5c:	e008      	b.n	800de70 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	2200      	movs	r2, #0
 800de62:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	2200      	movs	r2, #0
 800de68:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	2200      	movs	r2, #0
 800de6e:	609a      	str	r2, [r3, #8]
}
 800de70:	bf00      	nop
 800de72:	3724      	adds	r7, #36	@ 0x24
 800de74:	46bd      	mov	sp, r7
 800de76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de7a:	4770      	bx	lr
 800de7c:	58024400 	.word	0x58024400
 800de80:	03d09000 	.word	0x03d09000
 800de84:	46000000 	.word	0x46000000
 800de88:	4c742400 	.word	0x4c742400
 800de8c:	4a742400 	.word	0x4a742400
 800de90:	4bbebc20 	.word	0x4bbebc20

0800de94 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800de94:	b580      	push	{r7, lr}
 800de96:	b084      	sub	sp, #16
 800de98:	af00      	add	r7, sp, #0
 800de9a:	6078      	str	r0, [r7, #4]
 800de9c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800de9e:	2300      	movs	r3, #0
 800dea0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800dea2:	4b53      	ldr	r3, [pc, #332]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800dea4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dea6:	f003 0303 	and.w	r3, r3, #3
 800deaa:	2b03      	cmp	r3, #3
 800deac:	d101      	bne.n	800deb2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800deae:	2301      	movs	r3, #1
 800deb0:	e099      	b.n	800dfe6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800deb2:	4b4f      	ldr	r3, [pc, #316]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	4a4e      	ldr	r2, [pc, #312]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800deb8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800debc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800debe:	f7f6 fe85 	bl	8004bcc <HAL_GetTick>
 800dec2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800dec4:	e008      	b.n	800ded8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800dec6:	f7f6 fe81 	bl	8004bcc <HAL_GetTick>
 800deca:	4602      	mov	r2, r0
 800decc:	68bb      	ldr	r3, [r7, #8]
 800dece:	1ad3      	subs	r3, r2, r3
 800ded0:	2b02      	cmp	r3, #2
 800ded2:	d901      	bls.n	800ded8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ded4:	2303      	movs	r3, #3
 800ded6:	e086      	b.n	800dfe6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800ded8:	4b45      	ldr	r3, [pc, #276]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d1f0      	bne.n	800dec6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800dee4:	4b42      	ldr	r3, [pc, #264]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800dee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dee8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	031b      	lsls	r3, r3, #12
 800def2:	493f      	ldr	r1, [pc, #252]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800def4:	4313      	orrs	r3, r2
 800def6:	628b      	str	r3, [r1, #40]	@ 0x28
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	685b      	ldr	r3, [r3, #4]
 800defc:	3b01      	subs	r3, #1
 800defe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	689b      	ldr	r3, [r3, #8]
 800df06:	3b01      	subs	r3, #1
 800df08:	025b      	lsls	r3, r3, #9
 800df0a:	b29b      	uxth	r3, r3
 800df0c:	431a      	orrs	r2, r3
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	68db      	ldr	r3, [r3, #12]
 800df12:	3b01      	subs	r3, #1
 800df14:	041b      	lsls	r3, r3, #16
 800df16:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800df1a:	431a      	orrs	r2, r3
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	691b      	ldr	r3, [r3, #16]
 800df20:	3b01      	subs	r3, #1
 800df22:	061b      	lsls	r3, r3, #24
 800df24:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800df28:	4931      	ldr	r1, [pc, #196]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800df2a:	4313      	orrs	r3, r2
 800df2c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800df2e:	4b30      	ldr	r3, [pc, #192]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800df30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df32:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	695b      	ldr	r3, [r3, #20]
 800df3a:	492d      	ldr	r1, [pc, #180]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800df3c:	4313      	orrs	r3, r2
 800df3e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800df40:	4b2b      	ldr	r3, [pc, #172]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800df42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df44:	f023 0220 	bic.w	r2, r3, #32
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	699b      	ldr	r3, [r3, #24]
 800df4c:	4928      	ldr	r1, [pc, #160]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800df4e:	4313      	orrs	r3, r2
 800df50:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800df52:	4b27      	ldr	r3, [pc, #156]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800df54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df56:	4a26      	ldr	r2, [pc, #152]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800df58:	f023 0310 	bic.w	r3, r3, #16
 800df5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800df5e:	4b24      	ldr	r3, [pc, #144]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800df60:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800df62:	4b24      	ldr	r3, [pc, #144]	@ (800dff4 <RCCEx_PLL2_Config+0x160>)
 800df64:	4013      	ands	r3, r2
 800df66:	687a      	ldr	r2, [r7, #4]
 800df68:	69d2      	ldr	r2, [r2, #28]
 800df6a:	00d2      	lsls	r2, r2, #3
 800df6c:	4920      	ldr	r1, [pc, #128]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800df6e:	4313      	orrs	r3, r2
 800df70:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800df72:	4b1f      	ldr	r3, [pc, #124]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800df74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df76:	4a1e      	ldr	r2, [pc, #120]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800df78:	f043 0310 	orr.w	r3, r3, #16
 800df7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800df7e:	683b      	ldr	r3, [r7, #0]
 800df80:	2b00      	cmp	r3, #0
 800df82:	d106      	bne.n	800df92 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800df84:	4b1a      	ldr	r3, [pc, #104]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800df86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df88:	4a19      	ldr	r2, [pc, #100]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800df8a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800df8e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800df90:	e00f      	b.n	800dfb2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800df92:	683b      	ldr	r3, [r7, #0]
 800df94:	2b01      	cmp	r3, #1
 800df96:	d106      	bne.n	800dfa6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800df98:	4b15      	ldr	r3, [pc, #84]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800df9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df9c:	4a14      	ldr	r2, [pc, #80]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800df9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dfa2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dfa4:	e005      	b.n	800dfb2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800dfa6:	4b12      	ldr	r3, [pc, #72]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800dfa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfaa:	4a11      	ldr	r2, [pc, #68]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800dfac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800dfb0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800dfb2:	4b0f      	ldr	r3, [pc, #60]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	4a0e      	ldr	r2, [pc, #56]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800dfb8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800dfbc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dfbe:	f7f6 fe05 	bl	8004bcc <HAL_GetTick>
 800dfc2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800dfc4:	e008      	b.n	800dfd8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800dfc6:	f7f6 fe01 	bl	8004bcc <HAL_GetTick>
 800dfca:	4602      	mov	r2, r0
 800dfcc:	68bb      	ldr	r3, [r7, #8]
 800dfce:	1ad3      	subs	r3, r2, r3
 800dfd0:	2b02      	cmp	r3, #2
 800dfd2:	d901      	bls.n	800dfd8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800dfd4:	2303      	movs	r3, #3
 800dfd6:	e006      	b.n	800dfe6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800dfd8:	4b05      	ldr	r3, [pc, #20]	@ (800dff0 <RCCEx_PLL2_Config+0x15c>)
 800dfda:	681b      	ldr	r3, [r3, #0]
 800dfdc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d0f0      	beq.n	800dfc6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800dfe4:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	3710      	adds	r7, #16
 800dfea:	46bd      	mov	sp, r7
 800dfec:	bd80      	pop	{r7, pc}
 800dfee:	bf00      	nop
 800dff0:	58024400 	.word	0x58024400
 800dff4:	ffff0007 	.word	0xffff0007

0800dff8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800dff8:	b580      	push	{r7, lr}
 800dffa:	b084      	sub	sp, #16
 800dffc:	af00      	add	r7, sp, #0
 800dffe:	6078      	str	r0, [r7, #4]
 800e000:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800e002:	2300      	movs	r3, #0
 800e004:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800e006:	4b53      	ldr	r3, [pc, #332]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e008:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e00a:	f003 0303 	and.w	r3, r3, #3
 800e00e:	2b03      	cmp	r3, #3
 800e010:	d101      	bne.n	800e016 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800e012:	2301      	movs	r3, #1
 800e014:	e099      	b.n	800e14a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800e016:	4b4f      	ldr	r3, [pc, #316]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e018:	681b      	ldr	r3, [r3, #0]
 800e01a:	4a4e      	ldr	r2, [pc, #312]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e01c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e020:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e022:	f7f6 fdd3 	bl	8004bcc <HAL_GetTick>
 800e026:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800e028:	e008      	b.n	800e03c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e02a:	f7f6 fdcf 	bl	8004bcc <HAL_GetTick>
 800e02e:	4602      	mov	r2, r0
 800e030:	68bb      	ldr	r3, [r7, #8]
 800e032:	1ad3      	subs	r3, r2, r3
 800e034:	2b02      	cmp	r3, #2
 800e036:	d901      	bls.n	800e03c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800e038:	2303      	movs	r3, #3
 800e03a:	e086      	b.n	800e14a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800e03c:	4b45      	ldr	r3, [pc, #276]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e044:	2b00      	cmp	r3, #0
 800e046:	d1f0      	bne.n	800e02a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800e048:	4b42      	ldr	r3, [pc, #264]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e04a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e04c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	051b      	lsls	r3, r3, #20
 800e056:	493f      	ldr	r1, [pc, #252]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e058:	4313      	orrs	r3, r2
 800e05a:	628b      	str	r3, [r1, #40]	@ 0x28
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	685b      	ldr	r3, [r3, #4]
 800e060:	3b01      	subs	r3, #1
 800e062:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	689b      	ldr	r3, [r3, #8]
 800e06a:	3b01      	subs	r3, #1
 800e06c:	025b      	lsls	r3, r3, #9
 800e06e:	b29b      	uxth	r3, r3
 800e070:	431a      	orrs	r2, r3
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	68db      	ldr	r3, [r3, #12]
 800e076:	3b01      	subs	r3, #1
 800e078:	041b      	lsls	r3, r3, #16
 800e07a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800e07e:	431a      	orrs	r2, r3
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	691b      	ldr	r3, [r3, #16]
 800e084:	3b01      	subs	r3, #1
 800e086:	061b      	lsls	r3, r3, #24
 800e088:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800e08c:	4931      	ldr	r1, [pc, #196]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e08e:	4313      	orrs	r3, r2
 800e090:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800e092:	4b30      	ldr	r3, [pc, #192]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e096:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	695b      	ldr	r3, [r3, #20]
 800e09e:	492d      	ldr	r1, [pc, #180]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e0a0:	4313      	orrs	r3, r2
 800e0a2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800e0a4:	4b2b      	ldr	r3, [pc, #172]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e0a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0a8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	699b      	ldr	r3, [r3, #24]
 800e0b0:	4928      	ldr	r1, [pc, #160]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e0b2:	4313      	orrs	r3, r2
 800e0b4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800e0b6:	4b27      	ldr	r3, [pc, #156]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e0b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0ba:	4a26      	ldr	r2, [pc, #152]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e0bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e0c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800e0c2:	4b24      	ldr	r3, [pc, #144]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e0c4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e0c6:	4b24      	ldr	r3, [pc, #144]	@ (800e158 <RCCEx_PLL3_Config+0x160>)
 800e0c8:	4013      	ands	r3, r2
 800e0ca:	687a      	ldr	r2, [r7, #4]
 800e0cc:	69d2      	ldr	r2, [r2, #28]
 800e0ce:	00d2      	lsls	r2, r2, #3
 800e0d0:	4920      	ldr	r1, [pc, #128]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e0d2:	4313      	orrs	r3, r2
 800e0d4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800e0d6:	4b1f      	ldr	r3, [pc, #124]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e0d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0da:	4a1e      	ldr	r2, [pc, #120]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e0dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e0e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800e0e2:	683b      	ldr	r3, [r7, #0]
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d106      	bne.n	800e0f6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800e0e8:	4b1a      	ldr	r3, [pc, #104]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e0ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0ec:	4a19      	ldr	r2, [pc, #100]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e0ee:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800e0f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e0f4:	e00f      	b.n	800e116 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800e0f6:	683b      	ldr	r3, [r7, #0]
 800e0f8:	2b01      	cmp	r3, #1
 800e0fa:	d106      	bne.n	800e10a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800e0fc:	4b15      	ldr	r3, [pc, #84]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e0fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e100:	4a14      	ldr	r2, [pc, #80]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e102:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e106:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800e108:	e005      	b.n	800e116 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800e10a:	4b12      	ldr	r3, [pc, #72]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e10c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e10e:	4a11      	ldr	r2, [pc, #68]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e110:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800e114:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800e116:	4b0f      	ldr	r3, [pc, #60]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	4a0e      	ldr	r2, [pc, #56]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e11c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e120:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800e122:	f7f6 fd53 	bl	8004bcc <HAL_GetTick>
 800e126:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e128:	e008      	b.n	800e13c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800e12a:	f7f6 fd4f 	bl	8004bcc <HAL_GetTick>
 800e12e:	4602      	mov	r2, r0
 800e130:	68bb      	ldr	r3, [r7, #8]
 800e132:	1ad3      	subs	r3, r2, r3
 800e134:	2b02      	cmp	r3, #2
 800e136:	d901      	bls.n	800e13c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800e138:	2303      	movs	r3, #3
 800e13a:	e006      	b.n	800e14a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e13c:	4b05      	ldr	r3, [pc, #20]	@ (800e154 <RCCEx_PLL3_Config+0x15c>)
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e144:	2b00      	cmp	r3, #0
 800e146:	d0f0      	beq.n	800e12a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800e148:	7bfb      	ldrb	r3, [r7, #15]
}
 800e14a:	4618      	mov	r0, r3
 800e14c:	3710      	adds	r7, #16
 800e14e:	46bd      	mov	sp, r7
 800e150:	bd80      	pop	{r7, pc}
 800e152:	bf00      	nop
 800e154:	58024400 	.word	0x58024400
 800e158:	ffff0007 	.word	0xffff0007

0800e15c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b084      	sub	sp, #16
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	2b00      	cmp	r3, #0
 800e168:	d101      	bne.n	800e16e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e16a:	2301      	movs	r3, #1
 800e16c:	e10f      	b.n	800e38e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	2200      	movs	r2, #0
 800e172:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	4a87      	ldr	r2, [pc, #540]	@ (800e398 <HAL_SPI_Init+0x23c>)
 800e17a:	4293      	cmp	r3, r2
 800e17c:	d00f      	beq.n	800e19e <HAL_SPI_Init+0x42>
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	4a86      	ldr	r2, [pc, #536]	@ (800e39c <HAL_SPI_Init+0x240>)
 800e184:	4293      	cmp	r3, r2
 800e186:	d00a      	beq.n	800e19e <HAL_SPI_Init+0x42>
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	4a84      	ldr	r2, [pc, #528]	@ (800e3a0 <HAL_SPI_Init+0x244>)
 800e18e:	4293      	cmp	r3, r2
 800e190:	d005      	beq.n	800e19e <HAL_SPI_Init+0x42>
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	68db      	ldr	r3, [r3, #12]
 800e196:	2b0f      	cmp	r3, #15
 800e198:	d901      	bls.n	800e19e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800e19a:	2301      	movs	r3, #1
 800e19c:	e0f7      	b.n	800e38e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800e19e:	6878      	ldr	r0, [r7, #4]
 800e1a0:	f001 f91a 	bl	800f3d8 <SPI_GetPacketSize>
 800e1a4:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	4a7b      	ldr	r2, [pc, #492]	@ (800e398 <HAL_SPI_Init+0x23c>)
 800e1ac:	4293      	cmp	r3, r2
 800e1ae:	d00c      	beq.n	800e1ca <HAL_SPI_Init+0x6e>
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	4a79      	ldr	r2, [pc, #484]	@ (800e39c <HAL_SPI_Init+0x240>)
 800e1b6:	4293      	cmp	r3, r2
 800e1b8:	d007      	beq.n	800e1ca <HAL_SPI_Init+0x6e>
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	4a78      	ldr	r2, [pc, #480]	@ (800e3a0 <HAL_SPI_Init+0x244>)
 800e1c0:	4293      	cmp	r3, r2
 800e1c2:	d002      	beq.n	800e1ca <HAL_SPI_Init+0x6e>
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	2b08      	cmp	r3, #8
 800e1c8:	d811      	bhi.n	800e1ee <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e1ce:	4a72      	ldr	r2, [pc, #456]	@ (800e398 <HAL_SPI_Init+0x23c>)
 800e1d0:	4293      	cmp	r3, r2
 800e1d2:	d009      	beq.n	800e1e8 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	4a70      	ldr	r2, [pc, #448]	@ (800e39c <HAL_SPI_Init+0x240>)
 800e1da:	4293      	cmp	r3, r2
 800e1dc:	d004      	beq.n	800e1e8 <HAL_SPI_Init+0x8c>
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	4a6f      	ldr	r2, [pc, #444]	@ (800e3a0 <HAL_SPI_Init+0x244>)
 800e1e4:	4293      	cmp	r3, r2
 800e1e6:	d104      	bne.n	800e1f2 <HAL_SPI_Init+0x96>
 800e1e8:	68fb      	ldr	r3, [r7, #12]
 800e1ea:	2b10      	cmp	r3, #16
 800e1ec:	d901      	bls.n	800e1f2 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800e1ee:	2301      	movs	r3, #1
 800e1f0:	e0cd      	b.n	800e38e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e1f8:	b2db      	uxtb	r3, r3
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d106      	bne.n	800e20c <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	2200      	movs	r2, #0
 800e202:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e206:	6878      	ldr	r0, [r7, #4]
 800e208:	f7f5 fe8a 	bl	8003f20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e20c:	687b      	ldr	r3, [r7, #4]
 800e20e:	2202      	movs	r2, #2
 800e210:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	681a      	ldr	r2, [r3, #0]
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	f022 0201 	bic.w	r2, r2, #1
 800e222:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	681b      	ldr	r3, [r3, #0]
 800e228:	689b      	ldr	r3, [r3, #8]
 800e22a:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800e22e:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	699b      	ldr	r3, [r3, #24]
 800e234:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e238:	d119      	bne.n	800e26e <HAL_SPI_Init+0x112>
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	685b      	ldr	r3, [r3, #4]
 800e23e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e242:	d103      	bne.n	800e24c <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d008      	beq.n	800e25e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e250:	2b00      	cmp	r3, #0
 800e252:	d10c      	bne.n	800e26e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e258:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e25c:	d107      	bne.n	800e26e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	681a      	ldr	r2, [r3, #0]
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e26c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	685b      	ldr	r3, [r3, #4]
 800e272:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e276:	2b00      	cmp	r3, #0
 800e278:	d00f      	beq.n	800e29a <HAL_SPI_Init+0x13e>
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	68db      	ldr	r3, [r3, #12]
 800e27e:	2b06      	cmp	r3, #6
 800e280:	d90b      	bls.n	800e29a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	430a      	orrs	r2, r1
 800e296:	601a      	str	r2, [r3, #0]
 800e298:	e007      	b.n	800e2aa <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800e29a:	687b      	ldr	r3, [r7, #4]
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	681a      	ldr	r2, [r3, #0]
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	681b      	ldr	r3, [r3, #0]
 800e2a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800e2a8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	69da      	ldr	r2, [r3, #28]
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2b2:	431a      	orrs	r2, r3
 800e2b4:	68bb      	ldr	r3, [r7, #8]
 800e2b6:	431a      	orrs	r2, r3
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e2bc:	ea42 0103 	orr.w	r1, r2, r3
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	68da      	ldr	r2, [r3, #12]
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	430a      	orrs	r2, r1
 800e2ca:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e2d4:	431a      	orrs	r2, r3
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2da:	431a      	orrs	r2, r3
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	699b      	ldr	r3, [r3, #24]
 800e2e0:	431a      	orrs	r2, r3
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	691b      	ldr	r3, [r3, #16]
 800e2e6:	431a      	orrs	r2, r3
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	695b      	ldr	r3, [r3, #20]
 800e2ec:	431a      	orrs	r2, r3
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	6a1b      	ldr	r3, [r3, #32]
 800e2f2:	431a      	orrs	r2, r3
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	685b      	ldr	r3, [r3, #4]
 800e2f8:	431a      	orrs	r2, r3
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e2fe:	431a      	orrs	r2, r3
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	689b      	ldr	r3, [r3, #8]
 800e304:	431a      	orrs	r2, r3
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e30a:	ea42 0103 	orr.w	r1, r2, r3
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	430a      	orrs	r2, r1
 800e318:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	685b      	ldr	r3, [r3, #4]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d113      	bne.n	800e34a <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	689b      	ldr	r3, [r3, #8]
 800e328:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e334:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800e336:	687b      	ldr	r3, [r7, #4]
 800e338:	681b      	ldr	r3, [r3, #0]
 800e33a:	689b      	ldr	r3, [r3, #8]
 800e33c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800e348:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	681b      	ldr	r3, [r3, #0]
 800e34e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	f022 0201 	bic.w	r2, r2, #1
 800e358:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	685b      	ldr	r3, [r3, #4]
 800e35e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e362:	2b00      	cmp	r3, #0
 800e364:	d00a      	beq.n	800e37c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	68db      	ldr	r3, [r3, #12]
 800e36c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	430a      	orrs	r2, r1
 800e37a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	2200      	movs	r2, #0
 800e380:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	2201      	movs	r2, #1
 800e388:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800e38c:	2300      	movs	r3, #0
}
 800e38e:	4618      	mov	r0, r3
 800e390:	3710      	adds	r7, #16
 800e392:	46bd      	mov	sp, r7
 800e394:	bd80      	pop	{r7, pc}
 800e396:	bf00      	nop
 800e398:	40013000 	.word	0x40013000
 800e39c:	40003800 	.word	0x40003800
 800e3a0:	40003c00 	.word	0x40003c00

0800e3a4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e3a4:	b580      	push	{r7, lr}
 800e3a6:	b08e      	sub	sp, #56	@ 0x38
 800e3a8:	af02      	add	r7, sp, #8
 800e3aa:	60f8      	str	r0, [r7, #12]
 800e3ac:	60b9      	str	r1, [r7, #8]
 800e3ae:	607a      	str	r2, [r7, #4]
 800e3b0:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	3320      	adds	r3, #32
 800e3b8:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	3330      	adds	r3, #48	@ 0x30
 800e3c0:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e3c6:	095b      	lsrs	r3, r3, #5
 800e3c8:	b29b      	uxth	r3, r3
 800e3ca:	3301      	adds	r3, #1
 800e3cc:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e3ce:	f7f6 fbfd 	bl	8004bcc <HAL_GetTick>
 800e3d2:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800e3d4:	887b      	ldrh	r3, [r7, #2]
 800e3d6:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800e3d8:	887b      	ldrh	r3, [r7, #2]
 800e3da:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e3e2:	b2db      	uxtb	r3, r3
 800e3e4:	2b01      	cmp	r3, #1
 800e3e6:	d001      	beq.n	800e3ec <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800e3e8:	2302      	movs	r3, #2
 800e3ea:	e310      	b.n	800ea0e <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800e3ec:	68bb      	ldr	r3, [r7, #8]
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d005      	beq.n	800e3fe <HAL_SPI_TransmitReceive+0x5a>
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	2b00      	cmp	r3, #0
 800e3f6:	d002      	beq.n	800e3fe <HAL_SPI_TransmitReceive+0x5a>
 800e3f8:	887b      	ldrh	r3, [r7, #2]
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d101      	bne.n	800e402 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800e3fe:	2301      	movs	r3, #1
 800e400:	e305      	b.n	800ea0e <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800e408:	2b01      	cmp	r3, #1
 800e40a:	d101      	bne.n	800e410 <HAL_SPI_TransmitReceive+0x6c>
 800e40c:	2302      	movs	r3, #2
 800e40e:	e2fe      	b.n	800ea0e <HAL_SPI_TransmitReceive+0x66a>
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	2201      	movs	r2, #1
 800e414:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	2205      	movs	r2, #5
 800e41c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	2200      	movs	r2, #0
 800e424:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	687a      	ldr	r2, [r7, #4]
 800e42c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	887a      	ldrh	r2, [r7, #2]
 800e432:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	887a      	ldrh	r2, [r7, #2]
 800e43a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e43e:	68fb      	ldr	r3, [r7, #12]
 800e440:	68ba      	ldr	r2, [r7, #8]
 800e442:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	887a      	ldrh	r2, [r7, #2]
 800e448:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	887a      	ldrh	r2, [r7, #2]
 800e450:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	2200      	movs	r2, #0
 800e458:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	2200      	movs	r2, #0
 800e45e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	68da      	ldr	r2, [r3, #12]
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800e46e:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	4a70      	ldr	r2, [pc, #448]	@ (800e638 <HAL_SPI_TransmitReceive+0x294>)
 800e476:	4293      	cmp	r3, r2
 800e478:	d009      	beq.n	800e48e <HAL_SPI_TransmitReceive+0xea>
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	681b      	ldr	r3, [r3, #0]
 800e47e:	4a6f      	ldr	r2, [pc, #444]	@ (800e63c <HAL_SPI_TransmitReceive+0x298>)
 800e480:	4293      	cmp	r3, r2
 800e482:	d004      	beq.n	800e48e <HAL_SPI_TransmitReceive+0xea>
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	4a6d      	ldr	r2, [pc, #436]	@ (800e640 <HAL_SPI_TransmitReceive+0x29c>)
 800e48a:	4293      	cmp	r3, r2
 800e48c:	d102      	bne.n	800e494 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800e48e:	2310      	movs	r3, #16
 800e490:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e492:	e001      	b.n	800e498 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800e494:	2308      	movs	r3, #8
 800e496:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	681b      	ldr	r3, [r3, #0]
 800e49c:	685a      	ldr	r2, [r3, #4]
 800e49e:	4b69      	ldr	r3, [pc, #420]	@ (800e644 <HAL_SPI_TransmitReceive+0x2a0>)
 800e4a0:	4013      	ands	r3, r2
 800e4a2:	8879      	ldrh	r1, [r7, #2]
 800e4a4:	68fa      	ldr	r2, [r7, #12]
 800e4a6:	6812      	ldr	r2, [r2, #0]
 800e4a8:	430b      	orrs	r3, r1
 800e4aa:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	681b      	ldr	r3, [r3, #0]
 800e4b0:	681a      	ldr	r2, [r3, #0]
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	f042 0201 	orr.w	r2, r2, #1
 800e4ba:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	685b      	ldr	r3, [r3, #4]
 800e4c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e4c4:	d107      	bne.n	800e4d6 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	681a      	ldr	r2, [r3, #0]
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e4d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	68db      	ldr	r3, [r3, #12]
 800e4da:	2b0f      	cmp	r3, #15
 800e4dc:	f240 80a2 	bls.w	800e624 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800e4e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e4e2:	089b      	lsrs	r3, r3, #2
 800e4e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e4e6:	e094      	b.n	800e612 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	695b      	ldr	r3, [r3, #20]
 800e4ee:	f003 0302 	and.w	r3, r3, #2
 800e4f2:	2b02      	cmp	r3, #2
 800e4f4:	d120      	bne.n	800e538 <HAL_SPI_TransmitReceive+0x194>
 800e4f6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d01d      	beq.n	800e538 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e4fc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e4fe:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e502:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e504:	429a      	cmp	r2, r3
 800e506:	d217      	bcs.n	800e538 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	6812      	ldr	r2, [r2, #0]
 800e512:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e518:	1d1a      	adds	r2, r3, #4
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e524:	b29b      	uxth	r3, r3
 800e526:	3b01      	subs	r3, #1
 800e528:	b29a      	uxth	r2, r3
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e530:	68fb      	ldr	r3, [r7, #12]
 800e532:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e536:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	695b      	ldr	r3, [r3, #20]
 800e53e:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e540:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e542:	2b00      	cmp	r3, #0
 800e544:	d065      	beq.n	800e612 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	681b      	ldr	r3, [r3, #0]
 800e54a:	695b      	ldr	r3, [r3, #20]
 800e54c:	f003 0301 	and.w	r3, r3, #1
 800e550:	2b01      	cmp	r3, #1
 800e552:	d118      	bne.n	800e586 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	681a      	ldr	r2, [r3, #0]
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e55c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e55e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e564:	1d1a      	adds	r2, r3, #4
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e570:	b29b      	uxth	r3, r3
 800e572:	3b01      	subs	r3, #1
 800e574:	b29a      	uxth	r2, r3
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e582:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e584:	e045      	b.n	800e612 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e586:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e588:	8bfb      	ldrh	r3, [r7, #30]
 800e58a:	429a      	cmp	r2, r3
 800e58c:	d21d      	bcs.n	800e5ca <HAL_SPI_TransmitReceive+0x226>
 800e58e:	697b      	ldr	r3, [r7, #20]
 800e590:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e594:	2b00      	cmp	r3, #0
 800e596:	d018      	beq.n	800e5ca <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	681a      	ldr	r2, [r3, #0]
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5a0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e5a2:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5a8:	1d1a      	adds	r2, r3, #4
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e5b4:	b29b      	uxth	r3, r3
 800e5b6:	3b01      	subs	r3, #1
 800e5b8:	b29a      	uxth	r2, r3
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e5c6:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e5c8:	e023      	b.n	800e612 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e5ca:	f7f6 faff 	bl	8004bcc <HAL_GetTick>
 800e5ce:	4602      	mov	r2, r0
 800e5d0:	69bb      	ldr	r3, [r7, #24]
 800e5d2:	1ad3      	subs	r3, r2, r3
 800e5d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e5d6:	429a      	cmp	r2, r3
 800e5d8:	d803      	bhi.n	800e5e2 <HAL_SPI_TransmitReceive+0x23e>
 800e5da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e5e0:	d102      	bne.n	800e5e8 <HAL_SPI_TransmitReceive+0x244>
 800e5e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d114      	bne.n	800e612 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800e5e8:	68f8      	ldr	r0, [r7, #12]
 800e5ea:	f000 fe27 	bl	800f23c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e5f4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e5f8:	68fb      	ldr	r3, [r7, #12]
 800e5fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	2201      	movs	r2, #1
 800e602:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	2200      	movs	r2, #0
 800e60a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800e60e:	2303      	movs	r3, #3
 800e610:	e1fd      	b.n	800ea0e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e612:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e614:	2b00      	cmp	r3, #0
 800e616:	f47f af67 	bne.w	800e4e8 <HAL_SPI_TransmitReceive+0x144>
 800e61a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	f47f af63 	bne.w	800e4e8 <HAL_SPI_TransmitReceive+0x144>
 800e622:	e1ce      	b.n	800e9c2 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	68db      	ldr	r3, [r3, #12]
 800e628:	2b07      	cmp	r3, #7
 800e62a:	f240 81c2 	bls.w	800e9b2 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800e62e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e630:	085b      	lsrs	r3, r3, #1
 800e632:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e634:	e0c9      	b.n	800e7ca <HAL_SPI_TransmitReceive+0x426>
 800e636:	bf00      	nop
 800e638:	40013000 	.word	0x40013000
 800e63c:	40003800 	.word	0x40003800
 800e640:	40003c00 	.word	0x40003c00
 800e644:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	695b      	ldr	r3, [r3, #20]
 800e64e:	f003 0302 	and.w	r3, r3, #2
 800e652:	2b02      	cmp	r3, #2
 800e654:	d11f      	bne.n	800e696 <HAL_SPI_TransmitReceive+0x2f2>
 800e656:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d01c      	beq.n	800e696 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e65c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e65e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e662:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e664:	429a      	cmp	r2, r3
 800e666:	d216      	bcs.n	800e696 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e66c:	881a      	ldrh	r2, [r3, #0]
 800e66e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e670:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e672:	68fb      	ldr	r3, [r7, #12]
 800e674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e676:	1c9a      	adds	r2, r3, #2
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e682:	b29b      	uxth	r3, r3
 800e684:	3b01      	subs	r3, #1
 800e686:	b29a      	uxth	r2, r3
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e694:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e696:	68fb      	ldr	r3, [r7, #12]
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	695b      	ldr	r3, [r3, #20]
 800e69c:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e69e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	f000 8092 	beq.w	800e7ca <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	695b      	ldr	r3, [r3, #20]
 800e6ac:	f003 0301 	and.w	r3, r3, #1
 800e6b0:	2b01      	cmp	r3, #1
 800e6b2:	d118      	bne.n	800e6e6 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e6b8:	6a3a      	ldr	r2, [r7, #32]
 800e6ba:	8812      	ldrh	r2, [r2, #0]
 800e6bc:	b292      	uxth	r2, r2
 800e6be:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e6c4:	1c9a      	adds	r2, r3, #2
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e6ca:	68fb      	ldr	r3, [r7, #12]
 800e6cc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e6d0:	b29b      	uxth	r3, r3
 800e6d2:	3b01      	subs	r3, #1
 800e6d4:	b29a      	uxth	r2, r3
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e6e2:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e6e4:	e071      	b.n	800e7ca <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e6e6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e6e8:	8bfb      	ldrh	r3, [r7, #30]
 800e6ea:	429a      	cmp	r2, r3
 800e6ec:	d228      	bcs.n	800e740 <HAL_SPI_TransmitReceive+0x39c>
 800e6ee:	697b      	ldr	r3, [r7, #20]
 800e6f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d023      	beq.n	800e740 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e6fc:	6a3a      	ldr	r2, [r7, #32]
 800e6fe:	8812      	ldrh	r2, [r2, #0]
 800e700:	b292      	uxth	r2, r2
 800e702:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e704:	68fb      	ldr	r3, [r7, #12]
 800e706:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e708:	1c9a      	adds	r2, r3, #2
 800e70a:	68fb      	ldr	r3, [r7, #12]
 800e70c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e712:	6a3a      	ldr	r2, [r7, #32]
 800e714:	8812      	ldrh	r2, [r2, #0]
 800e716:	b292      	uxth	r2, r2
 800e718:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e71e:	1c9a      	adds	r2, r3, #2
 800e720:	68fb      	ldr	r3, [r7, #12]
 800e722:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e72a:	b29b      	uxth	r3, r3
 800e72c:	3b02      	subs	r3, #2
 800e72e:	b29a      	uxth	r2, r3
 800e730:	68fb      	ldr	r3, [r7, #12]
 800e732:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e73c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e73e:	e044      	b.n	800e7ca <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800e740:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e742:	2b01      	cmp	r3, #1
 800e744:	d11d      	bne.n	800e782 <HAL_SPI_TransmitReceive+0x3de>
 800e746:	697b      	ldr	r3, [r7, #20]
 800e748:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d018      	beq.n	800e782 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e754:	6a3a      	ldr	r2, [r7, #32]
 800e756:	8812      	ldrh	r2, [r2, #0]
 800e758:	b292      	uxth	r2, r2
 800e75a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e760:	1c9a      	adds	r2, r3, #2
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e76c:	b29b      	uxth	r3, r3
 800e76e:	3b01      	subs	r3, #1
 800e770:	b29a      	uxth	r2, r3
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e77e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e780:	e023      	b.n	800e7ca <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e782:	f7f6 fa23 	bl	8004bcc <HAL_GetTick>
 800e786:	4602      	mov	r2, r0
 800e788:	69bb      	ldr	r3, [r7, #24]
 800e78a:	1ad3      	subs	r3, r2, r3
 800e78c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e78e:	429a      	cmp	r2, r3
 800e790:	d803      	bhi.n	800e79a <HAL_SPI_TransmitReceive+0x3f6>
 800e792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e794:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e798:	d102      	bne.n	800e7a0 <HAL_SPI_TransmitReceive+0x3fc>
 800e79a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d114      	bne.n	800e7ca <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800e7a0:	68f8      	ldr	r0, [r7, #12]
 800e7a2:	f000 fd4b 	bl	800f23c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e7ac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	2201      	movs	r2, #1
 800e7ba:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	2200      	movs	r2, #0
 800e7c2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800e7c6:	2303      	movs	r3, #3
 800e7c8:	e121      	b.n	800ea0e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e7ca:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	f47f af3b 	bne.w	800e648 <HAL_SPI_TransmitReceive+0x2a4>
 800e7d2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	f47f af37 	bne.w	800e648 <HAL_SPI_TransmitReceive+0x2a4>
 800e7da:	e0f2      	b.n	800e9c2 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	695b      	ldr	r3, [r3, #20]
 800e7e2:	f003 0302 	and.w	r3, r3, #2
 800e7e6:	2b02      	cmp	r3, #2
 800e7e8:	d121      	bne.n	800e82e <HAL_SPI_TransmitReceive+0x48a>
 800e7ea:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e7ec:	2b00      	cmp	r3, #0
 800e7ee:	d01e      	beq.n	800e82e <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e7f0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e7f2:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e7f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7f6:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e7f8:	429a      	cmp	r2, r3
 800e7fa:	d218      	bcs.n	800e82e <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	681b      	ldr	r3, [r3, #0]
 800e804:	3320      	adds	r3, #32
 800e806:	7812      	ldrb	r2, [r2, #0]
 800e808:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e80e:	1c5a      	adds	r2, r3, #1
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e81a:	b29b      	uxth	r3, r3
 800e81c:	3b01      	subs	r3, #1
 800e81e:	b29a      	uxth	r2, r3
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e82c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e82e:	68fb      	ldr	r3, [r7, #12]
 800e830:	681b      	ldr	r3, [r3, #0]
 800e832:	695b      	ldr	r3, [r3, #20]
 800e834:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e836:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e838:	2b00      	cmp	r3, #0
 800e83a:	f000 80ba 	beq.w	800e9b2 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e83e:	68fb      	ldr	r3, [r7, #12]
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	695b      	ldr	r3, [r3, #20]
 800e844:	f003 0301 	and.w	r3, r3, #1
 800e848:	2b01      	cmp	r3, #1
 800e84a:	d11b      	bne.n	800e884 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e84c:	68fb      	ldr	r3, [r7, #12]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e858:	7812      	ldrb	r2, [r2, #0]
 800e85a:	b2d2      	uxtb	r2, r2
 800e85c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e862:	1c5a      	adds	r2, r3, #1
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e86e:	b29b      	uxth	r3, r3
 800e870:	3b01      	subs	r3, #1
 800e872:	b29a      	uxth	r2, r3
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e87a:	68fb      	ldr	r3, [r7, #12]
 800e87c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e880:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e882:	e096      	b.n	800e9b2 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e884:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e886:	8bfb      	ldrh	r3, [r7, #30]
 800e888:	429a      	cmp	r2, r3
 800e88a:	d24a      	bcs.n	800e922 <HAL_SPI_TransmitReceive+0x57e>
 800e88c:	697b      	ldr	r3, [r7, #20]
 800e88e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e892:	2b00      	cmp	r3, #0
 800e894:	d045      	beq.n	800e922 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e8a2:	7812      	ldrb	r2, [r2, #0]
 800e8a4:	b2d2      	uxtb	r2, r2
 800e8a6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e8ac:	1c5a      	adds	r2, r3, #1
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e8b2:	68fb      	ldr	r3, [r7, #12]
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e8be:	7812      	ldrb	r2, [r2, #0]
 800e8c0:	b2d2      	uxtb	r2, r2
 800e8c2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e8c8:	1c5a      	adds	r2, r3, #1
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e8da:	7812      	ldrb	r2, [r2, #0]
 800e8dc:	b2d2      	uxtb	r2, r2
 800e8de:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e8e0:	68fb      	ldr	r3, [r7, #12]
 800e8e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e8e4:	1c5a      	adds	r2, r3, #1
 800e8e6:	68fb      	ldr	r3, [r7, #12]
 800e8e8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e8f6:	7812      	ldrb	r2, [r2, #0]
 800e8f8:	b2d2      	uxtb	r2, r2
 800e8fa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e900:	1c5a      	adds	r2, r3, #1
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e90c:	b29b      	uxth	r3, r3
 800e90e:	3b04      	subs	r3, #4
 800e910:	b29a      	uxth	r2, r3
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e91e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e920:	e047      	b.n	800e9b2 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800e922:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e924:	2b03      	cmp	r3, #3
 800e926:	d820      	bhi.n	800e96a <HAL_SPI_TransmitReceive+0x5c6>
 800e928:	697b      	ldr	r3, [r7, #20]
 800e92a:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d01b      	beq.n	800e96a <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e93e:	7812      	ldrb	r2, [r2, #0]
 800e940:	b2d2      	uxtb	r2, r2
 800e942:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e948:	1c5a      	adds	r2, r3, #1
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e954:	b29b      	uxth	r3, r3
 800e956:	3b01      	subs	r3, #1
 800e958:	b29a      	uxth	r2, r3
 800e95a:	68fb      	ldr	r3, [r7, #12]
 800e95c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e966:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e968:	e023      	b.n	800e9b2 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e96a:	f7f6 f92f 	bl	8004bcc <HAL_GetTick>
 800e96e:	4602      	mov	r2, r0
 800e970:	69bb      	ldr	r3, [r7, #24]
 800e972:	1ad3      	subs	r3, r2, r3
 800e974:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e976:	429a      	cmp	r2, r3
 800e978:	d803      	bhi.n	800e982 <HAL_SPI_TransmitReceive+0x5de>
 800e97a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e97c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e980:	d102      	bne.n	800e988 <HAL_SPI_TransmitReceive+0x5e4>
 800e982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e984:	2b00      	cmp	r3, #0
 800e986:	d114      	bne.n	800e9b2 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800e988:	68f8      	ldr	r0, [r7, #12]
 800e98a:	f000 fc57 	bl	800f23c <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e994:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	2201      	movs	r2, #1
 800e9a2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	2200      	movs	r2, #0
 800e9aa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800e9ae:	2303      	movs	r3, #3
 800e9b0:	e02d      	b.n	800ea0e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e9b2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	f47f af11 	bne.w	800e7dc <HAL_SPI_TransmitReceive+0x438>
 800e9ba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	f47f af0d 	bne.w	800e7dc <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800e9c2:	69bb      	ldr	r3, [r7, #24]
 800e9c4:	9300      	str	r3, [sp, #0]
 800e9c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e9c8:	2200      	movs	r2, #0
 800e9ca:	2108      	movs	r1, #8
 800e9cc:	68f8      	ldr	r0, [r7, #12]
 800e9ce:	f000 fcd5 	bl	800f37c <SPI_WaitOnFlagUntilTimeout>
 800e9d2:	4603      	mov	r3, r0
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	d007      	beq.n	800e9e8 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e9de:	f043 0220 	orr.w	r2, r3, #32
 800e9e2:	68fb      	ldr	r3, [r7, #12]
 800e9e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e9e8:	68f8      	ldr	r0, [r7, #12]
 800e9ea:	f000 fc27 	bl	800f23c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	2201      	movs	r2, #1
 800e9f2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d001      	beq.n	800ea0c <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800ea08:	2301      	movs	r3, #1
 800ea0a:	e000      	b.n	800ea0e <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800ea0c:	2300      	movs	r3, #0
  }
}
 800ea0e:	4618      	mov	r0, r3
 800ea10:	3730      	adds	r7, #48	@ 0x30
 800ea12:	46bd      	mov	sp, r7
 800ea14:	bd80      	pop	{r7, pc}
 800ea16:	bf00      	nop

0800ea18 <HAL_SPI_TransmitReceive_DMA>:
  * @note   When the CRC feature is enabled the pRxData Length must be Size + 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800ea18:	b580      	push	{r7, lr}
 800ea1a:	b084      	sub	sp, #16
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	60f8      	str	r0, [r7, #12]
 800ea20:	60b9      	str	r1, [r7, #8]
 800ea22:	607a      	str	r2, [r7, #4]
 800ea24:	807b      	strh	r3, [r7, #2]
  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800ea26:	68fb      	ldr	r3, [r7, #12]
 800ea28:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ea2c:	b2db      	uxtb	r3, r3
 800ea2e:	2b01      	cmp	r3, #1
 800ea30:	d001      	beq.n	800ea36 <HAL_SPI_TransmitReceive_DMA+0x1e>
  {
    return HAL_BUSY;
 800ea32:	2302      	movs	r3, #2
 800ea34:	e19c      	b.n	800ed70 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800ea36:	68bb      	ldr	r3, [r7, #8]
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d005      	beq.n	800ea48 <HAL_SPI_TransmitReceive_DMA+0x30>
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d002      	beq.n	800ea48 <HAL_SPI_TransmitReceive_DMA+0x30>
 800ea42:	887b      	ldrh	r3, [r7, #2]
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d101      	bne.n	800ea4c <HAL_SPI_TransmitReceive_DMA+0x34>
  {
    return HAL_ERROR;
 800ea48:	2301      	movs	r3, #1
 800ea4a:	e191      	b.n	800ed70 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800ea4c:	68fb      	ldr	r3, [r7, #12]
 800ea4e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800ea52:	2b01      	cmp	r3, #1
 800ea54:	d101      	bne.n	800ea5a <HAL_SPI_TransmitReceive_DMA+0x42>
 800ea56:	2302      	movs	r3, #2
 800ea58:	e18a      	b.n	800ed70 <HAL_SPI_TransmitReceive_DMA+0x358>
 800ea5a:	68fb      	ldr	r3, [r7, #12]
 800ea5c:	2201      	movs	r2, #1
 800ea5e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800ea62:	68fb      	ldr	r3, [r7, #12]
 800ea64:	2205      	movs	r2, #5
 800ea66:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	2200      	movs	r2, #0
 800ea6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	68ba      	ldr	r2, [r7, #8]
 800ea76:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	887a      	ldrh	r2, [r7, #2]
 800ea7c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	887a      	ldrh	r2, [r7, #2]
 800ea84:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	687a      	ldr	r2, [r7, #4]
 800ea8c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	887a      	ldrh	r2, [r7, #2]
 800ea92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 800ea96:	68fb      	ldr	r3, [r7, #12]
 800ea98:	887a      	ldrh	r2, [r7, #2]
 800ea9a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ea9e:	68fb      	ldr	r3, [r7, #12]
 800eaa0:	2200      	movs	r2, #0
 800eaa2:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800eaa4:	68fb      	ldr	r3, [r7, #12]
 800eaa6:	2200      	movs	r2, #0
 800eaa8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	68da      	ldr	r2, [r3, #12]
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800eab8:	60da      	str	r2, [r3, #12]

  /* Reset the Tx/Rx DMA bits */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	689a      	ldr	r2, [r3, #8]
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	681b      	ldr	r3, [r3, #0]
 800eac4:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800eac8:	609a      	str	r2, [r3, #8]

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && \
 800eaca:	68fb      	ldr	r3, [r7, #12]
 800eacc:	68db      	ldr	r3, [r3, #12]
 800eace:	2b0f      	cmp	r3, #15
 800ead0:	d90b      	bls.n	800eaea <HAL_SPI_TransmitReceive_DMA+0xd2>
       ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD) || \
 800ead2:	68fb      	ldr	r3, [r7, #12]
 800ead4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ead6:	699b      	ldr	r3, [r3, #24]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && \
 800ead8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800eadc:	d121      	bne.n	800eb22 <HAL_SPI_TransmitReceive_DMA+0x10a>
        (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))) || \
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eae2:	699b      	ldr	r3, [r3, #24]
       ((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD) || \
 800eae4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800eae8:	d11b      	bne.n	800eb22 <HAL_SPI_TransmitReceive_DMA+0x10a>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && \
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	68db      	ldr	r3, [r3, #12]
        (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))) || \
 800eaee:	2b07      	cmp	r3, #7
 800eaf0:	d91d      	bls.n	800eb2e <HAL_SPI_TransmitReceive_DMA+0x116>
       (((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800eaf2:	68fb      	ldr	r3, [r7, #12]
 800eaf4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eaf6:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && \
 800eaf8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eafc:	d005      	beq.n	800eb0a <HAL_SPI_TransmitReceive_DMA+0xf2>
         (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD)) || \
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eb02:	699b      	ldr	r3, [r3, #24]
       (((hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800eb04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800eb08:	d10b      	bne.n	800eb22 <HAL_SPI_TransmitReceive_DMA+0x10a>
        ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800eb0a:	68fb      	ldr	r3, [r7, #12]
 800eb0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eb0e:	699b      	ldr	r3, [r3, #24]
         (hspi->hdmarx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD)) || \
 800eb10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eb14:	d00b      	beq.n	800eb2e <HAL_SPI_TransmitReceive_DMA+0x116>
         (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD)))))
 800eb16:	68fb      	ldr	r3, [r7, #12]
 800eb18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eb1a:	699b      	ldr	r3, [r3, #24]
        ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 800eb1c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800eb20:	d005      	beq.n	800eb2e <HAL_SPI_TransmitReceive_DMA+0x116>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800eb22:	68fb      	ldr	r3, [r7, #12]
 800eb24:	2200      	movs	r2, #0
 800eb26:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 800eb2a:	2301      	movs	r3, #1
 800eb2c:	e120      	b.n	800ed70 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800eb2e:	68fb      	ldr	r3, [r7, #12]
 800eb30:	68db      	ldr	r3, [r3, #12]
 800eb32:	2b07      	cmp	r3, #7
 800eb34:	d840      	bhi.n	800ebb8 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eb3a:	699b      	ldr	r3, [r3, #24]
 800eb3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eb40:	d109      	bne.n	800eb56 <HAL_SPI_TransmitReceive_DMA+0x13e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eb48:	b29b      	uxth	r3, r3
 800eb4a:	3301      	adds	r3, #1
 800eb4c:	105b      	asrs	r3, r3, #1
 800eb4e:	b29a      	uxth	r2, r3
 800eb50:	68fb      	ldr	r3, [r7, #12]
 800eb52:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eb5a:	699b      	ldr	r3, [r3, #24]
 800eb5c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800eb60:	d109      	bne.n	800eb76 <HAL_SPI_TransmitReceive_DMA+0x15e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eb68:	b29b      	uxth	r3, r3
 800eb6a:	3303      	adds	r3, #3
 800eb6c:	109b      	asrs	r3, r3, #2
 800eb6e:	b29a      	uxth	r2, r3
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eb7a:	699b      	ldr	r3, [r3, #24]
 800eb7c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eb80:	d109      	bne.n	800eb96 <HAL_SPI_TransmitReceive_DMA+0x17e>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800eb88:	b29b      	uxth	r3, r3
 800eb8a:	3301      	adds	r3, #1
 800eb8c:	105b      	asrs	r3, r3, #1
 800eb8e:	b29a      	uxth	r2, r3
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800eb96:	68fb      	ldr	r3, [r7, #12]
 800eb98:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eb9a:	699b      	ldr	r3, [r3, #24]
 800eb9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800eba0:	d12e      	bne.n	800ec00 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 3UL) >> 2UL;
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800eba8:	b29b      	uxth	r3, r3
 800ebaa:	3303      	adds	r3, #3
 800ebac:	109b      	asrs	r3, r3, #2
 800ebae:	b29a      	uxth	r2, r3
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800ebb6:	e023      	b.n	800ec00 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	68db      	ldr	r3, [r3, #12]
 800ebbc:	2b0f      	cmp	r3, #15
 800ebbe:	d81f      	bhi.n	800ec00 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ebc4:	699b      	ldr	r3, [r3, #24]
 800ebc6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ebca:	d109      	bne.n	800ebe0 <HAL_SPI_TransmitReceive_DMA+0x1c8>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ebd2:	b29b      	uxth	r3, r3
 800ebd4:	3301      	adds	r3, #1
 800ebd6:	105b      	asrs	r3, r3, #1
 800ebd8:	b29a      	uxth	r2, r3
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ebe4:	699b      	ldr	r3, [r3, #24]
 800ebe6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ebea:	d109      	bne.n	800ec00 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    {
      hspi->RxXferCount = (hspi->RxXferCount + (uint16_t) 1UL) >> 1UL;
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ebf2:	b29b      	uxth	r3, r3
 800ebf4:	3301      	adds	r3, #1
 800ebf6:	105b      	asrs	r3, r3, #1
 800ebf8:	b29a      	uxth	r2, r3
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  {
    /* Adjustment done */
  }

  /* Set the SPI Tx/Rx DMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ec04:	4a5c      	ldr	r2, [pc, #368]	@ (800ed78 <HAL_SPI_TransmitReceive_DMA+0x360>)
 800ec06:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ec0c:	4a5b      	ldr	r2, [pc, #364]	@ (800ed7c <HAL_SPI_TransmitReceive_DMA+0x364>)
 800ec0e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800ec10:	68fb      	ldr	r3, [r7, #12]
 800ec12:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ec14:	4a5a      	ldr	r2, [pc, #360]	@ (800ed80 <HAL_SPI_TransmitReceive_DMA+0x368>)
 800ec16:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ec1c:	2200      	movs	r2, #0
 800ec1e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	3330      	adds	r3, #48	@ 0x30
 800ec2a:	4619      	mov	r1, r3
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ec30:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800ec32:	68fb      	ldr	r3, [r7, #12]
 800ec34:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ec38:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->RXDR, (uint32_t)hspi->pRxBuffPtr,
 800ec3a:	f7f7 ffd9 	bl	8006bf0 <HAL_DMA_Start_IT>
 800ec3e:	4603      	mov	r3, r0
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d011      	beq.n	800ec68 <HAL_SPI_TransmitReceive_DMA+0x250>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ec44:	68fb      	ldr	r3, [r7, #12]
 800ec46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ec4a:	f043 0210 	orr.w	r2, r3, #16
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	2201      	movs	r2, #1
 800ec58:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	2200      	movs	r2, #0
 800ec60:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 800ec64:	2301      	movs	r3, #1
 800ec66:	e083      	b.n	800ed70 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_RXDMAEN);
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	689a      	ldr	r2, [r3, #8]
 800ec6e:	68fb      	ldr	r3, [r7, #12]
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ec76:	609a      	str	r2, [r3, #8]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ec7c:	2200      	movs	r2, #0
 800ec7e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ec84:	2200      	movs	r2, #0
 800ec86:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800ec88:	68fb      	ldr	r3, [r7, #12]
 800ec8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ec8c:	2200      	movs	r2, #0
 800ec8e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback    = SPI_DMAError;
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ec94:	4a3a      	ldr	r2, [pc, #232]	@ (800ed80 <HAL_SPI_TransmitReceive_DMA+0x368>)
 800ec96:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eca0:	4619      	mov	r1, r3
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	3320      	adds	r3, #32
 800eca8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800ecb0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 800ecb2:	f7f7 ff9d 	bl	8006bf0 <HAL_DMA_Start_IT>
 800ecb6:	4603      	mov	r3, r0
 800ecb8:	2b00      	cmp	r3, #0
 800ecba:	d016      	beq.n	800ecea <HAL_SPI_TransmitReceive_DMA+0x2d2>
  {
    /* Abort Rx DMA Channel already started */
    (void)HAL_DMA_Abort(hspi->hdmarx);
 800ecbc:	68fb      	ldr	r3, [r7, #12]
 800ecbe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ecc0:	4618      	mov	r0, r3
 800ecc2:	f7f8 f9ff 	bl	80070c4 <HAL_DMA_Abort>

    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ecc6:	68fb      	ldr	r3, [r7, #12]
 800ecc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eccc:	f043 0210 	orr.w	r2, r3, #16
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	2201      	movs	r2, #1
 800ecda:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 800ecde:	68fb      	ldr	r3, [r7, #12]
 800ece0:	2200      	movs	r2, #0
 800ece2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 800ece6:	2301      	movs	r3, #1
 800ece8:	e042      	b.n	800ed70 <HAL_SPI_TransmitReceive_DMA+0x358>
  }

  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ecee:	69db      	ldr	r3, [r3, #28]
 800ecf0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ecf4:	d108      	bne.n	800ed08 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 800ecf6:	68fb      	ldr	r3, [r7, #12]
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	6859      	ldr	r1, [r3, #4]
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	681a      	ldr	r2, [r3, #0]
 800ed00:	4b20      	ldr	r3, [pc, #128]	@ (800ed84 <HAL_SPI_TransmitReceive_DMA+0x36c>)
 800ed02:	400b      	ands	r3, r1
 800ed04:	6053      	str	r3, [r2, #4]
 800ed06:	e009      	b.n	800ed1c <HAL_SPI_TransmitReceive_DMA+0x304>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	685a      	ldr	r2, [r3, #4]
 800ed0e:	4b1d      	ldr	r3, [pc, #116]	@ (800ed84 <HAL_SPI_TransmitReceive_DMA+0x36c>)
 800ed10:	4013      	ands	r3, r2
 800ed12:	8879      	ldrh	r1, [r7, #2]
 800ed14:	68fa      	ldr	r2, [r7, #12]
 800ed16:	6812      	ldr	r2, [r2, #0]
 800ed18:	430b      	orrs	r3, r1
 800ed1a:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	681b      	ldr	r3, [r3, #0]
 800ed20:	689a      	ldr	r2, [r3, #8]
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	681b      	ldr	r3, [r3, #0]
 800ed26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ed2a:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_OVR | SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 800ed2c:	68fb      	ldr	r3, [r7, #12]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	691a      	ldr	r2, [r3, #16]
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	f442 7258 	orr.w	r2, r2, #864	@ 0x360
 800ed3a:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	681a      	ldr	r2, [r3, #0]
 800ed42:	68fb      	ldr	r3, [r7, #12]
 800ed44:	681b      	ldr	r3, [r3, #0]
 800ed46:	f042 0201 	orr.w	r2, r2, #1
 800ed4a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ed4c:	68fb      	ldr	r3, [r7, #12]
 800ed4e:	685b      	ldr	r3, [r3, #4]
 800ed50:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ed54:	d107      	bne.n	800ed66 <HAL_SPI_TransmitReceive_DMA+0x34e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	681a      	ldr	r2, [r3, #0]
 800ed5c:	68fb      	ldr	r3, [r7, #12]
 800ed5e:	681b      	ldr	r3, [r3, #0]
 800ed60:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ed64:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	2200      	movs	r2, #0
 800ed6a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800ed6e:	2300      	movs	r3, #0
}
 800ed70:	4618      	mov	r0, r3
 800ed72:	3710      	adds	r7, #16
 800ed74:	46bd      	mov	sp, r7
 800ed76:	bd80      	pop	{r7, pc}
 800ed78:	0800f1a7 	.word	0x0800f1a7
 800ed7c:	0800f161 	.word	0x0800f161
 800ed80:	0800f1c3 	.word	0x0800f1c3
 800ed84:	ffff0000 	.word	0xffff0000

0800ed88 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800ed88:	b580      	push	{r7, lr}
 800ed8a:	b08a      	sub	sp, #40	@ 0x28
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	691b      	ldr	r3, [r3, #16]
 800ed96:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	695b      	ldr	r3, [r3, #20]
 800ed9e:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 800eda0:	6a3a      	ldr	r2, [r7, #32]
 800eda2:	69fb      	ldr	r3, [r7, #28]
 800eda4:	4013      	ands	r3, r2
 800eda6:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	681b      	ldr	r3, [r3, #0]
 800edac:	689b      	ldr	r3, [r3, #8]
 800edae:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 800edb0:	2300      	movs	r3, #0
 800edb2:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800edba:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	3330      	adds	r3, #48	@ 0x30
 800edc2:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 800edc4:	69fb      	ldr	r3, [r7, #28]
 800edc6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d010      	beq.n	800edf0 <HAL_SPI_IRQHandler+0x68>
 800edce:	6a3b      	ldr	r3, [r7, #32]
 800edd0:	f003 0308 	and.w	r3, r3, #8
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d00b      	beq.n	800edf0 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	681b      	ldr	r3, [r3, #0]
 800eddc:	699a      	ldr	r2, [r3, #24]
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ede6:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 800ede8:	6878      	ldr	r0, [r7, #4]
 800edea:	f000 f9af 	bl	800f14c <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 800edee:	e192      	b.n	800f116 <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800edf0:	69bb      	ldr	r3, [r7, #24]
 800edf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800edf6:	2b00      	cmp	r3, #0
 800edf8:	d113      	bne.n	800ee22 <HAL_SPI_IRQHandler+0x9a>
 800edfa:	69bb      	ldr	r3, [r7, #24]
 800edfc:	f003 0320 	and.w	r3, r3, #32
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d10e      	bne.n	800ee22 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 800ee04:	69bb      	ldr	r3, [r7, #24]
 800ee06:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d009      	beq.n	800ee22 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ee12:	6878      	ldr	r0, [r7, #4]
 800ee14:	4798      	blx	r3
    hspi->RxISR(hspi);
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ee1a:	6878      	ldr	r0, [r7, #4]
 800ee1c:	4798      	blx	r3
    handled = 1UL;
 800ee1e:	2301      	movs	r3, #1
 800ee20:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800ee22:	69bb      	ldr	r3, [r7, #24]
 800ee24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d10f      	bne.n	800ee4c <HAL_SPI_IRQHandler+0xc4>
 800ee2c:	69bb      	ldr	r3, [r7, #24]
 800ee2e:	f003 0301 	and.w	r3, r3, #1
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d00a      	beq.n	800ee4c <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800ee36:	69bb      	ldr	r3, [r7, #24]
 800ee38:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d105      	bne.n	800ee4c <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ee44:	6878      	ldr	r0, [r7, #4]
 800ee46:	4798      	blx	r3
    handled = 1UL;
 800ee48:	2301      	movs	r3, #1
 800ee4a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800ee4c:	69bb      	ldr	r3, [r7, #24]
 800ee4e:	f003 0320 	and.w	r3, r3, #32
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d10f      	bne.n	800ee76 <HAL_SPI_IRQHandler+0xee>
 800ee56:	69bb      	ldr	r3, [r7, #24]
 800ee58:	f003 0302 	and.w	r3, r3, #2
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d00a      	beq.n	800ee76 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 800ee60:	69bb      	ldr	r3, [r7, #24]
 800ee62:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d105      	bne.n	800ee76 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ee6e:	6878      	ldr	r0, [r7, #4]
 800ee70:	4798      	blx	r3
    handled = 1UL;
 800ee72:	2301      	movs	r3, #1
 800ee74:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 800ee76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	f040 8147 	bne.w	800f10c <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 800ee7e:	69bb      	ldr	r3, [r7, #24]
 800ee80:	f003 0308 	and.w	r3, r3, #8
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	f000 808b 	beq.w	800efa0 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	699a      	ldr	r2, [r3, #24]
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	f042 0208 	orr.w	r2, r2, #8
 800ee98:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	699a      	ldr	r2, [r3, #24]
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	f042 0210 	orr.w	r2, r2, #16
 800eea8:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	681b      	ldr	r3, [r3, #0]
 800eeae:	699a      	ldr	r2, [r3, #24]
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800eeb8:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	691a      	ldr	r2, [r3, #16]
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	f022 0208 	bic.w	r2, r2, #8
 800eec8:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	689b      	ldr	r3, [r3, #8]
 800eed0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d13d      	bne.n	800ef54 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 800eed8:	e036      	b.n	800ef48 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	68db      	ldr	r3, [r3, #12]
 800eede:	2b0f      	cmp	r3, #15
 800eee0:	d90b      	bls.n	800eefa <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	681a      	ldr	r2, [r3, #0]
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eeea:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800eeec:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eef2:	1d1a      	adds	r2, r3, #4
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	665a      	str	r2, [r3, #100]	@ 0x64
 800eef8:	e01d      	b.n	800ef36 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	68db      	ldr	r3, [r3, #12]
 800eefe:	2b07      	cmp	r3, #7
 800ef00:	d90b      	bls.n	800ef1a <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ef06:	68fa      	ldr	r2, [r7, #12]
 800ef08:	8812      	ldrh	r2, [r2, #0]
 800ef0a:	b292      	uxth	r2, r2
 800ef0c:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ef12:	1c9a      	adds	r2, r3, #2
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	665a      	str	r2, [r3, #100]	@ 0x64
 800ef18:	e00d      	b.n	800ef36 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ef26:	7812      	ldrb	r2, [r2, #0]
 800ef28:	b2d2      	uxtb	r2, r2
 800ef2a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ef30:	1c5a      	adds	r2, r3, #1
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ef3c:	b29b      	uxth	r3, r3
 800ef3e:	3b01      	subs	r3, #1
 800ef40:	b29a      	uxth	r2, r3
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ef4e:	b29b      	uxth	r3, r3
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	d1c2      	bne.n	800eeda <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 800ef54:	6878      	ldr	r0, [r7, #4]
 800ef56:	f000 f971 	bl	800f23c <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	2201      	movs	r2, #1
 800ef5e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d003      	beq.n	800ef74 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800ef6c:	6878      	ldr	r0, [r7, #4]
 800ef6e:	f7f2 fa7b 	bl	8001468 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800ef72:	e0d0      	b.n	800f116 <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 800ef74:	7cfb      	ldrb	r3, [r7, #19]
 800ef76:	2b05      	cmp	r3, #5
 800ef78:	d103      	bne.n	800ef82 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800ef7a:	6878      	ldr	r0, [r7, #4]
 800ef7c:	f7f2 fae0 	bl	8001540 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 800ef80:	e0c6      	b.n	800f110 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 800ef82:	7cfb      	ldrb	r3, [r7, #19]
 800ef84:	2b04      	cmp	r3, #4
 800ef86:	d103      	bne.n	800ef90 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 800ef88:	6878      	ldr	r0, [r7, #4]
 800ef8a:	f000 f8cb 	bl	800f124 <HAL_SPI_RxCpltCallback>
    return;
 800ef8e:	e0bf      	b.n	800f110 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 800ef90:	7cfb      	ldrb	r3, [r7, #19]
 800ef92:	2b03      	cmp	r3, #3
 800ef94:	f040 80bc 	bne.w	800f110 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 800ef98:	6878      	ldr	r0, [r7, #4]
 800ef9a:	f7f2 fa99 	bl	80014d0 <HAL_SPI_TxCpltCallback>
    return;
 800ef9e:	e0b7      	b.n	800f110 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 800efa0:	69bb      	ldr	r3, [r7, #24]
 800efa2:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 800efa6:	2b00      	cmp	r3, #0
 800efa8:	f000 80b5 	beq.w	800f116 <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800efac:	69bb      	ldr	r3, [r7, #24]
 800efae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d00f      	beq.n	800efd6 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800efbc:	f043 0204 	orr.w	r2, r3, #4
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	681b      	ldr	r3, [r3, #0]
 800efca:	699a      	ldr	r2, [r3, #24]
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800efd4:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 800efd6:	69bb      	ldr	r3, [r7, #24]
 800efd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d00f      	beq.n	800f000 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800efe6:	f043 0201 	orr.w	r2, r3, #1
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	681b      	ldr	r3, [r3, #0]
 800eff4:	699a      	ldr	r2, [r3, #24]
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800effe:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 800f000:	69bb      	ldr	r3, [r7, #24]
 800f002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f006:	2b00      	cmp	r3, #0
 800f008:	d00f      	beq.n	800f02a <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f010:	f043 0208 	orr.w	r2, r3, #8
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	699a      	ldr	r2, [r3, #24]
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f028:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 800f02a:	69bb      	ldr	r3, [r7, #24]
 800f02c:	f003 0320 	and.w	r3, r3, #32
 800f030:	2b00      	cmp	r3, #0
 800f032:	d00f      	beq.n	800f054 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f03a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	699a      	ldr	r2, [r3, #24]
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	f042 0220 	orr.w	r2, r2, #32
 800f052:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d05a      	beq.n	800f114 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	681a      	ldr	r2, [r3, #0]
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	f022 0201 	bic.w	r2, r2, #1
 800f06c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	681b      	ldr	r3, [r3, #0]
 800f072:	6919      	ldr	r1, [r3, #16]
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	681a      	ldr	r2, [r3, #0]
 800f078:	4b28      	ldr	r3, [pc, #160]	@ (800f11c <HAL_SPI_IRQHandler+0x394>)
 800f07a:	400b      	ands	r3, r1
 800f07c:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 800f07e:	697b      	ldr	r3, [r7, #20]
 800f080:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800f084:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800f088:	d138      	bne.n	800f0fc <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	689a      	ldr	r2, [r3, #8]
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800f098:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d013      	beq.n	800f0ca <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f0a6:	4a1e      	ldr	r2, [pc, #120]	@ (800f120 <HAL_SPI_IRQHandler+0x398>)
 800f0a8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f0ae:	4618      	mov	r0, r3
 800f0b0:	f7f8 fb26 	bl	8007700 <HAL_DMA_Abort_IT>
 800f0b4:	4603      	mov	r3, r0
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d007      	beq.n	800f0ca <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f0c0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d020      	beq.n	800f114 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f0d6:	4a12      	ldr	r2, [pc, #72]	@ (800f120 <HAL_SPI_IRQHandler+0x398>)
 800f0d8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f0de:	4618      	mov	r0, r3
 800f0e0:	f7f8 fb0e 	bl	8007700 <HAL_DMA_Abort_IT>
 800f0e4:	4603      	mov	r3, r0
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d014      	beq.n	800f114 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f0f0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800f0fa:	e00b      	b.n	800f114 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	2201      	movs	r2, #1
 800f100:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 800f104:	6878      	ldr	r0, [r7, #4]
 800f106:	f7f2 f9af 	bl	8001468 <HAL_SPI_ErrorCallback>
    return;
 800f10a:	e003      	b.n	800f114 <HAL_SPI_IRQHandler+0x38c>
    return;
 800f10c:	bf00      	nop
 800f10e:	e002      	b.n	800f116 <HAL_SPI_IRQHandler+0x38e>
    return;
 800f110:	bf00      	nop
 800f112:	e000      	b.n	800f116 <HAL_SPI_IRQHandler+0x38e>
    return;
 800f114:	bf00      	nop
  }
}
 800f116:	3728      	adds	r7, #40	@ 0x28
 800f118:	46bd      	mov	sp, r7
 800f11a:	bd80      	pop	{r7, pc}
 800f11c:	fffffc94 	.word	0xfffffc94
 800f120:	0800f209 	.word	0x0800f209

0800f124 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800f124:	b480      	push	{r7}
 800f126:	b083      	sub	sp, #12
 800f128:	af00      	add	r7, sp, #0
 800f12a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800f12c:	bf00      	nop
 800f12e:	370c      	adds	r7, #12
 800f130:	46bd      	mov	sp, r7
 800f132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f136:	4770      	bx	lr

0800f138 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800f138:	b480      	push	{r7}
 800f13a:	b083      	sub	sp, #12
 800f13c:	af00      	add	r7, sp, #0
 800f13e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800f140:	bf00      	nop
 800f142:	370c      	adds	r7, #12
 800f144:	46bd      	mov	sp, r7
 800f146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f14a:	4770      	bx	lr

0800f14c <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800f14c:	b480      	push	{r7}
 800f14e:	b083      	sub	sp, #12
 800f150:	af00      	add	r7, sp, #0
 800f152:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 800f154:	bf00      	nop
 800f156:	370c      	adds	r7, #12
 800f158:	46bd      	mov	sp, r7
 800f15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f15e:	4770      	bx	lr

0800f160 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800f160:	b580      	push	{r7, lr}
 800f162:	b084      	sub	sp, #16
 800f164:	af00      	add	r7, sp, #0
 800f166:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f16c:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800f174:	b2db      	uxtb	r3, r3
 800f176:	2b07      	cmp	r3, #7
 800f178:	d011      	beq.n	800f19e <SPI_DMATransmitReceiveCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 800f17a:	68fb      	ldr	r3, [r7, #12]
 800f17c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f17e:	69db      	ldr	r3, [r3, #28]
 800f180:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f184:	d103      	bne.n	800f18e <SPI_DMATransmitReceiveCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxRxCpltCallback(hspi);
#else
      HAL_SPI_TxRxCpltCallback(hspi);
 800f186:	68f8      	ldr	r0, [r7, #12]
 800f188:	f7f2 f9da 	bl	8001540 <HAL_SPI_TxRxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 800f18c:	e007      	b.n	800f19e <SPI_DMATransmitReceiveCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	691a      	ldr	r2, [r3, #16]
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	681b      	ldr	r3, [r3, #0]
 800f198:	f042 0208 	orr.w	r2, r2, #8
 800f19c:	611a      	str	r2, [r3, #16]
}
 800f19e:	bf00      	nop
 800f1a0:	3710      	adds	r7, #16
 800f1a2:	46bd      	mov	sp, r7
 800f1a4:	bd80      	pop	{r7, pc}

0800f1a6 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 800f1a6:	b580      	push	{r7, lr}
 800f1a8:	b084      	sub	sp, #16
 800f1aa:	af00      	add	r7, sp, #0
 800f1ac:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1b2:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800f1b4:	68f8      	ldr	r0, [r7, #12]
 800f1b6:	f7ff ffbf 	bl	800f138 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800f1ba:	bf00      	nop
 800f1bc:	3710      	adds	r7, #16
 800f1be:	46bd      	mov	sp, r7
 800f1c0:	bd80      	pop	{r7, pc}

0800f1c2 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800f1c2:	b580      	push	{r7, lr}
 800f1c4:	b084      	sub	sp, #16
 800f1c6:	af00      	add	r7, sp, #0
 800f1c8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1ce:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800f1d0:	6878      	ldr	r0, [r7, #4]
 800f1d2:	f7f9 fc05 	bl	80089e0 <HAL_DMA_GetError>
 800f1d6:	4603      	mov	r3, r0
 800f1d8:	2b02      	cmp	r3, #2
 800f1da:	d011      	beq.n	800f200 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 800f1dc:	68f8      	ldr	r0, [r7, #12]
 800f1de:	f000 f82d 	bl	800f23c <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800f1e2:	68fb      	ldr	r3, [r7, #12]
 800f1e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f1e8:	f043 0210 	orr.w	r2, r3, #16
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 800f1f2:	68fb      	ldr	r3, [r7, #12]
 800f1f4:	2201      	movs	r2, #1
 800f1f6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800f1fa:	68f8      	ldr	r0, [r7, #12]
 800f1fc:	f7f2 f934 	bl	8001468 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800f200:	bf00      	nop
 800f202:	3710      	adds	r7, #16
 800f204:	46bd      	mov	sp, r7
 800f206:	bd80      	pop	{r7, pc}

0800f208 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	b084      	sub	sp, #16
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f214:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	2200      	movs	r2, #0
 800f21a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	2200      	movs	r2, #0
 800f222:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	2201      	movs	r2, #1
 800f22a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800f22e:	68f8      	ldr	r0, [r7, #12]
 800f230:	f7f2 f91a 	bl	8001468 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800f234:	bf00      	nop
 800f236:	3710      	adds	r7, #16
 800f238:	46bd      	mov	sp, r7
 800f23a:	bd80      	pop	{r7, pc}

0800f23c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800f23c:	b480      	push	{r7}
 800f23e:	b085      	sub	sp, #20
 800f240:	af00      	add	r7, sp, #0
 800f242:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	681b      	ldr	r3, [r3, #0]
 800f248:	695b      	ldr	r3, [r3, #20]
 800f24a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	699a      	ldr	r2, [r3, #24]
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	f042 0208 	orr.w	r2, r2, #8
 800f25a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	699a      	ldr	r2, [r3, #24]
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	681b      	ldr	r3, [r3, #0]
 800f266:	f042 0210 	orr.w	r2, r2, #16
 800f26a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	681a      	ldr	r2, [r3, #0]
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	f022 0201 	bic.w	r2, r2, #1
 800f27a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	6919      	ldr	r1, [r3, #16]
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	681a      	ldr	r2, [r3, #0]
 800f286:	4b3c      	ldr	r3, [pc, #240]	@ (800f378 <SPI_CloseTransfer+0x13c>)
 800f288:	400b      	ands	r3, r1
 800f28a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	681b      	ldr	r3, [r3, #0]
 800f290:	689a      	ldr	r2, [r3, #8]
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800f29a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800f2a2:	b2db      	uxtb	r3, r3
 800f2a4:	2b04      	cmp	r3, #4
 800f2a6:	d014      	beq.n	800f2d2 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	f003 0320 	and.w	r3, r3, #32
 800f2ae:	2b00      	cmp	r3, #0
 800f2b0:	d00f      	beq.n	800f2d2 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f2b8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	681b      	ldr	r3, [r3, #0]
 800f2c6:	699a      	ldr	r2, [r3, #24]
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	681b      	ldr	r3, [r3, #0]
 800f2cc:	f042 0220 	orr.w	r2, r2, #32
 800f2d0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800f2d8:	b2db      	uxtb	r3, r3
 800f2da:	2b03      	cmp	r3, #3
 800f2dc:	d014      	beq.n	800f308 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f2e4:	2b00      	cmp	r3, #0
 800f2e6:	d00f      	beq.n	800f308 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f2ee:	f043 0204 	orr.w	r2, r3, #4
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	699a      	ldr	r2, [r3, #24]
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800f306:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d00f      	beq.n	800f332 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f318:	f043 0201 	orr.w	r2, r3, #1
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	699a      	ldr	r2, [r3, #24]
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800f330:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f338:	2b00      	cmp	r3, #0
 800f33a:	d00f      	beq.n	800f35c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800f342:	f043 0208 	orr.w	r2, r3, #8
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	681b      	ldr	r3, [r3, #0]
 800f350:	699a      	ldr	r2, [r3, #24]
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	681b      	ldr	r3, [r3, #0]
 800f356:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800f35a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	2200      	movs	r2, #0
 800f360:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	2200      	movs	r2, #0
 800f368:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800f36c:	bf00      	nop
 800f36e:	3714      	adds	r7, #20
 800f370:	46bd      	mov	sp, r7
 800f372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f376:	4770      	bx	lr
 800f378:	fffffc90 	.word	0xfffffc90

0800f37c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800f37c:	b580      	push	{r7, lr}
 800f37e:	b084      	sub	sp, #16
 800f380:	af00      	add	r7, sp, #0
 800f382:	60f8      	str	r0, [r7, #12]
 800f384:	60b9      	str	r1, [r7, #8]
 800f386:	603b      	str	r3, [r7, #0]
 800f388:	4613      	mov	r3, r2
 800f38a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800f38c:	e010      	b.n	800f3b0 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f38e:	f7f5 fc1d 	bl	8004bcc <HAL_GetTick>
 800f392:	4602      	mov	r2, r0
 800f394:	69bb      	ldr	r3, [r7, #24]
 800f396:	1ad3      	subs	r3, r2, r3
 800f398:	683a      	ldr	r2, [r7, #0]
 800f39a:	429a      	cmp	r2, r3
 800f39c:	d803      	bhi.n	800f3a6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800f3a4:	d102      	bne.n	800f3ac <SPI_WaitOnFlagUntilTimeout+0x30>
 800f3a6:	683b      	ldr	r3, [r7, #0]
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d101      	bne.n	800f3b0 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800f3ac:	2303      	movs	r3, #3
 800f3ae:	e00f      	b.n	800f3d0 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	695a      	ldr	r2, [r3, #20]
 800f3b6:	68bb      	ldr	r3, [r7, #8]
 800f3b8:	4013      	ands	r3, r2
 800f3ba:	68ba      	ldr	r2, [r7, #8]
 800f3bc:	429a      	cmp	r2, r3
 800f3be:	bf0c      	ite	eq
 800f3c0:	2301      	moveq	r3, #1
 800f3c2:	2300      	movne	r3, #0
 800f3c4:	b2db      	uxtb	r3, r3
 800f3c6:	461a      	mov	r2, r3
 800f3c8:	79fb      	ldrb	r3, [r7, #7]
 800f3ca:	429a      	cmp	r2, r3
 800f3cc:	d0df      	beq.n	800f38e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800f3ce:	2300      	movs	r3, #0
}
 800f3d0:	4618      	mov	r0, r3
 800f3d2:	3710      	adds	r7, #16
 800f3d4:	46bd      	mov	sp, r7
 800f3d6:	bd80      	pop	{r7, pc}

0800f3d8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800f3d8:	b480      	push	{r7}
 800f3da:	b085      	sub	sp, #20
 800f3dc:	af00      	add	r7, sp, #0
 800f3de:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f3e4:	095b      	lsrs	r3, r3, #5
 800f3e6:	3301      	adds	r3, #1
 800f3e8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	68db      	ldr	r3, [r3, #12]
 800f3ee:	3301      	adds	r3, #1
 800f3f0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800f3f2:	68bb      	ldr	r3, [r7, #8]
 800f3f4:	3307      	adds	r3, #7
 800f3f6:	08db      	lsrs	r3, r3, #3
 800f3f8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800f3fa:	68bb      	ldr	r3, [r7, #8]
 800f3fc:	68fa      	ldr	r2, [r7, #12]
 800f3fe:	fb02 f303 	mul.w	r3, r2, r3
}
 800f402:	4618      	mov	r0, r3
 800f404:	3714      	adds	r7, #20
 800f406:	46bd      	mov	sp, r7
 800f408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f40c:	4770      	bx	lr

0800f40e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f40e:	b580      	push	{r7, lr}
 800f410:	b082      	sub	sp, #8
 800f412:	af00      	add	r7, sp, #0
 800f414:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	2b00      	cmp	r3, #0
 800f41a:	d101      	bne.n	800f420 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f41c:	2301      	movs	r3, #1
 800f41e:	e049      	b.n	800f4b4 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f426:	b2db      	uxtb	r3, r3
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d106      	bne.n	800f43a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	2200      	movs	r2, #0
 800f430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f434:	6878      	ldr	r0, [r7, #4]
 800f436:	f7f4 fffd 	bl	8004434 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	2202      	movs	r2, #2
 800f43e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	681a      	ldr	r2, [r3, #0]
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	3304      	adds	r3, #4
 800f44a:	4619      	mov	r1, r3
 800f44c:	4610      	mov	r0, r2
 800f44e:	f000 fad5 	bl	800f9fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	2201      	movs	r2, #1
 800f456:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	2201      	movs	r2, #1
 800f45e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	2201      	movs	r2, #1
 800f466:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	2201      	movs	r2, #1
 800f46e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	2201      	movs	r2, #1
 800f476:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	2201      	movs	r2, #1
 800f47e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	2201      	movs	r2, #1
 800f486:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	2201      	movs	r2, #1
 800f48e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	2201      	movs	r2, #1
 800f496:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	2201      	movs	r2, #1
 800f49e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800f4a2:	687b      	ldr	r3, [r7, #4]
 800f4a4:	2201      	movs	r2, #1
 800f4a6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	2201      	movs	r2, #1
 800f4ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800f4b2:	2300      	movs	r3, #0
}
 800f4b4:	4618      	mov	r0, r3
 800f4b6:	3708      	adds	r7, #8
 800f4b8:	46bd      	mov	sp, r7
 800f4ba:	bd80      	pop	{r7, pc}

0800f4bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f4bc:	b480      	push	{r7}
 800f4be:	b085      	sub	sp, #20
 800f4c0:	af00      	add	r7, sp, #0
 800f4c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f4ca:	b2db      	uxtb	r3, r3
 800f4cc:	2b01      	cmp	r3, #1
 800f4ce:	d001      	beq.n	800f4d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800f4d0:	2301      	movs	r3, #1
 800f4d2:	e054      	b.n	800f57e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	2202      	movs	r2, #2
 800f4d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f4dc:	687b      	ldr	r3, [r7, #4]
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	68da      	ldr	r2, [r3, #12]
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	f042 0201 	orr.w	r2, r2, #1
 800f4ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	4a26      	ldr	r2, [pc, #152]	@ (800f58c <HAL_TIM_Base_Start_IT+0xd0>)
 800f4f2:	4293      	cmp	r3, r2
 800f4f4:	d022      	beq.n	800f53c <HAL_TIM_Base_Start_IT+0x80>
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f4fe:	d01d      	beq.n	800f53c <HAL_TIM_Base_Start_IT+0x80>
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	681b      	ldr	r3, [r3, #0]
 800f504:	4a22      	ldr	r2, [pc, #136]	@ (800f590 <HAL_TIM_Base_Start_IT+0xd4>)
 800f506:	4293      	cmp	r3, r2
 800f508:	d018      	beq.n	800f53c <HAL_TIM_Base_Start_IT+0x80>
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	681b      	ldr	r3, [r3, #0]
 800f50e:	4a21      	ldr	r2, [pc, #132]	@ (800f594 <HAL_TIM_Base_Start_IT+0xd8>)
 800f510:	4293      	cmp	r3, r2
 800f512:	d013      	beq.n	800f53c <HAL_TIM_Base_Start_IT+0x80>
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	4a1f      	ldr	r2, [pc, #124]	@ (800f598 <HAL_TIM_Base_Start_IT+0xdc>)
 800f51a:	4293      	cmp	r3, r2
 800f51c:	d00e      	beq.n	800f53c <HAL_TIM_Base_Start_IT+0x80>
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	681b      	ldr	r3, [r3, #0]
 800f522:	4a1e      	ldr	r2, [pc, #120]	@ (800f59c <HAL_TIM_Base_Start_IT+0xe0>)
 800f524:	4293      	cmp	r3, r2
 800f526:	d009      	beq.n	800f53c <HAL_TIM_Base_Start_IT+0x80>
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	4a1c      	ldr	r2, [pc, #112]	@ (800f5a0 <HAL_TIM_Base_Start_IT+0xe4>)
 800f52e:	4293      	cmp	r3, r2
 800f530:	d004      	beq.n	800f53c <HAL_TIM_Base_Start_IT+0x80>
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	4a1b      	ldr	r2, [pc, #108]	@ (800f5a4 <HAL_TIM_Base_Start_IT+0xe8>)
 800f538:	4293      	cmp	r3, r2
 800f53a:	d115      	bne.n	800f568 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	689a      	ldr	r2, [r3, #8]
 800f542:	4b19      	ldr	r3, [pc, #100]	@ (800f5a8 <HAL_TIM_Base_Start_IT+0xec>)
 800f544:	4013      	ands	r3, r2
 800f546:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	2b06      	cmp	r3, #6
 800f54c:	d015      	beq.n	800f57a <HAL_TIM_Base_Start_IT+0xbe>
 800f54e:	68fb      	ldr	r3, [r7, #12]
 800f550:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f554:	d011      	beq.n	800f57a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	681a      	ldr	r2, [r3, #0]
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	f042 0201 	orr.w	r2, r2, #1
 800f564:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f566:	e008      	b.n	800f57a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f568:	687b      	ldr	r3, [r7, #4]
 800f56a:	681b      	ldr	r3, [r3, #0]
 800f56c:	681a      	ldr	r2, [r3, #0]
 800f56e:	687b      	ldr	r3, [r7, #4]
 800f570:	681b      	ldr	r3, [r3, #0]
 800f572:	f042 0201 	orr.w	r2, r2, #1
 800f576:	601a      	str	r2, [r3, #0]
 800f578:	e000      	b.n	800f57c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f57a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f57c:	2300      	movs	r3, #0
}
 800f57e:	4618      	mov	r0, r3
 800f580:	3714      	adds	r7, #20
 800f582:	46bd      	mov	sp, r7
 800f584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f588:	4770      	bx	lr
 800f58a:	bf00      	nop
 800f58c:	40010000 	.word	0x40010000
 800f590:	40000400 	.word	0x40000400
 800f594:	40000800 	.word	0x40000800
 800f598:	40000c00 	.word	0x40000c00
 800f59c:	40010400 	.word	0x40010400
 800f5a0:	40001800 	.word	0x40001800
 800f5a4:	40014000 	.word	0x40014000
 800f5a8:	00010007 	.word	0x00010007

0800f5ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f5ac:	b580      	push	{r7, lr}
 800f5ae:	b084      	sub	sp, #16
 800f5b0:	af00      	add	r7, sp, #0
 800f5b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	68db      	ldr	r3, [r3, #12]
 800f5ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	691b      	ldr	r3, [r3, #16]
 800f5c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800f5c4:	68bb      	ldr	r3, [r7, #8]
 800f5c6:	f003 0302 	and.w	r3, r3, #2
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d020      	beq.n	800f610 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	f003 0302 	and.w	r3, r3, #2
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d01b      	beq.n	800f610 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	681b      	ldr	r3, [r3, #0]
 800f5dc:	f06f 0202 	mvn.w	r2, #2
 800f5e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f5e2:	687b      	ldr	r3, [r7, #4]
 800f5e4:	2201      	movs	r2, #1
 800f5e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	699b      	ldr	r3, [r3, #24]
 800f5ee:	f003 0303 	and.w	r3, r3, #3
 800f5f2:	2b00      	cmp	r3, #0
 800f5f4:	d003      	beq.n	800f5fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f5f6:	6878      	ldr	r0, [r7, #4]
 800f5f8:	f000 f9e2 	bl	800f9c0 <HAL_TIM_IC_CaptureCallback>
 800f5fc:	e005      	b.n	800f60a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f5fe:	6878      	ldr	r0, [r7, #4]
 800f600:	f000 f9d4 	bl	800f9ac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f604:	6878      	ldr	r0, [r7, #4]
 800f606:	f000 f9e5 	bl	800f9d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	2200      	movs	r2, #0
 800f60e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800f610:	68bb      	ldr	r3, [r7, #8]
 800f612:	f003 0304 	and.w	r3, r3, #4
 800f616:	2b00      	cmp	r3, #0
 800f618:	d020      	beq.n	800f65c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	f003 0304 	and.w	r3, r3, #4
 800f620:	2b00      	cmp	r3, #0
 800f622:	d01b      	beq.n	800f65c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	f06f 0204 	mvn.w	r2, #4
 800f62c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	2202      	movs	r2, #2
 800f632:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	699b      	ldr	r3, [r3, #24]
 800f63a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d003      	beq.n	800f64a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f642:	6878      	ldr	r0, [r7, #4]
 800f644:	f000 f9bc 	bl	800f9c0 <HAL_TIM_IC_CaptureCallback>
 800f648:	e005      	b.n	800f656 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f64a:	6878      	ldr	r0, [r7, #4]
 800f64c:	f000 f9ae 	bl	800f9ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f650:	6878      	ldr	r0, [r7, #4]
 800f652:	f000 f9bf 	bl	800f9d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	2200      	movs	r2, #0
 800f65a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800f65c:	68bb      	ldr	r3, [r7, #8]
 800f65e:	f003 0308 	and.w	r3, r3, #8
 800f662:	2b00      	cmp	r3, #0
 800f664:	d020      	beq.n	800f6a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	f003 0308 	and.w	r3, r3, #8
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	d01b      	beq.n	800f6a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	f06f 0208 	mvn.w	r2, #8
 800f678:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	2204      	movs	r2, #4
 800f67e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	69db      	ldr	r3, [r3, #28]
 800f686:	f003 0303 	and.w	r3, r3, #3
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d003      	beq.n	800f696 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f68e:	6878      	ldr	r0, [r7, #4]
 800f690:	f000 f996 	bl	800f9c0 <HAL_TIM_IC_CaptureCallback>
 800f694:	e005      	b.n	800f6a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f696:	6878      	ldr	r0, [r7, #4]
 800f698:	f000 f988 	bl	800f9ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f69c:	6878      	ldr	r0, [r7, #4]
 800f69e:	f000 f999 	bl	800f9d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	2200      	movs	r2, #0
 800f6a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800f6a8:	68bb      	ldr	r3, [r7, #8]
 800f6aa:	f003 0310 	and.w	r3, r3, #16
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d020      	beq.n	800f6f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800f6b2:	68fb      	ldr	r3, [r7, #12]
 800f6b4:	f003 0310 	and.w	r3, r3, #16
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d01b      	beq.n	800f6f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	f06f 0210 	mvn.w	r2, #16
 800f6c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	2208      	movs	r2, #8
 800f6ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	69db      	ldr	r3, [r3, #28]
 800f6d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d003      	beq.n	800f6e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f6da:	6878      	ldr	r0, [r7, #4]
 800f6dc:	f000 f970 	bl	800f9c0 <HAL_TIM_IC_CaptureCallback>
 800f6e0:	e005      	b.n	800f6ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f6e2:	6878      	ldr	r0, [r7, #4]
 800f6e4:	f000 f962 	bl	800f9ac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f6e8:	6878      	ldr	r0, [r7, #4]
 800f6ea:	f000 f973 	bl	800f9d4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	2200      	movs	r2, #0
 800f6f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f6f4:	68bb      	ldr	r3, [r7, #8]
 800f6f6:	f003 0301 	and.w	r3, r3, #1
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d00c      	beq.n	800f718 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f6fe:	68fb      	ldr	r3, [r7, #12]
 800f700:	f003 0301 	and.w	r3, r3, #1
 800f704:	2b00      	cmp	r3, #0
 800f706:	d007      	beq.n	800f718 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	681b      	ldr	r3, [r3, #0]
 800f70c:	f06f 0201 	mvn.w	r2, #1
 800f710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f712:	6878      	ldr	r0, [r7, #4]
 800f714:	f7f4 f8cc 	bl	80038b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f718:	68bb      	ldr	r3, [r7, #8]
 800f71a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d104      	bne.n	800f72c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f722:	68bb      	ldr	r3, [r7, #8]
 800f724:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d00c      	beq.n	800f746 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f72c:	68fb      	ldr	r3, [r7, #12]
 800f72e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f732:	2b00      	cmp	r3, #0
 800f734:	d007      	beq.n	800f746 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800f73e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f740:	6878      	ldr	r0, [r7, #4]
 800f742:	f000 fb31 	bl	800fda8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f746:	68bb      	ldr	r3, [r7, #8]
 800f748:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d00c      	beq.n	800f76a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f750:	68fb      	ldr	r3, [r7, #12]
 800f752:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f756:	2b00      	cmp	r3, #0
 800f758:	d007      	beq.n	800f76a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f762:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f764:	6878      	ldr	r0, [r7, #4]
 800f766:	f000 fb29 	bl	800fdbc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f76a:	68bb      	ldr	r3, [r7, #8]
 800f76c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f770:	2b00      	cmp	r3, #0
 800f772:	d00c      	beq.n	800f78e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f774:	68fb      	ldr	r3, [r7, #12]
 800f776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f77a:	2b00      	cmp	r3, #0
 800f77c:	d007      	beq.n	800f78e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f786:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f788:	6878      	ldr	r0, [r7, #4]
 800f78a:	f000 f92d 	bl	800f9e8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f78e:	68bb      	ldr	r3, [r7, #8]
 800f790:	f003 0320 	and.w	r3, r3, #32
 800f794:	2b00      	cmp	r3, #0
 800f796:	d00c      	beq.n	800f7b2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	f003 0320 	and.w	r3, r3, #32
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d007      	beq.n	800f7b2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	f06f 0220 	mvn.w	r2, #32
 800f7aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f7ac:	6878      	ldr	r0, [r7, #4]
 800f7ae:	f000 faf1 	bl	800fd94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f7b2:	bf00      	nop
 800f7b4:	3710      	adds	r7, #16
 800f7b6:	46bd      	mov	sp, r7
 800f7b8:	bd80      	pop	{r7, pc}
	...

0800f7bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f7bc:	b580      	push	{r7, lr}
 800f7be:	b084      	sub	sp, #16
 800f7c0:	af00      	add	r7, sp, #0
 800f7c2:	6078      	str	r0, [r7, #4]
 800f7c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f7c6:	2300      	movs	r3, #0
 800f7c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f7d0:	2b01      	cmp	r3, #1
 800f7d2:	d101      	bne.n	800f7d8 <HAL_TIM_ConfigClockSource+0x1c>
 800f7d4:	2302      	movs	r3, #2
 800f7d6:	e0dc      	b.n	800f992 <HAL_TIM_ConfigClockSource+0x1d6>
 800f7d8:	687b      	ldr	r3, [r7, #4]
 800f7da:	2201      	movs	r2, #1
 800f7dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	2202      	movs	r2, #2
 800f7e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	689b      	ldr	r3, [r3, #8]
 800f7ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f7f0:	68ba      	ldr	r2, [r7, #8]
 800f7f2:	4b6a      	ldr	r3, [pc, #424]	@ (800f99c <HAL_TIM_ConfigClockSource+0x1e0>)
 800f7f4:	4013      	ands	r3, r2
 800f7f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f7f8:	68bb      	ldr	r3, [r7, #8]
 800f7fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f7fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	681b      	ldr	r3, [r3, #0]
 800f804:	68ba      	ldr	r2, [r7, #8]
 800f806:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f808:	683b      	ldr	r3, [r7, #0]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	4a64      	ldr	r2, [pc, #400]	@ (800f9a0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f80e:	4293      	cmp	r3, r2
 800f810:	f000 80a9 	beq.w	800f966 <HAL_TIM_ConfigClockSource+0x1aa>
 800f814:	4a62      	ldr	r2, [pc, #392]	@ (800f9a0 <HAL_TIM_ConfigClockSource+0x1e4>)
 800f816:	4293      	cmp	r3, r2
 800f818:	f200 80ae 	bhi.w	800f978 <HAL_TIM_ConfigClockSource+0x1bc>
 800f81c:	4a61      	ldr	r2, [pc, #388]	@ (800f9a4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800f81e:	4293      	cmp	r3, r2
 800f820:	f000 80a1 	beq.w	800f966 <HAL_TIM_ConfigClockSource+0x1aa>
 800f824:	4a5f      	ldr	r2, [pc, #380]	@ (800f9a4 <HAL_TIM_ConfigClockSource+0x1e8>)
 800f826:	4293      	cmp	r3, r2
 800f828:	f200 80a6 	bhi.w	800f978 <HAL_TIM_ConfigClockSource+0x1bc>
 800f82c:	4a5e      	ldr	r2, [pc, #376]	@ (800f9a8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f82e:	4293      	cmp	r3, r2
 800f830:	f000 8099 	beq.w	800f966 <HAL_TIM_ConfigClockSource+0x1aa>
 800f834:	4a5c      	ldr	r2, [pc, #368]	@ (800f9a8 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f836:	4293      	cmp	r3, r2
 800f838:	f200 809e 	bhi.w	800f978 <HAL_TIM_ConfigClockSource+0x1bc>
 800f83c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f840:	f000 8091 	beq.w	800f966 <HAL_TIM_ConfigClockSource+0x1aa>
 800f844:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f848:	f200 8096 	bhi.w	800f978 <HAL_TIM_ConfigClockSource+0x1bc>
 800f84c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f850:	f000 8089 	beq.w	800f966 <HAL_TIM_ConfigClockSource+0x1aa>
 800f854:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f858:	f200 808e 	bhi.w	800f978 <HAL_TIM_ConfigClockSource+0x1bc>
 800f85c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f860:	d03e      	beq.n	800f8e0 <HAL_TIM_ConfigClockSource+0x124>
 800f862:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f866:	f200 8087 	bhi.w	800f978 <HAL_TIM_ConfigClockSource+0x1bc>
 800f86a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f86e:	f000 8086 	beq.w	800f97e <HAL_TIM_ConfigClockSource+0x1c2>
 800f872:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f876:	d87f      	bhi.n	800f978 <HAL_TIM_ConfigClockSource+0x1bc>
 800f878:	2b70      	cmp	r3, #112	@ 0x70
 800f87a:	d01a      	beq.n	800f8b2 <HAL_TIM_ConfigClockSource+0xf6>
 800f87c:	2b70      	cmp	r3, #112	@ 0x70
 800f87e:	d87b      	bhi.n	800f978 <HAL_TIM_ConfigClockSource+0x1bc>
 800f880:	2b60      	cmp	r3, #96	@ 0x60
 800f882:	d050      	beq.n	800f926 <HAL_TIM_ConfigClockSource+0x16a>
 800f884:	2b60      	cmp	r3, #96	@ 0x60
 800f886:	d877      	bhi.n	800f978 <HAL_TIM_ConfigClockSource+0x1bc>
 800f888:	2b50      	cmp	r3, #80	@ 0x50
 800f88a:	d03c      	beq.n	800f906 <HAL_TIM_ConfigClockSource+0x14a>
 800f88c:	2b50      	cmp	r3, #80	@ 0x50
 800f88e:	d873      	bhi.n	800f978 <HAL_TIM_ConfigClockSource+0x1bc>
 800f890:	2b40      	cmp	r3, #64	@ 0x40
 800f892:	d058      	beq.n	800f946 <HAL_TIM_ConfigClockSource+0x18a>
 800f894:	2b40      	cmp	r3, #64	@ 0x40
 800f896:	d86f      	bhi.n	800f978 <HAL_TIM_ConfigClockSource+0x1bc>
 800f898:	2b30      	cmp	r3, #48	@ 0x30
 800f89a:	d064      	beq.n	800f966 <HAL_TIM_ConfigClockSource+0x1aa>
 800f89c:	2b30      	cmp	r3, #48	@ 0x30
 800f89e:	d86b      	bhi.n	800f978 <HAL_TIM_ConfigClockSource+0x1bc>
 800f8a0:	2b20      	cmp	r3, #32
 800f8a2:	d060      	beq.n	800f966 <HAL_TIM_ConfigClockSource+0x1aa>
 800f8a4:	2b20      	cmp	r3, #32
 800f8a6:	d867      	bhi.n	800f978 <HAL_TIM_ConfigClockSource+0x1bc>
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d05c      	beq.n	800f966 <HAL_TIM_ConfigClockSource+0x1aa>
 800f8ac:	2b10      	cmp	r3, #16
 800f8ae:	d05a      	beq.n	800f966 <HAL_TIM_ConfigClockSource+0x1aa>
 800f8b0:	e062      	b.n	800f978 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f8b6:	683b      	ldr	r3, [r7, #0]
 800f8b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f8ba:	683b      	ldr	r3, [r7, #0]
 800f8bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f8be:	683b      	ldr	r3, [r7, #0]
 800f8c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f8c2:	f000 f9b9 	bl	800fc38 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	689b      	ldr	r3, [r3, #8]
 800f8cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f8ce:	68bb      	ldr	r3, [r7, #8]
 800f8d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f8d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	68ba      	ldr	r2, [r7, #8]
 800f8dc:	609a      	str	r2, [r3, #8]
      break;
 800f8de:	e04f      	b.n	800f980 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f8e4:	683b      	ldr	r3, [r7, #0]
 800f8e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f8e8:	683b      	ldr	r3, [r7, #0]
 800f8ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f8ec:	683b      	ldr	r3, [r7, #0]
 800f8ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f8f0:	f000 f9a2 	bl	800fc38 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	689a      	ldr	r2, [r3, #8]
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	681b      	ldr	r3, [r3, #0]
 800f8fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f902:	609a      	str	r2, [r3, #8]
      break;
 800f904:	e03c      	b.n	800f980 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f90a:	683b      	ldr	r3, [r7, #0]
 800f90c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f90e:	683b      	ldr	r3, [r7, #0]
 800f910:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f912:	461a      	mov	r2, r3
 800f914:	f000 f912 	bl	800fb3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f918:	687b      	ldr	r3, [r7, #4]
 800f91a:	681b      	ldr	r3, [r3, #0]
 800f91c:	2150      	movs	r1, #80	@ 0x50
 800f91e:	4618      	mov	r0, r3
 800f920:	f000 f96c 	bl	800fbfc <TIM_ITRx_SetConfig>
      break;
 800f924:	e02c      	b.n	800f980 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f92a:	683b      	ldr	r3, [r7, #0]
 800f92c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f92e:	683b      	ldr	r3, [r7, #0]
 800f930:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f932:	461a      	mov	r2, r3
 800f934:	f000 f931 	bl	800fb9a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	2160      	movs	r1, #96	@ 0x60
 800f93e:	4618      	mov	r0, r3
 800f940:	f000 f95c 	bl	800fbfc <TIM_ITRx_SetConfig>
      break;
 800f944:	e01c      	b.n	800f980 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f94a:	683b      	ldr	r3, [r7, #0]
 800f94c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f94e:	683b      	ldr	r3, [r7, #0]
 800f950:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f952:	461a      	mov	r2, r3
 800f954:	f000 f8f2 	bl	800fb3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	2140      	movs	r1, #64	@ 0x40
 800f95e:	4618      	mov	r0, r3
 800f960:	f000 f94c 	bl	800fbfc <TIM_ITRx_SetConfig>
      break;
 800f964:	e00c      	b.n	800f980 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	681a      	ldr	r2, [r3, #0]
 800f96a:	683b      	ldr	r3, [r7, #0]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	4619      	mov	r1, r3
 800f970:	4610      	mov	r0, r2
 800f972:	f000 f943 	bl	800fbfc <TIM_ITRx_SetConfig>
      break;
 800f976:	e003      	b.n	800f980 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800f978:	2301      	movs	r3, #1
 800f97a:	73fb      	strb	r3, [r7, #15]
      break;
 800f97c:	e000      	b.n	800f980 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800f97e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	2201      	movs	r2, #1
 800f984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	2200      	movs	r2, #0
 800f98c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f990:	7bfb      	ldrb	r3, [r7, #15]
}
 800f992:	4618      	mov	r0, r3
 800f994:	3710      	adds	r7, #16
 800f996:	46bd      	mov	sp, r7
 800f998:	bd80      	pop	{r7, pc}
 800f99a:	bf00      	nop
 800f99c:	ffceff88 	.word	0xffceff88
 800f9a0:	00100040 	.word	0x00100040
 800f9a4:	00100030 	.word	0x00100030
 800f9a8:	00100020 	.word	0x00100020

0800f9ac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f9ac:	b480      	push	{r7}
 800f9ae:	b083      	sub	sp, #12
 800f9b0:	af00      	add	r7, sp, #0
 800f9b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f9b4:	bf00      	nop
 800f9b6:	370c      	adds	r7, #12
 800f9b8:	46bd      	mov	sp, r7
 800f9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9be:	4770      	bx	lr

0800f9c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f9c0:	b480      	push	{r7}
 800f9c2:	b083      	sub	sp, #12
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f9c8:	bf00      	nop
 800f9ca:	370c      	adds	r7, #12
 800f9cc:	46bd      	mov	sp, r7
 800f9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d2:	4770      	bx	lr

0800f9d4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f9d4:	b480      	push	{r7}
 800f9d6:	b083      	sub	sp, #12
 800f9d8:	af00      	add	r7, sp, #0
 800f9da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f9dc:	bf00      	nop
 800f9de:	370c      	adds	r7, #12
 800f9e0:	46bd      	mov	sp, r7
 800f9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9e6:	4770      	bx	lr

0800f9e8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f9e8:	b480      	push	{r7}
 800f9ea:	b083      	sub	sp, #12
 800f9ec:	af00      	add	r7, sp, #0
 800f9ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f9f0:	bf00      	nop
 800f9f2:	370c      	adds	r7, #12
 800f9f4:	46bd      	mov	sp, r7
 800f9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9fa:	4770      	bx	lr

0800f9fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f9fc:	b480      	push	{r7}
 800f9fe:	b085      	sub	sp, #20
 800fa00:	af00      	add	r7, sp, #0
 800fa02:	6078      	str	r0, [r7, #4]
 800fa04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	4a43      	ldr	r2, [pc, #268]	@ (800fb1c <TIM_Base_SetConfig+0x120>)
 800fa10:	4293      	cmp	r3, r2
 800fa12:	d013      	beq.n	800fa3c <TIM_Base_SetConfig+0x40>
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa1a:	d00f      	beq.n	800fa3c <TIM_Base_SetConfig+0x40>
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	4a40      	ldr	r2, [pc, #256]	@ (800fb20 <TIM_Base_SetConfig+0x124>)
 800fa20:	4293      	cmp	r3, r2
 800fa22:	d00b      	beq.n	800fa3c <TIM_Base_SetConfig+0x40>
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	4a3f      	ldr	r2, [pc, #252]	@ (800fb24 <TIM_Base_SetConfig+0x128>)
 800fa28:	4293      	cmp	r3, r2
 800fa2a:	d007      	beq.n	800fa3c <TIM_Base_SetConfig+0x40>
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	4a3e      	ldr	r2, [pc, #248]	@ (800fb28 <TIM_Base_SetConfig+0x12c>)
 800fa30:	4293      	cmp	r3, r2
 800fa32:	d003      	beq.n	800fa3c <TIM_Base_SetConfig+0x40>
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	4a3d      	ldr	r2, [pc, #244]	@ (800fb2c <TIM_Base_SetConfig+0x130>)
 800fa38:	4293      	cmp	r3, r2
 800fa3a:	d108      	bne.n	800fa4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fa42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800fa44:	683b      	ldr	r3, [r7, #0]
 800fa46:	685b      	ldr	r3, [r3, #4]
 800fa48:	68fa      	ldr	r2, [r7, #12]
 800fa4a:	4313      	orrs	r3, r2
 800fa4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	4a32      	ldr	r2, [pc, #200]	@ (800fb1c <TIM_Base_SetConfig+0x120>)
 800fa52:	4293      	cmp	r3, r2
 800fa54:	d01f      	beq.n	800fa96 <TIM_Base_SetConfig+0x9a>
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa5c:	d01b      	beq.n	800fa96 <TIM_Base_SetConfig+0x9a>
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	4a2f      	ldr	r2, [pc, #188]	@ (800fb20 <TIM_Base_SetConfig+0x124>)
 800fa62:	4293      	cmp	r3, r2
 800fa64:	d017      	beq.n	800fa96 <TIM_Base_SetConfig+0x9a>
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	4a2e      	ldr	r2, [pc, #184]	@ (800fb24 <TIM_Base_SetConfig+0x128>)
 800fa6a:	4293      	cmp	r3, r2
 800fa6c:	d013      	beq.n	800fa96 <TIM_Base_SetConfig+0x9a>
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	4a2d      	ldr	r2, [pc, #180]	@ (800fb28 <TIM_Base_SetConfig+0x12c>)
 800fa72:	4293      	cmp	r3, r2
 800fa74:	d00f      	beq.n	800fa96 <TIM_Base_SetConfig+0x9a>
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	4a2c      	ldr	r2, [pc, #176]	@ (800fb2c <TIM_Base_SetConfig+0x130>)
 800fa7a:	4293      	cmp	r3, r2
 800fa7c:	d00b      	beq.n	800fa96 <TIM_Base_SetConfig+0x9a>
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	4a2b      	ldr	r2, [pc, #172]	@ (800fb30 <TIM_Base_SetConfig+0x134>)
 800fa82:	4293      	cmp	r3, r2
 800fa84:	d007      	beq.n	800fa96 <TIM_Base_SetConfig+0x9a>
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	4a2a      	ldr	r2, [pc, #168]	@ (800fb34 <TIM_Base_SetConfig+0x138>)
 800fa8a:	4293      	cmp	r3, r2
 800fa8c:	d003      	beq.n	800fa96 <TIM_Base_SetConfig+0x9a>
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	4a29      	ldr	r2, [pc, #164]	@ (800fb38 <TIM_Base_SetConfig+0x13c>)
 800fa92:	4293      	cmp	r3, r2
 800fa94:	d108      	bne.n	800faa8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800fa9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fa9e:	683b      	ldr	r3, [r7, #0]
 800faa0:	68db      	ldr	r3, [r3, #12]
 800faa2:	68fa      	ldr	r2, [r7, #12]
 800faa4:	4313      	orrs	r3, r2
 800faa6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800faae:	683b      	ldr	r3, [r7, #0]
 800fab0:	695b      	ldr	r3, [r3, #20]
 800fab2:	4313      	orrs	r3, r2
 800fab4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fab6:	683b      	ldr	r3, [r7, #0]
 800fab8:	689a      	ldr	r2, [r3, #8]
 800faba:	687b      	ldr	r3, [r7, #4]
 800fabc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fabe:	683b      	ldr	r3, [r7, #0]
 800fac0:	681a      	ldr	r2, [r3, #0]
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	4a14      	ldr	r2, [pc, #80]	@ (800fb1c <TIM_Base_SetConfig+0x120>)
 800faca:	4293      	cmp	r3, r2
 800facc:	d00f      	beq.n	800faee <TIM_Base_SetConfig+0xf2>
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	4a16      	ldr	r2, [pc, #88]	@ (800fb2c <TIM_Base_SetConfig+0x130>)
 800fad2:	4293      	cmp	r3, r2
 800fad4:	d00b      	beq.n	800faee <TIM_Base_SetConfig+0xf2>
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	4a15      	ldr	r2, [pc, #84]	@ (800fb30 <TIM_Base_SetConfig+0x134>)
 800fada:	4293      	cmp	r3, r2
 800fadc:	d007      	beq.n	800faee <TIM_Base_SetConfig+0xf2>
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	4a14      	ldr	r2, [pc, #80]	@ (800fb34 <TIM_Base_SetConfig+0x138>)
 800fae2:	4293      	cmp	r3, r2
 800fae4:	d003      	beq.n	800faee <TIM_Base_SetConfig+0xf2>
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	4a13      	ldr	r2, [pc, #76]	@ (800fb38 <TIM_Base_SetConfig+0x13c>)
 800faea:	4293      	cmp	r3, r2
 800faec:	d103      	bne.n	800faf6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800faee:	683b      	ldr	r3, [r7, #0]
 800faf0:	691a      	ldr	r2, [r3, #16]
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	f043 0204 	orr.w	r2, r3, #4
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	2201      	movs	r2, #1
 800fb06:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	68fa      	ldr	r2, [r7, #12]
 800fb0c:	601a      	str	r2, [r3, #0]
}
 800fb0e:	bf00      	nop
 800fb10:	3714      	adds	r7, #20
 800fb12:	46bd      	mov	sp, r7
 800fb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb18:	4770      	bx	lr
 800fb1a:	bf00      	nop
 800fb1c:	40010000 	.word	0x40010000
 800fb20:	40000400 	.word	0x40000400
 800fb24:	40000800 	.word	0x40000800
 800fb28:	40000c00 	.word	0x40000c00
 800fb2c:	40010400 	.word	0x40010400
 800fb30:	40014000 	.word	0x40014000
 800fb34:	40014400 	.word	0x40014400
 800fb38:	40014800 	.word	0x40014800

0800fb3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fb3c:	b480      	push	{r7}
 800fb3e:	b087      	sub	sp, #28
 800fb40:	af00      	add	r7, sp, #0
 800fb42:	60f8      	str	r0, [r7, #12]
 800fb44:	60b9      	str	r1, [r7, #8]
 800fb46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	6a1b      	ldr	r3, [r3, #32]
 800fb4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	6a1b      	ldr	r3, [r3, #32]
 800fb52:	f023 0201 	bic.w	r2, r3, #1
 800fb56:	68fb      	ldr	r3, [r7, #12]
 800fb58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	699b      	ldr	r3, [r3, #24]
 800fb5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fb60:	693b      	ldr	r3, [r7, #16]
 800fb62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800fb66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	011b      	lsls	r3, r3, #4
 800fb6c:	693a      	ldr	r2, [r7, #16]
 800fb6e:	4313      	orrs	r3, r2
 800fb70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fb72:	697b      	ldr	r3, [r7, #20]
 800fb74:	f023 030a 	bic.w	r3, r3, #10
 800fb78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800fb7a:	697a      	ldr	r2, [r7, #20]
 800fb7c:	68bb      	ldr	r3, [r7, #8]
 800fb7e:	4313      	orrs	r3, r2
 800fb80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	693a      	ldr	r2, [r7, #16]
 800fb86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	697a      	ldr	r2, [r7, #20]
 800fb8c:	621a      	str	r2, [r3, #32]
}
 800fb8e:	bf00      	nop
 800fb90:	371c      	adds	r7, #28
 800fb92:	46bd      	mov	sp, r7
 800fb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb98:	4770      	bx	lr

0800fb9a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fb9a:	b480      	push	{r7}
 800fb9c:	b087      	sub	sp, #28
 800fb9e:	af00      	add	r7, sp, #0
 800fba0:	60f8      	str	r0, [r7, #12]
 800fba2:	60b9      	str	r1, [r7, #8]
 800fba4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	6a1b      	ldr	r3, [r3, #32]
 800fbaa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	6a1b      	ldr	r3, [r3, #32]
 800fbb0:	f023 0210 	bic.w	r2, r3, #16
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fbb8:	68fb      	ldr	r3, [r7, #12]
 800fbba:	699b      	ldr	r3, [r3, #24]
 800fbbc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fbbe:	693b      	ldr	r3, [r7, #16]
 800fbc0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800fbc4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	031b      	lsls	r3, r3, #12
 800fbca:	693a      	ldr	r2, [r7, #16]
 800fbcc:	4313      	orrs	r3, r2
 800fbce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fbd0:	697b      	ldr	r3, [r7, #20]
 800fbd2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800fbd6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800fbd8:	68bb      	ldr	r3, [r7, #8]
 800fbda:	011b      	lsls	r3, r3, #4
 800fbdc:	697a      	ldr	r2, [r7, #20]
 800fbde:	4313      	orrs	r3, r2
 800fbe0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fbe2:	68fb      	ldr	r3, [r7, #12]
 800fbe4:	693a      	ldr	r2, [r7, #16]
 800fbe6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fbe8:	68fb      	ldr	r3, [r7, #12]
 800fbea:	697a      	ldr	r2, [r7, #20]
 800fbec:	621a      	str	r2, [r3, #32]
}
 800fbee:	bf00      	nop
 800fbf0:	371c      	adds	r7, #28
 800fbf2:	46bd      	mov	sp, r7
 800fbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbf8:	4770      	bx	lr
	...

0800fbfc <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800fbfc:	b480      	push	{r7}
 800fbfe:	b085      	sub	sp, #20
 800fc00:	af00      	add	r7, sp, #0
 800fc02:	6078      	str	r0, [r7, #4]
 800fc04:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	689b      	ldr	r3, [r3, #8]
 800fc0a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800fc0c:	68fa      	ldr	r2, [r7, #12]
 800fc0e:	4b09      	ldr	r3, [pc, #36]	@ (800fc34 <TIM_ITRx_SetConfig+0x38>)
 800fc10:	4013      	ands	r3, r2
 800fc12:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fc14:	683a      	ldr	r2, [r7, #0]
 800fc16:	68fb      	ldr	r3, [r7, #12]
 800fc18:	4313      	orrs	r3, r2
 800fc1a:	f043 0307 	orr.w	r3, r3, #7
 800fc1e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	68fa      	ldr	r2, [r7, #12]
 800fc24:	609a      	str	r2, [r3, #8]
}
 800fc26:	bf00      	nop
 800fc28:	3714      	adds	r7, #20
 800fc2a:	46bd      	mov	sp, r7
 800fc2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc30:	4770      	bx	lr
 800fc32:	bf00      	nop
 800fc34:	ffcfff8f 	.word	0xffcfff8f

0800fc38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fc38:	b480      	push	{r7}
 800fc3a:	b087      	sub	sp, #28
 800fc3c:	af00      	add	r7, sp, #0
 800fc3e:	60f8      	str	r0, [r7, #12]
 800fc40:	60b9      	str	r1, [r7, #8]
 800fc42:	607a      	str	r2, [r7, #4]
 800fc44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	689b      	ldr	r3, [r3, #8]
 800fc4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fc4c:	697b      	ldr	r3, [r7, #20]
 800fc4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800fc52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fc54:	683b      	ldr	r3, [r7, #0]
 800fc56:	021a      	lsls	r2, r3, #8
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	431a      	orrs	r2, r3
 800fc5c:	68bb      	ldr	r3, [r7, #8]
 800fc5e:	4313      	orrs	r3, r2
 800fc60:	697a      	ldr	r2, [r7, #20]
 800fc62:	4313      	orrs	r3, r2
 800fc64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fc66:	68fb      	ldr	r3, [r7, #12]
 800fc68:	697a      	ldr	r2, [r7, #20]
 800fc6a:	609a      	str	r2, [r3, #8]
}
 800fc6c:	bf00      	nop
 800fc6e:	371c      	adds	r7, #28
 800fc70:	46bd      	mov	sp, r7
 800fc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc76:	4770      	bx	lr

0800fc78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fc78:	b480      	push	{r7}
 800fc7a:	b085      	sub	sp, #20
 800fc7c:	af00      	add	r7, sp, #0
 800fc7e:	6078      	str	r0, [r7, #4]
 800fc80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fc88:	2b01      	cmp	r3, #1
 800fc8a:	d101      	bne.n	800fc90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fc8c:	2302      	movs	r3, #2
 800fc8e:	e06d      	b.n	800fd6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	2201      	movs	r2, #1
 800fc94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	2202      	movs	r2, #2
 800fc9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	685b      	ldr	r3, [r3, #4]
 800fca6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	681b      	ldr	r3, [r3, #0]
 800fcac:	689b      	ldr	r3, [r3, #8]
 800fcae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	681b      	ldr	r3, [r3, #0]
 800fcb4:	4a30      	ldr	r2, [pc, #192]	@ (800fd78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fcb6:	4293      	cmp	r3, r2
 800fcb8:	d004      	beq.n	800fcc4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	681b      	ldr	r3, [r3, #0]
 800fcbe:	4a2f      	ldr	r2, [pc, #188]	@ (800fd7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fcc0:	4293      	cmp	r3, r2
 800fcc2:	d108      	bne.n	800fcd6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800fcca:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fccc:	683b      	ldr	r3, [r7, #0]
 800fcce:	685b      	ldr	r3, [r3, #4]
 800fcd0:	68fa      	ldr	r2, [r7, #12]
 800fcd2:	4313      	orrs	r3, r2
 800fcd4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fcd6:	68fb      	ldr	r3, [r7, #12]
 800fcd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fcdc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fcde:	683b      	ldr	r3, [r7, #0]
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	68fa      	ldr	r2, [r7, #12]
 800fce4:	4313      	orrs	r3, r2
 800fce6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	68fa      	ldr	r2, [r7, #12]
 800fcee:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	681b      	ldr	r3, [r3, #0]
 800fcf4:	4a20      	ldr	r2, [pc, #128]	@ (800fd78 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fcf6:	4293      	cmp	r3, r2
 800fcf8:	d022      	beq.n	800fd40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fd02:	d01d      	beq.n	800fd40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	4a1d      	ldr	r2, [pc, #116]	@ (800fd80 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800fd0a:	4293      	cmp	r3, r2
 800fd0c:	d018      	beq.n	800fd40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	681b      	ldr	r3, [r3, #0]
 800fd12:	4a1c      	ldr	r2, [pc, #112]	@ (800fd84 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800fd14:	4293      	cmp	r3, r2
 800fd16:	d013      	beq.n	800fd40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	681b      	ldr	r3, [r3, #0]
 800fd1c:	4a1a      	ldr	r2, [pc, #104]	@ (800fd88 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fd1e:	4293      	cmp	r3, r2
 800fd20:	d00e      	beq.n	800fd40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	4a15      	ldr	r2, [pc, #84]	@ (800fd7c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fd28:	4293      	cmp	r3, r2
 800fd2a:	d009      	beq.n	800fd40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	681b      	ldr	r3, [r3, #0]
 800fd30:	4a16      	ldr	r2, [pc, #88]	@ (800fd8c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fd32:	4293      	cmp	r3, r2
 800fd34:	d004      	beq.n	800fd40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	681b      	ldr	r3, [r3, #0]
 800fd3a:	4a15      	ldr	r2, [pc, #84]	@ (800fd90 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fd3c:	4293      	cmp	r3, r2
 800fd3e:	d10c      	bne.n	800fd5a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fd40:	68bb      	ldr	r3, [r7, #8]
 800fd42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fd46:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fd48:	683b      	ldr	r3, [r7, #0]
 800fd4a:	689b      	ldr	r3, [r3, #8]
 800fd4c:	68ba      	ldr	r2, [r7, #8]
 800fd4e:	4313      	orrs	r3, r2
 800fd50:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	681b      	ldr	r3, [r3, #0]
 800fd56:	68ba      	ldr	r2, [r7, #8]
 800fd58:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	2201      	movs	r2, #1
 800fd5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	2200      	movs	r2, #0
 800fd66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fd6a:	2300      	movs	r3, #0
}
 800fd6c:	4618      	mov	r0, r3
 800fd6e:	3714      	adds	r7, #20
 800fd70:	46bd      	mov	sp, r7
 800fd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd76:	4770      	bx	lr
 800fd78:	40010000 	.word	0x40010000
 800fd7c:	40010400 	.word	0x40010400
 800fd80:	40000400 	.word	0x40000400
 800fd84:	40000800 	.word	0x40000800
 800fd88:	40000c00 	.word	0x40000c00
 800fd8c:	40001800 	.word	0x40001800
 800fd90:	40014000 	.word	0x40014000

0800fd94 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fd94:	b480      	push	{r7}
 800fd96:	b083      	sub	sp, #12
 800fd98:	af00      	add	r7, sp, #0
 800fd9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fd9c:	bf00      	nop
 800fd9e:	370c      	adds	r7, #12
 800fda0:	46bd      	mov	sp, r7
 800fda2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fda6:	4770      	bx	lr

0800fda8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fda8:	b480      	push	{r7}
 800fdaa:	b083      	sub	sp, #12
 800fdac:	af00      	add	r7, sp, #0
 800fdae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fdb0:	bf00      	nop
 800fdb2:	370c      	adds	r7, #12
 800fdb4:	46bd      	mov	sp, r7
 800fdb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdba:	4770      	bx	lr

0800fdbc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fdbc:	b480      	push	{r7}
 800fdbe:	b083      	sub	sp, #12
 800fdc0:	af00      	add	r7, sp, #0
 800fdc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fdc4:	bf00      	nop
 800fdc6:	370c      	adds	r7, #12
 800fdc8:	46bd      	mov	sp, r7
 800fdca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdce:	4770      	bx	lr

0800fdd0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800fdd0:	b084      	sub	sp, #16
 800fdd2:	b580      	push	{r7, lr}
 800fdd4:	b084      	sub	sp, #16
 800fdd6:	af00      	add	r7, sp, #0
 800fdd8:	6078      	str	r0, [r7, #4]
 800fdda:	f107 001c 	add.w	r0, r7, #28
 800fdde:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800fde2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800fde6:	2b01      	cmp	r3, #1
 800fde8:	d121      	bne.n	800fe2e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdee:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800fdf2:	687b      	ldr	r3, [r7, #4]
 800fdf4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	68da      	ldr	r2, [r3, #12]
 800fdfa:	4b2c      	ldr	r3, [pc, #176]	@ (800feac <USB_CoreInit+0xdc>)
 800fdfc:	4013      	ands	r3, r2
 800fdfe:	687a      	ldr	r2, [r7, #4]
 800fe00:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	68db      	ldr	r3, [r3, #12]
 800fe06:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800fe0e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800fe12:	2b01      	cmp	r3, #1
 800fe14:	d105      	bne.n	800fe22 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	68db      	ldr	r3, [r3, #12]
 800fe1a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800fe22:	6878      	ldr	r0, [r7, #4]
 800fe24:	f000 faaa 	bl	801037c <USB_CoreReset>
 800fe28:	4603      	mov	r3, r0
 800fe2a:	73fb      	strb	r3, [r7, #15]
 800fe2c:	e01b      	b.n	800fe66 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	68db      	ldr	r3, [r3, #12]
 800fe32:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800fe3a:	6878      	ldr	r0, [r7, #4]
 800fe3c:	f000 fa9e 	bl	801037c <USB_CoreReset>
 800fe40:	4603      	mov	r3, r0
 800fe42:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800fe44:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d106      	bne.n	800fe5a <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe50:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	639a      	str	r2, [r3, #56]	@ 0x38
 800fe58:	e005      	b.n	800fe66 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe5e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800fe66:	7fbb      	ldrb	r3, [r7, #30]
 800fe68:	2b01      	cmp	r3, #1
 800fe6a:	d116      	bne.n	800fe9a <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fe70:	b29a      	uxth	r2, r3
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800fe7a:	4b0d      	ldr	r3, [pc, #52]	@ (800feb0 <USB_CoreInit+0xe0>)
 800fe7c:	4313      	orrs	r3, r2
 800fe7e:	687a      	ldr	r2, [r7, #4]
 800fe80:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	689b      	ldr	r3, [r3, #8]
 800fe86:	f043 0206 	orr.w	r2, r3, #6
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	689b      	ldr	r3, [r3, #8]
 800fe92:	f043 0220 	orr.w	r2, r3, #32
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800fe9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe9c:	4618      	mov	r0, r3
 800fe9e:	3710      	adds	r7, #16
 800fea0:	46bd      	mov	sp, r7
 800fea2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800fea6:	b004      	add	sp, #16
 800fea8:	4770      	bx	lr
 800feaa:	bf00      	nop
 800feac:	ffbdffbf 	.word	0xffbdffbf
 800feb0:	03ee0000 	.word	0x03ee0000

0800feb4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800feb4:	b480      	push	{r7}
 800feb6:	b083      	sub	sp, #12
 800feb8:	af00      	add	r7, sp, #0
 800feba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	689b      	ldr	r3, [r3, #8]
 800fec0:	f023 0201 	bic.w	r2, r3, #1
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800fec8:	2300      	movs	r3, #0
}
 800feca:	4618      	mov	r0, r3
 800fecc:	370c      	adds	r7, #12
 800fece:	46bd      	mov	sp, r7
 800fed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fed4:	4770      	bx	lr

0800fed6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800fed6:	b580      	push	{r7, lr}
 800fed8:	b084      	sub	sp, #16
 800feda:	af00      	add	r7, sp, #0
 800fedc:	6078      	str	r0, [r7, #4]
 800fede:	460b      	mov	r3, r1
 800fee0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800fee2:	2300      	movs	r3, #0
 800fee4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	68db      	ldr	r3, [r3, #12]
 800feea:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800fef2:	78fb      	ldrb	r3, [r7, #3]
 800fef4:	2b01      	cmp	r3, #1
 800fef6:	d115      	bne.n	800ff24 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	68db      	ldr	r3, [r3, #12]
 800fefc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ff04:	200a      	movs	r0, #10
 800ff06:	f7f4 fe6d 	bl	8004be4 <HAL_Delay>
      ms += 10U;
 800ff0a:	68fb      	ldr	r3, [r7, #12]
 800ff0c:	330a      	adds	r3, #10
 800ff0e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ff10:	6878      	ldr	r0, [r7, #4]
 800ff12:	f000 fa25 	bl	8010360 <USB_GetMode>
 800ff16:	4603      	mov	r3, r0
 800ff18:	2b01      	cmp	r3, #1
 800ff1a:	d01e      	beq.n	800ff5a <USB_SetCurrentMode+0x84>
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	2bc7      	cmp	r3, #199	@ 0xc7
 800ff20:	d9f0      	bls.n	800ff04 <USB_SetCurrentMode+0x2e>
 800ff22:	e01a      	b.n	800ff5a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ff24:	78fb      	ldrb	r3, [r7, #3]
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d115      	bne.n	800ff56 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	68db      	ldr	r3, [r3, #12]
 800ff2e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ff32:	687b      	ldr	r3, [r7, #4]
 800ff34:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ff36:	200a      	movs	r0, #10
 800ff38:	f7f4 fe54 	bl	8004be4 <HAL_Delay>
      ms += 10U;
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	330a      	adds	r3, #10
 800ff40:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ff42:	6878      	ldr	r0, [r7, #4]
 800ff44:	f000 fa0c 	bl	8010360 <USB_GetMode>
 800ff48:	4603      	mov	r3, r0
 800ff4a:	2b00      	cmp	r3, #0
 800ff4c:	d005      	beq.n	800ff5a <USB_SetCurrentMode+0x84>
 800ff4e:	68fb      	ldr	r3, [r7, #12]
 800ff50:	2bc7      	cmp	r3, #199	@ 0xc7
 800ff52:	d9f0      	bls.n	800ff36 <USB_SetCurrentMode+0x60>
 800ff54:	e001      	b.n	800ff5a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ff56:	2301      	movs	r3, #1
 800ff58:	e005      	b.n	800ff66 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	2bc8      	cmp	r3, #200	@ 0xc8
 800ff5e:	d101      	bne.n	800ff64 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800ff60:	2301      	movs	r3, #1
 800ff62:	e000      	b.n	800ff66 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800ff64:	2300      	movs	r3, #0
}
 800ff66:	4618      	mov	r0, r3
 800ff68:	3710      	adds	r7, #16
 800ff6a:	46bd      	mov	sp, r7
 800ff6c:	bd80      	pop	{r7, pc}
	...

0800ff70 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ff70:	b084      	sub	sp, #16
 800ff72:	b580      	push	{r7, lr}
 800ff74:	b086      	sub	sp, #24
 800ff76:	af00      	add	r7, sp, #0
 800ff78:	6078      	str	r0, [r7, #4]
 800ff7a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800ff7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ff82:	2300      	movs	r3, #0
 800ff84:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ff86:	687b      	ldr	r3, [r7, #4]
 800ff88:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	613b      	str	r3, [r7, #16]
 800ff8e:	e009      	b.n	800ffa4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800ff90:	687a      	ldr	r2, [r7, #4]
 800ff92:	693b      	ldr	r3, [r7, #16]
 800ff94:	3340      	adds	r3, #64	@ 0x40
 800ff96:	009b      	lsls	r3, r3, #2
 800ff98:	4413      	add	r3, r2
 800ff9a:	2200      	movs	r2, #0
 800ff9c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800ff9e:	693b      	ldr	r3, [r7, #16]
 800ffa0:	3301      	adds	r3, #1
 800ffa2:	613b      	str	r3, [r7, #16]
 800ffa4:	693b      	ldr	r3, [r7, #16]
 800ffa6:	2b0e      	cmp	r3, #14
 800ffa8:	d9f2      	bls.n	800ff90 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800ffaa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d11c      	bne.n	800ffec <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ffb2:	68fb      	ldr	r3, [r7, #12]
 800ffb4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ffb8:	685b      	ldr	r3, [r3, #4]
 800ffba:	68fa      	ldr	r2, [r7, #12]
 800ffbc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ffc0:	f043 0302 	orr.w	r3, r3, #2
 800ffc4:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ffca:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800ffce:	687b      	ldr	r3, [r7, #4]
 800ffd0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	681b      	ldr	r3, [r3, #0]
 800ffd6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800ffda:	687b      	ldr	r3, [r7, #4]
 800ffdc:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800ffde:	687b      	ldr	r3, [r7, #4]
 800ffe0:	681b      	ldr	r3, [r3, #0]
 800ffe2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	601a      	str	r2, [r3, #0]
 800ffea:	e005      	b.n	800fff8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fff0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800fff8:	68fb      	ldr	r3, [r7, #12]
 800fffa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800fffe:	461a      	mov	r2, r3
 8010000:	2300      	movs	r3, #0
 8010002:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010004:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8010008:	2b01      	cmp	r3, #1
 801000a:	d10d      	bne.n	8010028 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 801000c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010010:	2b00      	cmp	r3, #0
 8010012:	d104      	bne.n	801001e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8010014:	2100      	movs	r1, #0
 8010016:	6878      	ldr	r0, [r7, #4]
 8010018:	f000 f968 	bl	80102ec <USB_SetDevSpeed>
 801001c:	e008      	b.n	8010030 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 801001e:	2101      	movs	r1, #1
 8010020:	6878      	ldr	r0, [r7, #4]
 8010022:	f000 f963 	bl	80102ec <USB_SetDevSpeed>
 8010026:	e003      	b.n	8010030 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8010028:	2103      	movs	r1, #3
 801002a:	6878      	ldr	r0, [r7, #4]
 801002c:	f000 f95e 	bl	80102ec <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8010030:	2110      	movs	r1, #16
 8010032:	6878      	ldr	r0, [r7, #4]
 8010034:	f000 f8fa 	bl	801022c <USB_FlushTxFifo>
 8010038:	4603      	mov	r3, r0
 801003a:	2b00      	cmp	r3, #0
 801003c:	d001      	beq.n	8010042 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 801003e:	2301      	movs	r3, #1
 8010040:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8010042:	6878      	ldr	r0, [r7, #4]
 8010044:	f000 f924 	bl	8010290 <USB_FlushRxFifo>
 8010048:	4603      	mov	r3, r0
 801004a:	2b00      	cmp	r3, #0
 801004c:	d001      	beq.n	8010052 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 801004e:	2301      	movs	r3, #1
 8010050:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010058:	461a      	mov	r2, r3
 801005a:	2300      	movs	r3, #0
 801005c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 801005e:	68fb      	ldr	r3, [r7, #12]
 8010060:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010064:	461a      	mov	r2, r3
 8010066:	2300      	movs	r3, #0
 8010068:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 801006a:	68fb      	ldr	r3, [r7, #12]
 801006c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010070:	461a      	mov	r2, r3
 8010072:	2300      	movs	r3, #0
 8010074:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010076:	2300      	movs	r3, #0
 8010078:	613b      	str	r3, [r7, #16]
 801007a:	e043      	b.n	8010104 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801007c:	693b      	ldr	r3, [r7, #16]
 801007e:	015a      	lsls	r2, r3, #5
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	4413      	add	r3, r2
 8010084:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801008e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010092:	d118      	bne.n	80100c6 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8010094:	693b      	ldr	r3, [r7, #16]
 8010096:	2b00      	cmp	r3, #0
 8010098:	d10a      	bne.n	80100b0 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 801009a:	693b      	ldr	r3, [r7, #16]
 801009c:	015a      	lsls	r2, r3, #5
 801009e:	68fb      	ldr	r3, [r7, #12]
 80100a0:	4413      	add	r3, r2
 80100a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80100a6:	461a      	mov	r2, r3
 80100a8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80100ac:	6013      	str	r3, [r2, #0]
 80100ae:	e013      	b.n	80100d8 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80100b0:	693b      	ldr	r3, [r7, #16]
 80100b2:	015a      	lsls	r2, r3, #5
 80100b4:	68fb      	ldr	r3, [r7, #12]
 80100b6:	4413      	add	r3, r2
 80100b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80100bc:	461a      	mov	r2, r3
 80100be:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80100c2:	6013      	str	r3, [r2, #0]
 80100c4:	e008      	b.n	80100d8 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80100c6:	693b      	ldr	r3, [r7, #16]
 80100c8:	015a      	lsls	r2, r3, #5
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	4413      	add	r3, r2
 80100ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80100d2:	461a      	mov	r2, r3
 80100d4:	2300      	movs	r3, #0
 80100d6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80100d8:	693b      	ldr	r3, [r7, #16]
 80100da:	015a      	lsls	r2, r3, #5
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	4413      	add	r3, r2
 80100e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80100e4:	461a      	mov	r2, r3
 80100e6:	2300      	movs	r3, #0
 80100e8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80100ea:	693b      	ldr	r3, [r7, #16]
 80100ec:	015a      	lsls	r2, r3, #5
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	4413      	add	r3, r2
 80100f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80100f6:	461a      	mov	r2, r3
 80100f8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80100fc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80100fe:	693b      	ldr	r3, [r7, #16]
 8010100:	3301      	adds	r3, #1
 8010102:	613b      	str	r3, [r7, #16]
 8010104:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8010108:	461a      	mov	r2, r3
 801010a:	693b      	ldr	r3, [r7, #16]
 801010c:	4293      	cmp	r3, r2
 801010e:	d3b5      	bcc.n	801007c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010110:	2300      	movs	r3, #0
 8010112:	613b      	str	r3, [r7, #16]
 8010114:	e043      	b.n	801019e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010116:	693b      	ldr	r3, [r7, #16]
 8010118:	015a      	lsls	r2, r3, #5
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	4413      	add	r3, r2
 801011e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010122:	681b      	ldr	r3, [r3, #0]
 8010124:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010128:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801012c:	d118      	bne.n	8010160 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 801012e:	693b      	ldr	r3, [r7, #16]
 8010130:	2b00      	cmp	r3, #0
 8010132:	d10a      	bne.n	801014a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8010134:	693b      	ldr	r3, [r7, #16]
 8010136:	015a      	lsls	r2, r3, #5
 8010138:	68fb      	ldr	r3, [r7, #12]
 801013a:	4413      	add	r3, r2
 801013c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010140:	461a      	mov	r2, r3
 8010142:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8010146:	6013      	str	r3, [r2, #0]
 8010148:	e013      	b.n	8010172 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 801014a:	693b      	ldr	r3, [r7, #16]
 801014c:	015a      	lsls	r2, r3, #5
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	4413      	add	r3, r2
 8010152:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010156:	461a      	mov	r2, r3
 8010158:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 801015c:	6013      	str	r3, [r2, #0]
 801015e:	e008      	b.n	8010172 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8010160:	693b      	ldr	r3, [r7, #16]
 8010162:	015a      	lsls	r2, r3, #5
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	4413      	add	r3, r2
 8010168:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801016c:	461a      	mov	r2, r3
 801016e:	2300      	movs	r3, #0
 8010170:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8010172:	693b      	ldr	r3, [r7, #16]
 8010174:	015a      	lsls	r2, r3, #5
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	4413      	add	r3, r2
 801017a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801017e:	461a      	mov	r2, r3
 8010180:	2300      	movs	r3, #0
 8010182:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8010184:	693b      	ldr	r3, [r7, #16]
 8010186:	015a      	lsls	r2, r3, #5
 8010188:	68fb      	ldr	r3, [r7, #12]
 801018a:	4413      	add	r3, r2
 801018c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010190:	461a      	mov	r2, r3
 8010192:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8010196:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010198:	693b      	ldr	r3, [r7, #16]
 801019a:	3301      	adds	r3, #1
 801019c:	613b      	str	r3, [r7, #16]
 801019e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80101a2:	461a      	mov	r2, r3
 80101a4:	693b      	ldr	r3, [r7, #16]
 80101a6:	4293      	cmp	r3, r2
 80101a8:	d3b5      	bcc.n	8010116 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80101aa:	68fb      	ldr	r3, [r7, #12]
 80101ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80101b0:	691b      	ldr	r3, [r3, #16]
 80101b2:	68fa      	ldr	r2, [r7, #12]
 80101b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80101b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80101bc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	2200      	movs	r2, #0
 80101c2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80101c4:	687b      	ldr	r3, [r7, #4]
 80101c6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80101ca:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80101cc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d105      	bne.n	80101e0 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	699b      	ldr	r3, [r3, #24]
 80101d8:	f043 0210 	orr.w	r2, r3, #16
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80101e0:	687b      	ldr	r3, [r7, #4]
 80101e2:	699a      	ldr	r2, [r3, #24]
 80101e4:	4b0f      	ldr	r3, [pc, #60]	@ (8010224 <USB_DevInit+0x2b4>)
 80101e6:	4313      	orrs	r3, r2
 80101e8:	687a      	ldr	r2, [r7, #4]
 80101ea:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80101ec:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d005      	beq.n	8010200 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	699b      	ldr	r3, [r3, #24]
 80101f8:	f043 0208 	orr.w	r2, r3, #8
 80101fc:	687b      	ldr	r3, [r7, #4]
 80101fe:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8010200:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010204:	2b01      	cmp	r3, #1
 8010206:	d105      	bne.n	8010214 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	699a      	ldr	r2, [r3, #24]
 801020c:	4b06      	ldr	r3, [pc, #24]	@ (8010228 <USB_DevInit+0x2b8>)
 801020e:	4313      	orrs	r3, r2
 8010210:	687a      	ldr	r2, [r7, #4]
 8010212:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8010214:	7dfb      	ldrb	r3, [r7, #23]
}
 8010216:	4618      	mov	r0, r3
 8010218:	3718      	adds	r7, #24
 801021a:	46bd      	mov	sp, r7
 801021c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010220:	b004      	add	sp, #16
 8010222:	4770      	bx	lr
 8010224:	803c3800 	.word	0x803c3800
 8010228:	40000004 	.word	0x40000004

0801022c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 801022c:	b480      	push	{r7}
 801022e:	b085      	sub	sp, #20
 8010230:	af00      	add	r7, sp, #0
 8010232:	6078      	str	r0, [r7, #4]
 8010234:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8010236:	2300      	movs	r3, #0
 8010238:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801023a:	68fb      	ldr	r3, [r7, #12]
 801023c:	3301      	adds	r3, #1
 801023e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010246:	d901      	bls.n	801024c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8010248:	2303      	movs	r3, #3
 801024a:	e01b      	b.n	8010284 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	691b      	ldr	r3, [r3, #16]
 8010250:	2b00      	cmp	r3, #0
 8010252:	daf2      	bge.n	801023a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8010254:	2300      	movs	r3, #0
 8010256:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8010258:	683b      	ldr	r3, [r7, #0]
 801025a:	019b      	lsls	r3, r3, #6
 801025c:	f043 0220 	orr.w	r2, r3, #32
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	3301      	adds	r3, #1
 8010268:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801026a:	68fb      	ldr	r3, [r7, #12]
 801026c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010270:	d901      	bls.n	8010276 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8010272:	2303      	movs	r3, #3
 8010274:	e006      	b.n	8010284 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	691b      	ldr	r3, [r3, #16]
 801027a:	f003 0320 	and.w	r3, r3, #32
 801027e:	2b20      	cmp	r3, #32
 8010280:	d0f0      	beq.n	8010264 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8010282:	2300      	movs	r3, #0
}
 8010284:	4618      	mov	r0, r3
 8010286:	3714      	adds	r7, #20
 8010288:	46bd      	mov	sp, r7
 801028a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801028e:	4770      	bx	lr

08010290 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8010290:	b480      	push	{r7}
 8010292:	b085      	sub	sp, #20
 8010294:	af00      	add	r7, sp, #0
 8010296:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010298:	2300      	movs	r3, #0
 801029a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801029c:	68fb      	ldr	r3, [r7, #12]
 801029e:	3301      	adds	r3, #1
 80102a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80102a8:	d901      	bls.n	80102ae <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80102aa:	2303      	movs	r3, #3
 80102ac:	e018      	b.n	80102e0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80102ae:	687b      	ldr	r3, [r7, #4]
 80102b0:	691b      	ldr	r3, [r3, #16]
 80102b2:	2b00      	cmp	r3, #0
 80102b4:	daf2      	bge.n	801029c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80102b6:	2300      	movs	r3, #0
 80102b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	2210      	movs	r2, #16
 80102be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	3301      	adds	r3, #1
 80102c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80102c6:	68fb      	ldr	r3, [r7, #12]
 80102c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80102cc:	d901      	bls.n	80102d2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80102ce:	2303      	movs	r3, #3
 80102d0:	e006      	b.n	80102e0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80102d2:	687b      	ldr	r3, [r7, #4]
 80102d4:	691b      	ldr	r3, [r3, #16]
 80102d6:	f003 0310 	and.w	r3, r3, #16
 80102da:	2b10      	cmp	r3, #16
 80102dc:	d0f0      	beq.n	80102c0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80102de:	2300      	movs	r3, #0
}
 80102e0:	4618      	mov	r0, r3
 80102e2:	3714      	adds	r7, #20
 80102e4:	46bd      	mov	sp, r7
 80102e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ea:	4770      	bx	lr

080102ec <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80102ec:	b480      	push	{r7}
 80102ee:	b085      	sub	sp, #20
 80102f0:	af00      	add	r7, sp, #0
 80102f2:	6078      	str	r0, [r7, #4]
 80102f4:	460b      	mov	r3, r1
 80102f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010302:	681a      	ldr	r2, [r3, #0]
 8010304:	78fb      	ldrb	r3, [r7, #3]
 8010306:	68f9      	ldr	r1, [r7, #12]
 8010308:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801030c:	4313      	orrs	r3, r2
 801030e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8010310:	2300      	movs	r3, #0
}
 8010312:	4618      	mov	r0, r3
 8010314:	3714      	adds	r7, #20
 8010316:	46bd      	mov	sp, r7
 8010318:	f85d 7b04 	ldr.w	r7, [sp], #4
 801031c:	4770      	bx	lr

0801031e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801031e:	b480      	push	{r7}
 8010320:	b085      	sub	sp, #20
 8010322:	af00      	add	r7, sp, #0
 8010324:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010326:	687b      	ldr	r3, [r7, #4]
 8010328:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801032a:	68fb      	ldr	r3, [r7, #12]
 801032c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010330:	681b      	ldr	r3, [r3, #0]
 8010332:	68fa      	ldr	r2, [r7, #12]
 8010334:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8010338:	f023 0303 	bic.w	r3, r3, #3
 801033c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010344:	685b      	ldr	r3, [r3, #4]
 8010346:	68fa      	ldr	r2, [r7, #12]
 8010348:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801034c:	f043 0302 	orr.w	r3, r3, #2
 8010350:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010352:	2300      	movs	r3, #0
}
 8010354:	4618      	mov	r0, r3
 8010356:	3714      	adds	r7, #20
 8010358:	46bd      	mov	sp, r7
 801035a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801035e:	4770      	bx	lr

08010360 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8010360:	b480      	push	{r7}
 8010362:	b083      	sub	sp, #12
 8010364:	af00      	add	r7, sp, #0
 8010366:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	695b      	ldr	r3, [r3, #20]
 801036c:	f003 0301 	and.w	r3, r3, #1
}
 8010370:	4618      	mov	r0, r3
 8010372:	370c      	adds	r7, #12
 8010374:	46bd      	mov	sp, r7
 8010376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801037a:	4770      	bx	lr

0801037c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 801037c:	b480      	push	{r7}
 801037e:	b085      	sub	sp, #20
 8010380:	af00      	add	r7, sp, #0
 8010382:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010384:	2300      	movs	r3, #0
 8010386:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010388:	68fb      	ldr	r3, [r7, #12]
 801038a:	3301      	adds	r3, #1
 801038c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801038e:	68fb      	ldr	r3, [r7, #12]
 8010390:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010394:	d901      	bls.n	801039a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8010396:	2303      	movs	r3, #3
 8010398:	e01b      	b.n	80103d2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	691b      	ldr	r3, [r3, #16]
 801039e:	2b00      	cmp	r3, #0
 80103a0:	daf2      	bge.n	8010388 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80103a2:	2300      	movs	r3, #0
 80103a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	691b      	ldr	r3, [r3, #16]
 80103aa:	f043 0201 	orr.w	r2, r3, #1
 80103ae:	687b      	ldr	r3, [r7, #4]
 80103b0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80103b2:	68fb      	ldr	r3, [r7, #12]
 80103b4:	3301      	adds	r3, #1
 80103b6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80103be:	d901      	bls.n	80103c4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80103c0:	2303      	movs	r3, #3
 80103c2:	e006      	b.n	80103d2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	691b      	ldr	r3, [r3, #16]
 80103c8:	f003 0301 	and.w	r3, r3, #1
 80103cc:	2b01      	cmp	r3, #1
 80103ce:	d0f0      	beq.n	80103b2 <USB_CoreReset+0x36>

  return HAL_OK;
 80103d0:	2300      	movs	r3, #0
}
 80103d2:	4618      	mov	r0, r3
 80103d4:	3714      	adds	r7, #20
 80103d6:	46bd      	mov	sp, r7
 80103d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103dc:	4770      	bx	lr
	...

080103e0 <__NVIC_SetPriority>:
{
 80103e0:	b480      	push	{r7}
 80103e2:	b083      	sub	sp, #12
 80103e4:	af00      	add	r7, sp, #0
 80103e6:	4603      	mov	r3, r0
 80103e8:	6039      	str	r1, [r7, #0]
 80103ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80103ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80103f0:	2b00      	cmp	r3, #0
 80103f2:	db0a      	blt.n	801040a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80103f4:	683b      	ldr	r3, [r7, #0]
 80103f6:	b2da      	uxtb	r2, r3
 80103f8:	490c      	ldr	r1, [pc, #48]	@ (801042c <__NVIC_SetPriority+0x4c>)
 80103fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80103fe:	0112      	lsls	r2, r2, #4
 8010400:	b2d2      	uxtb	r2, r2
 8010402:	440b      	add	r3, r1
 8010404:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8010408:	e00a      	b.n	8010420 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801040a:	683b      	ldr	r3, [r7, #0]
 801040c:	b2da      	uxtb	r2, r3
 801040e:	4908      	ldr	r1, [pc, #32]	@ (8010430 <__NVIC_SetPriority+0x50>)
 8010410:	88fb      	ldrh	r3, [r7, #6]
 8010412:	f003 030f 	and.w	r3, r3, #15
 8010416:	3b04      	subs	r3, #4
 8010418:	0112      	lsls	r2, r2, #4
 801041a:	b2d2      	uxtb	r2, r2
 801041c:	440b      	add	r3, r1
 801041e:	761a      	strb	r2, [r3, #24]
}
 8010420:	bf00      	nop
 8010422:	370c      	adds	r7, #12
 8010424:	46bd      	mov	sp, r7
 8010426:	f85d 7b04 	ldr.w	r7, [sp], #4
 801042a:	4770      	bx	lr
 801042c:	e000e100 	.word	0xe000e100
 8010430:	e000ed00 	.word	0xe000ed00

08010434 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8010434:	b580      	push	{r7, lr}
 8010436:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8010438:	4b05      	ldr	r3, [pc, #20]	@ (8010450 <SysTick_Handler+0x1c>)
 801043a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 801043c:	f001 ff3a 	bl	80122b4 <xTaskGetSchedulerState>
 8010440:	4603      	mov	r3, r0
 8010442:	2b01      	cmp	r3, #1
 8010444:	d001      	beq.n	801044a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8010446:	f002 fe2f 	bl	80130a8 <xPortSysTickHandler>
  }
}
 801044a:	bf00      	nop
 801044c:	bd80      	pop	{r7, pc}
 801044e:	bf00      	nop
 8010450:	e000e010 	.word	0xe000e010

08010454 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8010454:	b580      	push	{r7, lr}
 8010456:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8010458:	2100      	movs	r1, #0
 801045a:	f06f 0004 	mvn.w	r0, #4
 801045e:	f7ff ffbf 	bl	80103e0 <__NVIC_SetPriority>
#endif
}
 8010462:	bf00      	nop
 8010464:	bd80      	pop	{r7, pc}
	...

08010468 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8010468:	b480      	push	{r7}
 801046a:	b083      	sub	sp, #12
 801046c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801046e:	f3ef 8305 	mrs	r3, IPSR
 8010472:	603b      	str	r3, [r7, #0]
  return(result);
 8010474:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010476:	2b00      	cmp	r3, #0
 8010478:	d003      	beq.n	8010482 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 801047a:	f06f 0305 	mvn.w	r3, #5
 801047e:	607b      	str	r3, [r7, #4]
 8010480:	e00c      	b.n	801049c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8010482:	4b0a      	ldr	r3, [pc, #40]	@ (80104ac <osKernelInitialize+0x44>)
 8010484:	681b      	ldr	r3, [r3, #0]
 8010486:	2b00      	cmp	r3, #0
 8010488:	d105      	bne.n	8010496 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801048a:	4b08      	ldr	r3, [pc, #32]	@ (80104ac <osKernelInitialize+0x44>)
 801048c:	2201      	movs	r2, #1
 801048e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010490:	2300      	movs	r3, #0
 8010492:	607b      	str	r3, [r7, #4]
 8010494:	e002      	b.n	801049c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8010496:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801049a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 801049c:	687b      	ldr	r3, [r7, #4]
}
 801049e:	4618      	mov	r0, r3
 80104a0:	370c      	adds	r7, #12
 80104a2:	46bd      	mov	sp, r7
 80104a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104a8:	4770      	bx	lr
 80104aa:	bf00      	nop
 80104ac:	240020c0 	.word	0x240020c0

080104b0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80104b0:	b580      	push	{r7, lr}
 80104b2:	b082      	sub	sp, #8
 80104b4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80104b6:	f3ef 8305 	mrs	r3, IPSR
 80104ba:	603b      	str	r3, [r7, #0]
  return(result);
 80104bc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80104be:	2b00      	cmp	r3, #0
 80104c0:	d003      	beq.n	80104ca <osKernelStart+0x1a>
    stat = osErrorISR;
 80104c2:	f06f 0305 	mvn.w	r3, #5
 80104c6:	607b      	str	r3, [r7, #4]
 80104c8:	e010      	b.n	80104ec <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80104ca:	4b0b      	ldr	r3, [pc, #44]	@ (80104f8 <osKernelStart+0x48>)
 80104cc:	681b      	ldr	r3, [r3, #0]
 80104ce:	2b01      	cmp	r3, #1
 80104d0:	d109      	bne.n	80104e6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80104d2:	f7ff ffbf 	bl	8010454 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80104d6:	4b08      	ldr	r3, [pc, #32]	@ (80104f8 <osKernelStart+0x48>)
 80104d8:	2202      	movs	r2, #2
 80104da:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80104dc:	f001 fa86 	bl	80119ec <vTaskStartScheduler>
      stat = osOK;
 80104e0:	2300      	movs	r3, #0
 80104e2:	607b      	str	r3, [r7, #4]
 80104e4:	e002      	b.n	80104ec <osKernelStart+0x3c>
    } else {
      stat = osError;
 80104e6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80104ea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80104ec:	687b      	ldr	r3, [r7, #4]
}
 80104ee:	4618      	mov	r0, r3
 80104f0:	3708      	adds	r7, #8
 80104f2:	46bd      	mov	sp, r7
 80104f4:	bd80      	pop	{r7, pc}
 80104f6:	bf00      	nop
 80104f8:	240020c0 	.word	0x240020c0

080104fc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80104fc:	b580      	push	{r7, lr}
 80104fe:	b08e      	sub	sp, #56	@ 0x38
 8010500:	af04      	add	r7, sp, #16
 8010502:	60f8      	str	r0, [r7, #12]
 8010504:	60b9      	str	r1, [r7, #8]
 8010506:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8010508:	2300      	movs	r3, #0
 801050a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801050c:	f3ef 8305 	mrs	r3, IPSR
 8010510:	617b      	str	r3, [r7, #20]
  return(result);
 8010512:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8010514:	2b00      	cmp	r3, #0
 8010516:	d17e      	bne.n	8010616 <osThreadNew+0x11a>
 8010518:	68fb      	ldr	r3, [r7, #12]
 801051a:	2b00      	cmp	r3, #0
 801051c:	d07b      	beq.n	8010616 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 801051e:	2380      	movs	r3, #128	@ 0x80
 8010520:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8010522:	2318      	movs	r3, #24
 8010524:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8010526:	2300      	movs	r3, #0
 8010528:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 801052a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801052e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	2b00      	cmp	r3, #0
 8010534:	d045      	beq.n	80105c2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8010536:	687b      	ldr	r3, [r7, #4]
 8010538:	681b      	ldr	r3, [r3, #0]
 801053a:	2b00      	cmp	r3, #0
 801053c:	d002      	beq.n	8010544 <osThreadNew+0x48>
        name = attr->name;
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	699b      	ldr	r3, [r3, #24]
 8010548:	2b00      	cmp	r3, #0
 801054a:	d002      	beq.n	8010552 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	699b      	ldr	r3, [r3, #24]
 8010550:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8010552:	69fb      	ldr	r3, [r7, #28]
 8010554:	2b00      	cmp	r3, #0
 8010556:	d008      	beq.n	801056a <osThreadNew+0x6e>
 8010558:	69fb      	ldr	r3, [r7, #28]
 801055a:	2b38      	cmp	r3, #56	@ 0x38
 801055c:	d805      	bhi.n	801056a <osThreadNew+0x6e>
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	685b      	ldr	r3, [r3, #4]
 8010562:	f003 0301 	and.w	r3, r3, #1
 8010566:	2b00      	cmp	r3, #0
 8010568:	d001      	beq.n	801056e <osThreadNew+0x72>
        return (NULL);
 801056a:	2300      	movs	r3, #0
 801056c:	e054      	b.n	8010618 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	695b      	ldr	r3, [r3, #20]
 8010572:	2b00      	cmp	r3, #0
 8010574:	d003      	beq.n	801057e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8010576:	687b      	ldr	r3, [r7, #4]
 8010578:	695b      	ldr	r3, [r3, #20]
 801057a:	089b      	lsrs	r3, r3, #2
 801057c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	689b      	ldr	r3, [r3, #8]
 8010582:	2b00      	cmp	r3, #0
 8010584:	d00e      	beq.n	80105a4 <osThreadNew+0xa8>
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	68db      	ldr	r3, [r3, #12]
 801058a:	2ba7      	cmp	r3, #167	@ 0xa7
 801058c:	d90a      	bls.n	80105a4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010592:	2b00      	cmp	r3, #0
 8010594:	d006      	beq.n	80105a4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	695b      	ldr	r3, [r3, #20]
 801059a:	2b00      	cmp	r3, #0
 801059c:	d002      	beq.n	80105a4 <osThreadNew+0xa8>
        mem = 1;
 801059e:	2301      	movs	r3, #1
 80105a0:	61bb      	str	r3, [r7, #24]
 80105a2:	e010      	b.n	80105c6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	689b      	ldr	r3, [r3, #8]
 80105a8:	2b00      	cmp	r3, #0
 80105aa:	d10c      	bne.n	80105c6 <osThreadNew+0xca>
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	68db      	ldr	r3, [r3, #12]
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d108      	bne.n	80105c6 <osThreadNew+0xca>
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	691b      	ldr	r3, [r3, #16]
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	d104      	bne.n	80105c6 <osThreadNew+0xca>
          mem = 0;
 80105bc:	2300      	movs	r3, #0
 80105be:	61bb      	str	r3, [r7, #24]
 80105c0:	e001      	b.n	80105c6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80105c2:	2300      	movs	r3, #0
 80105c4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80105c6:	69bb      	ldr	r3, [r7, #24]
 80105c8:	2b01      	cmp	r3, #1
 80105ca:	d110      	bne.n	80105ee <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80105d0:	687a      	ldr	r2, [r7, #4]
 80105d2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80105d4:	9202      	str	r2, [sp, #8]
 80105d6:	9301      	str	r3, [sp, #4]
 80105d8:	69fb      	ldr	r3, [r7, #28]
 80105da:	9300      	str	r3, [sp, #0]
 80105dc:	68bb      	ldr	r3, [r7, #8]
 80105de:	6a3a      	ldr	r2, [r7, #32]
 80105e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80105e2:	68f8      	ldr	r0, [r7, #12]
 80105e4:	f001 f80e 	bl	8011604 <xTaskCreateStatic>
 80105e8:	4603      	mov	r3, r0
 80105ea:	613b      	str	r3, [r7, #16]
 80105ec:	e013      	b.n	8010616 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80105ee:	69bb      	ldr	r3, [r7, #24]
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d110      	bne.n	8010616 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80105f4:	6a3b      	ldr	r3, [r7, #32]
 80105f6:	b29a      	uxth	r2, r3
 80105f8:	f107 0310 	add.w	r3, r7, #16
 80105fc:	9301      	str	r3, [sp, #4]
 80105fe:	69fb      	ldr	r3, [r7, #28]
 8010600:	9300      	str	r3, [sp, #0]
 8010602:	68bb      	ldr	r3, [r7, #8]
 8010604:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010606:	68f8      	ldr	r0, [r7, #12]
 8010608:	f001 f85c 	bl	80116c4 <xTaskCreate>
 801060c:	4603      	mov	r3, r0
 801060e:	2b01      	cmp	r3, #1
 8010610:	d001      	beq.n	8010616 <osThreadNew+0x11a>
            hTask = NULL;
 8010612:	2300      	movs	r3, #0
 8010614:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8010616:	693b      	ldr	r3, [r7, #16]
}
 8010618:	4618      	mov	r0, r3
 801061a:	3728      	adds	r7, #40	@ 0x28
 801061c:	46bd      	mov	sp, r7
 801061e:	bd80      	pop	{r7, pc}

08010620 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8010620:	b580      	push	{r7, lr}
 8010622:	b084      	sub	sp, #16
 8010624:	af00      	add	r7, sp, #0
 8010626:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010628:	f3ef 8305 	mrs	r3, IPSR
 801062c:	60bb      	str	r3, [r7, #8]
  return(result);
 801062e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010630:	2b00      	cmp	r3, #0
 8010632:	d003      	beq.n	801063c <osDelay+0x1c>
    stat = osErrorISR;
 8010634:	f06f 0305 	mvn.w	r3, #5
 8010638:	60fb      	str	r3, [r7, #12]
 801063a:	e007      	b.n	801064c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 801063c:	2300      	movs	r3, #0
 801063e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	2b00      	cmp	r3, #0
 8010644:	d002      	beq.n	801064c <osDelay+0x2c>
      vTaskDelay(ticks);
 8010646:	6878      	ldr	r0, [r7, #4]
 8010648:	f001 f99a 	bl	8011980 <vTaskDelay>
    }
  }

  return (stat);
 801064c:	68fb      	ldr	r3, [r7, #12]
}
 801064e:	4618      	mov	r0, r3
 8010650:	3710      	adds	r7, #16
 8010652:	46bd      	mov	sp, r7
 8010654:	bd80      	pop	{r7, pc}
	...

08010658 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8010658:	b480      	push	{r7}
 801065a:	b085      	sub	sp, #20
 801065c:	af00      	add	r7, sp, #0
 801065e:	60f8      	str	r0, [r7, #12]
 8010660:	60b9      	str	r1, [r7, #8]
 8010662:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8010664:	68fb      	ldr	r3, [r7, #12]
 8010666:	4a07      	ldr	r2, [pc, #28]	@ (8010684 <vApplicationGetIdleTaskMemory+0x2c>)
 8010668:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801066a:	68bb      	ldr	r3, [r7, #8]
 801066c:	4a06      	ldr	r2, [pc, #24]	@ (8010688 <vApplicationGetIdleTaskMemory+0x30>)
 801066e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	2280      	movs	r2, #128	@ 0x80
 8010674:	601a      	str	r2, [r3, #0]
}
 8010676:	bf00      	nop
 8010678:	3714      	adds	r7, #20
 801067a:	46bd      	mov	sp, r7
 801067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010680:	4770      	bx	lr
 8010682:	bf00      	nop
 8010684:	240020c4 	.word	0x240020c4
 8010688:	2400216c 	.word	0x2400216c

0801068c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 801068c:	b480      	push	{r7}
 801068e:	b085      	sub	sp, #20
 8010690:	af00      	add	r7, sp, #0
 8010692:	60f8      	str	r0, [r7, #12]
 8010694:	60b9      	str	r1, [r7, #8]
 8010696:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	4a07      	ldr	r2, [pc, #28]	@ (80106b8 <vApplicationGetTimerTaskMemory+0x2c>)
 801069c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801069e:	68bb      	ldr	r3, [r7, #8]
 80106a0:	4a06      	ldr	r2, [pc, #24]	@ (80106bc <vApplicationGetTimerTaskMemory+0x30>)
 80106a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80106aa:	601a      	str	r2, [r3, #0]
}
 80106ac:	bf00      	nop
 80106ae:	3714      	adds	r7, #20
 80106b0:	46bd      	mov	sp, r7
 80106b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106b6:	4770      	bx	lr
 80106b8:	2400236c 	.word	0x2400236c
 80106bc:	24002414 	.word	0x24002414

080106c0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80106c0:	b480      	push	{r7}
 80106c2:	b083      	sub	sp, #12
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	f103 0208 	add.w	r2, r3, #8
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80106d8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	f103 0208 	add.w	r2, r3, #8
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	f103 0208 	add.w	r2, r3, #8
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	2200      	movs	r2, #0
 80106f2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80106f4:	bf00      	nop
 80106f6:	370c      	adds	r7, #12
 80106f8:	46bd      	mov	sp, r7
 80106fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106fe:	4770      	bx	lr

08010700 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010700:	b480      	push	{r7}
 8010702:	b083      	sub	sp, #12
 8010704:	af00      	add	r7, sp, #0
 8010706:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010708:	687b      	ldr	r3, [r7, #4]
 801070a:	2200      	movs	r2, #0
 801070c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 801070e:	bf00      	nop
 8010710:	370c      	adds	r7, #12
 8010712:	46bd      	mov	sp, r7
 8010714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010718:	4770      	bx	lr

0801071a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801071a:	b480      	push	{r7}
 801071c:	b085      	sub	sp, #20
 801071e:	af00      	add	r7, sp, #0
 8010720:	6078      	str	r0, [r7, #4]
 8010722:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	685b      	ldr	r3, [r3, #4]
 8010728:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 801072a:	683b      	ldr	r3, [r7, #0]
 801072c:	68fa      	ldr	r2, [r7, #12]
 801072e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	689a      	ldr	r2, [r3, #8]
 8010734:	683b      	ldr	r3, [r7, #0]
 8010736:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8010738:	68fb      	ldr	r3, [r7, #12]
 801073a:	689b      	ldr	r3, [r3, #8]
 801073c:	683a      	ldr	r2, [r7, #0]
 801073e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	683a      	ldr	r2, [r7, #0]
 8010744:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8010746:	683b      	ldr	r3, [r7, #0]
 8010748:	687a      	ldr	r2, [r7, #4]
 801074a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	681b      	ldr	r3, [r3, #0]
 8010750:	1c5a      	adds	r2, r3, #1
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	601a      	str	r2, [r3, #0]
}
 8010756:	bf00      	nop
 8010758:	3714      	adds	r7, #20
 801075a:	46bd      	mov	sp, r7
 801075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010760:	4770      	bx	lr

08010762 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8010762:	b480      	push	{r7}
 8010764:	b085      	sub	sp, #20
 8010766:	af00      	add	r7, sp, #0
 8010768:	6078      	str	r0, [r7, #4]
 801076a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801076c:	683b      	ldr	r3, [r7, #0]
 801076e:	681b      	ldr	r3, [r3, #0]
 8010770:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8010772:	68bb      	ldr	r3, [r7, #8]
 8010774:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010778:	d103      	bne.n	8010782 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	691b      	ldr	r3, [r3, #16]
 801077e:	60fb      	str	r3, [r7, #12]
 8010780:	e00c      	b.n	801079c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	3308      	adds	r3, #8
 8010786:	60fb      	str	r3, [r7, #12]
 8010788:	e002      	b.n	8010790 <vListInsert+0x2e>
 801078a:	68fb      	ldr	r3, [r7, #12]
 801078c:	685b      	ldr	r3, [r3, #4]
 801078e:	60fb      	str	r3, [r7, #12]
 8010790:	68fb      	ldr	r3, [r7, #12]
 8010792:	685b      	ldr	r3, [r3, #4]
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	68ba      	ldr	r2, [r7, #8]
 8010798:	429a      	cmp	r2, r3
 801079a:	d2f6      	bcs.n	801078a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801079c:	68fb      	ldr	r3, [r7, #12]
 801079e:	685a      	ldr	r2, [r3, #4]
 80107a0:	683b      	ldr	r3, [r7, #0]
 80107a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80107a4:	683b      	ldr	r3, [r7, #0]
 80107a6:	685b      	ldr	r3, [r3, #4]
 80107a8:	683a      	ldr	r2, [r7, #0]
 80107aa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80107ac:	683b      	ldr	r3, [r7, #0]
 80107ae:	68fa      	ldr	r2, [r7, #12]
 80107b0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80107b2:	68fb      	ldr	r3, [r7, #12]
 80107b4:	683a      	ldr	r2, [r7, #0]
 80107b6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80107b8:	683b      	ldr	r3, [r7, #0]
 80107ba:	687a      	ldr	r2, [r7, #4]
 80107bc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	681b      	ldr	r3, [r3, #0]
 80107c2:	1c5a      	adds	r2, r3, #1
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	601a      	str	r2, [r3, #0]
}
 80107c8:	bf00      	nop
 80107ca:	3714      	adds	r7, #20
 80107cc:	46bd      	mov	sp, r7
 80107ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107d2:	4770      	bx	lr

080107d4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80107d4:	b480      	push	{r7}
 80107d6:	b085      	sub	sp, #20
 80107d8:	af00      	add	r7, sp, #0
 80107da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	691b      	ldr	r3, [r3, #16]
 80107e0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80107e2:	687b      	ldr	r3, [r7, #4]
 80107e4:	685b      	ldr	r3, [r3, #4]
 80107e6:	687a      	ldr	r2, [r7, #4]
 80107e8:	6892      	ldr	r2, [r2, #8]
 80107ea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	689b      	ldr	r3, [r3, #8]
 80107f0:	687a      	ldr	r2, [r7, #4]
 80107f2:	6852      	ldr	r2, [r2, #4]
 80107f4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	685b      	ldr	r3, [r3, #4]
 80107fa:	687a      	ldr	r2, [r7, #4]
 80107fc:	429a      	cmp	r2, r3
 80107fe:	d103      	bne.n	8010808 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	689a      	ldr	r2, [r3, #8]
 8010804:	68fb      	ldr	r3, [r7, #12]
 8010806:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	2200      	movs	r2, #0
 801080c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 801080e:	68fb      	ldr	r3, [r7, #12]
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	1e5a      	subs	r2, r3, #1
 8010814:	68fb      	ldr	r3, [r7, #12]
 8010816:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8010818:	68fb      	ldr	r3, [r7, #12]
 801081a:	681b      	ldr	r3, [r3, #0]
}
 801081c:	4618      	mov	r0, r3
 801081e:	3714      	adds	r7, #20
 8010820:	46bd      	mov	sp, r7
 8010822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010826:	4770      	bx	lr

08010828 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8010828:	b580      	push	{r7, lr}
 801082a:	b084      	sub	sp, #16
 801082c:	af00      	add	r7, sp, #0
 801082e:	6078      	str	r0, [r7, #4]
 8010830:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010836:	68fb      	ldr	r3, [r7, #12]
 8010838:	2b00      	cmp	r3, #0
 801083a:	d10b      	bne.n	8010854 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801083c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010840:	f383 8811 	msr	BASEPRI, r3
 8010844:	f3bf 8f6f 	isb	sy
 8010848:	f3bf 8f4f 	dsb	sy
 801084c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801084e:	bf00      	nop
 8010850:	bf00      	nop
 8010852:	e7fd      	b.n	8010850 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010854:	f002 fb98 	bl	8012f88 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010858:	68fb      	ldr	r3, [r7, #12]
 801085a:	681a      	ldr	r2, [r3, #0]
 801085c:	68fb      	ldr	r3, [r7, #12]
 801085e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010860:	68f9      	ldr	r1, [r7, #12]
 8010862:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8010864:	fb01 f303 	mul.w	r3, r1, r3
 8010868:	441a      	add	r2, r3
 801086a:	68fb      	ldr	r3, [r7, #12]
 801086c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801086e:	68fb      	ldr	r3, [r7, #12]
 8010870:	2200      	movs	r2, #0
 8010872:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	681a      	ldr	r2, [r3, #0]
 8010878:	68fb      	ldr	r3, [r7, #12]
 801087a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801087c:	68fb      	ldr	r3, [r7, #12]
 801087e:	681a      	ldr	r2, [r3, #0]
 8010880:	68fb      	ldr	r3, [r7, #12]
 8010882:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010884:	3b01      	subs	r3, #1
 8010886:	68f9      	ldr	r1, [r7, #12]
 8010888:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801088a:	fb01 f303 	mul.w	r3, r1, r3
 801088e:	441a      	add	r2, r3
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	22ff      	movs	r2, #255	@ 0xff
 8010898:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	22ff      	movs	r2, #255	@ 0xff
 80108a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80108a4:	683b      	ldr	r3, [r7, #0]
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d114      	bne.n	80108d4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	691b      	ldr	r3, [r3, #16]
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	d01a      	beq.n	80108e8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80108b2:	68fb      	ldr	r3, [r7, #12]
 80108b4:	3310      	adds	r3, #16
 80108b6:	4618      	mov	r0, r3
 80108b8:	f001 fb36 	bl	8011f28 <xTaskRemoveFromEventList>
 80108bc:	4603      	mov	r3, r0
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d012      	beq.n	80108e8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80108c2:	4b0d      	ldr	r3, [pc, #52]	@ (80108f8 <xQueueGenericReset+0xd0>)
 80108c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80108c8:	601a      	str	r2, [r3, #0]
 80108ca:	f3bf 8f4f 	dsb	sy
 80108ce:	f3bf 8f6f 	isb	sy
 80108d2:	e009      	b.n	80108e8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	3310      	adds	r3, #16
 80108d8:	4618      	mov	r0, r3
 80108da:	f7ff fef1 	bl	80106c0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80108de:	68fb      	ldr	r3, [r7, #12]
 80108e0:	3324      	adds	r3, #36	@ 0x24
 80108e2:	4618      	mov	r0, r3
 80108e4:	f7ff feec 	bl	80106c0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80108e8:	f002 fb80 	bl	8012fec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80108ec:	2301      	movs	r3, #1
}
 80108ee:	4618      	mov	r0, r3
 80108f0:	3710      	adds	r7, #16
 80108f2:	46bd      	mov	sp, r7
 80108f4:	bd80      	pop	{r7, pc}
 80108f6:	bf00      	nop
 80108f8:	e000ed04 	.word	0xe000ed04

080108fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80108fc:	b580      	push	{r7, lr}
 80108fe:	b08e      	sub	sp, #56	@ 0x38
 8010900:	af02      	add	r7, sp, #8
 8010902:	60f8      	str	r0, [r7, #12]
 8010904:	60b9      	str	r1, [r7, #8]
 8010906:	607a      	str	r2, [r7, #4]
 8010908:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801090a:	68fb      	ldr	r3, [r7, #12]
 801090c:	2b00      	cmp	r3, #0
 801090e:	d10b      	bne.n	8010928 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8010910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010914:	f383 8811 	msr	BASEPRI, r3
 8010918:	f3bf 8f6f 	isb	sy
 801091c:	f3bf 8f4f 	dsb	sy
 8010920:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010922:	bf00      	nop
 8010924:	bf00      	nop
 8010926:	e7fd      	b.n	8010924 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8010928:	683b      	ldr	r3, [r7, #0]
 801092a:	2b00      	cmp	r3, #0
 801092c:	d10b      	bne.n	8010946 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 801092e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010932:	f383 8811 	msr	BASEPRI, r3
 8010936:	f3bf 8f6f 	isb	sy
 801093a:	f3bf 8f4f 	dsb	sy
 801093e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010940:	bf00      	nop
 8010942:	bf00      	nop
 8010944:	e7fd      	b.n	8010942 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	2b00      	cmp	r3, #0
 801094a:	d002      	beq.n	8010952 <xQueueGenericCreateStatic+0x56>
 801094c:	68bb      	ldr	r3, [r7, #8]
 801094e:	2b00      	cmp	r3, #0
 8010950:	d001      	beq.n	8010956 <xQueueGenericCreateStatic+0x5a>
 8010952:	2301      	movs	r3, #1
 8010954:	e000      	b.n	8010958 <xQueueGenericCreateStatic+0x5c>
 8010956:	2300      	movs	r3, #0
 8010958:	2b00      	cmp	r3, #0
 801095a:	d10b      	bne.n	8010974 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 801095c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010960:	f383 8811 	msr	BASEPRI, r3
 8010964:	f3bf 8f6f 	isb	sy
 8010968:	f3bf 8f4f 	dsb	sy
 801096c:	623b      	str	r3, [r7, #32]
}
 801096e:	bf00      	nop
 8010970:	bf00      	nop
 8010972:	e7fd      	b.n	8010970 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	2b00      	cmp	r3, #0
 8010978:	d102      	bne.n	8010980 <xQueueGenericCreateStatic+0x84>
 801097a:	68bb      	ldr	r3, [r7, #8]
 801097c:	2b00      	cmp	r3, #0
 801097e:	d101      	bne.n	8010984 <xQueueGenericCreateStatic+0x88>
 8010980:	2301      	movs	r3, #1
 8010982:	e000      	b.n	8010986 <xQueueGenericCreateStatic+0x8a>
 8010984:	2300      	movs	r3, #0
 8010986:	2b00      	cmp	r3, #0
 8010988:	d10b      	bne.n	80109a2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 801098a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801098e:	f383 8811 	msr	BASEPRI, r3
 8010992:	f3bf 8f6f 	isb	sy
 8010996:	f3bf 8f4f 	dsb	sy
 801099a:	61fb      	str	r3, [r7, #28]
}
 801099c:	bf00      	nop
 801099e:	bf00      	nop
 80109a0:	e7fd      	b.n	801099e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80109a2:	2350      	movs	r3, #80	@ 0x50
 80109a4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80109a6:	697b      	ldr	r3, [r7, #20]
 80109a8:	2b50      	cmp	r3, #80	@ 0x50
 80109aa:	d00b      	beq.n	80109c4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80109ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109b0:	f383 8811 	msr	BASEPRI, r3
 80109b4:	f3bf 8f6f 	isb	sy
 80109b8:	f3bf 8f4f 	dsb	sy
 80109bc:	61bb      	str	r3, [r7, #24]
}
 80109be:	bf00      	nop
 80109c0:	bf00      	nop
 80109c2:	e7fd      	b.n	80109c0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80109c4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80109c6:	683b      	ldr	r3, [r7, #0]
 80109c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80109ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d00d      	beq.n	80109ec <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80109d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109d2:	2201      	movs	r2, #1
 80109d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80109d8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80109dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109de:	9300      	str	r3, [sp, #0]
 80109e0:	4613      	mov	r3, r2
 80109e2:	687a      	ldr	r2, [r7, #4]
 80109e4:	68b9      	ldr	r1, [r7, #8]
 80109e6:	68f8      	ldr	r0, [r7, #12]
 80109e8:	f000 f840 	bl	8010a6c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80109ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80109ee:	4618      	mov	r0, r3
 80109f0:	3730      	adds	r7, #48	@ 0x30
 80109f2:	46bd      	mov	sp, r7
 80109f4:	bd80      	pop	{r7, pc}

080109f6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80109f6:	b580      	push	{r7, lr}
 80109f8:	b08a      	sub	sp, #40	@ 0x28
 80109fa:	af02      	add	r7, sp, #8
 80109fc:	60f8      	str	r0, [r7, #12]
 80109fe:	60b9      	str	r1, [r7, #8]
 8010a00:	4613      	mov	r3, r2
 8010a02:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8010a04:	68fb      	ldr	r3, [r7, #12]
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d10b      	bne.n	8010a22 <xQueueGenericCreate+0x2c>
	__asm volatile
 8010a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a0e:	f383 8811 	msr	BASEPRI, r3
 8010a12:	f3bf 8f6f 	isb	sy
 8010a16:	f3bf 8f4f 	dsb	sy
 8010a1a:	613b      	str	r3, [r7, #16]
}
 8010a1c:	bf00      	nop
 8010a1e:	bf00      	nop
 8010a20:	e7fd      	b.n	8010a1e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	68ba      	ldr	r2, [r7, #8]
 8010a26:	fb02 f303 	mul.w	r3, r2, r3
 8010a2a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8010a2c:	69fb      	ldr	r3, [r7, #28]
 8010a2e:	3350      	adds	r3, #80	@ 0x50
 8010a30:	4618      	mov	r0, r3
 8010a32:	f002 fbcb 	bl	80131cc <pvPortMalloc>
 8010a36:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8010a38:	69bb      	ldr	r3, [r7, #24]
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d011      	beq.n	8010a62 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8010a3e:	69bb      	ldr	r3, [r7, #24]
 8010a40:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010a42:	697b      	ldr	r3, [r7, #20]
 8010a44:	3350      	adds	r3, #80	@ 0x50
 8010a46:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8010a48:	69bb      	ldr	r3, [r7, #24]
 8010a4a:	2200      	movs	r2, #0
 8010a4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010a50:	79fa      	ldrb	r2, [r7, #7]
 8010a52:	69bb      	ldr	r3, [r7, #24]
 8010a54:	9300      	str	r3, [sp, #0]
 8010a56:	4613      	mov	r3, r2
 8010a58:	697a      	ldr	r2, [r7, #20]
 8010a5a:	68b9      	ldr	r1, [r7, #8]
 8010a5c:	68f8      	ldr	r0, [r7, #12]
 8010a5e:	f000 f805 	bl	8010a6c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010a62:	69bb      	ldr	r3, [r7, #24]
	}
 8010a64:	4618      	mov	r0, r3
 8010a66:	3720      	adds	r7, #32
 8010a68:	46bd      	mov	sp, r7
 8010a6a:	bd80      	pop	{r7, pc}

08010a6c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010a6c:	b580      	push	{r7, lr}
 8010a6e:	b084      	sub	sp, #16
 8010a70:	af00      	add	r7, sp, #0
 8010a72:	60f8      	str	r0, [r7, #12]
 8010a74:	60b9      	str	r1, [r7, #8]
 8010a76:	607a      	str	r2, [r7, #4]
 8010a78:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8010a7a:	68bb      	ldr	r3, [r7, #8]
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	d103      	bne.n	8010a88 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010a80:	69bb      	ldr	r3, [r7, #24]
 8010a82:	69ba      	ldr	r2, [r7, #24]
 8010a84:	601a      	str	r2, [r3, #0]
 8010a86:	e002      	b.n	8010a8e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8010a88:	69bb      	ldr	r3, [r7, #24]
 8010a8a:	687a      	ldr	r2, [r7, #4]
 8010a8c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010a8e:	69bb      	ldr	r3, [r7, #24]
 8010a90:	68fa      	ldr	r2, [r7, #12]
 8010a92:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010a94:	69bb      	ldr	r3, [r7, #24]
 8010a96:	68ba      	ldr	r2, [r7, #8]
 8010a98:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8010a9a:	2101      	movs	r1, #1
 8010a9c:	69b8      	ldr	r0, [r7, #24]
 8010a9e:	f7ff fec3 	bl	8010828 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8010aa2:	69bb      	ldr	r3, [r7, #24]
 8010aa4:	78fa      	ldrb	r2, [r7, #3]
 8010aa6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010aaa:	bf00      	nop
 8010aac:	3710      	adds	r7, #16
 8010aae:	46bd      	mov	sp, r7
 8010ab0:	bd80      	pop	{r7, pc}
	...

08010ab4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010ab4:	b580      	push	{r7, lr}
 8010ab6:	b08e      	sub	sp, #56	@ 0x38
 8010ab8:	af00      	add	r7, sp, #0
 8010aba:	60f8      	str	r0, [r7, #12]
 8010abc:	60b9      	str	r1, [r7, #8]
 8010abe:	607a      	str	r2, [r7, #4]
 8010ac0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010ac2:	2300      	movs	r3, #0
 8010ac4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010ac6:	68fb      	ldr	r3, [r7, #12]
 8010ac8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8010aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d10b      	bne.n	8010ae8 <xQueueGenericSend+0x34>
	__asm volatile
 8010ad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ad4:	f383 8811 	msr	BASEPRI, r3
 8010ad8:	f3bf 8f6f 	isb	sy
 8010adc:	f3bf 8f4f 	dsb	sy
 8010ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010ae2:	bf00      	nop
 8010ae4:	bf00      	nop
 8010ae6:	e7fd      	b.n	8010ae4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010ae8:	68bb      	ldr	r3, [r7, #8]
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d103      	bne.n	8010af6 <xQueueGenericSend+0x42>
 8010aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d101      	bne.n	8010afa <xQueueGenericSend+0x46>
 8010af6:	2301      	movs	r3, #1
 8010af8:	e000      	b.n	8010afc <xQueueGenericSend+0x48>
 8010afa:	2300      	movs	r3, #0
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d10b      	bne.n	8010b18 <xQueueGenericSend+0x64>
	__asm volatile
 8010b00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b04:	f383 8811 	msr	BASEPRI, r3
 8010b08:	f3bf 8f6f 	isb	sy
 8010b0c:	f3bf 8f4f 	dsb	sy
 8010b10:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010b12:	bf00      	nop
 8010b14:	bf00      	nop
 8010b16:	e7fd      	b.n	8010b14 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010b18:	683b      	ldr	r3, [r7, #0]
 8010b1a:	2b02      	cmp	r3, #2
 8010b1c:	d103      	bne.n	8010b26 <xQueueGenericSend+0x72>
 8010b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010b22:	2b01      	cmp	r3, #1
 8010b24:	d101      	bne.n	8010b2a <xQueueGenericSend+0x76>
 8010b26:	2301      	movs	r3, #1
 8010b28:	e000      	b.n	8010b2c <xQueueGenericSend+0x78>
 8010b2a:	2300      	movs	r3, #0
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	d10b      	bne.n	8010b48 <xQueueGenericSend+0x94>
	__asm volatile
 8010b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b34:	f383 8811 	msr	BASEPRI, r3
 8010b38:	f3bf 8f6f 	isb	sy
 8010b3c:	f3bf 8f4f 	dsb	sy
 8010b40:	623b      	str	r3, [r7, #32]
}
 8010b42:	bf00      	nop
 8010b44:	bf00      	nop
 8010b46:	e7fd      	b.n	8010b44 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010b48:	f001 fbb4 	bl	80122b4 <xTaskGetSchedulerState>
 8010b4c:	4603      	mov	r3, r0
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d102      	bne.n	8010b58 <xQueueGenericSend+0xa4>
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d101      	bne.n	8010b5c <xQueueGenericSend+0xa8>
 8010b58:	2301      	movs	r3, #1
 8010b5a:	e000      	b.n	8010b5e <xQueueGenericSend+0xaa>
 8010b5c:	2300      	movs	r3, #0
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d10b      	bne.n	8010b7a <xQueueGenericSend+0xc6>
	__asm volatile
 8010b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b66:	f383 8811 	msr	BASEPRI, r3
 8010b6a:	f3bf 8f6f 	isb	sy
 8010b6e:	f3bf 8f4f 	dsb	sy
 8010b72:	61fb      	str	r3, [r7, #28]
}
 8010b74:	bf00      	nop
 8010b76:	bf00      	nop
 8010b78:	e7fd      	b.n	8010b76 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010b7a:	f002 fa05 	bl	8012f88 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010b86:	429a      	cmp	r2, r3
 8010b88:	d302      	bcc.n	8010b90 <xQueueGenericSend+0xdc>
 8010b8a:	683b      	ldr	r3, [r7, #0]
 8010b8c:	2b02      	cmp	r3, #2
 8010b8e:	d129      	bne.n	8010be4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010b90:	683a      	ldr	r2, [r7, #0]
 8010b92:	68b9      	ldr	r1, [r7, #8]
 8010b94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010b96:	f000 fbc7 	bl	8011328 <prvCopyDataToQueue>
 8010b9a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d010      	beq.n	8010bc6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ba6:	3324      	adds	r3, #36	@ 0x24
 8010ba8:	4618      	mov	r0, r3
 8010baa:	f001 f9bd 	bl	8011f28 <xTaskRemoveFromEventList>
 8010bae:	4603      	mov	r3, r0
 8010bb0:	2b00      	cmp	r3, #0
 8010bb2:	d013      	beq.n	8010bdc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010bb4:	4b3f      	ldr	r3, [pc, #252]	@ (8010cb4 <xQueueGenericSend+0x200>)
 8010bb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010bba:	601a      	str	r2, [r3, #0]
 8010bbc:	f3bf 8f4f 	dsb	sy
 8010bc0:	f3bf 8f6f 	isb	sy
 8010bc4:	e00a      	b.n	8010bdc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8010bc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d007      	beq.n	8010bdc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010bcc:	4b39      	ldr	r3, [pc, #228]	@ (8010cb4 <xQueueGenericSend+0x200>)
 8010bce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010bd2:	601a      	str	r2, [r3, #0]
 8010bd4:	f3bf 8f4f 	dsb	sy
 8010bd8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010bdc:	f002 fa06 	bl	8012fec <vPortExitCritical>
				return pdPASS;
 8010be0:	2301      	movs	r3, #1
 8010be2:	e063      	b.n	8010cac <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	d103      	bne.n	8010bf2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010bea:	f002 f9ff 	bl	8012fec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8010bee:	2300      	movs	r3, #0
 8010bf0:	e05c      	b.n	8010cac <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010bf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d106      	bne.n	8010c06 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010bf8:	f107 0314 	add.w	r3, r7, #20
 8010bfc:	4618      	mov	r0, r3
 8010bfe:	f001 f9f7 	bl	8011ff0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010c02:	2301      	movs	r3, #1
 8010c04:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010c06:	f002 f9f1 	bl	8012fec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010c0a:	f000 ff5f 	bl	8011acc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010c0e:	f002 f9bb 	bl	8012f88 <vPortEnterCritical>
 8010c12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010c18:	b25b      	sxtb	r3, r3
 8010c1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010c1e:	d103      	bne.n	8010c28 <xQueueGenericSend+0x174>
 8010c20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c22:	2200      	movs	r2, #0
 8010c24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c2a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010c2e:	b25b      	sxtb	r3, r3
 8010c30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010c34:	d103      	bne.n	8010c3e <xQueueGenericSend+0x18a>
 8010c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c38:	2200      	movs	r2, #0
 8010c3a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010c3e:	f002 f9d5 	bl	8012fec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010c42:	1d3a      	adds	r2, r7, #4
 8010c44:	f107 0314 	add.w	r3, r7, #20
 8010c48:	4611      	mov	r1, r2
 8010c4a:	4618      	mov	r0, r3
 8010c4c:	f001 f9e6 	bl	801201c <xTaskCheckForTimeOut>
 8010c50:	4603      	mov	r3, r0
 8010c52:	2b00      	cmp	r3, #0
 8010c54:	d124      	bne.n	8010ca0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010c56:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010c58:	f000 fc5e 	bl	8011518 <prvIsQueueFull>
 8010c5c:	4603      	mov	r3, r0
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d018      	beq.n	8010c94 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c64:	3310      	adds	r3, #16
 8010c66:	687a      	ldr	r2, [r7, #4]
 8010c68:	4611      	mov	r1, r2
 8010c6a:	4618      	mov	r0, r3
 8010c6c:	f001 f90a 	bl	8011e84 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8010c70:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010c72:	f000 fbe9 	bl	8011448 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8010c76:	f000 ff37 	bl	8011ae8 <xTaskResumeAll>
 8010c7a:	4603      	mov	r3, r0
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	f47f af7c 	bne.w	8010b7a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8010c82:	4b0c      	ldr	r3, [pc, #48]	@ (8010cb4 <xQueueGenericSend+0x200>)
 8010c84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010c88:	601a      	str	r2, [r3, #0]
 8010c8a:	f3bf 8f4f 	dsb	sy
 8010c8e:	f3bf 8f6f 	isb	sy
 8010c92:	e772      	b.n	8010b7a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010c94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010c96:	f000 fbd7 	bl	8011448 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010c9a:	f000 ff25 	bl	8011ae8 <xTaskResumeAll>
 8010c9e:	e76c      	b.n	8010b7a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8010ca0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010ca2:	f000 fbd1 	bl	8011448 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010ca6:	f000 ff1f 	bl	8011ae8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8010caa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010cac:	4618      	mov	r0, r3
 8010cae:	3738      	adds	r7, #56	@ 0x38
 8010cb0:	46bd      	mov	sp, r7
 8010cb2:	bd80      	pop	{r7, pc}
 8010cb4:	e000ed04 	.word	0xe000ed04

08010cb8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8010cb8:	b580      	push	{r7, lr}
 8010cba:	b090      	sub	sp, #64	@ 0x40
 8010cbc:	af00      	add	r7, sp, #0
 8010cbe:	60f8      	str	r0, [r7, #12]
 8010cc0:	60b9      	str	r1, [r7, #8]
 8010cc2:	607a      	str	r2, [r7, #4]
 8010cc4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010cc6:	68fb      	ldr	r3, [r7, #12]
 8010cc8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8010cca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d10b      	bne.n	8010ce8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8010cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010cd4:	f383 8811 	msr	BASEPRI, r3
 8010cd8:	f3bf 8f6f 	isb	sy
 8010cdc:	f3bf 8f4f 	dsb	sy
 8010ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8010ce2:	bf00      	nop
 8010ce4:	bf00      	nop
 8010ce6:	e7fd      	b.n	8010ce4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010ce8:	68bb      	ldr	r3, [r7, #8]
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d103      	bne.n	8010cf6 <xQueueGenericSendFromISR+0x3e>
 8010cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d101      	bne.n	8010cfa <xQueueGenericSendFromISR+0x42>
 8010cf6:	2301      	movs	r3, #1
 8010cf8:	e000      	b.n	8010cfc <xQueueGenericSendFromISR+0x44>
 8010cfa:	2300      	movs	r3, #0
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d10b      	bne.n	8010d18 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8010d00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d04:	f383 8811 	msr	BASEPRI, r3
 8010d08:	f3bf 8f6f 	isb	sy
 8010d0c:	f3bf 8f4f 	dsb	sy
 8010d10:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010d12:	bf00      	nop
 8010d14:	bf00      	nop
 8010d16:	e7fd      	b.n	8010d14 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010d18:	683b      	ldr	r3, [r7, #0]
 8010d1a:	2b02      	cmp	r3, #2
 8010d1c:	d103      	bne.n	8010d26 <xQueueGenericSendFromISR+0x6e>
 8010d1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010d22:	2b01      	cmp	r3, #1
 8010d24:	d101      	bne.n	8010d2a <xQueueGenericSendFromISR+0x72>
 8010d26:	2301      	movs	r3, #1
 8010d28:	e000      	b.n	8010d2c <xQueueGenericSendFromISR+0x74>
 8010d2a:	2300      	movs	r3, #0
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d10b      	bne.n	8010d48 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8010d30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d34:	f383 8811 	msr	BASEPRI, r3
 8010d38:	f3bf 8f6f 	isb	sy
 8010d3c:	f3bf 8f4f 	dsb	sy
 8010d40:	623b      	str	r3, [r7, #32]
}
 8010d42:	bf00      	nop
 8010d44:	bf00      	nop
 8010d46:	e7fd      	b.n	8010d44 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010d48:	f002 f9fe 	bl	8013148 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8010d4c:	f3ef 8211 	mrs	r2, BASEPRI
 8010d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d54:	f383 8811 	msr	BASEPRI, r3
 8010d58:	f3bf 8f6f 	isb	sy
 8010d5c:	f3bf 8f4f 	dsb	sy
 8010d60:	61fa      	str	r2, [r7, #28]
 8010d62:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8010d64:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010d66:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d6a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010d6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010d70:	429a      	cmp	r2, r3
 8010d72:	d302      	bcc.n	8010d7a <xQueueGenericSendFromISR+0xc2>
 8010d74:	683b      	ldr	r3, [r7, #0]
 8010d76:	2b02      	cmp	r3, #2
 8010d78:	d12f      	bne.n	8010dda <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d7c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010d80:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010d8a:	683a      	ldr	r2, [r7, #0]
 8010d8c:	68b9      	ldr	r1, [r7, #8]
 8010d8e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8010d90:	f000 faca 	bl	8011328 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010d94:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8010d98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010d9c:	d112      	bne.n	8010dc4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010d9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	d016      	beq.n	8010dd4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010da6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010da8:	3324      	adds	r3, #36	@ 0x24
 8010daa:	4618      	mov	r0, r3
 8010dac:	f001 f8bc 	bl	8011f28 <xTaskRemoveFromEventList>
 8010db0:	4603      	mov	r3, r0
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d00e      	beq.n	8010dd4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010db6:	687b      	ldr	r3, [r7, #4]
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	d00b      	beq.n	8010dd4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	2201      	movs	r2, #1
 8010dc0:	601a      	str	r2, [r3, #0]
 8010dc2:	e007      	b.n	8010dd4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010dc4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010dc8:	3301      	adds	r3, #1
 8010dca:	b2db      	uxtb	r3, r3
 8010dcc:	b25a      	sxtb	r2, r3
 8010dce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010dd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010dd4:	2301      	movs	r3, #1
 8010dd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8010dd8:	e001      	b.n	8010dde <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010dda:	2300      	movs	r3, #0
 8010ddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010dde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010de0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010de2:	697b      	ldr	r3, [r7, #20]
 8010de4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8010de8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010dea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8010dec:	4618      	mov	r0, r3
 8010dee:	3740      	adds	r7, #64	@ 0x40
 8010df0:	46bd      	mov	sp, r7
 8010df2:	bd80      	pop	{r7, pc}

08010df4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010df4:	b580      	push	{r7, lr}
 8010df6:	b08e      	sub	sp, #56	@ 0x38
 8010df8:	af00      	add	r7, sp, #0
 8010dfa:	6078      	str	r0, [r7, #4]
 8010dfc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8010e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	d10b      	bne.n	8010e20 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8010e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e0c:	f383 8811 	msr	BASEPRI, r3
 8010e10:	f3bf 8f6f 	isb	sy
 8010e14:	f3bf 8f4f 	dsb	sy
 8010e18:	623b      	str	r3, [r7, #32]
}
 8010e1a:	bf00      	nop
 8010e1c:	bf00      	nop
 8010e1e:	e7fd      	b.n	8010e1c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d00b      	beq.n	8010e40 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8010e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e2c:	f383 8811 	msr	BASEPRI, r3
 8010e30:	f3bf 8f6f 	isb	sy
 8010e34:	f3bf 8f4f 	dsb	sy
 8010e38:	61fb      	str	r3, [r7, #28]
}
 8010e3a:	bf00      	nop
 8010e3c:	bf00      	nop
 8010e3e:	e7fd      	b.n	8010e3c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8010e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d103      	bne.n	8010e50 <xQueueGiveFromISR+0x5c>
 8010e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e4a:	689b      	ldr	r3, [r3, #8]
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	d101      	bne.n	8010e54 <xQueueGiveFromISR+0x60>
 8010e50:	2301      	movs	r3, #1
 8010e52:	e000      	b.n	8010e56 <xQueueGiveFromISR+0x62>
 8010e54:	2300      	movs	r3, #0
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	d10b      	bne.n	8010e72 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8010e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e5e:	f383 8811 	msr	BASEPRI, r3
 8010e62:	f3bf 8f6f 	isb	sy
 8010e66:	f3bf 8f4f 	dsb	sy
 8010e6a:	61bb      	str	r3, [r7, #24]
}
 8010e6c:	bf00      	nop
 8010e6e:	bf00      	nop
 8010e70:	e7fd      	b.n	8010e6e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010e72:	f002 f969 	bl	8013148 <vPortValidateInterruptPriority>
	__asm volatile
 8010e76:	f3ef 8211 	mrs	r2, BASEPRI
 8010e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e7e:	f383 8811 	msr	BASEPRI, r3
 8010e82:	f3bf 8f6f 	isb	sy
 8010e86:	f3bf 8f4f 	dsb	sy
 8010e8a:	617a      	str	r2, [r7, #20]
 8010e8c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8010e8e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e96:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8010e98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010e9c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010e9e:	429a      	cmp	r2, r3
 8010ea0:	d22b      	bcs.n	8010efa <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ea4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010ea8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010eae:	1c5a      	adds	r2, r3, #1
 8010eb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010eb2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010eb4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010eb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8010ebc:	d112      	bne.n	8010ee4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d016      	beq.n	8010ef4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ec8:	3324      	adds	r3, #36	@ 0x24
 8010eca:	4618      	mov	r0, r3
 8010ecc:	f001 f82c 	bl	8011f28 <xTaskRemoveFromEventList>
 8010ed0:	4603      	mov	r3, r0
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	d00e      	beq.n	8010ef4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010ed6:	683b      	ldr	r3, [r7, #0]
 8010ed8:	2b00      	cmp	r3, #0
 8010eda:	d00b      	beq.n	8010ef4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010edc:	683b      	ldr	r3, [r7, #0]
 8010ede:	2201      	movs	r2, #1
 8010ee0:	601a      	str	r2, [r3, #0]
 8010ee2:	e007      	b.n	8010ef4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010ee4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010ee8:	3301      	adds	r3, #1
 8010eea:	b2db      	uxtb	r3, r3
 8010eec:	b25a      	sxtb	r2, r3
 8010eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ef0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010ef4:	2301      	movs	r3, #1
 8010ef6:	637b      	str	r3, [r7, #52]	@ 0x34
 8010ef8:	e001      	b.n	8010efe <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8010efa:	2300      	movs	r3, #0
 8010efc:	637b      	str	r3, [r7, #52]	@ 0x34
 8010efe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f00:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8010f02:	68fb      	ldr	r3, [r7, #12]
 8010f04:	f383 8811 	msr	BASEPRI, r3
}
 8010f08:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8010f0c:	4618      	mov	r0, r3
 8010f0e:	3738      	adds	r7, #56	@ 0x38
 8010f10:	46bd      	mov	sp, r7
 8010f12:	bd80      	pop	{r7, pc}

08010f14 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010f14:	b580      	push	{r7, lr}
 8010f16:	b08c      	sub	sp, #48	@ 0x30
 8010f18:	af00      	add	r7, sp, #0
 8010f1a:	60f8      	str	r0, [r7, #12]
 8010f1c:	60b9      	str	r1, [r7, #8]
 8010f1e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010f20:	2300      	movs	r3, #0
 8010f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010f24:	68fb      	ldr	r3, [r7, #12]
 8010f26:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d10b      	bne.n	8010f46 <xQueueReceive+0x32>
	__asm volatile
 8010f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f32:	f383 8811 	msr	BASEPRI, r3
 8010f36:	f3bf 8f6f 	isb	sy
 8010f3a:	f3bf 8f4f 	dsb	sy
 8010f3e:	623b      	str	r3, [r7, #32]
}
 8010f40:	bf00      	nop
 8010f42:	bf00      	nop
 8010f44:	e7fd      	b.n	8010f42 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010f46:	68bb      	ldr	r3, [r7, #8]
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d103      	bne.n	8010f54 <xQueueReceive+0x40>
 8010f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d101      	bne.n	8010f58 <xQueueReceive+0x44>
 8010f54:	2301      	movs	r3, #1
 8010f56:	e000      	b.n	8010f5a <xQueueReceive+0x46>
 8010f58:	2300      	movs	r3, #0
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	d10b      	bne.n	8010f76 <xQueueReceive+0x62>
	__asm volatile
 8010f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f62:	f383 8811 	msr	BASEPRI, r3
 8010f66:	f3bf 8f6f 	isb	sy
 8010f6a:	f3bf 8f4f 	dsb	sy
 8010f6e:	61fb      	str	r3, [r7, #28]
}
 8010f70:	bf00      	nop
 8010f72:	bf00      	nop
 8010f74:	e7fd      	b.n	8010f72 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010f76:	f001 f99d 	bl	80122b4 <xTaskGetSchedulerState>
 8010f7a:	4603      	mov	r3, r0
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d102      	bne.n	8010f86 <xQueueReceive+0x72>
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d101      	bne.n	8010f8a <xQueueReceive+0x76>
 8010f86:	2301      	movs	r3, #1
 8010f88:	e000      	b.n	8010f8c <xQueueReceive+0x78>
 8010f8a:	2300      	movs	r3, #0
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d10b      	bne.n	8010fa8 <xQueueReceive+0x94>
	__asm volatile
 8010f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f94:	f383 8811 	msr	BASEPRI, r3
 8010f98:	f3bf 8f6f 	isb	sy
 8010f9c:	f3bf 8f4f 	dsb	sy
 8010fa0:	61bb      	str	r3, [r7, #24]
}
 8010fa2:	bf00      	nop
 8010fa4:	bf00      	nop
 8010fa6:	e7fd      	b.n	8010fa4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010fa8:	f001 ffee 	bl	8012f88 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010fb0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d01f      	beq.n	8010ff8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010fb8:	68b9      	ldr	r1, [r7, #8]
 8010fba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010fbc:	f000 fa1e 	bl	80113fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fc2:	1e5a      	subs	r2, r3, #1
 8010fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fc6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fca:	691b      	ldr	r3, [r3, #16]
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d00f      	beq.n	8010ff0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010fd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010fd2:	3310      	adds	r3, #16
 8010fd4:	4618      	mov	r0, r3
 8010fd6:	f000 ffa7 	bl	8011f28 <xTaskRemoveFromEventList>
 8010fda:	4603      	mov	r3, r0
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	d007      	beq.n	8010ff0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010fe0:	4b3c      	ldr	r3, [pc, #240]	@ (80110d4 <xQueueReceive+0x1c0>)
 8010fe2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010fe6:	601a      	str	r2, [r3, #0]
 8010fe8:	f3bf 8f4f 	dsb	sy
 8010fec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010ff0:	f001 fffc 	bl	8012fec <vPortExitCritical>
				return pdPASS;
 8010ff4:	2301      	movs	r3, #1
 8010ff6:	e069      	b.n	80110cc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d103      	bne.n	8011006 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010ffe:	f001 fff5 	bl	8012fec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011002:	2300      	movs	r3, #0
 8011004:	e062      	b.n	80110cc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011008:	2b00      	cmp	r3, #0
 801100a:	d106      	bne.n	801101a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801100c:	f107 0310 	add.w	r3, r7, #16
 8011010:	4618      	mov	r0, r3
 8011012:	f000 ffed 	bl	8011ff0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011016:	2301      	movs	r3, #1
 8011018:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801101a:	f001 ffe7 	bl	8012fec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801101e:	f000 fd55 	bl	8011acc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011022:	f001 ffb1 	bl	8012f88 <vPortEnterCritical>
 8011026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011028:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801102c:	b25b      	sxtb	r3, r3
 801102e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011032:	d103      	bne.n	801103c <xQueueReceive+0x128>
 8011034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011036:	2200      	movs	r2, #0
 8011038:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801103c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801103e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011042:	b25b      	sxtb	r3, r3
 8011044:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011048:	d103      	bne.n	8011052 <xQueueReceive+0x13e>
 801104a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801104c:	2200      	movs	r2, #0
 801104e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011052:	f001 ffcb 	bl	8012fec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011056:	1d3a      	adds	r2, r7, #4
 8011058:	f107 0310 	add.w	r3, r7, #16
 801105c:	4611      	mov	r1, r2
 801105e:	4618      	mov	r0, r3
 8011060:	f000 ffdc 	bl	801201c <xTaskCheckForTimeOut>
 8011064:	4603      	mov	r3, r0
 8011066:	2b00      	cmp	r3, #0
 8011068:	d123      	bne.n	80110b2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801106a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801106c:	f000 fa3e 	bl	80114ec <prvIsQueueEmpty>
 8011070:	4603      	mov	r3, r0
 8011072:	2b00      	cmp	r3, #0
 8011074:	d017      	beq.n	80110a6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011078:	3324      	adds	r3, #36	@ 0x24
 801107a:	687a      	ldr	r2, [r7, #4]
 801107c:	4611      	mov	r1, r2
 801107e:	4618      	mov	r0, r3
 8011080:	f000 ff00 	bl	8011e84 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011084:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011086:	f000 f9df 	bl	8011448 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801108a:	f000 fd2d 	bl	8011ae8 <xTaskResumeAll>
 801108e:	4603      	mov	r3, r0
 8011090:	2b00      	cmp	r3, #0
 8011092:	d189      	bne.n	8010fa8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8011094:	4b0f      	ldr	r3, [pc, #60]	@ (80110d4 <xQueueReceive+0x1c0>)
 8011096:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801109a:	601a      	str	r2, [r3, #0]
 801109c:	f3bf 8f4f 	dsb	sy
 80110a0:	f3bf 8f6f 	isb	sy
 80110a4:	e780      	b.n	8010fa8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80110a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80110a8:	f000 f9ce 	bl	8011448 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80110ac:	f000 fd1c 	bl	8011ae8 <xTaskResumeAll>
 80110b0:	e77a      	b.n	8010fa8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80110b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80110b4:	f000 f9c8 	bl	8011448 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80110b8:	f000 fd16 	bl	8011ae8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80110bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80110be:	f000 fa15 	bl	80114ec <prvIsQueueEmpty>
 80110c2:	4603      	mov	r3, r0
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	f43f af6f 	beq.w	8010fa8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80110ca:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80110cc:	4618      	mov	r0, r3
 80110ce:	3730      	adds	r7, #48	@ 0x30
 80110d0:	46bd      	mov	sp, r7
 80110d2:	bd80      	pop	{r7, pc}
 80110d4:	e000ed04 	.word	0xe000ed04

080110d8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80110d8:	b580      	push	{r7, lr}
 80110da:	b08e      	sub	sp, #56	@ 0x38
 80110dc:	af00      	add	r7, sp, #0
 80110de:	6078      	str	r0, [r7, #4]
 80110e0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80110e2:	2300      	movs	r3, #0
 80110e4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80110ea:	2300      	movs	r3, #0
 80110ec:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80110ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	d10b      	bne.n	801110c <xQueueSemaphoreTake+0x34>
	__asm volatile
 80110f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110f8:	f383 8811 	msr	BASEPRI, r3
 80110fc:	f3bf 8f6f 	isb	sy
 8011100:	f3bf 8f4f 	dsb	sy
 8011104:	623b      	str	r3, [r7, #32]
}
 8011106:	bf00      	nop
 8011108:	bf00      	nop
 801110a:	e7fd      	b.n	8011108 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 801110c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801110e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011110:	2b00      	cmp	r3, #0
 8011112:	d00b      	beq.n	801112c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8011114:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011118:	f383 8811 	msr	BASEPRI, r3
 801111c:	f3bf 8f6f 	isb	sy
 8011120:	f3bf 8f4f 	dsb	sy
 8011124:	61fb      	str	r3, [r7, #28]
}
 8011126:	bf00      	nop
 8011128:	bf00      	nop
 801112a:	e7fd      	b.n	8011128 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801112c:	f001 f8c2 	bl	80122b4 <xTaskGetSchedulerState>
 8011130:	4603      	mov	r3, r0
 8011132:	2b00      	cmp	r3, #0
 8011134:	d102      	bne.n	801113c <xQueueSemaphoreTake+0x64>
 8011136:	683b      	ldr	r3, [r7, #0]
 8011138:	2b00      	cmp	r3, #0
 801113a:	d101      	bne.n	8011140 <xQueueSemaphoreTake+0x68>
 801113c:	2301      	movs	r3, #1
 801113e:	e000      	b.n	8011142 <xQueueSemaphoreTake+0x6a>
 8011140:	2300      	movs	r3, #0
 8011142:	2b00      	cmp	r3, #0
 8011144:	d10b      	bne.n	801115e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8011146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801114a:	f383 8811 	msr	BASEPRI, r3
 801114e:	f3bf 8f6f 	isb	sy
 8011152:	f3bf 8f4f 	dsb	sy
 8011156:	61bb      	str	r3, [r7, #24]
}
 8011158:	bf00      	nop
 801115a:	bf00      	nop
 801115c:	e7fd      	b.n	801115a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801115e:	f001 ff13 	bl	8012f88 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8011162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011166:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8011168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801116a:	2b00      	cmp	r3, #0
 801116c:	d024      	beq.n	80111b8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801116e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011170:	1e5a      	subs	r2, r3, #1
 8011172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011174:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011178:	681b      	ldr	r3, [r3, #0]
 801117a:	2b00      	cmp	r3, #0
 801117c:	d104      	bne.n	8011188 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801117e:	f001 fa13 	bl	80125a8 <pvTaskIncrementMutexHeldCount>
 8011182:	4602      	mov	r2, r0
 8011184:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011186:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801118a:	691b      	ldr	r3, [r3, #16]
 801118c:	2b00      	cmp	r3, #0
 801118e:	d00f      	beq.n	80111b0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011192:	3310      	adds	r3, #16
 8011194:	4618      	mov	r0, r3
 8011196:	f000 fec7 	bl	8011f28 <xTaskRemoveFromEventList>
 801119a:	4603      	mov	r3, r0
 801119c:	2b00      	cmp	r3, #0
 801119e:	d007      	beq.n	80111b0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80111a0:	4b54      	ldr	r3, [pc, #336]	@ (80112f4 <xQueueSemaphoreTake+0x21c>)
 80111a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80111a6:	601a      	str	r2, [r3, #0]
 80111a8:	f3bf 8f4f 	dsb	sy
 80111ac:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80111b0:	f001 ff1c 	bl	8012fec <vPortExitCritical>
				return pdPASS;
 80111b4:	2301      	movs	r3, #1
 80111b6:	e098      	b.n	80112ea <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80111b8:	683b      	ldr	r3, [r7, #0]
 80111ba:	2b00      	cmp	r3, #0
 80111bc:	d112      	bne.n	80111e4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80111be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	d00b      	beq.n	80111dc <xQueueSemaphoreTake+0x104>
	__asm volatile
 80111c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111c8:	f383 8811 	msr	BASEPRI, r3
 80111cc:	f3bf 8f6f 	isb	sy
 80111d0:	f3bf 8f4f 	dsb	sy
 80111d4:	617b      	str	r3, [r7, #20]
}
 80111d6:	bf00      	nop
 80111d8:	bf00      	nop
 80111da:	e7fd      	b.n	80111d8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80111dc:	f001 ff06 	bl	8012fec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80111e0:	2300      	movs	r3, #0
 80111e2:	e082      	b.n	80112ea <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80111e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d106      	bne.n	80111f8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80111ea:	f107 030c 	add.w	r3, r7, #12
 80111ee:	4618      	mov	r0, r3
 80111f0:	f000 fefe 	bl	8011ff0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80111f4:	2301      	movs	r3, #1
 80111f6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80111f8:	f001 fef8 	bl	8012fec <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80111fc:	f000 fc66 	bl	8011acc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011200:	f001 fec2 	bl	8012f88 <vPortEnterCritical>
 8011204:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011206:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801120a:	b25b      	sxtb	r3, r3
 801120c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011210:	d103      	bne.n	801121a <xQueueSemaphoreTake+0x142>
 8011212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011214:	2200      	movs	r2, #0
 8011216:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801121a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801121c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8011220:	b25b      	sxtb	r3, r3
 8011222:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011226:	d103      	bne.n	8011230 <xQueueSemaphoreTake+0x158>
 8011228:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801122a:	2200      	movs	r2, #0
 801122c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011230:	f001 fedc 	bl	8012fec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011234:	463a      	mov	r2, r7
 8011236:	f107 030c 	add.w	r3, r7, #12
 801123a:	4611      	mov	r1, r2
 801123c:	4618      	mov	r0, r3
 801123e:	f000 feed 	bl	801201c <xTaskCheckForTimeOut>
 8011242:	4603      	mov	r3, r0
 8011244:	2b00      	cmp	r3, #0
 8011246:	d132      	bne.n	80112ae <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011248:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801124a:	f000 f94f 	bl	80114ec <prvIsQueueEmpty>
 801124e:	4603      	mov	r3, r0
 8011250:	2b00      	cmp	r3, #0
 8011252:	d026      	beq.n	80112a2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011256:	681b      	ldr	r3, [r3, #0]
 8011258:	2b00      	cmp	r3, #0
 801125a:	d109      	bne.n	8011270 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 801125c:	f001 fe94 	bl	8012f88 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011262:	689b      	ldr	r3, [r3, #8]
 8011264:	4618      	mov	r0, r3
 8011266:	f001 f843 	bl	80122f0 <xTaskPriorityInherit>
 801126a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 801126c:	f001 febe 	bl	8012fec <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011270:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011272:	3324      	adds	r3, #36	@ 0x24
 8011274:	683a      	ldr	r2, [r7, #0]
 8011276:	4611      	mov	r1, r2
 8011278:	4618      	mov	r0, r3
 801127a:	f000 fe03 	bl	8011e84 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801127e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8011280:	f000 f8e2 	bl	8011448 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011284:	f000 fc30 	bl	8011ae8 <xTaskResumeAll>
 8011288:	4603      	mov	r3, r0
 801128a:	2b00      	cmp	r3, #0
 801128c:	f47f af67 	bne.w	801115e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8011290:	4b18      	ldr	r3, [pc, #96]	@ (80112f4 <xQueueSemaphoreTake+0x21c>)
 8011292:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011296:	601a      	str	r2, [r3, #0]
 8011298:	f3bf 8f4f 	dsb	sy
 801129c:	f3bf 8f6f 	isb	sy
 80112a0:	e75d      	b.n	801115e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80112a2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80112a4:	f000 f8d0 	bl	8011448 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80112a8:	f000 fc1e 	bl	8011ae8 <xTaskResumeAll>
 80112ac:	e757      	b.n	801115e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80112ae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80112b0:	f000 f8ca 	bl	8011448 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80112b4:	f000 fc18 	bl	8011ae8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80112b8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80112ba:	f000 f917 	bl	80114ec <prvIsQueueEmpty>
 80112be:	4603      	mov	r3, r0
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	f43f af4c 	beq.w	801115e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80112c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	d00d      	beq.n	80112e8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80112cc:	f001 fe5c 	bl	8012f88 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80112d0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80112d2:	f000 f811 	bl	80112f8 <prvGetDisinheritPriorityAfterTimeout>
 80112d6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80112d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80112da:	689b      	ldr	r3, [r3, #8]
 80112dc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80112de:	4618      	mov	r0, r3
 80112e0:	f001 f8de 	bl	80124a0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80112e4:	f001 fe82 	bl	8012fec <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80112e8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80112ea:	4618      	mov	r0, r3
 80112ec:	3738      	adds	r7, #56	@ 0x38
 80112ee:	46bd      	mov	sp, r7
 80112f0:	bd80      	pop	{r7, pc}
 80112f2:	bf00      	nop
 80112f4:	e000ed04 	.word	0xe000ed04

080112f8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80112f8:	b480      	push	{r7}
 80112fa:	b085      	sub	sp, #20
 80112fc:	af00      	add	r7, sp, #0
 80112fe:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8011300:	687b      	ldr	r3, [r7, #4]
 8011302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011304:	2b00      	cmp	r3, #0
 8011306:	d006      	beq.n	8011316 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801130c:	681b      	ldr	r3, [r3, #0]
 801130e:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8011312:	60fb      	str	r3, [r7, #12]
 8011314:	e001      	b.n	801131a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8011316:	2300      	movs	r3, #0
 8011318:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801131a:	68fb      	ldr	r3, [r7, #12]
	}
 801131c:	4618      	mov	r0, r3
 801131e:	3714      	adds	r7, #20
 8011320:	46bd      	mov	sp, r7
 8011322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011326:	4770      	bx	lr

08011328 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8011328:	b580      	push	{r7, lr}
 801132a:	b086      	sub	sp, #24
 801132c:	af00      	add	r7, sp, #0
 801132e:	60f8      	str	r0, [r7, #12]
 8011330:	60b9      	str	r1, [r7, #8]
 8011332:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8011334:	2300      	movs	r3, #0
 8011336:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011338:	68fb      	ldr	r3, [r7, #12]
 801133a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801133c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 801133e:	68fb      	ldr	r3, [r7, #12]
 8011340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011342:	2b00      	cmp	r3, #0
 8011344:	d10d      	bne.n	8011362 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011346:	68fb      	ldr	r3, [r7, #12]
 8011348:	681b      	ldr	r3, [r3, #0]
 801134a:	2b00      	cmp	r3, #0
 801134c:	d14d      	bne.n	80113ea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	689b      	ldr	r3, [r3, #8]
 8011352:	4618      	mov	r0, r3
 8011354:	f001 f834 	bl	80123c0 <xTaskPriorityDisinherit>
 8011358:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 801135a:	68fb      	ldr	r3, [r7, #12]
 801135c:	2200      	movs	r2, #0
 801135e:	609a      	str	r2, [r3, #8]
 8011360:	e043      	b.n	80113ea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	2b00      	cmp	r3, #0
 8011366:	d119      	bne.n	801139c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011368:	68fb      	ldr	r3, [r7, #12]
 801136a:	6858      	ldr	r0, [r3, #4]
 801136c:	68fb      	ldr	r3, [r7, #12]
 801136e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011370:	461a      	mov	r2, r3
 8011372:	68b9      	ldr	r1, [r7, #8]
 8011374:	f003 f9f0 	bl	8014758 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8011378:	68fb      	ldr	r3, [r7, #12]
 801137a:	685a      	ldr	r2, [r3, #4]
 801137c:	68fb      	ldr	r3, [r7, #12]
 801137e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011380:	441a      	add	r2, r3
 8011382:	68fb      	ldr	r3, [r7, #12]
 8011384:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	685a      	ldr	r2, [r3, #4]
 801138a:	68fb      	ldr	r3, [r7, #12]
 801138c:	689b      	ldr	r3, [r3, #8]
 801138e:	429a      	cmp	r2, r3
 8011390:	d32b      	bcc.n	80113ea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8011392:	68fb      	ldr	r3, [r7, #12]
 8011394:	681a      	ldr	r2, [r3, #0]
 8011396:	68fb      	ldr	r3, [r7, #12]
 8011398:	605a      	str	r2, [r3, #4]
 801139a:	e026      	b.n	80113ea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 801139c:	68fb      	ldr	r3, [r7, #12]
 801139e:	68d8      	ldr	r0, [r3, #12]
 80113a0:	68fb      	ldr	r3, [r7, #12]
 80113a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80113a4:	461a      	mov	r2, r3
 80113a6:	68b9      	ldr	r1, [r7, #8]
 80113a8:	f003 f9d6 	bl	8014758 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	68da      	ldr	r2, [r3, #12]
 80113b0:	68fb      	ldr	r3, [r7, #12]
 80113b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80113b4:	425b      	negs	r3, r3
 80113b6:	441a      	add	r2, r3
 80113b8:	68fb      	ldr	r3, [r7, #12]
 80113ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80113bc:	68fb      	ldr	r3, [r7, #12]
 80113be:	68da      	ldr	r2, [r3, #12]
 80113c0:	68fb      	ldr	r3, [r7, #12]
 80113c2:	681b      	ldr	r3, [r3, #0]
 80113c4:	429a      	cmp	r2, r3
 80113c6:	d207      	bcs.n	80113d8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80113c8:	68fb      	ldr	r3, [r7, #12]
 80113ca:	689a      	ldr	r2, [r3, #8]
 80113cc:	68fb      	ldr	r3, [r7, #12]
 80113ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80113d0:	425b      	negs	r3, r3
 80113d2:	441a      	add	r2, r3
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80113d8:	687b      	ldr	r3, [r7, #4]
 80113da:	2b02      	cmp	r3, #2
 80113dc:	d105      	bne.n	80113ea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80113de:	693b      	ldr	r3, [r7, #16]
 80113e0:	2b00      	cmp	r3, #0
 80113e2:	d002      	beq.n	80113ea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80113e4:	693b      	ldr	r3, [r7, #16]
 80113e6:	3b01      	subs	r3, #1
 80113e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80113ea:	693b      	ldr	r3, [r7, #16]
 80113ec:	1c5a      	adds	r2, r3, #1
 80113ee:	68fb      	ldr	r3, [r7, #12]
 80113f0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80113f2:	697b      	ldr	r3, [r7, #20]
}
 80113f4:	4618      	mov	r0, r3
 80113f6:	3718      	adds	r7, #24
 80113f8:	46bd      	mov	sp, r7
 80113fa:	bd80      	pop	{r7, pc}

080113fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80113fc:	b580      	push	{r7, lr}
 80113fe:	b082      	sub	sp, #8
 8011400:	af00      	add	r7, sp, #0
 8011402:	6078      	str	r0, [r7, #4]
 8011404:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801140a:	2b00      	cmp	r3, #0
 801140c:	d018      	beq.n	8011440 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 801140e:	687b      	ldr	r3, [r7, #4]
 8011410:	68da      	ldr	r2, [r3, #12]
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011416:	441a      	add	r2, r3
 8011418:	687b      	ldr	r3, [r7, #4]
 801141a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	68da      	ldr	r2, [r3, #12]
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	689b      	ldr	r3, [r3, #8]
 8011424:	429a      	cmp	r2, r3
 8011426:	d303      	bcc.n	8011430 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	681a      	ldr	r2, [r3, #0]
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	68d9      	ldr	r1, [r3, #12]
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8011438:	461a      	mov	r2, r3
 801143a:	6838      	ldr	r0, [r7, #0]
 801143c:	f003 f98c 	bl	8014758 <memcpy>
	}
}
 8011440:	bf00      	nop
 8011442:	3708      	adds	r7, #8
 8011444:	46bd      	mov	sp, r7
 8011446:	bd80      	pop	{r7, pc}

08011448 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8011448:	b580      	push	{r7, lr}
 801144a:	b084      	sub	sp, #16
 801144c:	af00      	add	r7, sp, #0
 801144e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8011450:	f001 fd9a 	bl	8012f88 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801145a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801145c:	e011      	b.n	8011482 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011462:	2b00      	cmp	r3, #0
 8011464:	d012      	beq.n	801148c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	3324      	adds	r3, #36	@ 0x24
 801146a:	4618      	mov	r0, r3
 801146c:	f000 fd5c 	bl	8011f28 <xTaskRemoveFromEventList>
 8011470:	4603      	mov	r3, r0
 8011472:	2b00      	cmp	r3, #0
 8011474:	d001      	beq.n	801147a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8011476:	f000 fe35 	bl	80120e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 801147a:	7bfb      	ldrb	r3, [r7, #15]
 801147c:	3b01      	subs	r3, #1
 801147e:	b2db      	uxtb	r3, r3
 8011480:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8011482:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011486:	2b00      	cmp	r3, #0
 8011488:	dce9      	bgt.n	801145e <prvUnlockQueue+0x16>
 801148a:	e000      	b.n	801148e <prvUnlockQueue+0x46>
					break;
 801148c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	22ff      	movs	r2, #255	@ 0xff
 8011492:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8011496:	f001 fda9 	bl	8012fec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 801149a:	f001 fd75 	bl	8012f88 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80114a4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80114a6:	e011      	b.n	80114cc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	691b      	ldr	r3, [r3, #16]
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d012      	beq.n	80114d6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	3310      	adds	r3, #16
 80114b4:	4618      	mov	r0, r3
 80114b6:	f000 fd37 	bl	8011f28 <xTaskRemoveFromEventList>
 80114ba:	4603      	mov	r3, r0
 80114bc:	2b00      	cmp	r3, #0
 80114be:	d001      	beq.n	80114c4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80114c0:	f000 fe10 	bl	80120e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80114c4:	7bbb      	ldrb	r3, [r7, #14]
 80114c6:	3b01      	subs	r3, #1
 80114c8:	b2db      	uxtb	r3, r3
 80114ca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80114cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	dce9      	bgt.n	80114a8 <prvUnlockQueue+0x60>
 80114d4:	e000      	b.n	80114d8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80114d6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	22ff      	movs	r2, #255	@ 0xff
 80114dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80114e0:	f001 fd84 	bl	8012fec <vPortExitCritical>
}
 80114e4:	bf00      	nop
 80114e6:	3710      	adds	r7, #16
 80114e8:	46bd      	mov	sp, r7
 80114ea:	bd80      	pop	{r7, pc}

080114ec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80114ec:	b580      	push	{r7, lr}
 80114ee:	b084      	sub	sp, #16
 80114f0:	af00      	add	r7, sp, #0
 80114f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80114f4:	f001 fd48 	bl	8012f88 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	d102      	bne.n	8011506 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8011500:	2301      	movs	r3, #1
 8011502:	60fb      	str	r3, [r7, #12]
 8011504:	e001      	b.n	801150a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011506:	2300      	movs	r3, #0
 8011508:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801150a:	f001 fd6f 	bl	8012fec <vPortExitCritical>

	return xReturn;
 801150e:	68fb      	ldr	r3, [r7, #12]
}
 8011510:	4618      	mov	r0, r3
 8011512:	3710      	adds	r7, #16
 8011514:	46bd      	mov	sp, r7
 8011516:	bd80      	pop	{r7, pc}

08011518 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011518:	b580      	push	{r7, lr}
 801151a:	b084      	sub	sp, #16
 801151c:	af00      	add	r7, sp, #0
 801151e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011520:	f001 fd32 	bl	8012f88 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801152c:	429a      	cmp	r2, r3
 801152e:	d102      	bne.n	8011536 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8011530:	2301      	movs	r3, #1
 8011532:	60fb      	str	r3, [r7, #12]
 8011534:	e001      	b.n	801153a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011536:	2300      	movs	r3, #0
 8011538:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 801153a:	f001 fd57 	bl	8012fec <vPortExitCritical>

	return xReturn;
 801153e:	68fb      	ldr	r3, [r7, #12]
}
 8011540:	4618      	mov	r0, r3
 8011542:	3710      	adds	r7, #16
 8011544:	46bd      	mov	sp, r7
 8011546:	bd80      	pop	{r7, pc}

08011548 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8011548:	b480      	push	{r7}
 801154a:	b085      	sub	sp, #20
 801154c:	af00      	add	r7, sp, #0
 801154e:	6078      	str	r0, [r7, #4]
 8011550:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011552:	2300      	movs	r3, #0
 8011554:	60fb      	str	r3, [r7, #12]
 8011556:	e014      	b.n	8011582 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8011558:	4a0f      	ldr	r2, [pc, #60]	@ (8011598 <vQueueAddToRegistry+0x50>)
 801155a:	68fb      	ldr	r3, [r7, #12]
 801155c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011560:	2b00      	cmp	r3, #0
 8011562:	d10b      	bne.n	801157c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8011564:	490c      	ldr	r1, [pc, #48]	@ (8011598 <vQueueAddToRegistry+0x50>)
 8011566:	68fb      	ldr	r3, [r7, #12]
 8011568:	683a      	ldr	r2, [r7, #0]
 801156a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801156e:	4a0a      	ldr	r2, [pc, #40]	@ (8011598 <vQueueAddToRegistry+0x50>)
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	00db      	lsls	r3, r3, #3
 8011574:	4413      	add	r3, r2
 8011576:	687a      	ldr	r2, [r7, #4]
 8011578:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 801157a:	e006      	b.n	801158a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801157c:	68fb      	ldr	r3, [r7, #12]
 801157e:	3301      	adds	r3, #1
 8011580:	60fb      	str	r3, [r7, #12]
 8011582:	68fb      	ldr	r3, [r7, #12]
 8011584:	2b07      	cmp	r3, #7
 8011586:	d9e7      	bls.n	8011558 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8011588:	bf00      	nop
 801158a:	bf00      	nop
 801158c:	3714      	adds	r7, #20
 801158e:	46bd      	mov	sp, r7
 8011590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011594:	4770      	bx	lr
 8011596:	bf00      	nop
 8011598:	24002814 	.word	0x24002814

0801159c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801159c:	b580      	push	{r7, lr}
 801159e:	b086      	sub	sp, #24
 80115a0:	af00      	add	r7, sp, #0
 80115a2:	60f8      	str	r0, [r7, #12]
 80115a4:	60b9      	str	r1, [r7, #8]
 80115a6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80115ac:	f001 fcec 	bl	8012f88 <vPortEnterCritical>
 80115b0:	697b      	ldr	r3, [r7, #20]
 80115b2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80115b6:	b25b      	sxtb	r3, r3
 80115b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80115bc:	d103      	bne.n	80115c6 <vQueueWaitForMessageRestricted+0x2a>
 80115be:	697b      	ldr	r3, [r7, #20]
 80115c0:	2200      	movs	r2, #0
 80115c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80115c6:	697b      	ldr	r3, [r7, #20]
 80115c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80115cc:	b25b      	sxtb	r3, r3
 80115ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80115d2:	d103      	bne.n	80115dc <vQueueWaitForMessageRestricted+0x40>
 80115d4:	697b      	ldr	r3, [r7, #20]
 80115d6:	2200      	movs	r2, #0
 80115d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80115dc:	f001 fd06 	bl	8012fec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80115e0:	697b      	ldr	r3, [r7, #20]
 80115e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d106      	bne.n	80115f6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80115e8:	697b      	ldr	r3, [r7, #20]
 80115ea:	3324      	adds	r3, #36	@ 0x24
 80115ec:	687a      	ldr	r2, [r7, #4]
 80115ee:	68b9      	ldr	r1, [r7, #8]
 80115f0:	4618      	mov	r0, r3
 80115f2:	f000 fc6d 	bl	8011ed0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80115f6:	6978      	ldr	r0, [r7, #20]
 80115f8:	f7ff ff26 	bl	8011448 <prvUnlockQueue>
	}
 80115fc:	bf00      	nop
 80115fe:	3718      	adds	r7, #24
 8011600:	46bd      	mov	sp, r7
 8011602:	bd80      	pop	{r7, pc}

08011604 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8011604:	b580      	push	{r7, lr}
 8011606:	b08e      	sub	sp, #56	@ 0x38
 8011608:	af04      	add	r7, sp, #16
 801160a:	60f8      	str	r0, [r7, #12]
 801160c:	60b9      	str	r1, [r7, #8]
 801160e:	607a      	str	r2, [r7, #4]
 8011610:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8011612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011614:	2b00      	cmp	r3, #0
 8011616:	d10b      	bne.n	8011630 <xTaskCreateStatic+0x2c>
	__asm volatile
 8011618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801161c:	f383 8811 	msr	BASEPRI, r3
 8011620:	f3bf 8f6f 	isb	sy
 8011624:	f3bf 8f4f 	dsb	sy
 8011628:	623b      	str	r3, [r7, #32]
}
 801162a:	bf00      	nop
 801162c:	bf00      	nop
 801162e:	e7fd      	b.n	801162c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8011630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011632:	2b00      	cmp	r3, #0
 8011634:	d10b      	bne.n	801164e <xTaskCreateStatic+0x4a>
	__asm volatile
 8011636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801163a:	f383 8811 	msr	BASEPRI, r3
 801163e:	f3bf 8f6f 	isb	sy
 8011642:	f3bf 8f4f 	dsb	sy
 8011646:	61fb      	str	r3, [r7, #28]
}
 8011648:	bf00      	nop
 801164a:	bf00      	nop
 801164c:	e7fd      	b.n	801164a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801164e:	23a8      	movs	r3, #168	@ 0xa8
 8011650:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011652:	693b      	ldr	r3, [r7, #16]
 8011654:	2ba8      	cmp	r3, #168	@ 0xa8
 8011656:	d00b      	beq.n	8011670 <xTaskCreateStatic+0x6c>
	__asm volatile
 8011658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801165c:	f383 8811 	msr	BASEPRI, r3
 8011660:	f3bf 8f6f 	isb	sy
 8011664:	f3bf 8f4f 	dsb	sy
 8011668:	61bb      	str	r3, [r7, #24]
}
 801166a:	bf00      	nop
 801166c:	bf00      	nop
 801166e:	e7fd      	b.n	801166c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011670:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8011672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011674:	2b00      	cmp	r3, #0
 8011676:	d01e      	beq.n	80116b6 <xTaskCreateStatic+0xb2>
 8011678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801167a:	2b00      	cmp	r3, #0
 801167c:	d01b      	beq.n	80116b6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801167e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011680:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011684:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011686:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801168a:	2202      	movs	r2, #2
 801168c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011690:	2300      	movs	r3, #0
 8011692:	9303      	str	r3, [sp, #12]
 8011694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011696:	9302      	str	r3, [sp, #8]
 8011698:	f107 0314 	add.w	r3, r7, #20
 801169c:	9301      	str	r3, [sp, #4]
 801169e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116a0:	9300      	str	r3, [sp, #0]
 80116a2:	683b      	ldr	r3, [r7, #0]
 80116a4:	687a      	ldr	r2, [r7, #4]
 80116a6:	68b9      	ldr	r1, [r7, #8]
 80116a8:	68f8      	ldr	r0, [r7, #12]
 80116aa:	f000 f851 	bl	8011750 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80116ae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80116b0:	f000 f8f6 	bl	80118a0 <prvAddNewTaskToReadyList>
 80116b4:	e001      	b.n	80116ba <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80116b6:	2300      	movs	r3, #0
 80116b8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80116ba:	697b      	ldr	r3, [r7, #20]
	}
 80116bc:	4618      	mov	r0, r3
 80116be:	3728      	adds	r7, #40	@ 0x28
 80116c0:	46bd      	mov	sp, r7
 80116c2:	bd80      	pop	{r7, pc}

080116c4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80116c4:	b580      	push	{r7, lr}
 80116c6:	b08c      	sub	sp, #48	@ 0x30
 80116c8:	af04      	add	r7, sp, #16
 80116ca:	60f8      	str	r0, [r7, #12]
 80116cc:	60b9      	str	r1, [r7, #8]
 80116ce:	603b      	str	r3, [r7, #0]
 80116d0:	4613      	mov	r3, r2
 80116d2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80116d4:	88fb      	ldrh	r3, [r7, #6]
 80116d6:	009b      	lsls	r3, r3, #2
 80116d8:	4618      	mov	r0, r3
 80116da:	f001 fd77 	bl	80131cc <pvPortMalloc>
 80116de:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80116e0:	697b      	ldr	r3, [r7, #20]
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d00e      	beq.n	8011704 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80116e6:	20a8      	movs	r0, #168	@ 0xa8
 80116e8:	f001 fd70 	bl	80131cc <pvPortMalloc>
 80116ec:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80116ee:	69fb      	ldr	r3, [r7, #28]
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	d003      	beq.n	80116fc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80116f4:	69fb      	ldr	r3, [r7, #28]
 80116f6:	697a      	ldr	r2, [r7, #20]
 80116f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80116fa:	e005      	b.n	8011708 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80116fc:	6978      	ldr	r0, [r7, #20]
 80116fe:	f001 fe33 	bl	8013368 <vPortFree>
 8011702:	e001      	b.n	8011708 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8011704:	2300      	movs	r3, #0
 8011706:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8011708:	69fb      	ldr	r3, [r7, #28]
 801170a:	2b00      	cmp	r3, #0
 801170c:	d017      	beq.n	801173e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 801170e:	69fb      	ldr	r3, [r7, #28]
 8011710:	2200      	movs	r2, #0
 8011712:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8011716:	88fa      	ldrh	r2, [r7, #6]
 8011718:	2300      	movs	r3, #0
 801171a:	9303      	str	r3, [sp, #12]
 801171c:	69fb      	ldr	r3, [r7, #28]
 801171e:	9302      	str	r3, [sp, #8]
 8011720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011722:	9301      	str	r3, [sp, #4]
 8011724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011726:	9300      	str	r3, [sp, #0]
 8011728:	683b      	ldr	r3, [r7, #0]
 801172a:	68b9      	ldr	r1, [r7, #8]
 801172c:	68f8      	ldr	r0, [r7, #12]
 801172e:	f000 f80f 	bl	8011750 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8011732:	69f8      	ldr	r0, [r7, #28]
 8011734:	f000 f8b4 	bl	80118a0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8011738:	2301      	movs	r3, #1
 801173a:	61bb      	str	r3, [r7, #24]
 801173c:	e002      	b.n	8011744 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 801173e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011742:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8011744:	69bb      	ldr	r3, [r7, #24]
	}
 8011746:	4618      	mov	r0, r3
 8011748:	3720      	adds	r7, #32
 801174a:	46bd      	mov	sp, r7
 801174c:	bd80      	pop	{r7, pc}
	...

08011750 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8011750:	b580      	push	{r7, lr}
 8011752:	b088      	sub	sp, #32
 8011754:	af00      	add	r7, sp, #0
 8011756:	60f8      	str	r0, [r7, #12]
 8011758:	60b9      	str	r1, [r7, #8]
 801175a:	607a      	str	r2, [r7, #4]
 801175c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801175e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011760:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	009b      	lsls	r3, r3, #2
 8011766:	461a      	mov	r2, r3
 8011768:	21a5      	movs	r1, #165	@ 0xa5
 801176a:	f002 ff09 	bl	8014580 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801176e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011770:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011772:	6879      	ldr	r1, [r7, #4]
 8011774:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8011778:	440b      	add	r3, r1
 801177a:	009b      	lsls	r3, r3, #2
 801177c:	4413      	add	r3, r2
 801177e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8011780:	69bb      	ldr	r3, [r7, #24]
 8011782:	f023 0307 	bic.w	r3, r3, #7
 8011786:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8011788:	69bb      	ldr	r3, [r7, #24]
 801178a:	f003 0307 	and.w	r3, r3, #7
 801178e:	2b00      	cmp	r3, #0
 8011790:	d00b      	beq.n	80117aa <prvInitialiseNewTask+0x5a>
	__asm volatile
 8011792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011796:	f383 8811 	msr	BASEPRI, r3
 801179a:	f3bf 8f6f 	isb	sy
 801179e:	f3bf 8f4f 	dsb	sy
 80117a2:	617b      	str	r3, [r7, #20]
}
 80117a4:	bf00      	nop
 80117a6:	bf00      	nop
 80117a8:	e7fd      	b.n	80117a6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80117aa:	68bb      	ldr	r3, [r7, #8]
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d01f      	beq.n	80117f0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80117b0:	2300      	movs	r3, #0
 80117b2:	61fb      	str	r3, [r7, #28]
 80117b4:	e012      	b.n	80117dc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80117b6:	68ba      	ldr	r2, [r7, #8]
 80117b8:	69fb      	ldr	r3, [r7, #28]
 80117ba:	4413      	add	r3, r2
 80117bc:	7819      	ldrb	r1, [r3, #0]
 80117be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80117c0:	69fb      	ldr	r3, [r7, #28]
 80117c2:	4413      	add	r3, r2
 80117c4:	3334      	adds	r3, #52	@ 0x34
 80117c6:	460a      	mov	r2, r1
 80117c8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80117ca:	68ba      	ldr	r2, [r7, #8]
 80117cc:	69fb      	ldr	r3, [r7, #28]
 80117ce:	4413      	add	r3, r2
 80117d0:	781b      	ldrb	r3, [r3, #0]
 80117d2:	2b00      	cmp	r3, #0
 80117d4:	d006      	beq.n	80117e4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80117d6:	69fb      	ldr	r3, [r7, #28]
 80117d8:	3301      	adds	r3, #1
 80117da:	61fb      	str	r3, [r7, #28]
 80117dc:	69fb      	ldr	r3, [r7, #28]
 80117de:	2b0f      	cmp	r3, #15
 80117e0:	d9e9      	bls.n	80117b6 <prvInitialiseNewTask+0x66>
 80117e2:	e000      	b.n	80117e6 <prvInitialiseNewTask+0x96>
			{
				break;
 80117e4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80117e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117e8:	2200      	movs	r2, #0
 80117ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80117ee:	e003      	b.n	80117f8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80117f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117f2:	2200      	movs	r2, #0
 80117f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80117f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117fa:	2b37      	cmp	r3, #55	@ 0x37
 80117fc:	d901      	bls.n	8011802 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80117fe:	2337      	movs	r3, #55	@ 0x37
 8011800:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8011802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011804:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011806:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8011808:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801180a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801180c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 801180e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011810:	2200      	movs	r2, #0
 8011812:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8011814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011816:	3304      	adds	r3, #4
 8011818:	4618      	mov	r0, r3
 801181a:	f7fe ff71 	bl	8010700 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 801181e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011820:	3318      	adds	r3, #24
 8011822:	4618      	mov	r0, r3
 8011824:	f7fe ff6c 	bl	8010700 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8011828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801182a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801182c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801182e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011830:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8011834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011836:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8011838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801183a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801183c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 801183e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011840:	2200      	movs	r2, #0
 8011842:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8011846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011848:	2200      	movs	r2, #0
 801184a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 801184e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011850:	3354      	adds	r3, #84	@ 0x54
 8011852:	224c      	movs	r2, #76	@ 0x4c
 8011854:	2100      	movs	r1, #0
 8011856:	4618      	mov	r0, r3
 8011858:	f002 fe92 	bl	8014580 <memset>
 801185c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801185e:	4a0d      	ldr	r2, [pc, #52]	@ (8011894 <prvInitialiseNewTask+0x144>)
 8011860:	659a      	str	r2, [r3, #88]	@ 0x58
 8011862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011864:	4a0c      	ldr	r2, [pc, #48]	@ (8011898 <prvInitialiseNewTask+0x148>)
 8011866:	65da      	str	r2, [r3, #92]	@ 0x5c
 8011868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801186a:	4a0c      	ldr	r2, [pc, #48]	@ (801189c <prvInitialiseNewTask+0x14c>)
 801186c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801186e:	683a      	ldr	r2, [r7, #0]
 8011870:	68f9      	ldr	r1, [r7, #12]
 8011872:	69b8      	ldr	r0, [r7, #24]
 8011874:	f001 fa5a 	bl	8012d2c <pxPortInitialiseStack>
 8011878:	4602      	mov	r2, r0
 801187a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801187c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801187e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011880:	2b00      	cmp	r3, #0
 8011882:	d002      	beq.n	801188a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8011884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011886:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011888:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801188a:	bf00      	nop
 801188c:	3720      	adds	r7, #32
 801188e:	46bd      	mov	sp, r7
 8011890:	bd80      	pop	{r7, pc}
 8011892:	bf00      	nop
 8011894:	2400d6e4 	.word	0x2400d6e4
 8011898:	2400d74c 	.word	0x2400d74c
 801189c:	2400d7b4 	.word	0x2400d7b4

080118a0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80118a0:	b580      	push	{r7, lr}
 80118a2:	b082      	sub	sp, #8
 80118a4:	af00      	add	r7, sp, #0
 80118a6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80118a8:	f001 fb6e 	bl	8012f88 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80118ac:	4b2d      	ldr	r3, [pc, #180]	@ (8011964 <prvAddNewTaskToReadyList+0xc4>)
 80118ae:	681b      	ldr	r3, [r3, #0]
 80118b0:	3301      	adds	r3, #1
 80118b2:	4a2c      	ldr	r2, [pc, #176]	@ (8011964 <prvAddNewTaskToReadyList+0xc4>)
 80118b4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80118b6:	4b2c      	ldr	r3, [pc, #176]	@ (8011968 <prvAddNewTaskToReadyList+0xc8>)
 80118b8:	681b      	ldr	r3, [r3, #0]
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d109      	bne.n	80118d2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80118be:	4a2a      	ldr	r2, [pc, #168]	@ (8011968 <prvAddNewTaskToReadyList+0xc8>)
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80118c4:	4b27      	ldr	r3, [pc, #156]	@ (8011964 <prvAddNewTaskToReadyList+0xc4>)
 80118c6:	681b      	ldr	r3, [r3, #0]
 80118c8:	2b01      	cmp	r3, #1
 80118ca:	d110      	bne.n	80118ee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80118cc:	f000 fc2e 	bl	801212c <prvInitialiseTaskLists>
 80118d0:	e00d      	b.n	80118ee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80118d2:	4b26      	ldr	r3, [pc, #152]	@ (801196c <prvAddNewTaskToReadyList+0xcc>)
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	2b00      	cmp	r3, #0
 80118d8:	d109      	bne.n	80118ee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80118da:	4b23      	ldr	r3, [pc, #140]	@ (8011968 <prvAddNewTaskToReadyList+0xc8>)
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80118e0:	687b      	ldr	r3, [r7, #4]
 80118e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80118e4:	429a      	cmp	r2, r3
 80118e6:	d802      	bhi.n	80118ee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80118e8:	4a1f      	ldr	r2, [pc, #124]	@ (8011968 <prvAddNewTaskToReadyList+0xc8>)
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80118ee:	4b20      	ldr	r3, [pc, #128]	@ (8011970 <prvAddNewTaskToReadyList+0xd0>)
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	3301      	adds	r3, #1
 80118f4:	4a1e      	ldr	r2, [pc, #120]	@ (8011970 <prvAddNewTaskToReadyList+0xd0>)
 80118f6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80118f8:	4b1d      	ldr	r3, [pc, #116]	@ (8011970 <prvAddNewTaskToReadyList+0xd0>)
 80118fa:	681a      	ldr	r2, [r3, #0]
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011904:	4b1b      	ldr	r3, [pc, #108]	@ (8011974 <prvAddNewTaskToReadyList+0xd4>)
 8011906:	681b      	ldr	r3, [r3, #0]
 8011908:	429a      	cmp	r2, r3
 801190a:	d903      	bls.n	8011914 <prvAddNewTaskToReadyList+0x74>
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011910:	4a18      	ldr	r2, [pc, #96]	@ (8011974 <prvAddNewTaskToReadyList+0xd4>)
 8011912:	6013      	str	r3, [r2, #0]
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011918:	4613      	mov	r3, r2
 801191a:	009b      	lsls	r3, r3, #2
 801191c:	4413      	add	r3, r2
 801191e:	009b      	lsls	r3, r3, #2
 8011920:	4a15      	ldr	r2, [pc, #84]	@ (8011978 <prvAddNewTaskToReadyList+0xd8>)
 8011922:	441a      	add	r2, r3
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	3304      	adds	r3, #4
 8011928:	4619      	mov	r1, r3
 801192a:	4610      	mov	r0, r2
 801192c:	f7fe fef5 	bl	801071a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8011930:	f001 fb5c 	bl	8012fec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8011934:	4b0d      	ldr	r3, [pc, #52]	@ (801196c <prvAddNewTaskToReadyList+0xcc>)
 8011936:	681b      	ldr	r3, [r3, #0]
 8011938:	2b00      	cmp	r3, #0
 801193a:	d00e      	beq.n	801195a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 801193c:	4b0a      	ldr	r3, [pc, #40]	@ (8011968 <prvAddNewTaskToReadyList+0xc8>)
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011942:	687b      	ldr	r3, [r7, #4]
 8011944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011946:	429a      	cmp	r2, r3
 8011948:	d207      	bcs.n	801195a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801194a:	4b0c      	ldr	r3, [pc, #48]	@ (801197c <prvAddNewTaskToReadyList+0xdc>)
 801194c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011950:	601a      	str	r2, [r3, #0]
 8011952:	f3bf 8f4f 	dsb	sy
 8011956:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801195a:	bf00      	nop
 801195c:	3708      	adds	r7, #8
 801195e:	46bd      	mov	sp, r7
 8011960:	bd80      	pop	{r7, pc}
 8011962:	bf00      	nop
 8011964:	24002d28 	.word	0x24002d28
 8011968:	24002854 	.word	0x24002854
 801196c:	24002d34 	.word	0x24002d34
 8011970:	24002d44 	.word	0x24002d44
 8011974:	24002d30 	.word	0x24002d30
 8011978:	24002858 	.word	0x24002858
 801197c:	e000ed04 	.word	0xe000ed04

08011980 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8011980:	b580      	push	{r7, lr}
 8011982:	b084      	sub	sp, #16
 8011984:	af00      	add	r7, sp, #0
 8011986:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011988:	2300      	movs	r3, #0
 801198a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	2b00      	cmp	r3, #0
 8011990:	d018      	beq.n	80119c4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8011992:	4b14      	ldr	r3, [pc, #80]	@ (80119e4 <vTaskDelay+0x64>)
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	2b00      	cmp	r3, #0
 8011998:	d00b      	beq.n	80119b2 <vTaskDelay+0x32>
	__asm volatile
 801199a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801199e:	f383 8811 	msr	BASEPRI, r3
 80119a2:	f3bf 8f6f 	isb	sy
 80119a6:	f3bf 8f4f 	dsb	sy
 80119aa:	60bb      	str	r3, [r7, #8]
}
 80119ac:	bf00      	nop
 80119ae:	bf00      	nop
 80119b0:	e7fd      	b.n	80119ae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80119b2:	f000 f88b 	bl	8011acc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80119b6:	2100      	movs	r1, #0
 80119b8:	6878      	ldr	r0, [r7, #4]
 80119ba:	f000 fe09 	bl	80125d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80119be:	f000 f893 	bl	8011ae8 <xTaskResumeAll>
 80119c2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80119c4:	68fb      	ldr	r3, [r7, #12]
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d107      	bne.n	80119da <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80119ca:	4b07      	ldr	r3, [pc, #28]	@ (80119e8 <vTaskDelay+0x68>)
 80119cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80119d0:	601a      	str	r2, [r3, #0]
 80119d2:	f3bf 8f4f 	dsb	sy
 80119d6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80119da:	bf00      	nop
 80119dc:	3710      	adds	r7, #16
 80119de:	46bd      	mov	sp, r7
 80119e0:	bd80      	pop	{r7, pc}
 80119e2:	bf00      	nop
 80119e4:	24002d50 	.word	0x24002d50
 80119e8:	e000ed04 	.word	0xe000ed04

080119ec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80119ec:	b580      	push	{r7, lr}
 80119ee:	b08a      	sub	sp, #40	@ 0x28
 80119f0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80119f2:	2300      	movs	r3, #0
 80119f4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80119f6:	2300      	movs	r3, #0
 80119f8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80119fa:	463a      	mov	r2, r7
 80119fc:	1d39      	adds	r1, r7, #4
 80119fe:	f107 0308 	add.w	r3, r7, #8
 8011a02:	4618      	mov	r0, r3
 8011a04:	f7fe fe28 	bl	8010658 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011a08:	6839      	ldr	r1, [r7, #0]
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	68ba      	ldr	r2, [r7, #8]
 8011a0e:	9202      	str	r2, [sp, #8]
 8011a10:	9301      	str	r3, [sp, #4]
 8011a12:	2300      	movs	r3, #0
 8011a14:	9300      	str	r3, [sp, #0]
 8011a16:	2300      	movs	r3, #0
 8011a18:	460a      	mov	r2, r1
 8011a1a:	4924      	ldr	r1, [pc, #144]	@ (8011aac <vTaskStartScheduler+0xc0>)
 8011a1c:	4824      	ldr	r0, [pc, #144]	@ (8011ab0 <vTaskStartScheduler+0xc4>)
 8011a1e:	f7ff fdf1 	bl	8011604 <xTaskCreateStatic>
 8011a22:	4603      	mov	r3, r0
 8011a24:	4a23      	ldr	r2, [pc, #140]	@ (8011ab4 <vTaskStartScheduler+0xc8>)
 8011a26:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8011a28:	4b22      	ldr	r3, [pc, #136]	@ (8011ab4 <vTaskStartScheduler+0xc8>)
 8011a2a:	681b      	ldr	r3, [r3, #0]
 8011a2c:	2b00      	cmp	r3, #0
 8011a2e:	d002      	beq.n	8011a36 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8011a30:	2301      	movs	r3, #1
 8011a32:	617b      	str	r3, [r7, #20]
 8011a34:	e001      	b.n	8011a3a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8011a36:	2300      	movs	r3, #0
 8011a38:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8011a3a:	697b      	ldr	r3, [r7, #20]
 8011a3c:	2b01      	cmp	r3, #1
 8011a3e:	d102      	bne.n	8011a46 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8011a40:	f000 fe1a 	bl	8012678 <xTimerCreateTimerTask>
 8011a44:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8011a46:	697b      	ldr	r3, [r7, #20]
 8011a48:	2b01      	cmp	r3, #1
 8011a4a:	d11b      	bne.n	8011a84 <vTaskStartScheduler+0x98>
	__asm volatile
 8011a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a50:	f383 8811 	msr	BASEPRI, r3
 8011a54:	f3bf 8f6f 	isb	sy
 8011a58:	f3bf 8f4f 	dsb	sy
 8011a5c:	613b      	str	r3, [r7, #16]
}
 8011a5e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011a60:	4b15      	ldr	r3, [pc, #84]	@ (8011ab8 <vTaskStartScheduler+0xcc>)
 8011a62:	681b      	ldr	r3, [r3, #0]
 8011a64:	3354      	adds	r3, #84	@ 0x54
 8011a66:	4a15      	ldr	r2, [pc, #84]	@ (8011abc <vTaskStartScheduler+0xd0>)
 8011a68:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8011a6a:	4b15      	ldr	r3, [pc, #84]	@ (8011ac0 <vTaskStartScheduler+0xd4>)
 8011a6c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011a70:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8011a72:	4b14      	ldr	r3, [pc, #80]	@ (8011ac4 <vTaskStartScheduler+0xd8>)
 8011a74:	2201      	movs	r2, #1
 8011a76:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8011a78:	4b13      	ldr	r3, [pc, #76]	@ (8011ac8 <vTaskStartScheduler+0xdc>)
 8011a7a:	2200      	movs	r2, #0
 8011a7c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8011a7e:	f001 f9df 	bl	8012e40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8011a82:	e00f      	b.n	8011aa4 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8011a84:	697b      	ldr	r3, [r7, #20]
 8011a86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011a8a:	d10b      	bne.n	8011aa4 <vTaskStartScheduler+0xb8>
	__asm volatile
 8011a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011a90:	f383 8811 	msr	BASEPRI, r3
 8011a94:	f3bf 8f6f 	isb	sy
 8011a98:	f3bf 8f4f 	dsb	sy
 8011a9c:	60fb      	str	r3, [r7, #12]
}
 8011a9e:	bf00      	nop
 8011aa0:	bf00      	nop
 8011aa2:	e7fd      	b.n	8011aa0 <vTaskStartScheduler+0xb4>
}
 8011aa4:	bf00      	nop
 8011aa6:	3718      	adds	r7, #24
 8011aa8:	46bd      	mov	sp, r7
 8011aaa:	bd80      	pop	{r7, pc}
 8011aac:	080162a4 	.word	0x080162a4
 8011ab0:	080120fd 	.word	0x080120fd
 8011ab4:	24002d4c 	.word	0x24002d4c
 8011ab8:	24002854 	.word	0x24002854
 8011abc:	24000020 	.word	0x24000020
 8011ac0:	24002d48 	.word	0x24002d48
 8011ac4:	24002d34 	.word	0x24002d34
 8011ac8:	24002d2c 	.word	0x24002d2c

08011acc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011acc:	b480      	push	{r7}
 8011ace:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8011ad0:	4b04      	ldr	r3, [pc, #16]	@ (8011ae4 <vTaskSuspendAll+0x18>)
 8011ad2:	681b      	ldr	r3, [r3, #0]
 8011ad4:	3301      	adds	r3, #1
 8011ad6:	4a03      	ldr	r2, [pc, #12]	@ (8011ae4 <vTaskSuspendAll+0x18>)
 8011ad8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8011ada:	bf00      	nop
 8011adc:	46bd      	mov	sp, r7
 8011ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ae2:	4770      	bx	lr
 8011ae4:	24002d50 	.word	0x24002d50

08011ae8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011ae8:	b580      	push	{r7, lr}
 8011aea:	b084      	sub	sp, #16
 8011aec:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8011aee:	2300      	movs	r3, #0
 8011af0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8011af2:	2300      	movs	r3, #0
 8011af4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8011af6:	4b42      	ldr	r3, [pc, #264]	@ (8011c00 <xTaskResumeAll+0x118>)
 8011af8:	681b      	ldr	r3, [r3, #0]
 8011afa:	2b00      	cmp	r3, #0
 8011afc:	d10b      	bne.n	8011b16 <xTaskResumeAll+0x2e>
	__asm volatile
 8011afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b02:	f383 8811 	msr	BASEPRI, r3
 8011b06:	f3bf 8f6f 	isb	sy
 8011b0a:	f3bf 8f4f 	dsb	sy
 8011b0e:	603b      	str	r3, [r7, #0]
}
 8011b10:	bf00      	nop
 8011b12:	bf00      	nop
 8011b14:	e7fd      	b.n	8011b12 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011b16:	f001 fa37 	bl	8012f88 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8011b1a:	4b39      	ldr	r3, [pc, #228]	@ (8011c00 <xTaskResumeAll+0x118>)
 8011b1c:	681b      	ldr	r3, [r3, #0]
 8011b1e:	3b01      	subs	r3, #1
 8011b20:	4a37      	ldr	r2, [pc, #220]	@ (8011c00 <xTaskResumeAll+0x118>)
 8011b22:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011b24:	4b36      	ldr	r3, [pc, #216]	@ (8011c00 <xTaskResumeAll+0x118>)
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	2b00      	cmp	r3, #0
 8011b2a:	d162      	bne.n	8011bf2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011b2c:	4b35      	ldr	r3, [pc, #212]	@ (8011c04 <xTaskResumeAll+0x11c>)
 8011b2e:	681b      	ldr	r3, [r3, #0]
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d05e      	beq.n	8011bf2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011b34:	e02f      	b.n	8011b96 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011b36:	4b34      	ldr	r3, [pc, #208]	@ (8011c08 <xTaskResumeAll+0x120>)
 8011b38:	68db      	ldr	r3, [r3, #12]
 8011b3a:	68db      	ldr	r3, [r3, #12]
 8011b3c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011b3e:	68fb      	ldr	r3, [r7, #12]
 8011b40:	3318      	adds	r3, #24
 8011b42:	4618      	mov	r0, r3
 8011b44:	f7fe fe46 	bl	80107d4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011b48:	68fb      	ldr	r3, [r7, #12]
 8011b4a:	3304      	adds	r3, #4
 8011b4c:	4618      	mov	r0, r3
 8011b4e:	f7fe fe41 	bl	80107d4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011b52:	68fb      	ldr	r3, [r7, #12]
 8011b54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b56:	4b2d      	ldr	r3, [pc, #180]	@ (8011c0c <xTaskResumeAll+0x124>)
 8011b58:	681b      	ldr	r3, [r3, #0]
 8011b5a:	429a      	cmp	r2, r3
 8011b5c:	d903      	bls.n	8011b66 <xTaskResumeAll+0x7e>
 8011b5e:	68fb      	ldr	r3, [r7, #12]
 8011b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b62:	4a2a      	ldr	r2, [pc, #168]	@ (8011c0c <xTaskResumeAll+0x124>)
 8011b64:	6013      	str	r3, [r2, #0]
 8011b66:	68fb      	ldr	r3, [r7, #12]
 8011b68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b6a:	4613      	mov	r3, r2
 8011b6c:	009b      	lsls	r3, r3, #2
 8011b6e:	4413      	add	r3, r2
 8011b70:	009b      	lsls	r3, r3, #2
 8011b72:	4a27      	ldr	r2, [pc, #156]	@ (8011c10 <xTaskResumeAll+0x128>)
 8011b74:	441a      	add	r2, r3
 8011b76:	68fb      	ldr	r3, [r7, #12]
 8011b78:	3304      	adds	r3, #4
 8011b7a:	4619      	mov	r1, r3
 8011b7c:	4610      	mov	r0, r2
 8011b7e:	f7fe fdcc 	bl	801071a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011b82:	68fb      	ldr	r3, [r7, #12]
 8011b84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011b86:	4b23      	ldr	r3, [pc, #140]	@ (8011c14 <xTaskResumeAll+0x12c>)
 8011b88:	681b      	ldr	r3, [r3, #0]
 8011b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011b8c:	429a      	cmp	r2, r3
 8011b8e:	d302      	bcc.n	8011b96 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8011b90:	4b21      	ldr	r3, [pc, #132]	@ (8011c18 <xTaskResumeAll+0x130>)
 8011b92:	2201      	movs	r2, #1
 8011b94:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011b96:	4b1c      	ldr	r3, [pc, #112]	@ (8011c08 <xTaskResumeAll+0x120>)
 8011b98:	681b      	ldr	r3, [r3, #0]
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d1cb      	bne.n	8011b36 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	d001      	beq.n	8011ba8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8011ba4:	f000 fb66 	bl	8012274 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8011ba8:	4b1c      	ldr	r3, [pc, #112]	@ (8011c1c <xTaskResumeAll+0x134>)
 8011baa:	681b      	ldr	r3, [r3, #0]
 8011bac:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d010      	beq.n	8011bd6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011bb4:	f000 f846 	bl	8011c44 <xTaskIncrementTick>
 8011bb8:	4603      	mov	r3, r0
 8011bba:	2b00      	cmp	r3, #0
 8011bbc:	d002      	beq.n	8011bc4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8011bbe:	4b16      	ldr	r3, [pc, #88]	@ (8011c18 <xTaskResumeAll+0x130>)
 8011bc0:	2201      	movs	r2, #1
 8011bc2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8011bc4:	687b      	ldr	r3, [r7, #4]
 8011bc6:	3b01      	subs	r3, #1
 8011bc8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d1f1      	bne.n	8011bb4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8011bd0:	4b12      	ldr	r3, [pc, #72]	@ (8011c1c <xTaskResumeAll+0x134>)
 8011bd2:	2200      	movs	r2, #0
 8011bd4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011bd6:	4b10      	ldr	r3, [pc, #64]	@ (8011c18 <xTaskResumeAll+0x130>)
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d009      	beq.n	8011bf2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011bde:	2301      	movs	r3, #1
 8011be0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011be2:	4b0f      	ldr	r3, [pc, #60]	@ (8011c20 <xTaskResumeAll+0x138>)
 8011be4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011be8:	601a      	str	r2, [r3, #0]
 8011bea:	f3bf 8f4f 	dsb	sy
 8011bee:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011bf2:	f001 f9fb 	bl	8012fec <vPortExitCritical>

	return xAlreadyYielded;
 8011bf6:	68bb      	ldr	r3, [r7, #8]
}
 8011bf8:	4618      	mov	r0, r3
 8011bfa:	3710      	adds	r7, #16
 8011bfc:	46bd      	mov	sp, r7
 8011bfe:	bd80      	pop	{r7, pc}
 8011c00:	24002d50 	.word	0x24002d50
 8011c04:	24002d28 	.word	0x24002d28
 8011c08:	24002ce8 	.word	0x24002ce8
 8011c0c:	24002d30 	.word	0x24002d30
 8011c10:	24002858 	.word	0x24002858
 8011c14:	24002854 	.word	0x24002854
 8011c18:	24002d3c 	.word	0x24002d3c
 8011c1c:	24002d38 	.word	0x24002d38
 8011c20:	e000ed04 	.word	0xe000ed04

08011c24 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011c24:	b480      	push	{r7}
 8011c26:	b083      	sub	sp, #12
 8011c28:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011c2a:	4b05      	ldr	r3, [pc, #20]	@ (8011c40 <xTaskGetTickCount+0x1c>)
 8011c2c:	681b      	ldr	r3, [r3, #0]
 8011c2e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011c30:	687b      	ldr	r3, [r7, #4]
}
 8011c32:	4618      	mov	r0, r3
 8011c34:	370c      	adds	r7, #12
 8011c36:	46bd      	mov	sp, r7
 8011c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c3c:	4770      	bx	lr
 8011c3e:	bf00      	nop
 8011c40:	24002d2c 	.word	0x24002d2c

08011c44 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011c44:	b580      	push	{r7, lr}
 8011c46:	b086      	sub	sp, #24
 8011c48:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8011c4a:	2300      	movs	r3, #0
 8011c4c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011c4e:	4b4f      	ldr	r3, [pc, #316]	@ (8011d8c <xTaskIncrementTick+0x148>)
 8011c50:	681b      	ldr	r3, [r3, #0]
 8011c52:	2b00      	cmp	r3, #0
 8011c54:	f040 8090 	bne.w	8011d78 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8011c58:	4b4d      	ldr	r3, [pc, #308]	@ (8011d90 <xTaskIncrementTick+0x14c>)
 8011c5a:	681b      	ldr	r3, [r3, #0]
 8011c5c:	3301      	adds	r3, #1
 8011c5e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011c60:	4a4b      	ldr	r2, [pc, #300]	@ (8011d90 <xTaskIncrementTick+0x14c>)
 8011c62:	693b      	ldr	r3, [r7, #16]
 8011c64:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8011c66:	693b      	ldr	r3, [r7, #16]
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d121      	bne.n	8011cb0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8011c6c:	4b49      	ldr	r3, [pc, #292]	@ (8011d94 <xTaskIncrementTick+0x150>)
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	681b      	ldr	r3, [r3, #0]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d00b      	beq.n	8011c8e <xTaskIncrementTick+0x4a>
	__asm volatile
 8011c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c7a:	f383 8811 	msr	BASEPRI, r3
 8011c7e:	f3bf 8f6f 	isb	sy
 8011c82:	f3bf 8f4f 	dsb	sy
 8011c86:	603b      	str	r3, [r7, #0]
}
 8011c88:	bf00      	nop
 8011c8a:	bf00      	nop
 8011c8c:	e7fd      	b.n	8011c8a <xTaskIncrementTick+0x46>
 8011c8e:	4b41      	ldr	r3, [pc, #260]	@ (8011d94 <xTaskIncrementTick+0x150>)
 8011c90:	681b      	ldr	r3, [r3, #0]
 8011c92:	60fb      	str	r3, [r7, #12]
 8011c94:	4b40      	ldr	r3, [pc, #256]	@ (8011d98 <xTaskIncrementTick+0x154>)
 8011c96:	681b      	ldr	r3, [r3, #0]
 8011c98:	4a3e      	ldr	r2, [pc, #248]	@ (8011d94 <xTaskIncrementTick+0x150>)
 8011c9a:	6013      	str	r3, [r2, #0]
 8011c9c:	4a3e      	ldr	r2, [pc, #248]	@ (8011d98 <xTaskIncrementTick+0x154>)
 8011c9e:	68fb      	ldr	r3, [r7, #12]
 8011ca0:	6013      	str	r3, [r2, #0]
 8011ca2:	4b3e      	ldr	r3, [pc, #248]	@ (8011d9c <xTaskIncrementTick+0x158>)
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	3301      	adds	r3, #1
 8011ca8:	4a3c      	ldr	r2, [pc, #240]	@ (8011d9c <xTaskIncrementTick+0x158>)
 8011caa:	6013      	str	r3, [r2, #0]
 8011cac:	f000 fae2 	bl	8012274 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011cb0:	4b3b      	ldr	r3, [pc, #236]	@ (8011da0 <xTaskIncrementTick+0x15c>)
 8011cb2:	681b      	ldr	r3, [r3, #0]
 8011cb4:	693a      	ldr	r2, [r7, #16]
 8011cb6:	429a      	cmp	r2, r3
 8011cb8:	d349      	bcc.n	8011d4e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011cba:	4b36      	ldr	r3, [pc, #216]	@ (8011d94 <xTaskIncrementTick+0x150>)
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	681b      	ldr	r3, [r3, #0]
 8011cc0:	2b00      	cmp	r3, #0
 8011cc2:	d104      	bne.n	8011cce <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011cc4:	4b36      	ldr	r3, [pc, #216]	@ (8011da0 <xTaskIncrementTick+0x15c>)
 8011cc6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011cca:	601a      	str	r2, [r3, #0]
					break;
 8011ccc:	e03f      	b.n	8011d4e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011cce:	4b31      	ldr	r3, [pc, #196]	@ (8011d94 <xTaskIncrementTick+0x150>)
 8011cd0:	681b      	ldr	r3, [r3, #0]
 8011cd2:	68db      	ldr	r3, [r3, #12]
 8011cd4:	68db      	ldr	r3, [r3, #12]
 8011cd6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011cd8:	68bb      	ldr	r3, [r7, #8]
 8011cda:	685b      	ldr	r3, [r3, #4]
 8011cdc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011cde:	693a      	ldr	r2, [r7, #16]
 8011ce0:	687b      	ldr	r3, [r7, #4]
 8011ce2:	429a      	cmp	r2, r3
 8011ce4:	d203      	bcs.n	8011cee <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011ce6:	4a2e      	ldr	r2, [pc, #184]	@ (8011da0 <xTaskIncrementTick+0x15c>)
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011cec:	e02f      	b.n	8011d4e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011cee:	68bb      	ldr	r3, [r7, #8]
 8011cf0:	3304      	adds	r3, #4
 8011cf2:	4618      	mov	r0, r3
 8011cf4:	f7fe fd6e 	bl	80107d4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011cf8:	68bb      	ldr	r3, [r7, #8]
 8011cfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011cfc:	2b00      	cmp	r3, #0
 8011cfe:	d004      	beq.n	8011d0a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011d00:	68bb      	ldr	r3, [r7, #8]
 8011d02:	3318      	adds	r3, #24
 8011d04:	4618      	mov	r0, r3
 8011d06:	f7fe fd65 	bl	80107d4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011d0a:	68bb      	ldr	r3, [r7, #8]
 8011d0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d0e:	4b25      	ldr	r3, [pc, #148]	@ (8011da4 <xTaskIncrementTick+0x160>)
 8011d10:	681b      	ldr	r3, [r3, #0]
 8011d12:	429a      	cmp	r2, r3
 8011d14:	d903      	bls.n	8011d1e <xTaskIncrementTick+0xda>
 8011d16:	68bb      	ldr	r3, [r7, #8]
 8011d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d1a:	4a22      	ldr	r2, [pc, #136]	@ (8011da4 <xTaskIncrementTick+0x160>)
 8011d1c:	6013      	str	r3, [r2, #0]
 8011d1e:	68bb      	ldr	r3, [r7, #8]
 8011d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d22:	4613      	mov	r3, r2
 8011d24:	009b      	lsls	r3, r3, #2
 8011d26:	4413      	add	r3, r2
 8011d28:	009b      	lsls	r3, r3, #2
 8011d2a:	4a1f      	ldr	r2, [pc, #124]	@ (8011da8 <xTaskIncrementTick+0x164>)
 8011d2c:	441a      	add	r2, r3
 8011d2e:	68bb      	ldr	r3, [r7, #8]
 8011d30:	3304      	adds	r3, #4
 8011d32:	4619      	mov	r1, r3
 8011d34:	4610      	mov	r0, r2
 8011d36:	f7fe fcf0 	bl	801071a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011d3a:	68bb      	ldr	r3, [r7, #8]
 8011d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d3e:	4b1b      	ldr	r3, [pc, #108]	@ (8011dac <xTaskIncrementTick+0x168>)
 8011d40:	681b      	ldr	r3, [r3, #0]
 8011d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011d44:	429a      	cmp	r2, r3
 8011d46:	d3b8      	bcc.n	8011cba <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8011d48:	2301      	movs	r3, #1
 8011d4a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011d4c:	e7b5      	b.n	8011cba <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011d4e:	4b17      	ldr	r3, [pc, #92]	@ (8011dac <xTaskIncrementTick+0x168>)
 8011d50:	681b      	ldr	r3, [r3, #0]
 8011d52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011d54:	4914      	ldr	r1, [pc, #80]	@ (8011da8 <xTaskIncrementTick+0x164>)
 8011d56:	4613      	mov	r3, r2
 8011d58:	009b      	lsls	r3, r3, #2
 8011d5a:	4413      	add	r3, r2
 8011d5c:	009b      	lsls	r3, r3, #2
 8011d5e:	440b      	add	r3, r1
 8011d60:	681b      	ldr	r3, [r3, #0]
 8011d62:	2b01      	cmp	r3, #1
 8011d64:	d901      	bls.n	8011d6a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8011d66:	2301      	movs	r3, #1
 8011d68:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011d6a:	4b11      	ldr	r3, [pc, #68]	@ (8011db0 <xTaskIncrementTick+0x16c>)
 8011d6c:	681b      	ldr	r3, [r3, #0]
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	d007      	beq.n	8011d82 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8011d72:	2301      	movs	r3, #1
 8011d74:	617b      	str	r3, [r7, #20]
 8011d76:	e004      	b.n	8011d82 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011d78:	4b0e      	ldr	r3, [pc, #56]	@ (8011db4 <xTaskIncrementTick+0x170>)
 8011d7a:	681b      	ldr	r3, [r3, #0]
 8011d7c:	3301      	adds	r3, #1
 8011d7e:	4a0d      	ldr	r2, [pc, #52]	@ (8011db4 <xTaskIncrementTick+0x170>)
 8011d80:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011d82:	697b      	ldr	r3, [r7, #20]
}
 8011d84:	4618      	mov	r0, r3
 8011d86:	3718      	adds	r7, #24
 8011d88:	46bd      	mov	sp, r7
 8011d8a:	bd80      	pop	{r7, pc}
 8011d8c:	24002d50 	.word	0x24002d50
 8011d90:	24002d2c 	.word	0x24002d2c
 8011d94:	24002ce0 	.word	0x24002ce0
 8011d98:	24002ce4 	.word	0x24002ce4
 8011d9c:	24002d40 	.word	0x24002d40
 8011da0:	24002d48 	.word	0x24002d48
 8011da4:	24002d30 	.word	0x24002d30
 8011da8:	24002858 	.word	0x24002858
 8011dac:	24002854 	.word	0x24002854
 8011db0:	24002d3c 	.word	0x24002d3c
 8011db4:	24002d38 	.word	0x24002d38

08011db8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011db8:	b480      	push	{r7}
 8011dba:	b085      	sub	sp, #20
 8011dbc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011dbe:	4b2b      	ldr	r3, [pc, #172]	@ (8011e6c <vTaskSwitchContext+0xb4>)
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d003      	beq.n	8011dce <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011dc6:	4b2a      	ldr	r3, [pc, #168]	@ (8011e70 <vTaskSwitchContext+0xb8>)
 8011dc8:	2201      	movs	r2, #1
 8011dca:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011dcc:	e047      	b.n	8011e5e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8011dce:	4b28      	ldr	r3, [pc, #160]	@ (8011e70 <vTaskSwitchContext+0xb8>)
 8011dd0:	2200      	movs	r2, #0
 8011dd2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011dd4:	4b27      	ldr	r3, [pc, #156]	@ (8011e74 <vTaskSwitchContext+0xbc>)
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	60fb      	str	r3, [r7, #12]
 8011dda:	e011      	b.n	8011e00 <vTaskSwitchContext+0x48>
 8011ddc:	68fb      	ldr	r3, [r7, #12]
 8011dde:	2b00      	cmp	r3, #0
 8011de0:	d10b      	bne.n	8011dfa <vTaskSwitchContext+0x42>
	__asm volatile
 8011de2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011de6:	f383 8811 	msr	BASEPRI, r3
 8011dea:	f3bf 8f6f 	isb	sy
 8011dee:	f3bf 8f4f 	dsb	sy
 8011df2:	607b      	str	r3, [r7, #4]
}
 8011df4:	bf00      	nop
 8011df6:	bf00      	nop
 8011df8:	e7fd      	b.n	8011df6 <vTaskSwitchContext+0x3e>
 8011dfa:	68fb      	ldr	r3, [r7, #12]
 8011dfc:	3b01      	subs	r3, #1
 8011dfe:	60fb      	str	r3, [r7, #12]
 8011e00:	491d      	ldr	r1, [pc, #116]	@ (8011e78 <vTaskSwitchContext+0xc0>)
 8011e02:	68fa      	ldr	r2, [r7, #12]
 8011e04:	4613      	mov	r3, r2
 8011e06:	009b      	lsls	r3, r3, #2
 8011e08:	4413      	add	r3, r2
 8011e0a:	009b      	lsls	r3, r3, #2
 8011e0c:	440b      	add	r3, r1
 8011e0e:	681b      	ldr	r3, [r3, #0]
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	d0e3      	beq.n	8011ddc <vTaskSwitchContext+0x24>
 8011e14:	68fa      	ldr	r2, [r7, #12]
 8011e16:	4613      	mov	r3, r2
 8011e18:	009b      	lsls	r3, r3, #2
 8011e1a:	4413      	add	r3, r2
 8011e1c:	009b      	lsls	r3, r3, #2
 8011e1e:	4a16      	ldr	r2, [pc, #88]	@ (8011e78 <vTaskSwitchContext+0xc0>)
 8011e20:	4413      	add	r3, r2
 8011e22:	60bb      	str	r3, [r7, #8]
 8011e24:	68bb      	ldr	r3, [r7, #8]
 8011e26:	685b      	ldr	r3, [r3, #4]
 8011e28:	685a      	ldr	r2, [r3, #4]
 8011e2a:	68bb      	ldr	r3, [r7, #8]
 8011e2c:	605a      	str	r2, [r3, #4]
 8011e2e:	68bb      	ldr	r3, [r7, #8]
 8011e30:	685a      	ldr	r2, [r3, #4]
 8011e32:	68bb      	ldr	r3, [r7, #8]
 8011e34:	3308      	adds	r3, #8
 8011e36:	429a      	cmp	r2, r3
 8011e38:	d104      	bne.n	8011e44 <vTaskSwitchContext+0x8c>
 8011e3a:	68bb      	ldr	r3, [r7, #8]
 8011e3c:	685b      	ldr	r3, [r3, #4]
 8011e3e:	685a      	ldr	r2, [r3, #4]
 8011e40:	68bb      	ldr	r3, [r7, #8]
 8011e42:	605a      	str	r2, [r3, #4]
 8011e44:	68bb      	ldr	r3, [r7, #8]
 8011e46:	685b      	ldr	r3, [r3, #4]
 8011e48:	68db      	ldr	r3, [r3, #12]
 8011e4a:	4a0c      	ldr	r2, [pc, #48]	@ (8011e7c <vTaskSwitchContext+0xc4>)
 8011e4c:	6013      	str	r3, [r2, #0]
 8011e4e:	4a09      	ldr	r2, [pc, #36]	@ (8011e74 <vTaskSwitchContext+0xbc>)
 8011e50:	68fb      	ldr	r3, [r7, #12]
 8011e52:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011e54:	4b09      	ldr	r3, [pc, #36]	@ (8011e7c <vTaskSwitchContext+0xc4>)
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	3354      	adds	r3, #84	@ 0x54
 8011e5a:	4a09      	ldr	r2, [pc, #36]	@ (8011e80 <vTaskSwitchContext+0xc8>)
 8011e5c:	6013      	str	r3, [r2, #0]
}
 8011e5e:	bf00      	nop
 8011e60:	3714      	adds	r7, #20
 8011e62:	46bd      	mov	sp, r7
 8011e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e68:	4770      	bx	lr
 8011e6a:	bf00      	nop
 8011e6c:	24002d50 	.word	0x24002d50
 8011e70:	24002d3c 	.word	0x24002d3c
 8011e74:	24002d30 	.word	0x24002d30
 8011e78:	24002858 	.word	0x24002858
 8011e7c:	24002854 	.word	0x24002854
 8011e80:	24000020 	.word	0x24000020

08011e84 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011e84:	b580      	push	{r7, lr}
 8011e86:	b084      	sub	sp, #16
 8011e88:	af00      	add	r7, sp, #0
 8011e8a:	6078      	str	r0, [r7, #4]
 8011e8c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	2b00      	cmp	r3, #0
 8011e92:	d10b      	bne.n	8011eac <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8011e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e98:	f383 8811 	msr	BASEPRI, r3
 8011e9c:	f3bf 8f6f 	isb	sy
 8011ea0:	f3bf 8f4f 	dsb	sy
 8011ea4:	60fb      	str	r3, [r7, #12]
}
 8011ea6:	bf00      	nop
 8011ea8:	bf00      	nop
 8011eaa:	e7fd      	b.n	8011ea8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011eac:	4b07      	ldr	r3, [pc, #28]	@ (8011ecc <vTaskPlaceOnEventList+0x48>)
 8011eae:	681b      	ldr	r3, [r3, #0]
 8011eb0:	3318      	adds	r3, #24
 8011eb2:	4619      	mov	r1, r3
 8011eb4:	6878      	ldr	r0, [r7, #4]
 8011eb6:	f7fe fc54 	bl	8010762 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011eba:	2101      	movs	r1, #1
 8011ebc:	6838      	ldr	r0, [r7, #0]
 8011ebe:	f000 fb87 	bl	80125d0 <prvAddCurrentTaskToDelayedList>
}
 8011ec2:	bf00      	nop
 8011ec4:	3710      	adds	r7, #16
 8011ec6:	46bd      	mov	sp, r7
 8011ec8:	bd80      	pop	{r7, pc}
 8011eca:	bf00      	nop
 8011ecc:	24002854 	.word	0x24002854

08011ed0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011ed0:	b580      	push	{r7, lr}
 8011ed2:	b086      	sub	sp, #24
 8011ed4:	af00      	add	r7, sp, #0
 8011ed6:	60f8      	str	r0, [r7, #12]
 8011ed8:	60b9      	str	r1, [r7, #8]
 8011eda:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011edc:	68fb      	ldr	r3, [r7, #12]
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d10b      	bne.n	8011efa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8011ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ee6:	f383 8811 	msr	BASEPRI, r3
 8011eea:	f3bf 8f6f 	isb	sy
 8011eee:	f3bf 8f4f 	dsb	sy
 8011ef2:	617b      	str	r3, [r7, #20]
}
 8011ef4:	bf00      	nop
 8011ef6:	bf00      	nop
 8011ef8:	e7fd      	b.n	8011ef6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011efa:	4b0a      	ldr	r3, [pc, #40]	@ (8011f24 <vTaskPlaceOnEventListRestricted+0x54>)
 8011efc:	681b      	ldr	r3, [r3, #0]
 8011efe:	3318      	adds	r3, #24
 8011f00:	4619      	mov	r1, r3
 8011f02:	68f8      	ldr	r0, [r7, #12]
 8011f04:	f7fe fc09 	bl	801071a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d002      	beq.n	8011f14 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8011f0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011f12:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011f14:	6879      	ldr	r1, [r7, #4]
 8011f16:	68b8      	ldr	r0, [r7, #8]
 8011f18:	f000 fb5a 	bl	80125d0 <prvAddCurrentTaskToDelayedList>
	}
 8011f1c:	bf00      	nop
 8011f1e:	3718      	adds	r7, #24
 8011f20:	46bd      	mov	sp, r7
 8011f22:	bd80      	pop	{r7, pc}
 8011f24:	24002854 	.word	0x24002854

08011f28 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011f28:	b580      	push	{r7, lr}
 8011f2a:	b086      	sub	sp, #24
 8011f2c:	af00      	add	r7, sp, #0
 8011f2e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	68db      	ldr	r3, [r3, #12]
 8011f34:	68db      	ldr	r3, [r3, #12]
 8011f36:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011f38:	693b      	ldr	r3, [r7, #16]
 8011f3a:	2b00      	cmp	r3, #0
 8011f3c:	d10b      	bne.n	8011f56 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8011f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f42:	f383 8811 	msr	BASEPRI, r3
 8011f46:	f3bf 8f6f 	isb	sy
 8011f4a:	f3bf 8f4f 	dsb	sy
 8011f4e:	60fb      	str	r3, [r7, #12]
}
 8011f50:	bf00      	nop
 8011f52:	bf00      	nop
 8011f54:	e7fd      	b.n	8011f52 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011f56:	693b      	ldr	r3, [r7, #16]
 8011f58:	3318      	adds	r3, #24
 8011f5a:	4618      	mov	r0, r3
 8011f5c:	f7fe fc3a 	bl	80107d4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011f60:	4b1d      	ldr	r3, [pc, #116]	@ (8011fd8 <xTaskRemoveFromEventList+0xb0>)
 8011f62:	681b      	ldr	r3, [r3, #0]
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d11d      	bne.n	8011fa4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011f68:	693b      	ldr	r3, [r7, #16]
 8011f6a:	3304      	adds	r3, #4
 8011f6c:	4618      	mov	r0, r3
 8011f6e:	f7fe fc31 	bl	80107d4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011f72:	693b      	ldr	r3, [r7, #16]
 8011f74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011f76:	4b19      	ldr	r3, [pc, #100]	@ (8011fdc <xTaskRemoveFromEventList+0xb4>)
 8011f78:	681b      	ldr	r3, [r3, #0]
 8011f7a:	429a      	cmp	r2, r3
 8011f7c:	d903      	bls.n	8011f86 <xTaskRemoveFromEventList+0x5e>
 8011f7e:	693b      	ldr	r3, [r7, #16]
 8011f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f82:	4a16      	ldr	r2, [pc, #88]	@ (8011fdc <xTaskRemoveFromEventList+0xb4>)
 8011f84:	6013      	str	r3, [r2, #0]
 8011f86:	693b      	ldr	r3, [r7, #16]
 8011f88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011f8a:	4613      	mov	r3, r2
 8011f8c:	009b      	lsls	r3, r3, #2
 8011f8e:	4413      	add	r3, r2
 8011f90:	009b      	lsls	r3, r3, #2
 8011f92:	4a13      	ldr	r2, [pc, #76]	@ (8011fe0 <xTaskRemoveFromEventList+0xb8>)
 8011f94:	441a      	add	r2, r3
 8011f96:	693b      	ldr	r3, [r7, #16]
 8011f98:	3304      	adds	r3, #4
 8011f9a:	4619      	mov	r1, r3
 8011f9c:	4610      	mov	r0, r2
 8011f9e:	f7fe fbbc 	bl	801071a <vListInsertEnd>
 8011fa2:	e005      	b.n	8011fb0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011fa4:	693b      	ldr	r3, [r7, #16]
 8011fa6:	3318      	adds	r3, #24
 8011fa8:	4619      	mov	r1, r3
 8011faa:	480e      	ldr	r0, [pc, #56]	@ (8011fe4 <xTaskRemoveFromEventList+0xbc>)
 8011fac:	f7fe fbb5 	bl	801071a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011fb0:	693b      	ldr	r3, [r7, #16]
 8011fb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8011fe8 <xTaskRemoveFromEventList+0xc0>)
 8011fb6:	681b      	ldr	r3, [r3, #0]
 8011fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011fba:	429a      	cmp	r2, r3
 8011fbc:	d905      	bls.n	8011fca <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011fbe:	2301      	movs	r3, #1
 8011fc0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011fc2:	4b0a      	ldr	r3, [pc, #40]	@ (8011fec <xTaskRemoveFromEventList+0xc4>)
 8011fc4:	2201      	movs	r2, #1
 8011fc6:	601a      	str	r2, [r3, #0]
 8011fc8:	e001      	b.n	8011fce <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8011fca:	2300      	movs	r3, #0
 8011fcc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011fce:	697b      	ldr	r3, [r7, #20]
}
 8011fd0:	4618      	mov	r0, r3
 8011fd2:	3718      	adds	r7, #24
 8011fd4:	46bd      	mov	sp, r7
 8011fd6:	bd80      	pop	{r7, pc}
 8011fd8:	24002d50 	.word	0x24002d50
 8011fdc:	24002d30 	.word	0x24002d30
 8011fe0:	24002858 	.word	0x24002858
 8011fe4:	24002ce8 	.word	0x24002ce8
 8011fe8:	24002854 	.word	0x24002854
 8011fec:	24002d3c 	.word	0x24002d3c

08011ff0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011ff0:	b480      	push	{r7}
 8011ff2:	b083      	sub	sp, #12
 8011ff4:	af00      	add	r7, sp, #0
 8011ff6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011ff8:	4b06      	ldr	r3, [pc, #24]	@ (8012014 <vTaskInternalSetTimeOutState+0x24>)
 8011ffa:	681a      	ldr	r2, [r3, #0]
 8011ffc:	687b      	ldr	r3, [r7, #4]
 8011ffe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8012000:	4b05      	ldr	r3, [pc, #20]	@ (8012018 <vTaskInternalSetTimeOutState+0x28>)
 8012002:	681a      	ldr	r2, [r3, #0]
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	605a      	str	r2, [r3, #4]
}
 8012008:	bf00      	nop
 801200a:	370c      	adds	r7, #12
 801200c:	46bd      	mov	sp, r7
 801200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012012:	4770      	bx	lr
 8012014:	24002d40 	.word	0x24002d40
 8012018:	24002d2c 	.word	0x24002d2c

0801201c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801201c:	b580      	push	{r7, lr}
 801201e:	b088      	sub	sp, #32
 8012020:	af00      	add	r7, sp, #0
 8012022:	6078      	str	r0, [r7, #4]
 8012024:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	2b00      	cmp	r3, #0
 801202a:	d10b      	bne.n	8012044 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 801202c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012030:	f383 8811 	msr	BASEPRI, r3
 8012034:	f3bf 8f6f 	isb	sy
 8012038:	f3bf 8f4f 	dsb	sy
 801203c:	613b      	str	r3, [r7, #16]
}
 801203e:	bf00      	nop
 8012040:	bf00      	nop
 8012042:	e7fd      	b.n	8012040 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8012044:	683b      	ldr	r3, [r7, #0]
 8012046:	2b00      	cmp	r3, #0
 8012048:	d10b      	bne.n	8012062 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801204a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801204e:	f383 8811 	msr	BASEPRI, r3
 8012052:	f3bf 8f6f 	isb	sy
 8012056:	f3bf 8f4f 	dsb	sy
 801205a:	60fb      	str	r3, [r7, #12]
}
 801205c:	bf00      	nop
 801205e:	bf00      	nop
 8012060:	e7fd      	b.n	801205e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8012062:	f000 ff91 	bl	8012f88 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8012066:	4b1d      	ldr	r3, [pc, #116]	@ (80120dc <xTaskCheckForTimeOut+0xc0>)
 8012068:	681b      	ldr	r3, [r3, #0]
 801206a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	685b      	ldr	r3, [r3, #4]
 8012070:	69ba      	ldr	r2, [r7, #24]
 8012072:	1ad3      	subs	r3, r2, r3
 8012074:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8012076:	683b      	ldr	r3, [r7, #0]
 8012078:	681b      	ldr	r3, [r3, #0]
 801207a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801207e:	d102      	bne.n	8012086 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8012080:	2300      	movs	r3, #0
 8012082:	61fb      	str	r3, [r7, #28]
 8012084:	e023      	b.n	80120ce <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8012086:	687b      	ldr	r3, [r7, #4]
 8012088:	681a      	ldr	r2, [r3, #0]
 801208a:	4b15      	ldr	r3, [pc, #84]	@ (80120e0 <xTaskCheckForTimeOut+0xc4>)
 801208c:	681b      	ldr	r3, [r3, #0]
 801208e:	429a      	cmp	r2, r3
 8012090:	d007      	beq.n	80120a2 <xTaskCheckForTimeOut+0x86>
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	685b      	ldr	r3, [r3, #4]
 8012096:	69ba      	ldr	r2, [r7, #24]
 8012098:	429a      	cmp	r2, r3
 801209a:	d302      	bcc.n	80120a2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801209c:	2301      	movs	r3, #1
 801209e:	61fb      	str	r3, [r7, #28]
 80120a0:	e015      	b.n	80120ce <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80120a2:	683b      	ldr	r3, [r7, #0]
 80120a4:	681b      	ldr	r3, [r3, #0]
 80120a6:	697a      	ldr	r2, [r7, #20]
 80120a8:	429a      	cmp	r2, r3
 80120aa:	d20b      	bcs.n	80120c4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80120ac:	683b      	ldr	r3, [r7, #0]
 80120ae:	681a      	ldr	r2, [r3, #0]
 80120b0:	697b      	ldr	r3, [r7, #20]
 80120b2:	1ad2      	subs	r2, r2, r3
 80120b4:	683b      	ldr	r3, [r7, #0]
 80120b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80120b8:	6878      	ldr	r0, [r7, #4]
 80120ba:	f7ff ff99 	bl	8011ff0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80120be:	2300      	movs	r3, #0
 80120c0:	61fb      	str	r3, [r7, #28]
 80120c2:	e004      	b.n	80120ce <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80120c4:	683b      	ldr	r3, [r7, #0]
 80120c6:	2200      	movs	r2, #0
 80120c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80120ca:	2301      	movs	r3, #1
 80120cc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80120ce:	f000 ff8d 	bl	8012fec <vPortExitCritical>

	return xReturn;
 80120d2:	69fb      	ldr	r3, [r7, #28]
}
 80120d4:	4618      	mov	r0, r3
 80120d6:	3720      	adds	r7, #32
 80120d8:	46bd      	mov	sp, r7
 80120da:	bd80      	pop	{r7, pc}
 80120dc:	24002d2c 	.word	0x24002d2c
 80120e0:	24002d40 	.word	0x24002d40

080120e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80120e4:	b480      	push	{r7}
 80120e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80120e8:	4b03      	ldr	r3, [pc, #12]	@ (80120f8 <vTaskMissedYield+0x14>)
 80120ea:	2201      	movs	r2, #1
 80120ec:	601a      	str	r2, [r3, #0]
}
 80120ee:	bf00      	nop
 80120f0:	46bd      	mov	sp, r7
 80120f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120f6:	4770      	bx	lr
 80120f8:	24002d3c 	.word	0x24002d3c

080120fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80120fc:	b580      	push	{r7, lr}
 80120fe:	b082      	sub	sp, #8
 8012100:	af00      	add	r7, sp, #0
 8012102:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8012104:	f000 f852 	bl	80121ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8012108:	4b06      	ldr	r3, [pc, #24]	@ (8012124 <prvIdleTask+0x28>)
 801210a:	681b      	ldr	r3, [r3, #0]
 801210c:	2b01      	cmp	r3, #1
 801210e:	d9f9      	bls.n	8012104 <prvIdleTask+0x8>
			{
				taskYIELD();
 8012110:	4b05      	ldr	r3, [pc, #20]	@ (8012128 <prvIdleTask+0x2c>)
 8012112:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012116:	601a      	str	r2, [r3, #0]
 8012118:	f3bf 8f4f 	dsb	sy
 801211c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8012120:	e7f0      	b.n	8012104 <prvIdleTask+0x8>
 8012122:	bf00      	nop
 8012124:	24002858 	.word	0x24002858
 8012128:	e000ed04 	.word	0xe000ed04

0801212c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801212c:	b580      	push	{r7, lr}
 801212e:	b082      	sub	sp, #8
 8012130:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8012132:	2300      	movs	r3, #0
 8012134:	607b      	str	r3, [r7, #4]
 8012136:	e00c      	b.n	8012152 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8012138:	687a      	ldr	r2, [r7, #4]
 801213a:	4613      	mov	r3, r2
 801213c:	009b      	lsls	r3, r3, #2
 801213e:	4413      	add	r3, r2
 8012140:	009b      	lsls	r3, r3, #2
 8012142:	4a12      	ldr	r2, [pc, #72]	@ (801218c <prvInitialiseTaskLists+0x60>)
 8012144:	4413      	add	r3, r2
 8012146:	4618      	mov	r0, r3
 8012148:	f7fe faba 	bl	80106c0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	3301      	adds	r3, #1
 8012150:	607b      	str	r3, [r7, #4]
 8012152:	687b      	ldr	r3, [r7, #4]
 8012154:	2b37      	cmp	r3, #55	@ 0x37
 8012156:	d9ef      	bls.n	8012138 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8012158:	480d      	ldr	r0, [pc, #52]	@ (8012190 <prvInitialiseTaskLists+0x64>)
 801215a:	f7fe fab1 	bl	80106c0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801215e:	480d      	ldr	r0, [pc, #52]	@ (8012194 <prvInitialiseTaskLists+0x68>)
 8012160:	f7fe faae 	bl	80106c0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8012164:	480c      	ldr	r0, [pc, #48]	@ (8012198 <prvInitialiseTaskLists+0x6c>)
 8012166:	f7fe faab 	bl	80106c0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801216a:	480c      	ldr	r0, [pc, #48]	@ (801219c <prvInitialiseTaskLists+0x70>)
 801216c:	f7fe faa8 	bl	80106c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8012170:	480b      	ldr	r0, [pc, #44]	@ (80121a0 <prvInitialiseTaskLists+0x74>)
 8012172:	f7fe faa5 	bl	80106c0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8012176:	4b0b      	ldr	r3, [pc, #44]	@ (80121a4 <prvInitialiseTaskLists+0x78>)
 8012178:	4a05      	ldr	r2, [pc, #20]	@ (8012190 <prvInitialiseTaskLists+0x64>)
 801217a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801217c:	4b0a      	ldr	r3, [pc, #40]	@ (80121a8 <prvInitialiseTaskLists+0x7c>)
 801217e:	4a05      	ldr	r2, [pc, #20]	@ (8012194 <prvInitialiseTaskLists+0x68>)
 8012180:	601a      	str	r2, [r3, #0]
}
 8012182:	bf00      	nop
 8012184:	3708      	adds	r7, #8
 8012186:	46bd      	mov	sp, r7
 8012188:	bd80      	pop	{r7, pc}
 801218a:	bf00      	nop
 801218c:	24002858 	.word	0x24002858
 8012190:	24002cb8 	.word	0x24002cb8
 8012194:	24002ccc 	.word	0x24002ccc
 8012198:	24002ce8 	.word	0x24002ce8
 801219c:	24002cfc 	.word	0x24002cfc
 80121a0:	24002d14 	.word	0x24002d14
 80121a4:	24002ce0 	.word	0x24002ce0
 80121a8:	24002ce4 	.word	0x24002ce4

080121ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80121ac:	b580      	push	{r7, lr}
 80121ae:	b082      	sub	sp, #8
 80121b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80121b2:	e019      	b.n	80121e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80121b4:	f000 fee8 	bl	8012f88 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80121b8:	4b10      	ldr	r3, [pc, #64]	@ (80121fc <prvCheckTasksWaitingTermination+0x50>)
 80121ba:	68db      	ldr	r3, [r3, #12]
 80121bc:	68db      	ldr	r3, [r3, #12]
 80121be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80121c0:	687b      	ldr	r3, [r7, #4]
 80121c2:	3304      	adds	r3, #4
 80121c4:	4618      	mov	r0, r3
 80121c6:	f7fe fb05 	bl	80107d4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80121ca:	4b0d      	ldr	r3, [pc, #52]	@ (8012200 <prvCheckTasksWaitingTermination+0x54>)
 80121cc:	681b      	ldr	r3, [r3, #0]
 80121ce:	3b01      	subs	r3, #1
 80121d0:	4a0b      	ldr	r2, [pc, #44]	@ (8012200 <prvCheckTasksWaitingTermination+0x54>)
 80121d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80121d4:	4b0b      	ldr	r3, [pc, #44]	@ (8012204 <prvCheckTasksWaitingTermination+0x58>)
 80121d6:	681b      	ldr	r3, [r3, #0]
 80121d8:	3b01      	subs	r3, #1
 80121da:	4a0a      	ldr	r2, [pc, #40]	@ (8012204 <prvCheckTasksWaitingTermination+0x58>)
 80121dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80121de:	f000 ff05 	bl	8012fec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80121e2:	6878      	ldr	r0, [r7, #4]
 80121e4:	f000 f810 	bl	8012208 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80121e8:	4b06      	ldr	r3, [pc, #24]	@ (8012204 <prvCheckTasksWaitingTermination+0x58>)
 80121ea:	681b      	ldr	r3, [r3, #0]
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	d1e1      	bne.n	80121b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80121f0:	bf00      	nop
 80121f2:	bf00      	nop
 80121f4:	3708      	adds	r7, #8
 80121f6:	46bd      	mov	sp, r7
 80121f8:	bd80      	pop	{r7, pc}
 80121fa:	bf00      	nop
 80121fc:	24002cfc 	.word	0x24002cfc
 8012200:	24002d28 	.word	0x24002d28
 8012204:	24002d10 	.word	0x24002d10

08012208 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8012208:	b580      	push	{r7, lr}
 801220a:	b084      	sub	sp, #16
 801220c:	af00      	add	r7, sp, #0
 801220e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	3354      	adds	r3, #84	@ 0x54
 8012214:	4618      	mov	r0, r3
 8012216:	f002 fa41 	bl	801469c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8012220:	2b00      	cmp	r3, #0
 8012222:	d108      	bne.n	8012236 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8012224:	687b      	ldr	r3, [r7, #4]
 8012226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012228:	4618      	mov	r0, r3
 801222a:	f001 f89d 	bl	8013368 <vPortFree>
				vPortFree( pxTCB );
 801222e:	6878      	ldr	r0, [r7, #4]
 8012230:	f001 f89a 	bl	8013368 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8012234:	e019      	b.n	801226a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8012236:	687b      	ldr	r3, [r7, #4]
 8012238:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801223c:	2b01      	cmp	r3, #1
 801223e:	d103      	bne.n	8012248 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8012240:	6878      	ldr	r0, [r7, #4]
 8012242:	f001 f891 	bl	8013368 <vPortFree>
	}
 8012246:	e010      	b.n	801226a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 801224e:	2b02      	cmp	r3, #2
 8012250:	d00b      	beq.n	801226a <prvDeleteTCB+0x62>
	__asm volatile
 8012252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012256:	f383 8811 	msr	BASEPRI, r3
 801225a:	f3bf 8f6f 	isb	sy
 801225e:	f3bf 8f4f 	dsb	sy
 8012262:	60fb      	str	r3, [r7, #12]
}
 8012264:	bf00      	nop
 8012266:	bf00      	nop
 8012268:	e7fd      	b.n	8012266 <prvDeleteTCB+0x5e>
	}
 801226a:	bf00      	nop
 801226c:	3710      	adds	r7, #16
 801226e:	46bd      	mov	sp, r7
 8012270:	bd80      	pop	{r7, pc}
	...

08012274 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8012274:	b480      	push	{r7}
 8012276:	b083      	sub	sp, #12
 8012278:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801227a:	4b0c      	ldr	r3, [pc, #48]	@ (80122ac <prvResetNextTaskUnblockTime+0x38>)
 801227c:	681b      	ldr	r3, [r3, #0]
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	2b00      	cmp	r3, #0
 8012282:	d104      	bne.n	801228e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8012284:	4b0a      	ldr	r3, [pc, #40]	@ (80122b0 <prvResetNextTaskUnblockTime+0x3c>)
 8012286:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801228a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801228c:	e008      	b.n	80122a0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801228e:	4b07      	ldr	r3, [pc, #28]	@ (80122ac <prvResetNextTaskUnblockTime+0x38>)
 8012290:	681b      	ldr	r3, [r3, #0]
 8012292:	68db      	ldr	r3, [r3, #12]
 8012294:	68db      	ldr	r3, [r3, #12]
 8012296:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	685b      	ldr	r3, [r3, #4]
 801229c:	4a04      	ldr	r2, [pc, #16]	@ (80122b0 <prvResetNextTaskUnblockTime+0x3c>)
 801229e:	6013      	str	r3, [r2, #0]
}
 80122a0:	bf00      	nop
 80122a2:	370c      	adds	r7, #12
 80122a4:	46bd      	mov	sp, r7
 80122a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122aa:	4770      	bx	lr
 80122ac:	24002ce0 	.word	0x24002ce0
 80122b0:	24002d48 	.word	0x24002d48

080122b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80122b4:	b480      	push	{r7}
 80122b6:	b083      	sub	sp, #12
 80122b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80122ba:	4b0b      	ldr	r3, [pc, #44]	@ (80122e8 <xTaskGetSchedulerState+0x34>)
 80122bc:	681b      	ldr	r3, [r3, #0]
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d102      	bne.n	80122c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80122c2:	2301      	movs	r3, #1
 80122c4:	607b      	str	r3, [r7, #4]
 80122c6:	e008      	b.n	80122da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80122c8:	4b08      	ldr	r3, [pc, #32]	@ (80122ec <xTaskGetSchedulerState+0x38>)
 80122ca:	681b      	ldr	r3, [r3, #0]
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	d102      	bne.n	80122d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80122d0:	2302      	movs	r3, #2
 80122d2:	607b      	str	r3, [r7, #4]
 80122d4:	e001      	b.n	80122da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80122d6:	2300      	movs	r3, #0
 80122d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80122da:	687b      	ldr	r3, [r7, #4]
	}
 80122dc:	4618      	mov	r0, r3
 80122de:	370c      	adds	r7, #12
 80122e0:	46bd      	mov	sp, r7
 80122e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122e6:	4770      	bx	lr
 80122e8:	24002d34 	.word	0x24002d34
 80122ec:	24002d50 	.word	0x24002d50

080122f0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80122f0:	b580      	push	{r7, lr}
 80122f2:	b084      	sub	sp, #16
 80122f4:	af00      	add	r7, sp, #0
 80122f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80122fc:	2300      	movs	r3, #0
 80122fe:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	2b00      	cmp	r3, #0
 8012304:	d051      	beq.n	80123aa <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8012306:	68bb      	ldr	r3, [r7, #8]
 8012308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801230a:	4b2a      	ldr	r3, [pc, #168]	@ (80123b4 <xTaskPriorityInherit+0xc4>)
 801230c:	681b      	ldr	r3, [r3, #0]
 801230e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012310:	429a      	cmp	r2, r3
 8012312:	d241      	bcs.n	8012398 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012314:	68bb      	ldr	r3, [r7, #8]
 8012316:	699b      	ldr	r3, [r3, #24]
 8012318:	2b00      	cmp	r3, #0
 801231a:	db06      	blt.n	801232a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801231c:	4b25      	ldr	r3, [pc, #148]	@ (80123b4 <xTaskPriorityInherit+0xc4>)
 801231e:	681b      	ldr	r3, [r3, #0]
 8012320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012322:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012326:	68bb      	ldr	r3, [r7, #8]
 8012328:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801232a:	68bb      	ldr	r3, [r7, #8]
 801232c:	6959      	ldr	r1, [r3, #20]
 801232e:	68bb      	ldr	r3, [r7, #8]
 8012330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012332:	4613      	mov	r3, r2
 8012334:	009b      	lsls	r3, r3, #2
 8012336:	4413      	add	r3, r2
 8012338:	009b      	lsls	r3, r3, #2
 801233a:	4a1f      	ldr	r2, [pc, #124]	@ (80123b8 <xTaskPriorityInherit+0xc8>)
 801233c:	4413      	add	r3, r2
 801233e:	4299      	cmp	r1, r3
 8012340:	d122      	bne.n	8012388 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012342:	68bb      	ldr	r3, [r7, #8]
 8012344:	3304      	adds	r3, #4
 8012346:	4618      	mov	r0, r3
 8012348:	f7fe fa44 	bl	80107d4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801234c:	4b19      	ldr	r3, [pc, #100]	@ (80123b4 <xTaskPriorityInherit+0xc4>)
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012352:	68bb      	ldr	r3, [r7, #8]
 8012354:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8012356:	68bb      	ldr	r3, [r7, #8]
 8012358:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801235a:	4b18      	ldr	r3, [pc, #96]	@ (80123bc <xTaskPriorityInherit+0xcc>)
 801235c:	681b      	ldr	r3, [r3, #0]
 801235e:	429a      	cmp	r2, r3
 8012360:	d903      	bls.n	801236a <xTaskPriorityInherit+0x7a>
 8012362:	68bb      	ldr	r3, [r7, #8]
 8012364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012366:	4a15      	ldr	r2, [pc, #84]	@ (80123bc <xTaskPriorityInherit+0xcc>)
 8012368:	6013      	str	r3, [r2, #0]
 801236a:	68bb      	ldr	r3, [r7, #8]
 801236c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801236e:	4613      	mov	r3, r2
 8012370:	009b      	lsls	r3, r3, #2
 8012372:	4413      	add	r3, r2
 8012374:	009b      	lsls	r3, r3, #2
 8012376:	4a10      	ldr	r2, [pc, #64]	@ (80123b8 <xTaskPriorityInherit+0xc8>)
 8012378:	441a      	add	r2, r3
 801237a:	68bb      	ldr	r3, [r7, #8]
 801237c:	3304      	adds	r3, #4
 801237e:	4619      	mov	r1, r3
 8012380:	4610      	mov	r0, r2
 8012382:	f7fe f9ca 	bl	801071a <vListInsertEnd>
 8012386:	e004      	b.n	8012392 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012388:	4b0a      	ldr	r3, [pc, #40]	@ (80123b4 <xTaskPriorityInherit+0xc4>)
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801238e:	68bb      	ldr	r3, [r7, #8]
 8012390:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8012392:	2301      	movs	r3, #1
 8012394:	60fb      	str	r3, [r7, #12]
 8012396:	e008      	b.n	80123aa <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8012398:	68bb      	ldr	r3, [r7, #8]
 801239a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801239c:	4b05      	ldr	r3, [pc, #20]	@ (80123b4 <xTaskPriorityInherit+0xc4>)
 801239e:	681b      	ldr	r3, [r3, #0]
 80123a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80123a2:	429a      	cmp	r2, r3
 80123a4:	d201      	bcs.n	80123aa <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80123a6:	2301      	movs	r3, #1
 80123a8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80123aa:	68fb      	ldr	r3, [r7, #12]
	}
 80123ac:	4618      	mov	r0, r3
 80123ae:	3710      	adds	r7, #16
 80123b0:	46bd      	mov	sp, r7
 80123b2:	bd80      	pop	{r7, pc}
 80123b4:	24002854 	.word	0x24002854
 80123b8:	24002858 	.word	0x24002858
 80123bc:	24002d30 	.word	0x24002d30

080123c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80123c0:	b580      	push	{r7, lr}
 80123c2:	b086      	sub	sp, #24
 80123c4:	af00      	add	r7, sp, #0
 80123c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80123cc:	2300      	movs	r3, #0
 80123ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	d058      	beq.n	8012488 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80123d6:	4b2f      	ldr	r3, [pc, #188]	@ (8012494 <xTaskPriorityDisinherit+0xd4>)
 80123d8:	681b      	ldr	r3, [r3, #0]
 80123da:	693a      	ldr	r2, [r7, #16]
 80123dc:	429a      	cmp	r2, r3
 80123de:	d00b      	beq.n	80123f8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80123e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123e4:	f383 8811 	msr	BASEPRI, r3
 80123e8:	f3bf 8f6f 	isb	sy
 80123ec:	f3bf 8f4f 	dsb	sy
 80123f0:	60fb      	str	r3, [r7, #12]
}
 80123f2:	bf00      	nop
 80123f4:	bf00      	nop
 80123f6:	e7fd      	b.n	80123f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80123f8:	693b      	ldr	r3, [r7, #16]
 80123fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d10b      	bne.n	8012418 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8012400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012404:	f383 8811 	msr	BASEPRI, r3
 8012408:	f3bf 8f6f 	isb	sy
 801240c:	f3bf 8f4f 	dsb	sy
 8012410:	60bb      	str	r3, [r7, #8]
}
 8012412:	bf00      	nop
 8012414:	bf00      	nop
 8012416:	e7fd      	b.n	8012414 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8012418:	693b      	ldr	r3, [r7, #16]
 801241a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801241c:	1e5a      	subs	r2, r3, #1
 801241e:	693b      	ldr	r3, [r7, #16]
 8012420:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8012422:	693b      	ldr	r3, [r7, #16]
 8012424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012426:	693b      	ldr	r3, [r7, #16]
 8012428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801242a:	429a      	cmp	r2, r3
 801242c:	d02c      	beq.n	8012488 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801242e:	693b      	ldr	r3, [r7, #16]
 8012430:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012432:	2b00      	cmp	r3, #0
 8012434:	d128      	bne.n	8012488 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012436:	693b      	ldr	r3, [r7, #16]
 8012438:	3304      	adds	r3, #4
 801243a:	4618      	mov	r0, r3
 801243c:	f7fe f9ca 	bl	80107d4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8012440:	693b      	ldr	r3, [r7, #16]
 8012442:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012444:	693b      	ldr	r3, [r7, #16]
 8012446:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012448:	693b      	ldr	r3, [r7, #16]
 801244a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801244c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012450:	693b      	ldr	r3, [r7, #16]
 8012452:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8012454:	693b      	ldr	r3, [r7, #16]
 8012456:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012458:	4b0f      	ldr	r3, [pc, #60]	@ (8012498 <xTaskPriorityDisinherit+0xd8>)
 801245a:	681b      	ldr	r3, [r3, #0]
 801245c:	429a      	cmp	r2, r3
 801245e:	d903      	bls.n	8012468 <xTaskPriorityDisinherit+0xa8>
 8012460:	693b      	ldr	r3, [r7, #16]
 8012462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012464:	4a0c      	ldr	r2, [pc, #48]	@ (8012498 <xTaskPriorityDisinherit+0xd8>)
 8012466:	6013      	str	r3, [r2, #0]
 8012468:	693b      	ldr	r3, [r7, #16]
 801246a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801246c:	4613      	mov	r3, r2
 801246e:	009b      	lsls	r3, r3, #2
 8012470:	4413      	add	r3, r2
 8012472:	009b      	lsls	r3, r3, #2
 8012474:	4a09      	ldr	r2, [pc, #36]	@ (801249c <xTaskPriorityDisinherit+0xdc>)
 8012476:	441a      	add	r2, r3
 8012478:	693b      	ldr	r3, [r7, #16]
 801247a:	3304      	adds	r3, #4
 801247c:	4619      	mov	r1, r3
 801247e:	4610      	mov	r0, r2
 8012480:	f7fe f94b 	bl	801071a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8012484:	2301      	movs	r3, #1
 8012486:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012488:	697b      	ldr	r3, [r7, #20]
	}
 801248a:	4618      	mov	r0, r3
 801248c:	3718      	adds	r7, #24
 801248e:	46bd      	mov	sp, r7
 8012490:	bd80      	pop	{r7, pc}
 8012492:	bf00      	nop
 8012494:	24002854 	.word	0x24002854
 8012498:	24002d30 	.word	0x24002d30
 801249c:	24002858 	.word	0x24002858

080124a0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80124a0:	b580      	push	{r7, lr}
 80124a2:	b088      	sub	sp, #32
 80124a4:	af00      	add	r7, sp, #0
 80124a6:	6078      	str	r0, [r7, #4]
 80124a8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80124ae:	2301      	movs	r3, #1
 80124b0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d06c      	beq.n	8012592 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80124b8:	69bb      	ldr	r3, [r7, #24]
 80124ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d10b      	bne.n	80124d8 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80124c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80124c4:	f383 8811 	msr	BASEPRI, r3
 80124c8:	f3bf 8f6f 	isb	sy
 80124cc:	f3bf 8f4f 	dsb	sy
 80124d0:	60fb      	str	r3, [r7, #12]
}
 80124d2:	bf00      	nop
 80124d4:	bf00      	nop
 80124d6:	e7fd      	b.n	80124d4 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80124d8:	69bb      	ldr	r3, [r7, #24]
 80124da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80124dc:	683a      	ldr	r2, [r7, #0]
 80124de:	429a      	cmp	r2, r3
 80124e0:	d902      	bls.n	80124e8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80124e2:	683b      	ldr	r3, [r7, #0]
 80124e4:	61fb      	str	r3, [r7, #28]
 80124e6:	e002      	b.n	80124ee <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80124e8:	69bb      	ldr	r3, [r7, #24]
 80124ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80124ec:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80124ee:	69bb      	ldr	r3, [r7, #24]
 80124f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80124f2:	69fa      	ldr	r2, [r7, #28]
 80124f4:	429a      	cmp	r2, r3
 80124f6:	d04c      	beq.n	8012592 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80124f8:	69bb      	ldr	r3, [r7, #24]
 80124fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80124fc:	697a      	ldr	r2, [r7, #20]
 80124fe:	429a      	cmp	r2, r3
 8012500:	d147      	bne.n	8012592 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8012502:	4b26      	ldr	r3, [pc, #152]	@ (801259c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8012504:	681b      	ldr	r3, [r3, #0]
 8012506:	69ba      	ldr	r2, [r7, #24]
 8012508:	429a      	cmp	r2, r3
 801250a:	d10b      	bne.n	8012524 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 801250c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012510:	f383 8811 	msr	BASEPRI, r3
 8012514:	f3bf 8f6f 	isb	sy
 8012518:	f3bf 8f4f 	dsb	sy
 801251c:	60bb      	str	r3, [r7, #8]
}
 801251e:	bf00      	nop
 8012520:	bf00      	nop
 8012522:	e7fd      	b.n	8012520 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8012524:	69bb      	ldr	r3, [r7, #24]
 8012526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012528:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801252a:	69bb      	ldr	r3, [r7, #24]
 801252c:	69fa      	ldr	r2, [r7, #28]
 801252e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012530:	69bb      	ldr	r3, [r7, #24]
 8012532:	699b      	ldr	r3, [r3, #24]
 8012534:	2b00      	cmp	r3, #0
 8012536:	db04      	blt.n	8012542 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012538:	69fb      	ldr	r3, [r7, #28]
 801253a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801253e:	69bb      	ldr	r3, [r7, #24]
 8012540:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8012542:	69bb      	ldr	r3, [r7, #24]
 8012544:	6959      	ldr	r1, [r3, #20]
 8012546:	693a      	ldr	r2, [r7, #16]
 8012548:	4613      	mov	r3, r2
 801254a:	009b      	lsls	r3, r3, #2
 801254c:	4413      	add	r3, r2
 801254e:	009b      	lsls	r3, r3, #2
 8012550:	4a13      	ldr	r2, [pc, #76]	@ (80125a0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8012552:	4413      	add	r3, r2
 8012554:	4299      	cmp	r1, r3
 8012556:	d11c      	bne.n	8012592 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012558:	69bb      	ldr	r3, [r7, #24]
 801255a:	3304      	adds	r3, #4
 801255c:	4618      	mov	r0, r3
 801255e:	f7fe f939 	bl	80107d4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8012562:	69bb      	ldr	r3, [r7, #24]
 8012564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012566:	4b0f      	ldr	r3, [pc, #60]	@ (80125a4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8012568:	681b      	ldr	r3, [r3, #0]
 801256a:	429a      	cmp	r2, r3
 801256c:	d903      	bls.n	8012576 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 801256e:	69bb      	ldr	r3, [r7, #24]
 8012570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012572:	4a0c      	ldr	r2, [pc, #48]	@ (80125a4 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8012574:	6013      	str	r3, [r2, #0]
 8012576:	69bb      	ldr	r3, [r7, #24]
 8012578:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801257a:	4613      	mov	r3, r2
 801257c:	009b      	lsls	r3, r3, #2
 801257e:	4413      	add	r3, r2
 8012580:	009b      	lsls	r3, r3, #2
 8012582:	4a07      	ldr	r2, [pc, #28]	@ (80125a0 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8012584:	441a      	add	r2, r3
 8012586:	69bb      	ldr	r3, [r7, #24]
 8012588:	3304      	adds	r3, #4
 801258a:	4619      	mov	r1, r3
 801258c:	4610      	mov	r0, r2
 801258e:	f7fe f8c4 	bl	801071a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012592:	bf00      	nop
 8012594:	3720      	adds	r7, #32
 8012596:	46bd      	mov	sp, r7
 8012598:	bd80      	pop	{r7, pc}
 801259a:	bf00      	nop
 801259c:	24002854 	.word	0x24002854
 80125a0:	24002858 	.word	0x24002858
 80125a4:	24002d30 	.word	0x24002d30

080125a8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80125a8:	b480      	push	{r7}
 80125aa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80125ac:	4b07      	ldr	r3, [pc, #28]	@ (80125cc <pvTaskIncrementMutexHeldCount+0x24>)
 80125ae:	681b      	ldr	r3, [r3, #0]
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d004      	beq.n	80125be <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80125b4:	4b05      	ldr	r3, [pc, #20]	@ (80125cc <pvTaskIncrementMutexHeldCount+0x24>)
 80125b6:	681b      	ldr	r3, [r3, #0]
 80125b8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80125ba:	3201      	adds	r2, #1
 80125bc:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80125be:	4b03      	ldr	r3, [pc, #12]	@ (80125cc <pvTaskIncrementMutexHeldCount+0x24>)
 80125c0:	681b      	ldr	r3, [r3, #0]
	}
 80125c2:	4618      	mov	r0, r3
 80125c4:	46bd      	mov	sp, r7
 80125c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125ca:	4770      	bx	lr
 80125cc:	24002854 	.word	0x24002854

080125d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80125d0:	b580      	push	{r7, lr}
 80125d2:	b084      	sub	sp, #16
 80125d4:	af00      	add	r7, sp, #0
 80125d6:	6078      	str	r0, [r7, #4]
 80125d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80125da:	4b21      	ldr	r3, [pc, #132]	@ (8012660 <prvAddCurrentTaskToDelayedList+0x90>)
 80125dc:	681b      	ldr	r3, [r3, #0]
 80125de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80125e0:	4b20      	ldr	r3, [pc, #128]	@ (8012664 <prvAddCurrentTaskToDelayedList+0x94>)
 80125e2:	681b      	ldr	r3, [r3, #0]
 80125e4:	3304      	adds	r3, #4
 80125e6:	4618      	mov	r0, r3
 80125e8:	f7fe f8f4 	bl	80107d4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80125f2:	d10a      	bne.n	801260a <prvAddCurrentTaskToDelayedList+0x3a>
 80125f4:	683b      	ldr	r3, [r7, #0]
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d007      	beq.n	801260a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80125fa:	4b1a      	ldr	r3, [pc, #104]	@ (8012664 <prvAddCurrentTaskToDelayedList+0x94>)
 80125fc:	681b      	ldr	r3, [r3, #0]
 80125fe:	3304      	adds	r3, #4
 8012600:	4619      	mov	r1, r3
 8012602:	4819      	ldr	r0, [pc, #100]	@ (8012668 <prvAddCurrentTaskToDelayedList+0x98>)
 8012604:	f7fe f889 	bl	801071a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8012608:	e026      	b.n	8012658 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801260a:	68fa      	ldr	r2, [r7, #12]
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	4413      	add	r3, r2
 8012610:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8012612:	4b14      	ldr	r3, [pc, #80]	@ (8012664 <prvAddCurrentTaskToDelayedList+0x94>)
 8012614:	681b      	ldr	r3, [r3, #0]
 8012616:	68ba      	ldr	r2, [r7, #8]
 8012618:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801261a:	68ba      	ldr	r2, [r7, #8]
 801261c:	68fb      	ldr	r3, [r7, #12]
 801261e:	429a      	cmp	r2, r3
 8012620:	d209      	bcs.n	8012636 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012622:	4b12      	ldr	r3, [pc, #72]	@ (801266c <prvAddCurrentTaskToDelayedList+0x9c>)
 8012624:	681a      	ldr	r2, [r3, #0]
 8012626:	4b0f      	ldr	r3, [pc, #60]	@ (8012664 <prvAddCurrentTaskToDelayedList+0x94>)
 8012628:	681b      	ldr	r3, [r3, #0]
 801262a:	3304      	adds	r3, #4
 801262c:	4619      	mov	r1, r3
 801262e:	4610      	mov	r0, r2
 8012630:	f7fe f897 	bl	8010762 <vListInsert>
}
 8012634:	e010      	b.n	8012658 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012636:	4b0e      	ldr	r3, [pc, #56]	@ (8012670 <prvAddCurrentTaskToDelayedList+0xa0>)
 8012638:	681a      	ldr	r2, [r3, #0]
 801263a:	4b0a      	ldr	r3, [pc, #40]	@ (8012664 <prvAddCurrentTaskToDelayedList+0x94>)
 801263c:	681b      	ldr	r3, [r3, #0]
 801263e:	3304      	adds	r3, #4
 8012640:	4619      	mov	r1, r3
 8012642:	4610      	mov	r0, r2
 8012644:	f7fe f88d 	bl	8010762 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8012648:	4b0a      	ldr	r3, [pc, #40]	@ (8012674 <prvAddCurrentTaskToDelayedList+0xa4>)
 801264a:	681b      	ldr	r3, [r3, #0]
 801264c:	68ba      	ldr	r2, [r7, #8]
 801264e:	429a      	cmp	r2, r3
 8012650:	d202      	bcs.n	8012658 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8012652:	4a08      	ldr	r2, [pc, #32]	@ (8012674 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012654:	68bb      	ldr	r3, [r7, #8]
 8012656:	6013      	str	r3, [r2, #0]
}
 8012658:	bf00      	nop
 801265a:	3710      	adds	r7, #16
 801265c:	46bd      	mov	sp, r7
 801265e:	bd80      	pop	{r7, pc}
 8012660:	24002d2c 	.word	0x24002d2c
 8012664:	24002854 	.word	0x24002854
 8012668:	24002d14 	.word	0x24002d14
 801266c:	24002ce4 	.word	0x24002ce4
 8012670:	24002ce0 	.word	0x24002ce0
 8012674:	24002d48 	.word	0x24002d48

08012678 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8012678:	b580      	push	{r7, lr}
 801267a:	b08a      	sub	sp, #40	@ 0x28
 801267c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801267e:	2300      	movs	r3, #0
 8012680:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8012682:	f000 fb13 	bl	8012cac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8012686:	4b1d      	ldr	r3, [pc, #116]	@ (80126fc <xTimerCreateTimerTask+0x84>)
 8012688:	681b      	ldr	r3, [r3, #0]
 801268a:	2b00      	cmp	r3, #0
 801268c:	d021      	beq.n	80126d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801268e:	2300      	movs	r3, #0
 8012690:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8012692:	2300      	movs	r3, #0
 8012694:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8012696:	1d3a      	adds	r2, r7, #4
 8012698:	f107 0108 	add.w	r1, r7, #8
 801269c:	f107 030c 	add.w	r3, r7, #12
 80126a0:	4618      	mov	r0, r3
 80126a2:	f7fd fff3 	bl	801068c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80126a6:	6879      	ldr	r1, [r7, #4]
 80126a8:	68bb      	ldr	r3, [r7, #8]
 80126aa:	68fa      	ldr	r2, [r7, #12]
 80126ac:	9202      	str	r2, [sp, #8]
 80126ae:	9301      	str	r3, [sp, #4]
 80126b0:	2302      	movs	r3, #2
 80126b2:	9300      	str	r3, [sp, #0]
 80126b4:	2300      	movs	r3, #0
 80126b6:	460a      	mov	r2, r1
 80126b8:	4911      	ldr	r1, [pc, #68]	@ (8012700 <xTimerCreateTimerTask+0x88>)
 80126ba:	4812      	ldr	r0, [pc, #72]	@ (8012704 <xTimerCreateTimerTask+0x8c>)
 80126bc:	f7fe ffa2 	bl	8011604 <xTaskCreateStatic>
 80126c0:	4603      	mov	r3, r0
 80126c2:	4a11      	ldr	r2, [pc, #68]	@ (8012708 <xTimerCreateTimerTask+0x90>)
 80126c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80126c6:	4b10      	ldr	r3, [pc, #64]	@ (8012708 <xTimerCreateTimerTask+0x90>)
 80126c8:	681b      	ldr	r3, [r3, #0]
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d001      	beq.n	80126d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80126ce:	2301      	movs	r3, #1
 80126d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80126d2:	697b      	ldr	r3, [r7, #20]
 80126d4:	2b00      	cmp	r3, #0
 80126d6:	d10b      	bne.n	80126f0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80126d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80126dc:	f383 8811 	msr	BASEPRI, r3
 80126e0:	f3bf 8f6f 	isb	sy
 80126e4:	f3bf 8f4f 	dsb	sy
 80126e8:	613b      	str	r3, [r7, #16]
}
 80126ea:	bf00      	nop
 80126ec:	bf00      	nop
 80126ee:	e7fd      	b.n	80126ec <xTimerCreateTimerTask+0x74>
	return xReturn;
 80126f0:	697b      	ldr	r3, [r7, #20]
}
 80126f2:	4618      	mov	r0, r3
 80126f4:	3718      	adds	r7, #24
 80126f6:	46bd      	mov	sp, r7
 80126f8:	bd80      	pop	{r7, pc}
 80126fa:	bf00      	nop
 80126fc:	24002d84 	.word	0x24002d84
 8012700:	080162ac 	.word	0x080162ac
 8012704:	08012845 	.word	0x08012845
 8012708:	24002d88 	.word	0x24002d88

0801270c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 801270c:	b580      	push	{r7, lr}
 801270e:	b08a      	sub	sp, #40	@ 0x28
 8012710:	af00      	add	r7, sp, #0
 8012712:	60f8      	str	r0, [r7, #12]
 8012714:	60b9      	str	r1, [r7, #8]
 8012716:	607a      	str	r2, [r7, #4]
 8012718:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801271a:	2300      	movs	r3, #0
 801271c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801271e:	68fb      	ldr	r3, [r7, #12]
 8012720:	2b00      	cmp	r3, #0
 8012722:	d10b      	bne.n	801273c <xTimerGenericCommand+0x30>
	__asm volatile
 8012724:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012728:	f383 8811 	msr	BASEPRI, r3
 801272c:	f3bf 8f6f 	isb	sy
 8012730:	f3bf 8f4f 	dsb	sy
 8012734:	623b      	str	r3, [r7, #32]
}
 8012736:	bf00      	nop
 8012738:	bf00      	nop
 801273a:	e7fd      	b.n	8012738 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801273c:	4b19      	ldr	r3, [pc, #100]	@ (80127a4 <xTimerGenericCommand+0x98>)
 801273e:	681b      	ldr	r3, [r3, #0]
 8012740:	2b00      	cmp	r3, #0
 8012742:	d02a      	beq.n	801279a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8012744:	68bb      	ldr	r3, [r7, #8]
 8012746:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801274c:	68fb      	ldr	r3, [r7, #12]
 801274e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012750:	68bb      	ldr	r3, [r7, #8]
 8012752:	2b05      	cmp	r3, #5
 8012754:	dc18      	bgt.n	8012788 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8012756:	f7ff fdad 	bl	80122b4 <xTaskGetSchedulerState>
 801275a:	4603      	mov	r3, r0
 801275c:	2b02      	cmp	r3, #2
 801275e:	d109      	bne.n	8012774 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012760:	4b10      	ldr	r3, [pc, #64]	@ (80127a4 <xTimerGenericCommand+0x98>)
 8012762:	6818      	ldr	r0, [r3, #0]
 8012764:	f107 0110 	add.w	r1, r7, #16
 8012768:	2300      	movs	r3, #0
 801276a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801276c:	f7fe f9a2 	bl	8010ab4 <xQueueGenericSend>
 8012770:	6278      	str	r0, [r7, #36]	@ 0x24
 8012772:	e012      	b.n	801279a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012774:	4b0b      	ldr	r3, [pc, #44]	@ (80127a4 <xTimerGenericCommand+0x98>)
 8012776:	6818      	ldr	r0, [r3, #0]
 8012778:	f107 0110 	add.w	r1, r7, #16
 801277c:	2300      	movs	r3, #0
 801277e:	2200      	movs	r2, #0
 8012780:	f7fe f998 	bl	8010ab4 <xQueueGenericSend>
 8012784:	6278      	str	r0, [r7, #36]	@ 0x24
 8012786:	e008      	b.n	801279a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012788:	4b06      	ldr	r3, [pc, #24]	@ (80127a4 <xTimerGenericCommand+0x98>)
 801278a:	6818      	ldr	r0, [r3, #0]
 801278c:	f107 0110 	add.w	r1, r7, #16
 8012790:	2300      	movs	r3, #0
 8012792:	683a      	ldr	r2, [r7, #0]
 8012794:	f7fe fa90 	bl	8010cb8 <xQueueGenericSendFromISR>
 8012798:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801279a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801279c:	4618      	mov	r0, r3
 801279e:	3728      	adds	r7, #40	@ 0x28
 80127a0:	46bd      	mov	sp, r7
 80127a2:	bd80      	pop	{r7, pc}
 80127a4:	24002d84 	.word	0x24002d84

080127a8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80127a8:	b580      	push	{r7, lr}
 80127aa:	b088      	sub	sp, #32
 80127ac:	af02      	add	r7, sp, #8
 80127ae:	6078      	str	r0, [r7, #4]
 80127b0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80127b2:	4b23      	ldr	r3, [pc, #140]	@ (8012840 <prvProcessExpiredTimer+0x98>)
 80127b4:	681b      	ldr	r3, [r3, #0]
 80127b6:	68db      	ldr	r3, [r3, #12]
 80127b8:	68db      	ldr	r3, [r3, #12]
 80127ba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80127bc:	697b      	ldr	r3, [r7, #20]
 80127be:	3304      	adds	r3, #4
 80127c0:	4618      	mov	r0, r3
 80127c2:	f7fe f807 	bl	80107d4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80127c6:	697b      	ldr	r3, [r7, #20]
 80127c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80127cc:	f003 0304 	and.w	r3, r3, #4
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	d023      	beq.n	801281c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80127d4:	697b      	ldr	r3, [r7, #20]
 80127d6:	699a      	ldr	r2, [r3, #24]
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	18d1      	adds	r1, r2, r3
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	683a      	ldr	r2, [r7, #0]
 80127e0:	6978      	ldr	r0, [r7, #20]
 80127e2:	f000 f8d5 	bl	8012990 <prvInsertTimerInActiveList>
 80127e6:	4603      	mov	r3, r0
 80127e8:	2b00      	cmp	r3, #0
 80127ea:	d020      	beq.n	801282e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80127ec:	2300      	movs	r3, #0
 80127ee:	9300      	str	r3, [sp, #0]
 80127f0:	2300      	movs	r3, #0
 80127f2:	687a      	ldr	r2, [r7, #4]
 80127f4:	2100      	movs	r1, #0
 80127f6:	6978      	ldr	r0, [r7, #20]
 80127f8:	f7ff ff88 	bl	801270c <xTimerGenericCommand>
 80127fc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80127fe:	693b      	ldr	r3, [r7, #16]
 8012800:	2b00      	cmp	r3, #0
 8012802:	d114      	bne.n	801282e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8012804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012808:	f383 8811 	msr	BASEPRI, r3
 801280c:	f3bf 8f6f 	isb	sy
 8012810:	f3bf 8f4f 	dsb	sy
 8012814:	60fb      	str	r3, [r7, #12]
}
 8012816:	bf00      	nop
 8012818:	bf00      	nop
 801281a:	e7fd      	b.n	8012818 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801281c:	697b      	ldr	r3, [r7, #20]
 801281e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012822:	f023 0301 	bic.w	r3, r3, #1
 8012826:	b2da      	uxtb	r2, r3
 8012828:	697b      	ldr	r3, [r7, #20]
 801282a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801282e:	697b      	ldr	r3, [r7, #20]
 8012830:	6a1b      	ldr	r3, [r3, #32]
 8012832:	6978      	ldr	r0, [r7, #20]
 8012834:	4798      	blx	r3
}
 8012836:	bf00      	nop
 8012838:	3718      	adds	r7, #24
 801283a:	46bd      	mov	sp, r7
 801283c:	bd80      	pop	{r7, pc}
 801283e:	bf00      	nop
 8012840:	24002d7c 	.word	0x24002d7c

08012844 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8012844:	b580      	push	{r7, lr}
 8012846:	b084      	sub	sp, #16
 8012848:	af00      	add	r7, sp, #0
 801284a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801284c:	f107 0308 	add.w	r3, r7, #8
 8012850:	4618      	mov	r0, r3
 8012852:	f000 f859 	bl	8012908 <prvGetNextExpireTime>
 8012856:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8012858:	68bb      	ldr	r3, [r7, #8]
 801285a:	4619      	mov	r1, r3
 801285c:	68f8      	ldr	r0, [r7, #12]
 801285e:	f000 f805 	bl	801286c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012862:	f000 f8d7 	bl	8012a14 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012866:	bf00      	nop
 8012868:	e7f0      	b.n	801284c <prvTimerTask+0x8>
	...

0801286c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801286c:	b580      	push	{r7, lr}
 801286e:	b084      	sub	sp, #16
 8012870:	af00      	add	r7, sp, #0
 8012872:	6078      	str	r0, [r7, #4]
 8012874:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8012876:	f7ff f929 	bl	8011acc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801287a:	f107 0308 	add.w	r3, r7, #8
 801287e:	4618      	mov	r0, r3
 8012880:	f000 f866 	bl	8012950 <prvSampleTimeNow>
 8012884:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8012886:	68bb      	ldr	r3, [r7, #8]
 8012888:	2b00      	cmp	r3, #0
 801288a:	d130      	bne.n	80128ee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801288c:	683b      	ldr	r3, [r7, #0]
 801288e:	2b00      	cmp	r3, #0
 8012890:	d10a      	bne.n	80128a8 <prvProcessTimerOrBlockTask+0x3c>
 8012892:	687a      	ldr	r2, [r7, #4]
 8012894:	68fb      	ldr	r3, [r7, #12]
 8012896:	429a      	cmp	r2, r3
 8012898:	d806      	bhi.n	80128a8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801289a:	f7ff f925 	bl	8011ae8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801289e:	68f9      	ldr	r1, [r7, #12]
 80128a0:	6878      	ldr	r0, [r7, #4]
 80128a2:	f7ff ff81 	bl	80127a8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80128a6:	e024      	b.n	80128f2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80128a8:	683b      	ldr	r3, [r7, #0]
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d008      	beq.n	80128c0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80128ae:	4b13      	ldr	r3, [pc, #76]	@ (80128fc <prvProcessTimerOrBlockTask+0x90>)
 80128b0:	681b      	ldr	r3, [r3, #0]
 80128b2:	681b      	ldr	r3, [r3, #0]
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	d101      	bne.n	80128bc <prvProcessTimerOrBlockTask+0x50>
 80128b8:	2301      	movs	r3, #1
 80128ba:	e000      	b.n	80128be <prvProcessTimerOrBlockTask+0x52>
 80128bc:	2300      	movs	r3, #0
 80128be:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80128c0:	4b0f      	ldr	r3, [pc, #60]	@ (8012900 <prvProcessTimerOrBlockTask+0x94>)
 80128c2:	6818      	ldr	r0, [r3, #0]
 80128c4:	687a      	ldr	r2, [r7, #4]
 80128c6:	68fb      	ldr	r3, [r7, #12]
 80128c8:	1ad3      	subs	r3, r2, r3
 80128ca:	683a      	ldr	r2, [r7, #0]
 80128cc:	4619      	mov	r1, r3
 80128ce:	f7fe fe65 	bl	801159c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80128d2:	f7ff f909 	bl	8011ae8 <xTaskResumeAll>
 80128d6:	4603      	mov	r3, r0
 80128d8:	2b00      	cmp	r3, #0
 80128da:	d10a      	bne.n	80128f2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80128dc:	4b09      	ldr	r3, [pc, #36]	@ (8012904 <prvProcessTimerOrBlockTask+0x98>)
 80128de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80128e2:	601a      	str	r2, [r3, #0]
 80128e4:	f3bf 8f4f 	dsb	sy
 80128e8:	f3bf 8f6f 	isb	sy
}
 80128ec:	e001      	b.n	80128f2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80128ee:	f7ff f8fb 	bl	8011ae8 <xTaskResumeAll>
}
 80128f2:	bf00      	nop
 80128f4:	3710      	adds	r7, #16
 80128f6:	46bd      	mov	sp, r7
 80128f8:	bd80      	pop	{r7, pc}
 80128fa:	bf00      	nop
 80128fc:	24002d80 	.word	0x24002d80
 8012900:	24002d84 	.word	0x24002d84
 8012904:	e000ed04 	.word	0xe000ed04

08012908 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012908:	b480      	push	{r7}
 801290a:	b085      	sub	sp, #20
 801290c:	af00      	add	r7, sp, #0
 801290e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012910:	4b0e      	ldr	r3, [pc, #56]	@ (801294c <prvGetNextExpireTime+0x44>)
 8012912:	681b      	ldr	r3, [r3, #0]
 8012914:	681b      	ldr	r3, [r3, #0]
 8012916:	2b00      	cmp	r3, #0
 8012918:	d101      	bne.n	801291e <prvGetNextExpireTime+0x16>
 801291a:	2201      	movs	r2, #1
 801291c:	e000      	b.n	8012920 <prvGetNextExpireTime+0x18>
 801291e:	2200      	movs	r2, #0
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8012924:	687b      	ldr	r3, [r7, #4]
 8012926:	681b      	ldr	r3, [r3, #0]
 8012928:	2b00      	cmp	r3, #0
 801292a:	d105      	bne.n	8012938 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801292c:	4b07      	ldr	r3, [pc, #28]	@ (801294c <prvGetNextExpireTime+0x44>)
 801292e:	681b      	ldr	r3, [r3, #0]
 8012930:	68db      	ldr	r3, [r3, #12]
 8012932:	681b      	ldr	r3, [r3, #0]
 8012934:	60fb      	str	r3, [r7, #12]
 8012936:	e001      	b.n	801293c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012938:	2300      	movs	r3, #0
 801293a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801293c:	68fb      	ldr	r3, [r7, #12]
}
 801293e:	4618      	mov	r0, r3
 8012940:	3714      	adds	r7, #20
 8012942:	46bd      	mov	sp, r7
 8012944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012948:	4770      	bx	lr
 801294a:	bf00      	nop
 801294c:	24002d7c 	.word	0x24002d7c

08012950 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012950:	b580      	push	{r7, lr}
 8012952:	b084      	sub	sp, #16
 8012954:	af00      	add	r7, sp, #0
 8012956:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012958:	f7ff f964 	bl	8011c24 <xTaskGetTickCount>
 801295c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801295e:	4b0b      	ldr	r3, [pc, #44]	@ (801298c <prvSampleTimeNow+0x3c>)
 8012960:	681b      	ldr	r3, [r3, #0]
 8012962:	68fa      	ldr	r2, [r7, #12]
 8012964:	429a      	cmp	r2, r3
 8012966:	d205      	bcs.n	8012974 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8012968:	f000 f93a 	bl	8012be0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	2201      	movs	r2, #1
 8012970:	601a      	str	r2, [r3, #0]
 8012972:	e002      	b.n	801297a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	2200      	movs	r2, #0
 8012978:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801297a:	4a04      	ldr	r2, [pc, #16]	@ (801298c <prvSampleTimeNow+0x3c>)
 801297c:	68fb      	ldr	r3, [r7, #12]
 801297e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8012980:	68fb      	ldr	r3, [r7, #12]
}
 8012982:	4618      	mov	r0, r3
 8012984:	3710      	adds	r7, #16
 8012986:	46bd      	mov	sp, r7
 8012988:	bd80      	pop	{r7, pc}
 801298a:	bf00      	nop
 801298c:	24002d8c 	.word	0x24002d8c

08012990 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8012990:	b580      	push	{r7, lr}
 8012992:	b086      	sub	sp, #24
 8012994:	af00      	add	r7, sp, #0
 8012996:	60f8      	str	r0, [r7, #12]
 8012998:	60b9      	str	r1, [r7, #8]
 801299a:	607a      	str	r2, [r7, #4]
 801299c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801299e:	2300      	movs	r3, #0
 80129a0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80129a2:	68fb      	ldr	r3, [r7, #12]
 80129a4:	68ba      	ldr	r2, [r7, #8]
 80129a6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80129a8:	68fb      	ldr	r3, [r7, #12]
 80129aa:	68fa      	ldr	r2, [r7, #12]
 80129ac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80129ae:	68ba      	ldr	r2, [r7, #8]
 80129b0:	687b      	ldr	r3, [r7, #4]
 80129b2:	429a      	cmp	r2, r3
 80129b4:	d812      	bhi.n	80129dc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80129b6:	687a      	ldr	r2, [r7, #4]
 80129b8:	683b      	ldr	r3, [r7, #0]
 80129ba:	1ad2      	subs	r2, r2, r3
 80129bc:	68fb      	ldr	r3, [r7, #12]
 80129be:	699b      	ldr	r3, [r3, #24]
 80129c0:	429a      	cmp	r2, r3
 80129c2:	d302      	bcc.n	80129ca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80129c4:	2301      	movs	r3, #1
 80129c6:	617b      	str	r3, [r7, #20]
 80129c8:	e01b      	b.n	8012a02 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80129ca:	4b10      	ldr	r3, [pc, #64]	@ (8012a0c <prvInsertTimerInActiveList+0x7c>)
 80129cc:	681a      	ldr	r2, [r3, #0]
 80129ce:	68fb      	ldr	r3, [r7, #12]
 80129d0:	3304      	adds	r3, #4
 80129d2:	4619      	mov	r1, r3
 80129d4:	4610      	mov	r0, r2
 80129d6:	f7fd fec4 	bl	8010762 <vListInsert>
 80129da:	e012      	b.n	8012a02 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80129dc:	687a      	ldr	r2, [r7, #4]
 80129de:	683b      	ldr	r3, [r7, #0]
 80129e0:	429a      	cmp	r2, r3
 80129e2:	d206      	bcs.n	80129f2 <prvInsertTimerInActiveList+0x62>
 80129e4:	68ba      	ldr	r2, [r7, #8]
 80129e6:	683b      	ldr	r3, [r7, #0]
 80129e8:	429a      	cmp	r2, r3
 80129ea:	d302      	bcc.n	80129f2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80129ec:	2301      	movs	r3, #1
 80129ee:	617b      	str	r3, [r7, #20]
 80129f0:	e007      	b.n	8012a02 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80129f2:	4b07      	ldr	r3, [pc, #28]	@ (8012a10 <prvInsertTimerInActiveList+0x80>)
 80129f4:	681a      	ldr	r2, [r3, #0]
 80129f6:	68fb      	ldr	r3, [r7, #12]
 80129f8:	3304      	adds	r3, #4
 80129fa:	4619      	mov	r1, r3
 80129fc:	4610      	mov	r0, r2
 80129fe:	f7fd feb0 	bl	8010762 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8012a02:	697b      	ldr	r3, [r7, #20]
}
 8012a04:	4618      	mov	r0, r3
 8012a06:	3718      	adds	r7, #24
 8012a08:	46bd      	mov	sp, r7
 8012a0a:	bd80      	pop	{r7, pc}
 8012a0c:	24002d80 	.word	0x24002d80
 8012a10:	24002d7c 	.word	0x24002d7c

08012a14 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8012a14:	b580      	push	{r7, lr}
 8012a16:	b08e      	sub	sp, #56	@ 0x38
 8012a18:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012a1a:	e0ce      	b.n	8012bba <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8012a1c:	687b      	ldr	r3, [r7, #4]
 8012a1e:	2b00      	cmp	r3, #0
 8012a20:	da19      	bge.n	8012a56 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8012a22:	1d3b      	adds	r3, r7, #4
 8012a24:	3304      	adds	r3, #4
 8012a26:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8012a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a2a:	2b00      	cmp	r3, #0
 8012a2c:	d10b      	bne.n	8012a46 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8012a2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a32:	f383 8811 	msr	BASEPRI, r3
 8012a36:	f3bf 8f6f 	isb	sy
 8012a3a:	f3bf 8f4f 	dsb	sy
 8012a3e:	61fb      	str	r3, [r7, #28]
}
 8012a40:	bf00      	nop
 8012a42:	bf00      	nop
 8012a44:	e7fd      	b.n	8012a42 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012a46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012a48:	681b      	ldr	r3, [r3, #0]
 8012a4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012a4c:	6850      	ldr	r0, [r2, #4]
 8012a4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012a50:	6892      	ldr	r2, [r2, #8]
 8012a52:	4611      	mov	r1, r2
 8012a54:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	2b00      	cmp	r3, #0
 8012a5a:	f2c0 80ae 	blt.w	8012bba <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8012a5e:	68fb      	ldr	r3, [r7, #12]
 8012a60:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a64:	695b      	ldr	r3, [r3, #20]
 8012a66:	2b00      	cmp	r3, #0
 8012a68:	d004      	beq.n	8012a74 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a6c:	3304      	adds	r3, #4
 8012a6e:	4618      	mov	r0, r3
 8012a70:	f7fd feb0 	bl	80107d4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012a74:	463b      	mov	r3, r7
 8012a76:	4618      	mov	r0, r3
 8012a78:	f7ff ff6a 	bl	8012950 <prvSampleTimeNow>
 8012a7c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	2b09      	cmp	r3, #9
 8012a82:	f200 8097 	bhi.w	8012bb4 <prvProcessReceivedCommands+0x1a0>
 8012a86:	a201      	add	r2, pc, #4	@ (adr r2, 8012a8c <prvProcessReceivedCommands+0x78>)
 8012a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a8c:	08012ab5 	.word	0x08012ab5
 8012a90:	08012ab5 	.word	0x08012ab5
 8012a94:	08012ab5 	.word	0x08012ab5
 8012a98:	08012b2b 	.word	0x08012b2b
 8012a9c:	08012b3f 	.word	0x08012b3f
 8012aa0:	08012b8b 	.word	0x08012b8b
 8012aa4:	08012ab5 	.word	0x08012ab5
 8012aa8:	08012ab5 	.word	0x08012ab5
 8012aac:	08012b2b 	.word	0x08012b2b
 8012ab0:	08012b3f 	.word	0x08012b3f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ab6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012aba:	f043 0301 	orr.w	r3, r3, #1
 8012abe:	b2da      	uxtb	r2, r3
 8012ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ac2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8012ac6:	68ba      	ldr	r2, [r7, #8]
 8012ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012aca:	699b      	ldr	r3, [r3, #24]
 8012acc:	18d1      	adds	r1, r2, r3
 8012ace:	68bb      	ldr	r3, [r7, #8]
 8012ad0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012ad2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012ad4:	f7ff ff5c 	bl	8012990 <prvInsertTimerInActiveList>
 8012ad8:	4603      	mov	r3, r0
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	d06c      	beq.n	8012bb8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012ade:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ae0:	6a1b      	ldr	r3, [r3, #32]
 8012ae2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012ae4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012ae6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ae8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012aec:	f003 0304 	and.w	r3, r3, #4
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	d061      	beq.n	8012bb8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012af4:	68ba      	ldr	r2, [r7, #8]
 8012af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012af8:	699b      	ldr	r3, [r3, #24]
 8012afa:	441a      	add	r2, r3
 8012afc:	2300      	movs	r3, #0
 8012afe:	9300      	str	r3, [sp, #0]
 8012b00:	2300      	movs	r3, #0
 8012b02:	2100      	movs	r1, #0
 8012b04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012b06:	f7ff fe01 	bl	801270c <xTimerGenericCommand>
 8012b0a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012b0c:	6a3b      	ldr	r3, [r7, #32]
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d152      	bne.n	8012bb8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8012b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b16:	f383 8811 	msr	BASEPRI, r3
 8012b1a:	f3bf 8f6f 	isb	sy
 8012b1e:	f3bf 8f4f 	dsb	sy
 8012b22:	61bb      	str	r3, [r7, #24]
}
 8012b24:	bf00      	nop
 8012b26:	bf00      	nop
 8012b28:	e7fd      	b.n	8012b26 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012b30:	f023 0301 	bic.w	r3, r3, #1
 8012b34:	b2da      	uxtb	r2, r3
 8012b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b38:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012b3c:	e03d      	b.n	8012bba <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012b3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012b44:	f043 0301 	orr.w	r3, r3, #1
 8012b48:	b2da      	uxtb	r2, r3
 8012b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b4c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012b50:	68ba      	ldr	r2, [r7, #8]
 8012b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b54:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b58:	699b      	ldr	r3, [r3, #24]
 8012b5a:	2b00      	cmp	r3, #0
 8012b5c:	d10b      	bne.n	8012b76 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8012b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b62:	f383 8811 	msr	BASEPRI, r3
 8012b66:	f3bf 8f6f 	isb	sy
 8012b6a:	f3bf 8f4f 	dsb	sy
 8012b6e:	617b      	str	r3, [r7, #20]
}
 8012b70:	bf00      	nop
 8012b72:	bf00      	nop
 8012b74:	e7fd      	b.n	8012b72 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b78:	699a      	ldr	r2, [r3, #24]
 8012b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b7c:	18d1      	adds	r1, r2, r3
 8012b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012b82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012b84:	f7ff ff04 	bl	8012990 <prvInsertTimerInActiveList>
					break;
 8012b88:	e017      	b.n	8012bba <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012b90:	f003 0302 	and.w	r3, r3, #2
 8012b94:	2b00      	cmp	r3, #0
 8012b96:	d103      	bne.n	8012ba0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8012b98:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012b9a:	f000 fbe5 	bl	8013368 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8012b9e:	e00c      	b.n	8012bba <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ba2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012ba6:	f023 0301 	bic.w	r3, r3, #1
 8012baa:	b2da      	uxtb	r2, r3
 8012bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012bae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012bb2:	e002      	b.n	8012bba <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8012bb4:	bf00      	nop
 8012bb6:	e000      	b.n	8012bba <prvProcessReceivedCommands+0x1a6>
					break;
 8012bb8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012bba:	4b08      	ldr	r3, [pc, #32]	@ (8012bdc <prvProcessReceivedCommands+0x1c8>)
 8012bbc:	681b      	ldr	r3, [r3, #0]
 8012bbe:	1d39      	adds	r1, r7, #4
 8012bc0:	2200      	movs	r2, #0
 8012bc2:	4618      	mov	r0, r3
 8012bc4:	f7fe f9a6 	bl	8010f14 <xQueueReceive>
 8012bc8:	4603      	mov	r3, r0
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	f47f af26 	bne.w	8012a1c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8012bd0:	bf00      	nop
 8012bd2:	bf00      	nop
 8012bd4:	3730      	adds	r7, #48	@ 0x30
 8012bd6:	46bd      	mov	sp, r7
 8012bd8:	bd80      	pop	{r7, pc}
 8012bda:	bf00      	nop
 8012bdc:	24002d84 	.word	0x24002d84

08012be0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012be0:	b580      	push	{r7, lr}
 8012be2:	b088      	sub	sp, #32
 8012be4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012be6:	e049      	b.n	8012c7c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012be8:	4b2e      	ldr	r3, [pc, #184]	@ (8012ca4 <prvSwitchTimerLists+0xc4>)
 8012bea:	681b      	ldr	r3, [r3, #0]
 8012bec:	68db      	ldr	r3, [r3, #12]
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012bf2:	4b2c      	ldr	r3, [pc, #176]	@ (8012ca4 <prvSwitchTimerLists+0xc4>)
 8012bf4:	681b      	ldr	r3, [r3, #0]
 8012bf6:	68db      	ldr	r3, [r3, #12]
 8012bf8:	68db      	ldr	r3, [r3, #12]
 8012bfa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012bfc:	68fb      	ldr	r3, [r7, #12]
 8012bfe:	3304      	adds	r3, #4
 8012c00:	4618      	mov	r0, r3
 8012c02:	f7fd fde7 	bl	80107d4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012c06:	68fb      	ldr	r3, [r7, #12]
 8012c08:	6a1b      	ldr	r3, [r3, #32]
 8012c0a:	68f8      	ldr	r0, [r7, #12]
 8012c0c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012c0e:	68fb      	ldr	r3, [r7, #12]
 8012c10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012c14:	f003 0304 	and.w	r3, r3, #4
 8012c18:	2b00      	cmp	r3, #0
 8012c1a:	d02f      	beq.n	8012c7c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012c1c:	68fb      	ldr	r3, [r7, #12]
 8012c1e:	699b      	ldr	r3, [r3, #24]
 8012c20:	693a      	ldr	r2, [r7, #16]
 8012c22:	4413      	add	r3, r2
 8012c24:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8012c26:	68ba      	ldr	r2, [r7, #8]
 8012c28:	693b      	ldr	r3, [r7, #16]
 8012c2a:	429a      	cmp	r2, r3
 8012c2c:	d90e      	bls.n	8012c4c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012c2e:	68fb      	ldr	r3, [r7, #12]
 8012c30:	68ba      	ldr	r2, [r7, #8]
 8012c32:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012c34:	68fb      	ldr	r3, [r7, #12]
 8012c36:	68fa      	ldr	r2, [r7, #12]
 8012c38:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012c3a:	4b1a      	ldr	r3, [pc, #104]	@ (8012ca4 <prvSwitchTimerLists+0xc4>)
 8012c3c:	681a      	ldr	r2, [r3, #0]
 8012c3e:	68fb      	ldr	r3, [r7, #12]
 8012c40:	3304      	adds	r3, #4
 8012c42:	4619      	mov	r1, r3
 8012c44:	4610      	mov	r0, r2
 8012c46:	f7fd fd8c 	bl	8010762 <vListInsert>
 8012c4a:	e017      	b.n	8012c7c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012c4c:	2300      	movs	r3, #0
 8012c4e:	9300      	str	r3, [sp, #0]
 8012c50:	2300      	movs	r3, #0
 8012c52:	693a      	ldr	r2, [r7, #16]
 8012c54:	2100      	movs	r1, #0
 8012c56:	68f8      	ldr	r0, [r7, #12]
 8012c58:	f7ff fd58 	bl	801270c <xTimerGenericCommand>
 8012c5c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8012c5e:	687b      	ldr	r3, [r7, #4]
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	d10b      	bne.n	8012c7c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8012c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012c68:	f383 8811 	msr	BASEPRI, r3
 8012c6c:	f3bf 8f6f 	isb	sy
 8012c70:	f3bf 8f4f 	dsb	sy
 8012c74:	603b      	str	r3, [r7, #0]
}
 8012c76:	bf00      	nop
 8012c78:	bf00      	nop
 8012c7a:	e7fd      	b.n	8012c78 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012c7c:	4b09      	ldr	r3, [pc, #36]	@ (8012ca4 <prvSwitchTimerLists+0xc4>)
 8012c7e:	681b      	ldr	r3, [r3, #0]
 8012c80:	681b      	ldr	r3, [r3, #0]
 8012c82:	2b00      	cmp	r3, #0
 8012c84:	d1b0      	bne.n	8012be8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8012c86:	4b07      	ldr	r3, [pc, #28]	@ (8012ca4 <prvSwitchTimerLists+0xc4>)
 8012c88:	681b      	ldr	r3, [r3, #0]
 8012c8a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8012c8c:	4b06      	ldr	r3, [pc, #24]	@ (8012ca8 <prvSwitchTimerLists+0xc8>)
 8012c8e:	681b      	ldr	r3, [r3, #0]
 8012c90:	4a04      	ldr	r2, [pc, #16]	@ (8012ca4 <prvSwitchTimerLists+0xc4>)
 8012c92:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012c94:	4a04      	ldr	r2, [pc, #16]	@ (8012ca8 <prvSwitchTimerLists+0xc8>)
 8012c96:	697b      	ldr	r3, [r7, #20]
 8012c98:	6013      	str	r3, [r2, #0]
}
 8012c9a:	bf00      	nop
 8012c9c:	3718      	adds	r7, #24
 8012c9e:	46bd      	mov	sp, r7
 8012ca0:	bd80      	pop	{r7, pc}
 8012ca2:	bf00      	nop
 8012ca4:	24002d7c 	.word	0x24002d7c
 8012ca8:	24002d80 	.word	0x24002d80

08012cac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8012cac:	b580      	push	{r7, lr}
 8012cae:	b082      	sub	sp, #8
 8012cb0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8012cb2:	f000 f969 	bl	8012f88 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8012cb6:	4b15      	ldr	r3, [pc, #84]	@ (8012d0c <prvCheckForValidListAndQueue+0x60>)
 8012cb8:	681b      	ldr	r3, [r3, #0]
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d120      	bne.n	8012d00 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8012cbe:	4814      	ldr	r0, [pc, #80]	@ (8012d10 <prvCheckForValidListAndQueue+0x64>)
 8012cc0:	f7fd fcfe 	bl	80106c0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012cc4:	4813      	ldr	r0, [pc, #76]	@ (8012d14 <prvCheckForValidListAndQueue+0x68>)
 8012cc6:	f7fd fcfb 	bl	80106c0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8012cca:	4b13      	ldr	r3, [pc, #76]	@ (8012d18 <prvCheckForValidListAndQueue+0x6c>)
 8012ccc:	4a10      	ldr	r2, [pc, #64]	@ (8012d10 <prvCheckForValidListAndQueue+0x64>)
 8012cce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012cd0:	4b12      	ldr	r3, [pc, #72]	@ (8012d1c <prvCheckForValidListAndQueue+0x70>)
 8012cd2:	4a10      	ldr	r2, [pc, #64]	@ (8012d14 <prvCheckForValidListAndQueue+0x68>)
 8012cd4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012cd6:	2300      	movs	r3, #0
 8012cd8:	9300      	str	r3, [sp, #0]
 8012cda:	4b11      	ldr	r3, [pc, #68]	@ (8012d20 <prvCheckForValidListAndQueue+0x74>)
 8012cdc:	4a11      	ldr	r2, [pc, #68]	@ (8012d24 <prvCheckForValidListAndQueue+0x78>)
 8012cde:	2110      	movs	r1, #16
 8012ce0:	200a      	movs	r0, #10
 8012ce2:	f7fd fe0b 	bl	80108fc <xQueueGenericCreateStatic>
 8012ce6:	4603      	mov	r3, r0
 8012ce8:	4a08      	ldr	r2, [pc, #32]	@ (8012d0c <prvCheckForValidListAndQueue+0x60>)
 8012cea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012cec:	4b07      	ldr	r3, [pc, #28]	@ (8012d0c <prvCheckForValidListAndQueue+0x60>)
 8012cee:	681b      	ldr	r3, [r3, #0]
 8012cf0:	2b00      	cmp	r3, #0
 8012cf2:	d005      	beq.n	8012d00 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012cf4:	4b05      	ldr	r3, [pc, #20]	@ (8012d0c <prvCheckForValidListAndQueue+0x60>)
 8012cf6:	681b      	ldr	r3, [r3, #0]
 8012cf8:	490b      	ldr	r1, [pc, #44]	@ (8012d28 <prvCheckForValidListAndQueue+0x7c>)
 8012cfa:	4618      	mov	r0, r3
 8012cfc:	f7fe fc24 	bl	8011548 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012d00:	f000 f974 	bl	8012fec <vPortExitCritical>
}
 8012d04:	bf00      	nop
 8012d06:	46bd      	mov	sp, r7
 8012d08:	bd80      	pop	{r7, pc}
 8012d0a:	bf00      	nop
 8012d0c:	24002d84 	.word	0x24002d84
 8012d10:	24002d54 	.word	0x24002d54
 8012d14:	24002d68 	.word	0x24002d68
 8012d18:	24002d7c 	.word	0x24002d7c
 8012d1c:	24002d80 	.word	0x24002d80
 8012d20:	24002e30 	.word	0x24002e30
 8012d24:	24002d90 	.word	0x24002d90
 8012d28:	080162b4 	.word	0x080162b4

08012d2c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8012d2c:	b480      	push	{r7}
 8012d2e:	b085      	sub	sp, #20
 8012d30:	af00      	add	r7, sp, #0
 8012d32:	60f8      	str	r0, [r7, #12]
 8012d34:	60b9      	str	r1, [r7, #8]
 8012d36:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8012d38:	68fb      	ldr	r3, [r7, #12]
 8012d3a:	3b04      	subs	r3, #4
 8012d3c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012d3e:	68fb      	ldr	r3, [r7, #12]
 8012d40:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8012d44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012d46:	68fb      	ldr	r3, [r7, #12]
 8012d48:	3b04      	subs	r3, #4
 8012d4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012d4c:	68bb      	ldr	r3, [r7, #8]
 8012d4e:	f023 0201 	bic.w	r2, r3, #1
 8012d52:	68fb      	ldr	r3, [r7, #12]
 8012d54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	3b04      	subs	r3, #4
 8012d5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8012d5c:	4a0c      	ldr	r2, [pc, #48]	@ (8012d90 <pxPortInitialiseStack+0x64>)
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8012d62:	68fb      	ldr	r3, [r7, #12]
 8012d64:	3b14      	subs	r3, #20
 8012d66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8012d68:	687a      	ldr	r2, [r7, #4]
 8012d6a:	68fb      	ldr	r3, [r7, #12]
 8012d6c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8012d6e:	68fb      	ldr	r3, [r7, #12]
 8012d70:	3b04      	subs	r3, #4
 8012d72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8012d74:	68fb      	ldr	r3, [r7, #12]
 8012d76:	f06f 0202 	mvn.w	r2, #2
 8012d7a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8012d7c:	68fb      	ldr	r3, [r7, #12]
 8012d7e:	3b20      	subs	r3, #32
 8012d80:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8012d82:	68fb      	ldr	r3, [r7, #12]
}
 8012d84:	4618      	mov	r0, r3
 8012d86:	3714      	adds	r7, #20
 8012d88:	46bd      	mov	sp, r7
 8012d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d8e:	4770      	bx	lr
 8012d90:	08012d95 	.word	0x08012d95

08012d94 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8012d94:	b480      	push	{r7}
 8012d96:	b085      	sub	sp, #20
 8012d98:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8012d9a:	2300      	movs	r3, #0
 8012d9c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8012d9e:	4b13      	ldr	r3, [pc, #76]	@ (8012dec <prvTaskExitError+0x58>)
 8012da0:	681b      	ldr	r3, [r3, #0]
 8012da2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8012da6:	d00b      	beq.n	8012dc0 <prvTaskExitError+0x2c>
	__asm volatile
 8012da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012dac:	f383 8811 	msr	BASEPRI, r3
 8012db0:	f3bf 8f6f 	isb	sy
 8012db4:	f3bf 8f4f 	dsb	sy
 8012db8:	60fb      	str	r3, [r7, #12]
}
 8012dba:	bf00      	nop
 8012dbc:	bf00      	nop
 8012dbe:	e7fd      	b.n	8012dbc <prvTaskExitError+0x28>
	__asm volatile
 8012dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012dc4:	f383 8811 	msr	BASEPRI, r3
 8012dc8:	f3bf 8f6f 	isb	sy
 8012dcc:	f3bf 8f4f 	dsb	sy
 8012dd0:	60bb      	str	r3, [r7, #8]
}
 8012dd2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8012dd4:	bf00      	nop
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	2b00      	cmp	r3, #0
 8012dda:	d0fc      	beq.n	8012dd6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8012ddc:	bf00      	nop
 8012dde:	bf00      	nop
 8012de0:	3714      	adds	r7, #20
 8012de2:	46bd      	mov	sp, r7
 8012de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012de8:	4770      	bx	lr
 8012dea:	bf00      	nop
 8012dec:	24000010 	.word	0x24000010

08012df0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012df0:	4b07      	ldr	r3, [pc, #28]	@ (8012e10 <pxCurrentTCBConst2>)
 8012df2:	6819      	ldr	r1, [r3, #0]
 8012df4:	6808      	ldr	r0, [r1, #0]
 8012df6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012dfa:	f380 8809 	msr	PSP, r0
 8012dfe:	f3bf 8f6f 	isb	sy
 8012e02:	f04f 0000 	mov.w	r0, #0
 8012e06:	f380 8811 	msr	BASEPRI, r0
 8012e0a:	4770      	bx	lr
 8012e0c:	f3af 8000 	nop.w

08012e10 <pxCurrentTCBConst2>:
 8012e10:	24002854 	.word	0x24002854
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8012e14:	bf00      	nop
 8012e16:	bf00      	nop

08012e18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012e18:	4808      	ldr	r0, [pc, #32]	@ (8012e3c <prvPortStartFirstTask+0x24>)
 8012e1a:	6800      	ldr	r0, [r0, #0]
 8012e1c:	6800      	ldr	r0, [r0, #0]
 8012e1e:	f380 8808 	msr	MSP, r0
 8012e22:	f04f 0000 	mov.w	r0, #0
 8012e26:	f380 8814 	msr	CONTROL, r0
 8012e2a:	b662      	cpsie	i
 8012e2c:	b661      	cpsie	f
 8012e2e:	f3bf 8f4f 	dsb	sy
 8012e32:	f3bf 8f6f 	isb	sy
 8012e36:	df00      	svc	0
 8012e38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8012e3a:	bf00      	nop
 8012e3c:	e000ed08 	.word	0xe000ed08

08012e40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012e40:	b580      	push	{r7, lr}
 8012e42:	b086      	sub	sp, #24
 8012e44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8012e46:	4b47      	ldr	r3, [pc, #284]	@ (8012f64 <xPortStartScheduler+0x124>)
 8012e48:	681b      	ldr	r3, [r3, #0]
 8012e4a:	4a47      	ldr	r2, [pc, #284]	@ (8012f68 <xPortStartScheduler+0x128>)
 8012e4c:	4293      	cmp	r3, r2
 8012e4e:	d10b      	bne.n	8012e68 <xPortStartScheduler+0x28>
	__asm volatile
 8012e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e54:	f383 8811 	msr	BASEPRI, r3
 8012e58:	f3bf 8f6f 	isb	sy
 8012e5c:	f3bf 8f4f 	dsb	sy
 8012e60:	60fb      	str	r3, [r7, #12]
}
 8012e62:	bf00      	nop
 8012e64:	bf00      	nop
 8012e66:	e7fd      	b.n	8012e64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8012e68:	4b3e      	ldr	r3, [pc, #248]	@ (8012f64 <xPortStartScheduler+0x124>)
 8012e6a:	681b      	ldr	r3, [r3, #0]
 8012e6c:	4a3f      	ldr	r2, [pc, #252]	@ (8012f6c <xPortStartScheduler+0x12c>)
 8012e6e:	4293      	cmp	r3, r2
 8012e70:	d10b      	bne.n	8012e8a <xPortStartScheduler+0x4a>
	__asm volatile
 8012e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012e76:	f383 8811 	msr	BASEPRI, r3
 8012e7a:	f3bf 8f6f 	isb	sy
 8012e7e:	f3bf 8f4f 	dsb	sy
 8012e82:	613b      	str	r3, [r7, #16]
}
 8012e84:	bf00      	nop
 8012e86:	bf00      	nop
 8012e88:	e7fd      	b.n	8012e86 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8012e8a:	4b39      	ldr	r3, [pc, #228]	@ (8012f70 <xPortStartScheduler+0x130>)
 8012e8c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8012e8e:	697b      	ldr	r3, [r7, #20]
 8012e90:	781b      	ldrb	r3, [r3, #0]
 8012e92:	b2db      	uxtb	r3, r3
 8012e94:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8012e96:	697b      	ldr	r3, [r7, #20]
 8012e98:	22ff      	movs	r2, #255	@ 0xff
 8012e9a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8012e9c:	697b      	ldr	r3, [r7, #20]
 8012e9e:	781b      	ldrb	r3, [r3, #0]
 8012ea0:	b2db      	uxtb	r3, r3
 8012ea2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8012ea4:	78fb      	ldrb	r3, [r7, #3]
 8012ea6:	b2db      	uxtb	r3, r3
 8012ea8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8012eac:	b2da      	uxtb	r2, r3
 8012eae:	4b31      	ldr	r3, [pc, #196]	@ (8012f74 <xPortStartScheduler+0x134>)
 8012eb0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8012eb2:	4b31      	ldr	r3, [pc, #196]	@ (8012f78 <xPortStartScheduler+0x138>)
 8012eb4:	2207      	movs	r2, #7
 8012eb6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012eb8:	e009      	b.n	8012ece <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8012eba:	4b2f      	ldr	r3, [pc, #188]	@ (8012f78 <xPortStartScheduler+0x138>)
 8012ebc:	681b      	ldr	r3, [r3, #0]
 8012ebe:	3b01      	subs	r3, #1
 8012ec0:	4a2d      	ldr	r2, [pc, #180]	@ (8012f78 <xPortStartScheduler+0x138>)
 8012ec2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012ec4:	78fb      	ldrb	r3, [r7, #3]
 8012ec6:	b2db      	uxtb	r3, r3
 8012ec8:	005b      	lsls	r3, r3, #1
 8012eca:	b2db      	uxtb	r3, r3
 8012ecc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012ece:	78fb      	ldrb	r3, [r7, #3]
 8012ed0:	b2db      	uxtb	r3, r3
 8012ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012ed6:	2b80      	cmp	r3, #128	@ 0x80
 8012ed8:	d0ef      	beq.n	8012eba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8012eda:	4b27      	ldr	r3, [pc, #156]	@ (8012f78 <xPortStartScheduler+0x138>)
 8012edc:	681b      	ldr	r3, [r3, #0]
 8012ede:	f1c3 0307 	rsb	r3, r3, #7
 8012ee2:	2b04      	cmp	r3, #4
 8012ee4:	d00b      	beq.n	8012efe <xPortStartScheduler+0xbe>
	__asm volatile
 8012ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012eea:	f383 8811 	msr	BASEPRI, r3
 8012eee:	f3bf 8f6f 	isb	sy
 8012ef2:	f3bf 8f4f 	dsb	sy
 8012ef6:	60bb      	str	r3, [r7, #8]
}
 8012ef8:	bf00      	nop
 8012efa:	bf00      	nop
 8012efc:	e7fd      	b.n	8012efa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8012efe:	4b1e      	ldr	r3, [pc, #120]	@ (8012f78 <xPortStartScheduler+0x138>)
 8012f00:	681b      	ldr	r3, [r3, #0]
 8012f02:	021b      	lsls	r3, r3, #8
 8012f04:	4a1c      	ldr	r2, [pc, #112]	@ (8012f78 <xPortStartScheduler+0x138>)
 8012f06:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012f08:	4b1b      	ldr	r3, [pc, #108]	@ (8012f78 <xPortStartScheduler+0x138>)
 8012f0a:	681b      	ldr	r3, [r3, #0]
 8012f0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8012f10:	4a19      	ldr	r2, [pc, #100]	@ (8012f78 <xPortStartScheduler+0x138>)
 8012f12:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8012f14:	687b      	ldr	r3, [r7, #4]
 8012f16:	b2da      	uxtb	r2, r3
 8012f18:	697b      	ldr	r3, [r7, #20]
 8012f1a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8012f1c:	4b17      	ldr	r3, [pc, #92]	@ (8012f7c <xPortStartScheduler+0x13c>)
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	4a16      	ldr	r2, [pc, #88]	@ (8012f7c <xPortStartScheduler+0x13c>)
 8012f22:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8012f26:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8012f28:	4b14      	ldr	r3, [pc, #80]	@ (8012f7c <xPortStartScheduler+0x13c>)
 8012f2a:	681b      	ldr	r3, [r3, #0]
 8012f2c:	4a13      	ldr	r2, [pc, #76]	@ (8012f7c <xPortStartScheduler+0x13c>)
 8012f2e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8012f32:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8012f34:	f000 f8da 	bl	80130ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8012f38:	4b11      	ldr	r3, [pc, #68]	@ (8012f80 <xPortStartScheduler+0x140>)
 8012f3a:	2200      	movs	r2, #0
 8012f3c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8012f3e:	f000 f8f9 	bl	8013134 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8012f42:	4b10      	ldr	r3, [pc, #64]	@ (8012f84 <xPortStartScheduler+0x144>)
 8012f44:	681b      	ldr	r3, [r3, #0]
 8012f46:	4a0f      	ldr	r2, [pc, #60]	@ (8012f84 <xPortStartScheduler+0x144>)
 8012f48:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8012f4c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8012f4e:	f7ff ff63 	bl	8012e18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8012f52:	f7fe ff31 	bl	8011db8 <vTaskSwitchContext>
	prvTaskExitError();
 8012f56:	f7ff ff1d 	bl	8012d94 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8012f5a:	2300      	movs	r3, #0
}
 8012f5c:	4618      	mov	r0, r3
 8012f5e:	3718      	adds	r7, #24
 8012f60:	46bd      	mov	sp, r7
 8012f62:	bd80      	pop	{r7, pc}
 8012f64:	e000ed00 	.word	0xe000ed00
 8012f68:	410fc271 	.word	0x410fc271
 8012f6c:	410fc270 	.word	0x410fc270
 8012f70:	e000e400 	.word	0xe000e400
 8012f74:	24002e80 	.word	0x24002e80
 8012f78:	24002e84 	.word	0x24002e84
 8012f7c:	e000ed20 	.word	0xe000ed20
 8012f80:	24000010 	.word	0x24000010
 8012f84:	e000ef34 	.word	0xe000ef34

08012f88 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8012f88:	b480      	push	{r7}
 8012f8a:	b083      	sub	sp, #12
 8012f8c:	af00      	add	r7, sp, #0
	__asm volatile
 8012f8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012f92:	f383 8811 	msr	BASEPRI, r3
 8012f96:	f3bf 8f6f 	isb	sy
 8012f9a:	f3bf 8f4f 	dsb	sy
 8012f9e:	607b      	str	r3, [r7, #4]
}
 8012fa0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8012fa2:	4b10      	ldr	r3, [pc, #64]	@ (8012fe4 <vPortEnterCritical+0x5c>)
 8012fa4:	681b      	ldr	r3, [r3, #0]
 8012fa6:	3301      	adds	r3, #1
 8012fa8:	4a0e      	ldr	r2, [pc, #56]	@ (8012fe4 <vPortEnterCritical+0x5c>)
 8012faa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8012fac:	4b0d      	ldr	r3, [pc, #52]	@ (8012fe4 <vPortEnterCritical+0x5c>)
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	2b01      	cmp	r3, #1
 8012fb2:	d110      	bne.n	8012fd6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8012fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8012fe8 <vPortEnterCritical+0x60>)
 8012fb6:	681b      	ldr	r3, [r3, #0]
 8012fb8:	b2db      	uxtb	r3, r3
 8012fba:	2b00      	cmp	r3, #0
 8012fbc:	d00b      	beq.n	8012fd6 <vPortEnterCritical+0x4e>
	__asm volatile
 8012fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012fc2:	f383 8811 	msr	BASEPRI, r3
 8012fc6:	f3bf 8f6f 	isb	sy
 8012fca:	f3bf 8f4f 	dsb	sy
 8012fce:	603b      	str	r3, [r7, #0]
}
 8012fd0:	bf00      	nop
 8012fd2:	bf00      	nop
 8012fd4:	e7fd      	b.n	8012fd2 <vPortEnterCritical+0x4a>
	}
}
 8012fd6:	bf00      	nop
 8012fd8:	370c      	adds	r7, #12
 8012fda:	46bd      	mov	sp, r7
 8012fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fe0:	4770      	bx	lr
 8012fe2:	bf00      	nop
 8012fe4:	24000010 	.word	0x24000010
 8012fe8:	e000ed04 	.word	0xe000ed04

08012fec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8012fec:	b480      	push	{r7}
 8012fee:	b083      	sub	sp, #12
 8012ff0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8012ff2:	4b12      	ldr	r3, [pc, #72]	@ (801303c <vPortExitCritical+0x50>)
 8012ff4:	681b      	ldr	r3, [r3, #0]
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d10b      	bne.n	8013012 <vPortExitCritical+0x26>
	__asm volatile
 8012ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012ffe:	f383 8811 	msr	BASEPRI, r3
 8013002:	f3bf 8f6f 	isb	sy
 8013006:	f3bf 8f4f 	dsb	sy
 801300a:	607b      	str	r3, [r7, #4]
}
 801300c:	bf00      	nop
 801300e:	bf00      	nop
 8013010:	e7fd      	b.n	801300e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013012:	4b0a      	ldr	r3, [pc, #40]	@ (801303c <vPortExitCritical+0x50>)
 8013014:	681b      	ldr	r3, [r3, #0]
 8013016:	3b01      	subs	r3, #1
 8013018:	4a08      	ldr	r2, [pc, #32]	@ (801303c <vPortExitCritical+0x50>)
 801301a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801301c:	4b07      	ldr	r3, [pc, #28]	@ (801303c <vPortExitCritical+0x50>)
 801301e:	681b      	ldr	r3, [r3, #0]
 8013020:	2b00      	cmp	r3, #0
 8013022:	d105      	bne.n	8013030 <vPortExitCritical+0x44>
 8013024:	2300      	movs	r3, #0
 8013026:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013028:	683b      	ldr	r3, [r7, #0]
 801302a:	f383 8811 	msr	BASEPRI, r3
}
 801302e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013030:	bf00      	nop
 8013032:	370c      	adds	r7, #12
 8013034:	46bd      	mov	sp, r7
 8013036:	f85d 7b04 	ldr.w	r7, [sp], #4
 801303a:	4770      	bx	lr
 801303c:	24000010 	.word	0x24000010

08013040 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013040:	f3ef 8009 	mrs	r0, PSP
 8013044:	f3bf 8f6f 	isb	sy
 8013048:	4b15      	ldr	r3, [pc, #84]	@ (80130a0 <pxCurrentTCBConst>)
 801304a:	681a      	ldr	r2, [r3, #0]
 801304c:	f01e 0f10 	tst.w	lr, #16
 8013050:	bf08      	it	eq
 8013052:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8013056:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801305a:	6010      	str	r0, [r2, #0]
 801305c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8013060:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8013064:	f380 8811 	msr	BASEPRI, r0
 8013068:	f3bf 8f4f 	dsb	sy
 801306c:	f3bf 8f6f 	isb	sy
 8013070:	f7fe fea2 	bl	8011db8 <vTaskSwitchContext>
 8013074:	f04f 0000 	mov.w	r0, #0
 8013078:	f380 8811 	msr	BASEPRI, r0
 801307c:	bc09      	pop	{r0, r3}
 801307e:	6819      	ldr	r1, [r3, #0]
 8013080:	6808      	ldr	r0, [r1, #0]
 8013082:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013086:	f01e 0f10 	tst.w	lr, #16
 801308a:	bf08      	it	eq
 801308c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8013090:	f380 8809 	msr	PSP, r0
 8013094:	f3bf 8f6f 	isb	sy
 8013098:	4770      	bx	lr
 801309a:	bf00      	nop
 801309c:	f3af 8000 	nop.w

080130a0 <pxCurrentTCBConst>:
 80130a0:	24002854 	.word	0x24002854
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80130a4:	bf00      	nop
 80130a6:	bf00      	nop

080130a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80130a8:	b580      	push	{r7, lr}
 80130aa:	b082      	sub	sp, #8
 80130ac:	af00      	add	r7, sp, #0
	__asm volatile
 80130ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80130b2:	f383 8811 	msr	BASEPRI, r3
 80130b6:	f3bf 8f6f 	isb	sy
 80130ba:	f3bf 8f4f 	dsb	sy
 80130be:	607b      	str	r3, [r7, #4]
}
 80130c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80130c2:	f7fe fdbf 	bl	8011c44 <xTaskIncrementTick>
 80130c6:	4603      	mov	r3, r0
 80130c8:	2b00      	cmp	r3, #0
 80130ca:	d003      	beq.n	80130d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80130cc:	4b06      	ldr	r3, [pc, #24]	@ (80130e8 <xPortSysTickHandler+0x40>)
 80130ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80130d2:	601a      	str	r2, [r3, #0]
 80130d4:	2300      	movs	r3, #0
 80130d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80130d8:	683b      	ldr	r3, [r7, #0]
 80130da:	f383 8811 	msr	BASEPRI, r3
}
 80130de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80130e0:	bf00      	nop
 80130e2:	3708      	adds	r7, #8
 80130e4:	46bd      	mov	sp, r7
 80130e6:	bd80      	pop	{r7, pc}
 80130e8:	e000ed04 	.word	0xe000ed04

080130ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80130ec:	b480      	push	{r7}
 80130ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80130f0:	4b0b      	ldr	r3, [pc, #44]	@ (8013120 <vPortSetupTimerInterrupt+0x34>)
 80130f2:	2200      	movs	r2, #0
 80130f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80130f6:	4b0b      	ldr	r3, [pc, #44]	@ (8013124 <vPortSetupTimerInterrupt+0x38>)
 80130f8:	2200      	movs	r2, #0
 80130fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80130fc:	4b0a      	ldr	r3, [pc, #40]	@ (8013128 <vPortSetupTimerInterrupt+0x3c>)
 80130fe:	681b      	ldr	r3, [r3, #0]
 8013100:	4a0a      	ldr	r2, [pc, #40]	@ (801312c <vPortSetupTimerInterrupt+0x40>)
 8013102:	fba2 2303 	umull	r2, r3, r2, r3
 8013106:	099b      	lsrs	r3, r3, #6
 8013108:	4a09      	ldr	r2, [pc, #36]	@ (8013130 <vPortSetupTimerInterrupt+0x44>)
 801310a:	3b01      	subs	r3, #1
 801310c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801310e:	4b04      	ldr	r3, [pc, #16]	@ (8013120 <vPortSetupTimerInterrupt+0x34>)
 8013110:	2207      	movs	r2, #7
 8013112:	601a      	str	r2, [r3, #0]
}
 8013114:	bf00      	nop
 8013116:	46bd      	mov	sp, r7
 8013118:	f85d 7b04 	ldr.w	r7, [sp], #4
 801311c:	4770      	bx	lr
 801311e:	bf00      	nop
 8013120:	e000e010 	.word	0xe000e010
 8013124:	e000e018 	.word	0xe000e018
 8013128:	24000000 	.word	0x24000000
 801312c:	10624dd3 	.word	0x10624dd3
 8013130:	e000e014 	.word	0xe000e014

08013134 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8013134:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8013144 <vPortEnableVFP+0x10>
 8013138:	6801      	ldr	r1, [r0, #0]
 801313a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801313e:	6001      	str	r1, [r0, #0]
 8013140:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8013142:	bf00      	nop
 8013144:	e000ed88 	.word	0xe000ed88

08013148 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013148:	b480      	push	{r7}
 801314a:	b085      	sub	sp, #20
 801314c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801314e:	f3ef 8305 	mrs	r3, IPSR
 8013152:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013154:	68fb      	ldr	r3, [r7, #12]
 8013156:	2b0f      	cmp	r3, #15
 8013158:	d915      	bls.n	8013186 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801315a:	4a18      	ldr	r2, [pc, #96]	@ (80131bc <vPortValidateInterruptPriority+0x74>)
 801315c:	68fb      	ldr	r3, [r7, #12]
 801315e:	4413      	add	r3, r2
 8013160:	781b      	ldrb	r3, [r3, #0]
 8013162:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013164:	4b16      	ldr	r3, [pc, #88]	@ (80131c0 <vPortValidateInterruptPriority+0x78>)
 8013166:	781b      	ldrb	r3, [r3, #0]
 8013168:	7afa      	ldrb	r2, [r7, #11]
 801316a:	429a      	cmp	r2, r3
 801316c:	d20b      	bcs.n	8013186 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801316e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013172:	f383 8811 	msr	BASEPRI, r3
 8013176:	f3bf 8f6f 	isb	sy
 801317a:	f3bf 8f4f 	dsb	sy
 801317e:	607b      	str	r3, [r7, #4]
}
 8013180:	bf00      	nop
 8013182:	bf00      	nop
 8013184:	e7fd      	b.n	8013182 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013186:	4b0f      	ldr	r3, [pc, #60]	@ (80131c4 <vPortValidateInterruptPriority+0x7c>)
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801318e:	4b0e      	ldr	r3, [pc, #56]	@ (80131c8 <vPortValidateInterruptPriority+0x80>)
 8013190:	681b      	ldr	r3, [r3, #0]
 8013192:	429a      	cmp	r2, r3
 8013194:	d90b      	bls.n	80131ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8013196:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801319a:	f383 8811 	msr	BASEPRI, r3
 801319e:	f3bf 8f6f 	isb	sy
 80131a2:	f3bf 8f4f 	dsb	sy
 80131a6:	603b      	str	r3, [r7, #0]
}
 80131a8:	bf00      	nop
 80131aa:	bf00      	nop
 80131ac:	e7fd      	b.n	80131aa <vPortValidateInterruptPriority+0x62>
	}
 80131ae:	bf00      	nop
 80131b0:	3714      	adds	r7, #20
 80131b2:	46bd      	mov	sp, r7
 80131b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131b8:	4770      	bx	lr
 80131ba:	bf00      	nop
 80131bc:	e000e3f0 	.word	0xe000e3f0
 80131c0:	24002e80 	.word	0x24002e80
 80131c4:	e000ed0c 	.word	0xe000ed0c
 80131c8:	24002e84 	.word	0x24002e84

080131cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80131cc:	b580      	push	{r7, lr}
 80131ce:	b08a      	sub	sp, #40	@ 0x28
 80131d0:	af00      	add	r7, sp, #0
 80131d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80131d4:	2300      	movs	r3, #0
 80131d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80131d8:	f7fe fc78 	bl	8011acc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80131dc:	4b5c      	ldr	r3, [pc, #368]	@ (8013350 <pvPortMalloc+0x184>)
 80131de:	681b      	ldr	r3, [r3, #0]
 80131e0:	2b00      	cmp	r3, #0
 80131e2:	d101      	bne.n	80131e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80131e4:	f000 f930 	bl	8013448 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80131e8:	4b5a      	ldr	r3, [pc, #360]	@ (8013354 <pvPortMalloc+0x188>)
 80131ea:	681a      	ldr	r2, [r3, #0]
 80131ec:	687b      	ldr	r3, [r7, #4]
 80131ee:	4013      	ands	r3, r2
 80131f0:	2b00      	cmp	r3, #0
 80131f2:	f040 8095 	bne.w	8013320 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80131f6:	687b      	ldr	r3, [r7, #4]
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d01e      	beq.n	801323a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80131fc:	2208      	movs	r2, #8
 80131fe:	687b      	ldr	r3, [r7, #4]
 8013200:	4413      	add	r3, r2
 8013202:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	f003 0307 	and.w	r3, r3, #7
 801320a:	2b00      	cmp	r3, #0
 801320c:	d015      	beq.n	801323a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	f023 0307 	bic.w	r3, r3, #7
 8013214:	3308      	adds	r3, #8
 8013216:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	f003 0307 	and.w	r3, r3, #7
 801321e:	2b00      	cmp	r3, #0
 8013220:	d00b      	beq.n	801323a <pvPortMalloc+0x6e>
	__asm volatile
 8013222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013226:	f383 8811 	msr	BASEPRI, r3
 801322a:	f3bf 8f6f 	isb	sy
 801322e:	f3bf 8f4f 	dsb	sy
 8013232:	617b      	str	r3, [r7, #20]
}
 8013234:	bf00      	nop
 8013236:	bf00      	nop
 8013238:	e7fd      	b.n	8013236 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801323a:	687b      	ldr	r3, [r7, #4]
 801323c:	2b00      	cmp	r3, #0
 801323e:	d06f      	beq.n	8013320 <pvPortMalloc+0x154>
 8013240:	4b45      	ldr	r3, [pc, #276]	@ (8013358 <pvPortMalloc+0x18c>)
 8013242:	681b      	ldr	r3, [r3, #0]
 8013244:	687a      	ldr	r2, [r7, #4]
 8013246:	429a      	cmp	r2, r3
 8013248:	d86a      	bhi.n	8013320 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801324a:	4b44      	ldr	r3, [pc, #272]	@ (801335c <pvPortMalloc+0x190>)
 801324c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801324e:	4b43      	ldr	r3, [pc, #268]	@ (801335c <pvPortMalloc+0x190>)
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013254:	e004      	b.n	8013260 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8013256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013258:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801325a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801325c:	681b      	ldr	r3, [r3, #0]
 801325e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013262:	685b      	ldr	r3, [r3, #4]
 8013264:	687a      	ldr	r2, [r7, #4]
 8013266:	429a      	cmp	r2, r3
 8013268:	d903      	bls.n	8013272 <pvPortMalloc+0xa6>
 801326a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801326c:	681b      	ldr	r3, [r3, #0]
 801326e:	2b00      	cmp	r3, #0
 8013270:	d1f1      	bne.n	8013256 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013272:	4b37      	ldr	r3, [pc, #220]	@ (8013350 <pvPortMalloc+0x184>)
 8013274:	681b      	ldr	r3, [r3, #0]
 8013276:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013278:	429a      	cmp	r2, r3
 801327a:	d051      	beq.n	8013320 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801327c:	6a3b      	ldr	r3, [r7, #32]
 801327e:	681b      	ldr	r3, [r3, #0]
 8013280:	2208      	movs	r2, #8
 8013282:	4413      	add	r3, r2
 8013284:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013288:	681a      	ldr	r2, [r3, #0]
 801328a:	6a3b      	ldr	r3, [r7, #32]
 801328c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801328e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013290:	685a      	ldr	r2, [r3, #4]
 8013292:	687b      	ldr	r3, [r7, #4]
 8013294:	1ad2      	subs	r2, r2, r3
 8013296:	2308      	movs	r3, #8
 8013298:	005b      	lsls	r3, r3, #1
 801329a:	429a      	cmp	r2, r3
 801329c:	d920      	bls.n	80132e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801329e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	4413      	add	r3, r2
 80132a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80132a6:	69bb      	ldr	r3, [r7, #24]
 80132a8:	f003 0307 	and.w	r3, r3, #7
 80132ac:	2b00      	cmp	r3, #0
 80132ae:	d00b      	beq.n	80132c8 <pvPortMalloc+0xfc>
	__asm volatile
 80132b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80132b4:	f383 8811 	msr	BASEPRI, r3
 80132b8:	f3bf 8f6f 	isb	sy
 80132bc:	f3bf 8f4f 	dsb	sy
 80132c0:	613b      	str	r3, [r7, #16]
}
 80132c2:	bf00      	nop
 80132c4:	bf00      	nop
 80132c6:	e7fd      	b.n	80132c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80132c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132ca:	685a      	ldr	r2, [r3, #4]
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	1ad2      	subs	r2, r2, r3
 80132d0:	69bb      	ldr	r3, [r7, #24]
 80132d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80132d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132d6:	687a      	ldr	r2, [r7, #4]
 80132d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80132da:	69b8      	ldr	r0, [r7, #24]
 80132dc:	f000 f916 	bl	801350c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80132e0:	4b1d      	ldr	r3, [pc, #116]	@ (8013358 <pvPortMalloc+0x18c>)
 80132e2:	681a      	ldr	r2, [r3, #0]
 80132e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132e6:	685b      	ldr	r3, [r3, #4]
 80132e8:	1ad3      	subs	r3, r2, r3
 80132ea:	4a1b      	ldr	r2, [pc, #108]	@ (8013358 <pvPortMalloc+0x18c>)
 80132ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80132ee:	4b1a      	ldr	r3, [pc, #104]	@ (8013358 <pvPortMalloc+0x18c>)
 80132f0:	681a      	ldr	r2, [r3, #0]
 80132f2:	4b1b      	ldr	r3, [pc, #108]	@ (8013360 <pvPortMalloc+0x194>)
 80132f4:	681b      	ldr	r3, [r3, #0]
 80132f6:	429a      	cmp	r2, r3
 80132f8:	d203      	bcs.n	8013302 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80132fa:	4b17      	ldr	r3, [pc, #92]	@ (8013358 <pvPortMalloc+0x18c>)
 80132fc:	681b      	ldr	r3, [r3, #0]
 80132fe:	4a18      	ldr	r2, [pc, #96]	@ (8013360 <pvPortMalloc+0x194>)
 8013300:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013304:	685a      	ldr	r2, [r3, #4]
 8013306:	4b13      	ldr	r3, [pc, #76]	@ (8013354 <pvPortMalloc+0x188>)
 8013308:	681b      	ldr	r3, [r3, #0]
 801330a:	431a      	orrs	r2, r3
 801330c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801330e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013312:	2200      	movs	r2, #0
 8013314:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8013316:	4b13      	ldr	r3, [pc, #76]	@ (8013364 <pvPortMalloc+0x198>)
 8013318:	681b      	ldr	r3, [r3, #0]
 801331a:	3301      	adds	r3, #1
 801331c:	4a11      	ldr	r2, [pc, #68]	@ (8013364 <pvPortMalloc+0x198>)
 801331e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013320:	f7fe fbe2 	bl	8011ae8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013324:	69fb      	ldr	r3, [r7, #28]
 8013326:	f003 0307 	and.w	r3, r3, #7
 801332a:	2b00      	cmp	r3, #0
 801332c:	d00b      	beq.n	8013346 <pvPortMalloc+0x17a>
	__asm volatile
 801332e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8013332:	f383 8811 	msr	BASEPRI, r3
 8013336:	f3bf 8f6f 	isb	sy
 801333a:	f3bf 8f4f 	dsb	sy
 801333e:	60fb      	str	r3, [r7, #12]
}
 8013340:	bf00      	nop
 8013342:	bf00      	nop
 8013344:	e7fd      	b.n	8013342 <pvPortMalloc+0x176>
	return pvReturn;
 8013346:	69fb      	ldr	r3, [r7, #28]
}
 8013348:	4618      	mov	r0, r3
 801334a:	3728      	adds	r7, #40	@ 0x28
 801334c:	46bd      	mov	sp, r7
 801334e:	bd80      	pop	{r7, pc}
 8013350:	2400d690 	.word	0x2400d690
 8013354:	2400d6a4 	.word	0x2400d6a4
 8013358:	2400d694 	.word	0x2400d694
 801335c:	2400d688 	.word	0x2400d688
 8013360:	2400d698 	.word	0x2400d698
 8013364:	2400d69c 	.word	0x2400d69c

08013368 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013368:	b580      	push	{r7, lr}
 801336a:	b086      	sub	sp, #24
 801336c:	af00      	add	r7, sp, #0
 801336e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013374:	687b      	ldr	r3, [r7, #4]
 8013376:	2b00      	cmp	r3, #0
 8013378:	d04f      	beq.n	801341a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801337a:	2308      	movs	r3, #8
 801337c:	425b      	negs	r3, r3
 801337e:	697a      	ldr	r2, [r7, #20]
 8013380:	4413      	add	r3, r2
 8013382:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8013384:	697b      	ldr	r3, [r7, #20]
 8013386:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8013388:	693b      	ldr	r3, [r7, #16]
 801338a:	685a      	ldr	r2, [r3, #4]
 801338c:	4b25      	ldr	r3, [pc, #148]	@ (8013424 <vPortFree+0xbc>)
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	4013      	ands	r3, r2
 8013392:	2b00      	cmp	r3, #0
 8013394:	d10b      	bne.n	80133ae <vPortFree+0x46>
	__asm volatile
 8013396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801339a:	f383 8811 	msr	BASEPRI, r3
 801339e:	f3bf 8f6f 	isb	sy
 80133a2:	f3bf 8f4f 	dsb	sy
 80133a6:	60fb      	str	r3, [r7, #12]
}
 80133a8:	bf00      	nop
 80133aa:	bf00      	nop
 80133ac:	e7fd      	b.n	80133aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80133ae:	693b      	ldr	r3, [r7, #16]
 80133b0:	681b      	ldr	r3, [r3, #0]
 80133b2:	2b00      	cmp	r3, #0
 80133b4:	d00b      	beq.n	80133ce <vPortFree+0x66>
	__asm volatile
 80133b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80133ba:	f383 8811 	msr	BASEPRI, r3
 80133be:	f3bf 8f6f 	isb	sy
 80133c2:	f3bf 8f4f 	dsb	sy
 80133c6:	60bb      	str	r3, [r7, #8]
}
 80133c8:	bf00      	nop
 80133ca:	bf00      	nop
 80133cc:	e7fd      	b.n	80133ca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80133ce:	693b      	ldr	r3, [r7, #16]
 80133d0:	685a      	ldr	r2, [r3, #4]
 80133d2:	4b14      	ldr	r3, [pc, #80]	@ (8013424 <vPortFree+0xbc>)
 80133d4:	681b      	ldr	r3, [r3, #0]
 80133d6:	4013      	ands	r3, r2
 80133d8:	2b00      	cmp	r3, #0
 80133da:	d01e      	beq.n	801341a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80133dc:	693b      	ldr	r3, [r7, #16]
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d11a      	bne.n	801341a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80133e4:	693b      	ldr	r3, [r7, #16]
 80133e6:	685a      	ldr	r2, [r3, #4]
 80133e8:	4b0e      	ldr	r3, [pc, #56]	@ (8013424 <vPortFree+0xbc>)
 80133ea:	681b      	ldr	r3, [r3, #0]
 80133ec:	43db      	mvns	r3, r3
 80133ee:	401a      	ands	r2, r3
 80133f0:	693b      	ldr	r3, [r7, #16]
 80133f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80133f4:	f7fe fb6a 	bl	8011acc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80133f8:	693b      	ldr	r3, [r7, #16]
 80133fa:	685a      	ldr	r2, [r3, #4]
 80133fc:	4b0a      	ldr	r3, [pc, #40]	@ (8013428 <vPortFree+0xc0>)
 80133fe:	681b      	ldr	r3, [r3, #0]
 8013400:	4413      	add	r3, r2
 8013402:	4a09      	ldr	r2, [pc, #36]	@ (8013428 <vPortFree+0xc0>)
 8013404:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8013406:	6938      	ldr	r0, [r7, #16]
 8013408:	f000 f880 	bl	801350c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801340c:	4b07      	ldr	r3, [pc, #28]	@ (801342c <vPortFree+0xc4>)
 801340e:	681b      	ldr	r3, [r3, #0]
 8013410:	3301      	adds	r3, #1
 8013412:	4a06      	ldr	r2, [pc, #24]	@ (801342c <vPortFree+0xc4>)
 8013414:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8013416:	f7fe fb67 	bl	8011ae8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801341a:	bf00      	nop
 801341c:	3718      	adds	r7, #24
 801341e:	46bd      	mov	sp, r7
 8013420:	bd80      	pop	{r7, pc}
 8013422:	bf00      	nop
 8013424:	2400d6a4 	.word	0x2400d6a4
 8013428:	2400d694 	.word	0x2400d694
 801342c:	2400d6a0 	.word	0x2400d6a0

08013430 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 8013430:	b480      	push	{r7}
 8013432:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 8013434:	4b03      	ldr	r3, [pc, #12]	@ (8013444 <xPortGetFreeHeapSize+0x14>)
 8013436:	681b      	ldr	r3, [r3, #0]
}
 8013438:	4618      	mov	r0, r3
 801343a:	46bd      	mov	sp, r7
 801343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013440:	4770      	bx	lr
 8013442:	bf00      	nop
 8013444:	2400d694 	.word	0x2400d694

08013448 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8013448:	b480      	push	{r7}
 801344a:	b085      	sub	sp, #20
 801344c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801344e:	f44f 4328 	mov.w	r3, #43008	@ 0xa800
 8013452:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8013454:	4b27      	ldr	r3, [pc, #156]	@ (80134f4 <prvHeapInit+0xac>)
 8013456:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8013458:	68fb      	ldr	r3, [r7, #12]
 801345a:	f003 0307 	and.w	r3, r3, #7
 801345e:	2b00      	cmp	r3, #0
 8013460:	d00c      	beq.n	801347c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8013462:	68fb      	ldr	r3, [r7, #12]
 8013464:	3307      	adds	r3, #7
 8013466:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8013468:	68fb      	ldr	r3, [r7, #12]
 801346a:	f023 0307 	bic.w	r3, r3, #7
 801346e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8013470:	68ba      	ldr	r2, [r7, #8]
 8013472:	68fb      	ldr	r3, [r7, #12]
 8013474:	1ad3      	subs	r3, r2, r3
 8013476:	4a1f      	ldr	r2, [pc, #124]	@ (80134f4 <prvHeapInit+0xac>)
 8013478:	4413      	add	r3, r2
 801347a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 801347c:	68fb      	ldr	r3, [r7, #12]
 801347e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8013480:	4a1d      	ldr	r2, [pc, #116]	@ (80134f8 <prvHeapInit+0xb0>)
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8013486:	4b1c      	ldr	r3, [pc, #112]	@ (80134f8 <prvHeapInit+0xb0>)
 8013488:	2200      	movs	r2, #0
 801348a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	68ba      	ldr	r2, [r7, #8]
 8013490:	4413      	add	r3, r2
 8013492:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8013494:	2208      	movs	r2, #8
 8013496:	68fb      	ldr	r3, [r7, #12]
 8013498:	1a9b      	subs	r3, r3, r2
 801349a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801349c:	68fb      	ldr	r3, [r7, #12]
 801349e:	f023 0307 	bic.w	r3, r3, #7
 80134a2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80134a4:	68fb      	ldr	r3, [r7, #12]
 80134a6:	4a15      	ldr	r2, [pc, #84]	@ (80134fc <prvHeapInit+0xb4>)
 80134a8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80134aa:	4b14      	ldr	r3, [pc, #80]	@ (80134fc <prvHeapInit+0xb4>)
 80134ac:	681b      	ldr	r3, [r3, #0]
 80134ae:	2200      	movs	r2, #0
 80134b0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80134b2:	4b12      	ldr	r3, [pc, #72]	@ (80134fc <prvHeapInit+0xb4>)
 80134b4:	681b      	ldr	r3, [r3, #0]
 80134b6:	2200      	movs	r2, #0
 80134b8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80134be:	683b      	ldr	r3, [r7, #0]
 80134c0:	68fa      	ldr	r2, [r7, #12]
 80134c2:	1ad2      	subs	r2, r2, r3
 80134c4:	683b      	ldr	r3, [r7, #0]
 80134c6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80134c8:	4b0c      	ldr	r3, [pc, #48]	@ (80134fc <prvHeapInit+0xb4>)
 80134ca:	681a      	ldr	r2, [r3, #0]
 80134cc:	683b      	ldr	r3, [r7, #0]
 80134ce:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80134d0:	683b      	ldr	r3, [r7, #0]
 80134d2:	685b      	ldr	r3, [r3, #4]
 80134d4:	4a0a      	ldr	r2, [pc, #40]	@ (8013500 <prvHeapInit+0xb8>)
 80134d6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80134d8:	683b      	ldr	r3, [r7, #0]
 80134da:	685b      	ldr	r3, [r3, #4]
 80134dc:	4a09      	ldr	r2, [pc, #36]	@ (8013504 <prvHeapInit+0xbc>)
 80134de:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80134e0:	4b09      	ldr	r3, [pc, #36]	@ (8013508 <prvHeapInit+0xc0>)
 80134e2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80134e6:	601a      	str	r2, [r3, #0]
}
 80134e8:	bf00      	nop
 80134ea:	3714      	adds	r7, #20
 80134ec:	46bd      	mov	sp, r7
 80134ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134f2:	4770      	bx	lr
 80134f4:	24002e88 	.word	0x24002e88
 80134f8:	2400d688 	.word	0x2400d688
 80134fc:	2400d690 	.word	0x2400d690
 8013500:	2400d698 	.word	0x2400d698
 8013504:	2400d694 	.word	0x2400d694
 8013508:	2400d6a4 	.word	0x2400d6a4

0801350c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 801350c:	b480      	push	{r7}
 801350e:	b085      	sub	sp, #20
 8013510:	af00      	add	r7, sp, #0
 8013512:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8013514:	4b28      	ldr	r3, [pc, #160]	@ (80135b8 <prvInsertBlockIntoFreeList+0xac>)
 8013516:	60fb      	str	r3, [r7, #12]
 8013518:	e002      	b.n	8013520 <prvInsertBlockIntoFreeList+0x14>
 801351a:	68fb      	ldr	r3, [r7, #12]
 801351c:	681b      	ldr	r3, [r3, #0]
 801351e:	60fb      	str	r3, [r7, #12]
 8013520:	68fb      	ldr	r3, [r7, #12]
 8013522:	681b      	ldr	r3, [r3, #0]
 8013524:	687a      	ldr	r2, [r7, #4]
 8013526:	429a      	cmp	r2, r3
 8013528:	d8f7      	bhi.n	801351a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801352a:	68fb      	ldr	r3, [r7, #12]
 801352c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801352e:	68fb      	ldr	r3, [r7, #12]
 8013530:	685b      	ldr	r3, [r3, #4]
 8013532:	68ba      	ldr	r2, [r7, #8]
 8013534:	4413      	add	r3, r2
 8013536:	687a      	ldr	r2, [r7, #4]
 8013538:	429a      	cmp	r2, r3
 801353a:	d108      	bne.n	801354e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 801353c:	68fb      	ldr	r3, [r7, #12]
 801353e:	685a      	ldr	r2, [r3, #4]
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	685b      	ldr	r3, [r3, #4]
 8013544:	441a      	add	r2, r3
 8013546:	68fb      	ldr	r3, [r7, #12]
 8013548:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801354a:	68fb      	ldr	r3, [r7, #12]
 801354c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8013552:	687b      	ldr	r3, [r7, #4]
 8013554:	685b      	ldr	r3, [r3, #4]
 8013556:	68ba      	ldr	r2, [r7, #8]
 8013558:	441a      	add	r2, r3
 801355a:	68fb      	ldr	r3, [r7, #12]
 801355c:	681b      	ldr	r3, [r3, #0]
 801355e:	429a      	cmp	r2, r3
 8013560:	d118      	bne.n	8013594 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8013562:	68fb      	ldr	r3, [r7, #12]
 8013564:	681a      	ldr	r2, [r3, #0]
 8013566:	4b15      	ldr	r3, [pc, #84]	@ (80135bc <prvInsertBlockIntoFreeList+0xb0>)
 8013568:	681b      	ldr	r3, [r3, #0]
 801356a:	429a      	cmp	r2, r3
 801356c:	d00d      	beq.n	801358a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801356e:	687b      	ldr	r3, [r7, #4]
 8013570:	685a      	ldr	r2, [r3, #4]
 8013572:	68fb      	ldr	r3, [r7, #12]
 8013574:	681b      	ldr	r3, [r3, #0]
 8013576:	685b      	ldr	r3, [r3, #4]
 8013578:	441a      	add	r2, r3
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801357e:	68fb      	ldr	r3, [r7, #12]
 8013580:	681b      	ldr	r3, [r3, #0]
 8013582:	681a      	ldr	r2, [r3, #0]
 8013584:	687b      	ldr	r3, [r7, #4]
 8013586:	601a      	str	r2, [r3, #0]
 8013588:	e008      	b.n	801359c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801358a:	4b0c      	ldr	r3, [pc, #48]	@ (80135bc <prvInsertBlockIntoFreeList+0xb0>)
 801358c:	681a      	ldr	r2, [r3, #0]
 801358e:	687b      	ldr	r3, [r7, #4]
 8013590:	601a      	str	r2, [r3, #0]
 8013592:	e003      	b.n	801359c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8013594:	68fb      	ldr	r3, [r7, #12]
 8013596:	681a      	ldr	r2, [r3, #0]
 8013598:	687b      	ldr	r3, [r7, #4]
 801359a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 801359c:	68fa      	ldr	r2, [r7, #12]
 801359e:	687b      	ldr	r3, [r7, #4]
 80135a0:	429a      	cmp	r2, r3
 80135a2:	d002      	beq.n	80135aa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80135a4:	68fb      	ldr	r3, [r7, #12]
 80135a6:	687a      	ldr	r2, [r7, #4]
 80135a8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80135aa:	bf00      	nop
 80135ac:	3714      	adds	r7, #20
 80135ae:	46bd      	mov	sp, r7
 80135b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135b4:	4770      	bx	lr
 80135b6:	bf00      	nop
 80135b8:	2400d688 	.word	0x2400d688
 80135bc:	2400d690 	.word	0x2400d690

080135c0 <_ZL8CN_Delayv>:
{
 80135c0:	b480      	push	{r7}
 80135c2:	b085      	sub	sp, #20
 80135c4:	af00      	add	r7, sp, #0
	for (uint32_t i = 0; i < 1000000; ++i)
 80135c6:	2300      	movs	r3, #0
 80135c8:	60bb      	str	r3, [r7, #8]
 80135ca:	e00e      	b.n	80135ea <_ZL8CN_Delayv+0x2a>
		for (uint32_t j = 0; j < 10; ++j)
 80135cc:	2300      	movs	r3, #0
 80135ce:	607b      	str	r3, [r7, #4]
 80135d0:	e005      	b.n	80135de <_ZL8CN_Delayv+0x1e>
			++cnt;
 80135d2:	68fb      	ldr	r3, [r7, #12]
 80135d4:	3301      	adds	r3, #1
 80135d6:	60fb      	str	r3, [r7, #12]
		for (uint32_t j = 0; j < 10; ++j)
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	3301      	adds	r3, #1
 80135dc:	607b      	str	r3, [r7, #4]
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	2b09      	cmp	r3, #9
 80135e2:	d9f6      	bls.n	80135d2 <_ZL8CN_Delayv+0x12>
	for (uint32_t i = 0; i < 1000000; ++i)
 80135e4:	68bb      	ldr	r3, [r7, #8]
 80135e6:	3301      	adds	r3, #1
 80135e8:	60bb      	str	r3, [r7, #8]
 80135ea:	68bb      	ldr	r3, [r7, #8]
 80135ec:	4a04      	ldr	r2, [pc, #16]	@ (8013600 <_ZL8CN_Delayv+0x40>)
 80135ee:	4293      	cmp	r3, r2
 80135f0:	d9ec      	bls.n	80135cc <_ZL8CN_Delayv+0xc>
}
 80135f2:	bf00      	nop
 80135f4:	bf00      	nop
 80135f6:	3714      	adds	r7, #20
 80135f8:	46bd      	mov	sp, r7
 80135fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135fe:	4770      	bx	lr
 8013600:	000f423f 	.word	0x000f423f

08013604 <_ZL14CN_ReportFault11eErrorCodes>:
{
 8013604:	b580      	push	{r7, lr}
 8013606:	b084      	sub	sp, #16
 8013608:	af00      	add	r7, sp, #0
 801360a:	6078      	str	r0, [r7, #4]
	vTaskSuspendAll();
 801360c:	f7fe fa5e 	bl	8011acc <vTaskSuspendAll>
	uint32_t code = (uint32_t)faultCode;
 8013610:	687b      	ldr	r3, [r7, #4]
 8013612:	60fb      	str	r3, [r7, #12]
		if (code & 0x00000001)
 8013614:	68fb      	ldr	r3, [r7, #12]
 8013616:	f003 0301 	and.w	r3, r3, #1
 801361a:	2b00      	cmp	r3, #0
 801361c:	d005      	beq.n	801362a <_ZL14CN_ReportFault11eErrorCodes+0x26>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_1_Pin, GPIO_PIN_RESET);
 801361e:	2200      	movs	r2, #0
 8013620:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8013624:	4818      	ldr	r0, [pc, #96]	@ (8013688 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8013626:	f7f5 ff7f 	bl	8009528 <HAL_GPIO_WritePin>
		if (code & 0x00000002)
 801362a:	68fb      	ldr	r3, [r7, #12]
 801362c:	f003 0302 	and.w	r3, r3, #2
 8013630:	2b00      	cmp	r3, #0
 8013632:	d004      	beq.n	801363e <_ZL14CN_ReportFault11eErrorCodes+0x3a>
			HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin, GPIO_PIN_RESET);
 8013634:	2200      	movs	r2, #0
 8013636:	2180      	movs	r1, #128	@ 0x80
 8013638:	4813      	ldr	r0, [pc, #76]	@ (8013688 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 801363a:	f7f5 ff75 	bl	8009528 <HAL_GPIO_WritePin>
		if (code & 0x00000004)
 801363e:	68fb      	ldr	r3, [r7, #12]
 8013640:	f003 0304 	and.w	r3, r3, #4
 8013644:	2b00      	cmp	r3, #0
 8013646:	d004      	beq.n	8013652 <_ZL14CN_ReportFault11eErrorCodes+0x4e>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_3_Pin, GPIO_PIN_RESET);
 8013648:	2200      	movs	r2, #0
 801364a:	2102      	movs	r1, #2
 801364c:	480f      	ldr	r0, [pc, #60]	@ (801368c <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 801364e:	f7f5 ff6b 	bl	8009528 <HAL_GPIO_WritePin>
		if (code & 0x00000008)
 8013652:	68fb      	ldr	r3, [r7, #12]
 8013654:	f003 0308 	and.w	r3, r3, #8
 8013658:	2b00      	cmp	r3, #0
 801365a:	d004      	beq.n	8013666 <_ZL14CN_ReportFault11eErrorCodes+0x62>
			HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin, GPIO_PIN_RESET);
 801365c:	2200      	movs	r2, #0
 801365e:	2101      	movs	r1, #1
 8013660:	480a      	ldr	r0, [pc, #40]	@ (801368c <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 8013662:	f7f5 ff61 	bl	8009528 <HAL_GPIO_WritePin>
		CN_Delay();
 8013666:	f7ff ffab 	bl	80135c0 <_ZL8CN_Delayv>
		HAL_GPIO_WritePin(GPIOE, STATUS_LED_2_Pin|STATUS_LED_1_Pin, GPIO_PIN_SET);
 801366a:	2201      	movs	r2, #1
 801366c:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8013670:	4805      	ldr	r0, [pc, #20]	@ (8013688 <_ZL14CN_ReportFault11eErrorCodes+0x84>)
 8013672:	f7f5 ff59 	bl	8009528 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOG, STATUS_LED_4_Pin|STATUS_LED_3_Pin, GPIO_PIN_SET);
 8013676:	2201      	movs	r2, #1
 8013678:	2103      	movs	r1, #3
 801367a:	4804      	ldr	r0, [pc, #16]	@ (801368c <_ZL14CN_ReportFault11eErrorCodes+0x88>)
 801367c:	f7f5 ff54 	bl	8009528 <HAL_GPIO_WritePin>
		CN_Delay();
 8013680:	f7ff ff9e 	bl	80135c0 <_ZL8CN_Delayv>
		if (code & 0x00000001)
 8013684:	e7c6      	b.n	8013614 <_ZL14CN_ReportFault11eErrorCodes+0x10>
 8013686:	bf00      	nop
 8013688:	58021000 	.word	0x58021000
 801368c:	58021800 	.word	0x58021800

08013690 <_ZN12CasualNoises18EventHandlerThread27eventHandlerTimerInterruptsEv>:
// Called from main::HAL_TIM_PeriodElapsedCallback()
//
//  CasualNoises    24/07/2025  First implementation
//==============================================================================
void eventHandlerTimerInterrupts()
{
 8013690:	b580      	push	{r7, lr}
 8013692:	b082      	sub	sp, #8
 8013694:	af00      	add	r7, sp, #0

	if (g_bpm_downCounter-- == 0)
 8013696:	4b10      	ldr	r3, [pc, #64]	@ (80136d8 <_ZN12CasualNoises18EventHandlerThread27eventHandlerTimerInterruptsEv+0x48>)
 8013698:	681b      	ldr	r3, [r3, #0]
 801369a:	1e5a      	subs	r2, r3, #1
 801369c:	490e      	ldr	r1, [pc, #56]	@ (80136d8 <_ZN12CasualNoises18EventHandlerThread27eventHandlerTimerInterruptsEv+0x48>)
 801369e:	600a      	str	r2, [r1, #0]
 80136a0:	2b00      	cmp	r3, #0
 80136a2:	bf0c      	ite	eq
 80136a4:	2301      	moveq	r3, #1
 80136a6:	2300      	movne	r3, #0
 80136a8:	b2db      	uxtb	r3, r3
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d00f      	beq.n	80136ce <_ZN12CasualNoises18EventHandlerThread27eventHandlerTimerInterruptsEv+0x3e>
	{
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80136ae:	2300      	movs	r3, #0
 80136b0:	603b      	str	r3, [r7, #0]
		BaseType_t res = xSemaphoreGiveFromISR(gEventHandlerSemaphoreHandle, &xHigherPriorityTaskWoken);
 80136b2:	4b0a      	ldr	r3, [pc, #40]	@ (80136dc <_ZN12CasualNoises18EventHandlerThread27eventHandlerTimerInterruptsEv+0x4c>)
 80136b4:	681b      	ldr	r3, [r3, #0]
 80136b6:	463a      	mov	r2, r7
 80136b8:	4611      	mov	r1, r2
 80136ba:	4618      	mov	r0, r3
 80136bc:	f7fd fb9a 	bl	8010df4 <xQueueGiveFromISR>
 80136c0:	6078      	str	r0, [r7, #4]
		if (res != pdTRUE)
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	2b01      	cmp	r3, #1
 80136c6:	d002      	beq.n	80136ce <_ZN12CasualNoises18EventHandlerThread27eventHandlerTimerInterruptsEv+0x3e>
			CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 80136c8:	2002      	movs	r0, #2
 80136ca:	f7ff ff9b 	bl	8013604 <_ZL14CN_ReportFault11eErrorCodes>
	}

}
 80136ce:	bf00      	nop
 80136d0:	3708      	adds	r7, #8
 80136d2:	46bd      	mov	sp, r7
 80136d4:	bd80      	pop	{r7, pc}
 80136d6:	bf00      	nop
 80136d8:	2400d6ac 	.word	0x2400d6ac
 80136dc:	2400d6a8 	.word	0x2400d6a8

080136e0 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv>:
//
//  CasualNoises    24/07/2025  First implementation
//  CasualNoises    09/01/2026  Adapted for Fellhorn rev 2
//==============================================================================
void EventHandlerThread(void* pvParameters)
{
 80136e0:	b580      	push	{r7, lr}
 80136e2:	b08a      	sub	sp, #40	@ 0x28
 80136e4:	af00      	add	r7, sp, #0
 80136e6:	6078      	str	r0, [r7, #4]

	// Get parameters
	sEventHandlerThreadData* threadParamsPtr = (sEventHandlerThreadData*)pvParameters;
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	627b      	str	r3, [r7, #36]	@ 0x24
	tSynthEngineParams*		 engineParamsPtr = threadParamsPtr->SynthEngineParamsPtr;
 80136ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136ee:	685b      	ldr	r3, [r3, #4]
 80136f0:	623b      	str	r3, [r7, #32]

	// Create synchronisation semaphore and perform a take on it so it will block in the loop
	vSemaphoreCreateBinary(gEventHandlerSemaphoreHandle);
 80136f2:	2203      	movs	r2, #3
 80136f4:	2100      	movs	r1, #0
 80136f6:	2001      	movs	r0, #1
 80136f8:	f7fd f97d 	bl	80109f6 <xQueueGenericCreate>
 80136fc:	4603      	mov	r3, r0
 80136fe:	4a40      	ldr	r2, [pc, #256]	@ (8013800 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x120>)
 8013700:	6013      	str	r3, [r2, #0]
 8013702:	4b3f      	ldr	r3, [pc, #252]	@ (8013800 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x120>)
 8013704:	681b      	ldr	r3, [r3, #0]
 8013706:	2b00      	cmp	r3, #0
 8013708:	d006      	beq.n	8013718 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x38>
 801370a:	4b3d      	ldr	r3, [pc, #244]	@ (8013800 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x120>)
 801370c:	6818      	ldr	r0, [r3, #0]
 801370e:	2300      	movs	r3, #0
 8013710:	2200      	movs	r2, #0
 8013712:	2100      	movs	r1, #0
 8013714:	f7fd f9ce 	bl	8010ab4 <xQueueGenericSend>
	if (gEventHandlerSemaphoreHandle == nullptr)
 8013718:	4b39      	ldr	r3, [pc, #228]	@ (8013800 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x120>)
 801371a:	681b      	ldr	r3, [r3, #0]
 801371c:	2b00      	cmp	r3, #0
 801371e:	d102      	bne.n	8013726 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x46>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 8013720:	2002      	movs	r0, #2
 8013722:	f7ff ff6f 	bl	8013604 <_ZL14CN_ReportFault11eErrorCodes>
	BaseType_t rtosRes = xSemaphoreTake(gEventHandlerSemaphoreHandle, 1);
 8013726:	4b36      	ldr	r3, [pc, #216]	@ (8013800 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x120>)
 8013728:	681b      	ldr	r3, [r3, #0]
 801372a:	2101      	movs	r1, #1
 801372c:	4618      	mov	r0, r3
 801372e:	f7fd fcd3 	bl	80110d8 <xQueueSemaphoreTake>
 8013732:	61f8      	str	r0, [r7, #28]
	if (rtosRes != pdTRUE)
 8013734:	69fb      	ldr	r3, [r7, #28]
 8013736:	2b01      	cmp	r3, #1
 8013738:	d002      	beq.n	8013740 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x60>
		CN_ReportFault(eErrorCodes::FreeRTOS_ErrorRes);
 801373a:	2002      	movs	r0, #2
 801373c:	f7ff ff62 	bl	8013604 <_ZL14CN_ReportFault11eErrorCodes>

	// Calculate down counter from bpm and timer frequency (100Hz)
	int32_t downCounterValue = (uint32_t)((1.0f / (engineParamsPtr->bmp / 60.0)) * 100);
 8013740:	6a3b      	ldr	r3, [r7, #32]
 8013742:	edd3 7a01 	vldr	s15, [r3, #4]
 8013746:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 801374a:	ed9f 5b29 	vldr	d5, [pc, #164]	@ 80137f0 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x110>
 801374e:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8013752:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8013756:	ee85 7b06 	vdiv.f64	d7, d5, d6
 801375a:	ed9f 6b27 	vldr	d6, [pc, #156]	@ 80137f8 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x118>
 801375e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013762:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8013766:	ee17 3a90 	vmov	r3, s15
 801376a:	61bb      	str	r3, [r7, #24]
	g_bpm_downCounter = downCounterValue;
 801376c:	4a25      	ldr	r2, [pc, #148]	@ (8013804 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x124>)
 801376e:	69bb      	ldr	r3, [r7, #24]
 8013770:	6013      	str	r3, [r2, #0]

	// Start refresh interrupt timer
	HAL_StatusTypeDef halRes = HAL_TIM_Base_Start_IT (threadParamsPtr->TimerHandle);
 8013772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013774:	681b      	ldr	r3, [r3, #0]
 8013776:	4618      	mov	r0, r3
 8013778:	f7fb fea0 	bl	800f4bc <HAL_TIM_Base_Start_IT>
 801377c:	4603      	mov	r3, r0
 801377e:	75fb      	strb	r3, [r7, #23]
	if (halRes != HAL_OK)
 8013780:	7dfb      	ldrb	r3, [r7, #23]
 8013782:	2b00      	cmp	r3, #0
 8013784:	d002      	beq.n	801378c <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0xac>
		CN_ReportFault(eErrorCodes::runtimeError);
 8013786:	2003      	movs	r0, #3
 8013788:	f7ff ff3c 	bl	8013604 <_ZL14CN_ReportFault11eErrorCodes>

	// Thread is up and running
	gYellowPages.gEventHandlerThreadRunning = true;
 801378c:	4b1e      	ldr	r3, [pc, #120]	@ (8013808 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x128>)
 801378e:	2201      	movs	r2, #1
 8013790:	f883 2020 	strb.w	r2, [r3, #32]

	for (;;)
	{

		// Send trigger event to SouthSide each beat
		rtosRes = xSemaphoreTake(gEventHandlerSemaphoreHandle, 10);
 8013794:	4b1a      	ldr	r3, [pc, #104]	@ (8013800 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x120>)
 8013796:	681b      	ldr	r3, [r3, #0]
 8013798:	210a      	movs	r1, #10
 801379a:	4618      	mov	r0, r3
 801379c:	f7fd fc9c 	bl	80110d8 <xQueueSemaphoreTake>
 80137a0:	61f8      	str	r0, [r7, #28]
		if (rtosRes == pdPASS)
 80137a2:	69fb      	ldr	r3, [r7, #28]
 80137a4:	2b01      	cmp	r3, #1
 80137a6:	d1f5      	bne.n	8013794 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0xb4>
		{

			// Reload down counter and update beat no
			g_bpm_downCounter = downCounterValue;
 80137a8:	4a16      	ldr	r2, [pc, #88]	@ (8013804 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x124>)
 80137aa:	69bb      	ldr	r3, [r7, #24]
 80137ac:	6013      	str	r3, [r2, #0]
			g_bpm_beatNo += 1;
 80137ae:	4b17      	ldr	r3, [pc, #92]	@ (801380c <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x12c>)
 80137b0:	681b      	ldr	r3, [r3, #0]
 80137b2:	3301      	adds	r3, #1
 80137b4:	4a15      	ldr	r2, [pc, #84]	@ (801380c <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x12c>)
 80137b6:	6013      	str	r3, [r2, #0]

			// Send trigger event message to the SouthSide
			tTriggerMessage triggerMessage;
			triggerMessage.header.messageTag	= (uint32_t)eSynthEngineMessageType::triggerEvent;
 80137b8:	2307      	movs	r3, #7
 80137ba:	60bb      	str	r3, [r7, #8]
			triggerMessage.header.messageLength	= sizeof(tTriggerMessage);
 80137bc:	230c      	movs	r3, #12
 80137be:	60fb      	str	r3, [r7, #12]
			triggerMessage.beatNo				= g_bpm_beatNo;
 80137c0:	4b12      	ldr	r3, [pc, #72]	@ (801380c <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x12c>)
 80137c2:	681b      	ldr	r3, [r3, #0]
 80137c4:	613b      	str	r3, [r7, #16]
			bool success = gNerveNetMasterThreadPtr[0]->sendMessage(&triggerMessage, sizeof(tTriggerMessage));
 80137c6:	4b12      	ldr	r3, [pc, #72]	@ (8013810 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0x130>)
 80137c8:	681b      	ldr	r3, [r3, #0]
 80137ca:	f107 0108 	add.w	r1, r7, #8
 80137ce:	220c      	movs	r2, #12
 80137d0:	4618      	mov	r0, r3
 80137d2:	f7ed fb79 	bl	8000ec8 <_ZN12CasualNoises20NerveNetMasterThread11sendMessageEPKvm>
 80137d6:	4603      	mov	r3, r0
 80137d8:	75bb      	strb	r3, [r7, #22]
			if ( ! success)
 80137da:	7dbb      	ldrb	r3, [r7, #22]
 80137dc:	f083 0301 	eor.w	r3, r3, #1
 80137e0:	b2db      	uxtb	r3, r3
 80137e2:	2b00      	cmp	r3, #0
 80137e4:	d0d6      	beq.n	8013794 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0xb4>
				CN_ReportFault(eErrorCodes::NerveNetThread_Error);
 80137e6:	2004      	movs	r0, #4
 80137e8:	f7ff ff0c 	bl	8013604 <_ZL14CN_ReportFault11eErrorCodes>

		}

	}
 80137ec:	e7d2      	b.n	8013794 <_ZN12CasualNoises18EventHandlerThread18EventHandlerThreadEPv+0xb4>
 80137ee:	bf00      	nop
 80137f0:	00000000 	.word	0x00000000
 80137f4:	404e0000 	.word	0x404e0000
 80137f8:	00000000 	.word	0x00000000
 80137fc:	40590000 	.word	0x40590000
 8013800:	2400d6a8 	.word	0x2400d6a8
 8013804:	2400d6ac 	.word	0x2400d6ac
 8013808:	2400d6b4 	.word	0x2400d6b4
 801380c:	2400d6b0 	.word	0x2400d6b0
 8013810:	240011f8 	.word	0x240011f8

08013814 <_ZN12CasualNoises18EventHandlerThread23StartEventHandlerThreadEPNS0_23sEventHandlerThreadDataE>:
// Start event handler thread
//
//  CasualNoises    15/02/2025  First implementation
//==============================================================================
BaseType_t StartEventHandlerThread(sEventHandlerThreadData* params)
{
 8013814:	b580      	push	{r7, lr}
 8013816:	b086      	sub	sp, #24
 8013818:	af02      	add	r7, sp, #8
 801381a:	6078      	str	r0, [r7, #4]

	// Create the thread to run the event handler
	TaskHandle_t xHandlePtr;
	BaseType_t res = xTaskCreate(EventHandlerThread, "EventHandlerThread", DEFAULT_STACK_SIZE, params,
 801381c:	f107 0308 	add.w	r3, r7, #8
 8013820:	9301      	str	r3, [sp, #4]
 8013822:	2323      	movs	r3, #35	@ 0x23
 8013824:	9300      	str	r3, [sp, #0]
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801382c:	4906      	ldr	r1, [pc, #24]	@ (8013848 <_ZN12CasualNoises18EventHandlerThread23StartEventHandlerThreadEPNS0_23sEventHandlerThreadDataE+0x34>)
 801382e:	4807      	ldr	r0, [pc, #28]	@ (801384c <_ZN12CasualNoises18EventHandlerThread23StartEventHandlerThreadEPNS0_23sEventHandlerThreadDataE+0x38>)
 8013830:	f7fd ff48 	bl	80116c4 <xTaskCreate>
 8013834:	60f8      	str	r0, [r7, #12]
			EVENT_THREAD_PRIORITY,	&xHandlePtr);
	gYellowPages.gEventHandlerThreadTaskHandle = xHandlePtr;
 8013836:	68bb      	ldr	r3, [r7, #8]
 8013838:	4a05      	ldr	r2, [pc, #20]	@ (8013850 <_ZN12CasualNoises18EventHandlerThread23StartEventHandlerThreadEPNS0_23sEventHandlerThreadDataE+0x3c>)
 801383a:	6193      	str	r3, [r2, #24]
	return res;
 801383c:	68fb      	ldr	r3, [r7, #12]

}
 801383e:	4618      	mov	r0, r3
 8013840:	3710      	adds	r7, #16
 8013842:	46bd      	mov	sp, r7
 8013844:	bd80      	pop	{r7, pc}
 8013846:	bf00      	nop
 8013848:	080162bc 	.word	0x080162bc
 801384c:	080136e1 	.word	0x080136e1
 8013850:	2400d6b4 	.word	0x2400d6b4

08013854 <_ZN12CasualNoises23handleNerveNetCallBacksEPNS_13sNerveNetDataE>:
// Handle incoming data from NerveNet
//
//  CasualNoises    10/01/2026  First implementation
//==============================================================================
void handleNerveNetCallBacks ( CasualNoises::sNerveNetData* ptr )
{
 8013854:	b480      	push	{r7}
 8013856:	b083      	sub	sp, #12
 8013858:	af00      	add	r7, sp, #0
 801385a:	6078      	str	r0, [r7, #4]
}
 801385c:	bf00      	nop
 801385e:	370c      	adds	r7, #12
 8013860:	46bd      	mov	sp, r7
 8013862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013866:	4770      	bx	lr

08013868 <_ZN12CasualNoises21NorthSideEngineThreadEPv>:
// Handle all events
//
//  CasualNoises    10/01/2026  First implementation
//==============================================================================
void NorthSideEngineThread ( void* pvParameters )
{
 8013868:	b590      	push	{r4, r7, lr}
 801386a:	b089      	sub	sp, #36	@ 0x24
 801386c:	af00      	add	r7, sp, #0
 801386e:	6078      	str	r0, [r7, #4]

	// Get parameters
	sNorthSideEngineParams* params = ( sNorthSideEngineParams* ) pvParameters;
 8013870:	687b      	ldr	r3, [r7, #4]
 8013872:	61fb      	str	r3, [r7, #28]
	void ( *funcPtr )( CasualNoises::sNerveNetData* ptr ) = &handleNerveNetCallBacks;
 8013874:	4b11      	ldr	r3, [pc, #68]	@ (80138bc <_ZN12CasualNoises21NorthSideEngineThreadEPv+0x54>)
 8013876:	60fb      	str	r3, [r7, #12]
	params->nerveNetCallBackPtr = &funcPtr;
 8013878:	69fb      	ldr	r3, [r7, #28]
 801387a:	f107 020c 	add.w	r2, r7, #12
 801387e:	639a      	str	r2, [r3, #56]	@ 0x38

	// Create a TLV driver
	CasualNoises::sNVM_DriverInitData* NVM_DataPtr = &params->nvmDriverInitData;
 8013880:	69fb      	ldr	r3, [r7, #28]
 8013882:	61bb      	str	r3, [r7, #24]
	CasualNoises::W25Qxx_Driver* NVM_DriverPtr = new CasualNoises::W25Qxx_Driver(NVM_DataPtr);
 8013884:	2050      	movs	r0, #80	@ 0x50
 8013886:	f000 f873 	bl	8013970 <_Znwj>
 801388a:	4603      	mov	r3, r0
 801388c:	461c      	mov	r4, r3
 801388e:	69b9      	ldr	r1, [r7, #24]
 8013890:	4620      	mov	r0, r4
 8013892:	f7ec fdd1 	bl	8000438 <_ZN12CasualNoises13W25Qxx_DriverC1EPKNS_19sNVM_DriverInitDataE>
 8013896:	617c      	str	r4, [r7, #20]
	CasualNoises::TLV_Driver*	 TLV_DriverPtr = new CasualNoises::TLV_Driver(NVM_DriverPtr);
 8013898:	200c      	movs	r0, #12
 801389a:	f000 f869 	bl	8013970 <_Znwj>
 801389e:	4603      	mov	r3, r0
 80138a0:	461c      	mov	r4, r3
 80138a2:	6979      	ldr	r1, [r7, #20]
 80138a4:	4620      	mov	r0, r4
 80138a6:	f7ed f9d7 	bl	8000c58 <_ZN12CasualNoises10TLV_DriverC1EPNS_10NVM_DriverE>
 80138aa:	613c      	str	r4, [r7, #16]

	// Report engine thread ready for duty
	gYellowPages.gEngineThreadRunning = true;
 80138ac:	4b04      	ldr	r3, [pc, #16]	@ (80138c0 <_ZN12CasualNoises21NorthSideEngineThreadEPv+0x58>)
 80138ae:	2201      	movs	r2, #1
 80138b0:	721a      	strb	r2, [r3, #8]

	// Main thread loop
	for (;;)
	{

		osDelay(pdMS_TO_TICKS(100));
 80138b2:	2064      	movs	r0, #100	@ 0x64
 80138b4:	f7fc feb4 	bl	8010620 <osDelay>
 80138b8:	e7fb      	b.n	80138b2 <_ZN12CasualNoises21NorthSideEngineThreadEPv+0x4a>
 80138ba:	bf00      	nop
 80138bc:	08013855 	.word	0x08013855
 80138c0:	2400d6b4 	.word	0x2400d6b4

080138c4 <_ZN12CasualNoises26StartNorthSideEngineThreadEPNS_22sNorthSideEngineParamsE>:
// Start north side engine thread
//
//  CasualNoises    10/01/2026  First implementation
//==============================================================================
BaseType_t StartNorthSideEngineThread ( sNorthSideEngineParams* argument )
{
 80138c4:	b580      	push	{r7, lr}
 80138c6:	b086      	sub	sp, #24
 80138c8:	af02      	add	r7, sp, #8
 80138ca:	6078      	str	r0, [r7, #4]
	TaskHandle_t xHandlePtr;
	BaseType_t res = xTaskCreate ( NorthSideEngineThread,	"NorthSideEngineThread", DEFAULT_STACK_SIZE * 8,
 80138cc:	f107 0308 	add.w	r3, r7, #8
 80138d0:	9301      	str	r3, [sp, #4]
 80138d2:	2323      	movs	r3, #35	@ 0x23
 80138d4:	9300      	str	r3, [sp, #0]
 80138d6:	687b      	ldr	r3, [r7, #4]
 80138d8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80138dc:	4906      	ldr	r1, [pc, #24]	@ (80138f8 <_ZN12CasualNoises26StartNorthSideEngineThreadEPNS_22sNorthSideEngineParamsE+0x34>)
 80138de:	4807      	ldr	r0, [pc, #28]	@ (80138fc <_ZN12CasualNoises26StartNorthSideEngineThreadEPNS_22sNorthSideEngineParamsE+0x38>)
 80138e0:	f7fd fef0 	bl	80116c4 <xTaskCreate>
 80138e4:	60f8      	str	r0, [r7, #12]
			argument, ENGINE_THREAD_PRIORITY, &xHandlePtr );
	gYellowPages.gEngineThreadTaskHandle = xHandlePtr;
 80138e6:	68bb      	ldr	r3, [r7, #8]
 80138e8:	4a05      	ldr	r2, [pc, #20]	@ (8013900 <_ZN12CasualNoises26StartNorthSideEngineThreadEPNS_22sNorthSideEngineParamsE+0x3c>)
 80138ea:	6013      	str	r3, [r2, #0]
	return res;
 80138ec:	68fb      	ldr	r3, [r7, #12]
}
 80138ee:	4618      	mov	r0, r3
 80138f0:	3710      	adds	r7, #16
 80138f2:	46bd      	mov	sp, r7
 80138f4:	bd80      	pop	{r7, pc}
 80138f6:	bf00      	nop
 80138f8:	080162d0 	.word	0x080162d0
 80138fc:	08013869 	.word	0x08013869
 8013900:	2400d6b4 	.word	0x2400d6b4

08013904 <_ZN12CasualNoises12tYellowPagesC1Ev>:
	// Info about the event handler thread
	TaskHandle_t 	gEventHandlerThreadTaskHandle;
	QueueHandle_t	gEventHandlerThreadQueueHandle;
	bool			gEventHandlerThreadRunning = false;

} tYellowPages;
 8013904:	b480      	push	{r7}
 8013906:	b083      	sub	sp, #12
 8013908:	af00      	add	r7, sp, #0
 801390a:	6078      	str	r0, [r7, #4]
 801390c:	687b      	ldr	r3, [r7, #4]
 801390e:	2200      	movs	r2, #0
 8013910:	721a      	strb	r2, [r3, #8]
 8013912:	687b      	ldr	r3, [r7, #4]
 8013914:	2200      	movs	r2, #0
 8013916:	751a      	strb	r2, [r3, #20]
 8013918:	687b      	ldr	r3, [r7, #4]
 801391a:	2200      	movs	r2, #0
 801391c:	f883 2020 	strb.w	r2, [r3, #32]
 8013920:	687b      	ldr	r3, [r7, #4]
 8013922:	4618      	mov	r0, r3
 8013924:	370c      	adds	r7, #12
 8013926:	46bd      	mov	sp, r7
 8013928:	f85d 7b04 	ldr.w	r7, [sp], #4
 801392c:	4770      	bx	lr
	...

08013930 <_Z41__static_initialization_and_destruction_0v>:
namespace CasualNoises
{

tYellowPages	gYellowPages;

} // namespace CasualNoises
 8013930:	b580      	push	{r7, lr}
 8013932:	af00      	add	r7, sp, #0
tYellowPages	gYellowPages;
 8013934:	4802      	ldr	r0, [pc, #8]	@ (8013940 <_Z41__static_initialization_and_destruction_0v+0x10>)
 8013936:	f7ff ffe5 	bl	8013904 <_ZN12CasualNoises12tYellowPagesC1Ev>
} // namespace CasualNoises
 801393a:	bf00      	nop
 801393c:	bd80      	pop	{r7, pc}
 801393e:	bf00      	nop
 8013940:	2400d6b4 	.word	0x2400d6b4

08013944 <_GLOBAL__sub_I__ZN12CasualNoises12gYellowPagesE>:
 8013944:	b580      	push	{r7, lr}
 8013946:	af00      	add	r7, sp, #0
 8013948:	f7ff fff2 	bl	8013930 <_Z41__static_initialization_and_destruction_0v>
 801394c:	bd80      	pop	{r7, pc}

0801394e <_ZdlPvj>:
 801394e:	f000 b820 	b.w	8013992 <_ZdlPv>

08013952 <__cxa_guard_acquire>:
 8013952:	6802      	ldr	r2, [r0, #0]
 8013954:	07d2      	lsls	r2, r2, #31
 8013956:	4603      	mov	r3, r0
 8013958:	d405      	bmi.n	8013966 <__cxa_guard_acquire+0x14>
 801395a:	7842      	ldrb	r2, [r0, #1]
 801395c:	b102      	cbz	r2, 8013960 <__cxa_guard_acquire+0xe>
 801395e:	deff      	udf	#255	@ 0xff
 8013960:	2001      	movs	r0, #1
 8013962:	7058      	strb	r0, [r3, #1]
 8013964:	4770      	bx	lr
 8013966:	2000      	movs	r0, #0
 8013968:	4770      	bx	lr

0801396a <__cxa_guard_release>:
 801396a:	2301      	movs	r3, #1
 801396c:	6003      	str	r3, [r0, #0]
 801396e:	4770      	bx	lr

08013970 <_Znwj>:
 8013970:	2801      	cmp	r0, #1
 8013972:	bf38      	it	cc
 8013974:	2001      	movcc	r0, #1
 8013976:	b510      	push	{r4, lr}
 8013978:	4604      	mov	r4, r0
 801397a:	4620      	mov	r0, r4
 801397c:	f000 fae2 	bl	8013f44 <malloc>
 8013980:	b100      	cbz	r0, 8013984 <_Znwj+0x14>
 8013982:	bd10      	pop	{r4, pc}
 8013984:	f000 f808 	bl	8013998 <_ZSt15get_new_handlerv>
 8013988:	b908      	cbnz	r0, 801398e <_Znwj+0x1e>
 801398a:	f000 f80d 	bl	80139a8 <abort>
 801398e:	4780      	blx	r0
 8013990:	e7f3      	b.n	801397a <_Znwj+0xa>

08013992 <_ZdlPv>:
 8013992:	f000 badf 	b.w	8013f54 <free>
	...

08013998 <_ZSt15get_new_handlerv>:
 8013998:	4b02      	ldr	r3, [pc, #8]	@ (80139a4 <_ZSt15get_new_handlerv+0xc>)
 801399a:	6818      	ldr	r0, [r3, #0]
 801399c:	f3bf 8f5b 	dmb	ish
 80139a0:	4770      	bx	lr
 80139a2:	bf00      	nop
 80139a4:	2400d6d8 	.word	0x2400d6d8

080139a8 <abort>:
 80139a8:	b508      	push	{r3, lr}
 80139aa:	2006      	movs	r0, #6
 80139ac:	f000 fe18 	bl	80145e0 <raise>
 80139b0:	2001      	movs	r0, #1
 80139b2:	f7f0 ff29 	bl	8004808 <_exit>
	...

080139b8 <__assert_func>:
 80139b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80139ba:	4614      	mov	r4, r2
 80139bc:	461a      	mov	r2, r3
 80139be:	4b09      	ldr	r3, [pc, #36]	@ (80139e4 <__assert_func+0x2c>)
 80139c0:	681b      	ldr	r3, [r3, #0]
 80139c2:	4605      	mov	r5, r0
 80139c4:	68d8      	ldr	r0, [r3, #12]
 80139c6:	b14c      	cbz	r4, 80139dc <__assert_func+0x24>
 80139c8:	4b07      	ldr	r3, [pc, #28]	@ (80139e8 <__assert_func+0x30>)
 80139ca:	9100      	str	r1, [sp, #0]
 80139cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80139d0:	4906      	ldr	r1, [pc, #24]	@ (80139ec <__assert_func+0x34>)
 80139d2:	462b      	mov	r3, r5
 80139d4:	f000 fda4 	bl	8014520 <fiprintf>
 80139d8:	f7ff ffe6 	bl	80139a8 <abort>
 80139dc:	4b04      	ldr	r3, [pc, #16]	@ (80139f0 <__assert_func+0x38>)
 80139de:	461c      	mov	r4, r3
 80139e0:	e7f3      	b.n	80139ca <__assert_func+0x12>
 80139e2:	bf00      	nop
 80139e4:	24000020 	.word	0x24000020
 80139e8:	0801638c 	.word	0x0801638c
 80139ec:	08016399 	.word	0x08016399
 80139f0:	080163c7 	.word	0x080163c7

080139f4 <__cvt>:
 80139f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80139f6:	ed2d 8b02 	vpush	{d8}
 80139fa:	eeb0 8b40 	vmov.f64	d8, d0
 80139fe:	b085      	sub	sp, #20
 8013a00:	4617      	mov	r7, r2
 8013a02:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8013a04:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8013a06:	ee18 2a90 	vmov	r2, s17
 8013a0a:	f025 0520 	bic.w	r5, r5, #32
 8013a0e:	2a00      	cmp	r2, #0
 8013a10:	bfb6      	itet	lt
 8013a12:	222d      	movlt	r2, #45	@ 0x2d
 8013a14:	2200      	movge	r2, #0
 8013a16:	eeb1 8b40 	vneglt.f64	d8, d0
 8013a1a:	2d46      	cmp	r5, #70	@ 0x46
 8013a1c:	460c      	mov	r4, r1
 8013a1e:	701a      	strb	r2, [r3, #0]
 8013a20:	d004      	beq.n	8013a2c <__cvt+0x38>
 8013a22:	2d45      	cmp	r5, #69	@ 0x45
 8013a24:	d100      	bne.n	8013a28 <__cvt+0x34>
 8013a26:	3401      	adds	r4, #1
 8013a28:	2102      	movs	r1, #2
 8013a2a:	e000      	b.n	8013a2e <__cvt+0x3a>
 8013a2c:	2103      	movs	r1, #3
 8013a2e:	ab03      	add	r3, sp, #12
 8013a30:	9301      	str	r3, [sp, #4]
 8013a32:	ab02      	add	r3, sp, #8
 8013a34:	9300      	str	r3, [sp, #0]
 8013a36:	4622      	mov	r2, r4
 8013a38:	4633      	mov	r3, r6
 8013a3a:	eeb0 0b48 	vmov.f64	d0, d8
 8013a3e:	f000 ff23 	bl	8014888 <_dtoa_r>
 8013a42:	2d47      	cmp	r5, #71	@ 0x47
 8013a44:	d114      	bne.n	8013a70 <__cvt+0x7c>
 8013a46:	07fb      	lsls	r3, r7, #31
 8013a48:	d50a      	bpl.n	8013a60 <__cvt+0x6c>
 8013a4a:	1902      	adds	r2, r0, r4
 8013a4c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a54:	bf08      	it	eq
 8013a56:	9203      	streq	r2, [sp, #12]
 8013a58:	2130      	movs	r1, #48	@ 0x30
 8013a5a:	9b03      	ldr	r3, [sp, #12]
 8013a5c:	4293      	cmp	r3, r2
 8013a5e:	d319      	bcc.n	8013a94 <__cvt+0xa0>
 8013a60:	9b03      	ldr	r3, [sp, #12]
 8013a62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013a64:	1a1b      	subs	r3, r3, r0
 8013a66:	6013      	str	r3, [r2, #0]
 8013a68:	b005      	add	sp, #20
 8013a6a:	ecbd 8b02 	vpop	{d8}
 8013a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013a70:	2d46      	cmp	r5, #70	@ 0x46
 8013a72:	eb00 0204 	add.w	r2, r0, r4
 8013a76:	d1e9      	bne.n	8013a4c <__cvt+0x58>
 8013a78:	7803      	ldrb	r3, [r0, #0]
 8013a7a:	2b30      	cmp	r3, #48	@ 0x30
 8013a7c:	d107      	bne.n	8013a8e <__cvt+0x9a>
 8013a7e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8013a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a86:	bf1c      	itt	ne
 8013a88:	f1c4 0401 	rsbne	r4, r4, #1
 8013a8c:	6034      	strne	r4, [r6, #0]
 8013a8e:	6833      	ldr	r3, [r6, #0]
 8013a90:	441a      	add	r2, r3
 8013a92:	e7db      	b.n	8013a4c <__cvt+0x58>
 8013a94:	1c5c      	adds	r4, r3, #1
 8013a96:	9403      	str	r4, [sp, #12]
 8013a98:	7019      	strb	r1, [r3, #0]
 8013a9a:	e7de      	b.n	8013a5a <__cvt+0x66>

08013a9c <__exponent>:
 8013a9c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013a9e:	2900      	cmp	r1, #0
 8013aa0:	bfba      	itte	lt
 8013aa2:	4249      	neglt	r1, r1
 8013aa4:	232d      	movlt	r3, #45	@ 0x2d
 8013aa6:	232b      	movge	r3, #43	@ 0x2b
 8013aa8:	2909      	cmp	r1, #9
 8013aaa:	7002      	strb	r2, [r0, #0]
 8013aac:	7043      	strb	r3, [r0, #1]
 8013aae:	dd29      	ble.n	8013b04 <__exponent+0x68>
 8013ab0:	f10d 0307 	add.w	r3, sp, #7
 8013ab4:	461d      	mov	r5, r3
 8013ab6:	270a      	movs	r7, #10
 8013ab8:	461a      	mov	r2, r3
 8013aba:	fbb1 f6f7 	udiv	r6, r1, r7
 8013abe:	fb07 1416 	mls	r4, r7, r6, r1
 8013ac2:	3430      	adds	r4, #48	@ 0x30
 8013ac4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8013ac8:	460c      	mov	r4, r1
 8013aca:	2c63      	cmp	r4, #99	@ 0x63
 8013acc:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8013ad0:	4631      	mov	r1, r6
 8013ad2:	dcf1      	bgt.n	8013ab8 <__exponent+0x1c>
 8013ad4:	3130      	adds	r1, #48	@ 0x30
 8013ad6:	1e94      	subs	r4, r2, #2
 8013ad8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013adc:	1c41      	adds	r1, r0, #1
 8013ade:	4623      	mov	r3, r4
 8013ae0:	42ab      	cmp	r3, r5
 8013ae2:	d30a      	bcc.n	8013afa <__exponent+0x5e>
 8013ae4:	f10d 0309 	add.w	r3, sp, #9
 8013ae8:	1a9b      	subs	r3, r3, r2
 8013aea:	42ac      	cmp	r4, r5
 8013aec:	bf88      	it	hi
 8013aee:	2300      	movhi	r3, #0
 8013af0:	3302      	adds	r3, #2
 8013af2:	4403      	add	r3, r0
 8013af4:	1a18      	subs	r0, r3, r0
 8013af6:	b003      	add	sp, #12
 8013af8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013afa:	f813 6b01 	ldrb.w	r6, [r3], #1
 8013afe:	f801 6f01 	strb.w	r6, [r1, #1]!
 8013b02:	e7ed      	b.n	8013ae0 <__exponent+0x44>
 8013b04:	2330      	movs	r3, #48	@ 0x30
 8013b06:	3130      	adds	r1, #48	@ 0x30
 8013b08:	7083      	strb	r3, [r0, #2]
 8013b0a:	70c1      	strb	r1, [r0, #3]
 8013b0c:	1d03      	adds	r3, r0, #4
 8013b0e:	e7f1      	b.n	8013af4 <__exponent+0x58>

08013b10 <_printf_float>:
 8013b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b14:	b08d      	sub	sp, #52	@ 0x34
 8013b16:	460c      	mov	r4, r1
 8013b18:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8013b1c:	4616      	mov	r6, r2
 8013b1e:	461f      	mov	r7, r3
 8013b20:	4605      	mov	r5, r0
 8013b22:	f000 fdb7 	bl	8014694 <_localeconv_r>
 8013b26:	f8d0 b000 	ldr.w	fp, [r0]
 8013b2a:	4658      	mov	r0, fp
 8013b2c:	f7ec fc28 	bl	8000380 <strlen>
 8013b30:	2300      	movs	r3, #0
 8013b32:	930a      	str	r3, [sp, #40]	@ 0x28
 8013b34:	f8d8 3000 	ldr.w	r3, [r8]
 8013b38:	f894 9018 	ldrb.w	r9, [r4, #24]
 8013b3c:	6822      	ldr	r2, [r4, #0]
 8013b3e:	9005      	str	r0, [sp, #20]
 8013b40:	3307      	adds	r3, #7
 8013b42:	f023 0307 	bic.w	r3, r3, #7
 8013b46:	f103 0108 	add.w	r1, r3, #8
 8013b4a:	f8c8 1000 	str.w	r1, [r8]
 8013b4e:	ed93 0b00 	vldr	d0, [r3]
 8013b52:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8013db0 <_printf_float+0x2a0>
 8013b56:	eeb0 7bc0 	vabs.f64	d7, d0
 8013b5a:	eeb4 7b46 	vcmp.f64	d7, d6
 8013b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b62:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8013b66:	dd24      	ble.n	8013bb2 <_printf_float+0xa2>
 8013b68:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8013b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013b70:	d502      	bpl.n	8013b78 <_printf_float+0x68>
 8013b72:	232d      	movs	r3, #45	@ 0x2d
 8013b74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013b78:	498f      	ldr	r1, [pc, #572]	@ (8013db8 <_printf_float+0x2a8>)
 8013b7a:	4b90      	ldr	r3, [pc, #576]	@ (8013dbc <_printf_float+0x2ac>)
 8013b7c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8013b80:	bf8c      	ite	hi
 8013b82:	4688      	movhi	r8, r1
 8013b84:	4698      	movls	r8, r3
 8013b86:	f022 0204 	bic.w	r2, r2, #4
 8013b8a:	2303      	movs	r3, #3
 8013b8c:	6123      	str	r3, [r4, #16]
 8013b8e:	6022      	str	r2, [r4, #0]
 8013b90:	f04f 0a00 	mov.w	sl, #0
 8013b94:	9700      	str	r7, [sp, #0]
 8013b96:	4633      	mov	r3, r6
 8013b98:	aa0b      	add	r2, sp, #44	@ 0x2c
 8013b9a:	4621      	mov	r1, r4
 8013b9c:	4628      	mov	r0, r5
 8013b9e:	f000 fa83 	bl	80140a8 <_printf_common>
 8013ba2:	3001      	adds	r0, #1
 8013ba4:	f040 8089 	bne.w	8013cba <_printf_float+0x1aa>
 8013ba8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013bac:	b00d      	add	sp, #52	@ 0x34
 8013bae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013bb2:	eeb4 0b40 	vcmp.f64	d0, d0
 8013bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013bba:	d709      	bvc.n	8013bd0 <_printf_float+0xc0>
 8013bbc:	ee10 3a90 	vmov	r3, s1
 8013bc0:	2b00      	cmp	r3, #0
 8013bc2:	bfbc      	itt	lt
 8013bc4:	232d      	movlt	r3, #45	@ 0x2d
 8013bc6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8013bca:	497d      	ldr	r1, [pc, #500]	@ (8013dc0 <_printf_float+0x2b0>)
 8013bcc:	4b7d      	ldr	r3, [pc, #500]	@ (8013dc4 <_printf_float+0x2b4>)
 8013bce:	e7d5      	b.n	8013b7c <_printf_float+0x6c>
 8013bd0:	6863      	ldr	r3, [r4, #4]
 8013bd2:	1c59      	adds	r1, r3, #1
 8013bd4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8013bd8:	d139      	bne.n	8013c4e <_printf_float+0x13e>
 8013bda:	2306      	movs	r3, #6
 8013bdc:	6063      	str	r3, [r4, #4]
 8013bde:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8013be2:	2300      	movs	r3, #0
 8013be4:	6022      	str	r2, [r4, #0]
 8013be6:	9303      	str	r3, [sp, #12]
 8013be8:	ab0a      	add	r3, sp, #40	@ 0x28
 8013bea:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8013bee:	ab09      	add	r3, sp, #36	@ 0x24
 8013bf0:	9300      	str	r3, [sp, #0]
 8013bf2:	6861      	ldr	r1, [r4, #4]
 8013bf4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8013bf8:	4628      	mov	r0, r5
 8013bfa:	f7ff fefb 	bl	80139f4 <__cvt>
 8013bfe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8013c02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013c04:	4680      	mov	r8, r0
 8013c06:	d129      	bne.n	8013c5c <_printf_float+0x14c>
 8013c08:	1cc8      	adds	r0, r1, #3
 8013c0a:	db02      	blt.n	8013c12 <_printf_float+0x102>
 8013c0c:	6863      	ldr	r3, [r4, #4]
 8013c0e:	4299      	cmp	r1, r3
 8013c10:	dd41      	ble.n	8013c96 <_printf_float+0x186>
 8013c12:	f1a9 0902 	sub.w	r9, r9, #2
 8013c16:	fa5f f989 	uxtb.w	r9, r9
 8013c1a:	3901      	subs	r1, #1
 8013c1c:	464a      	mov	r2, r9
 8013c1e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8013c22:	9109      	str	r1, [sp, #36]	@ 0x24
 8013c24:	f7ff ff3a 	bl	8013a9c <__exponent>
 8013c28:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013c2a:	1813      	adds	r3, r2, r0
 8013c2c:	2a01      	cmp	r2, #1
 8013c2e:	4682      	mov	sl, r0
 8013c30:	6123      	str	r3, [r4, #16]
 8013c32:	dc02      	bgt.n	8013c3a <_printf_float+0x12a>
 8013c34:	6822      	ldr	r2, [r4, #0]
 8013c36:	07d2      	lsls	r2, r2, #31
 8013c38:	d501      	bpl.n	8013c3e <_printf_float+0x12e>
 8013c3a:	3301      	adds	r3, #1
 8013c3c:	6123      	str	r3, [r4, #16]
 8013c3e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8013c42:	2b00      	cmp	r3, #0
 8013c44:	d0a6      	beq.n	8013b94 <_printf_float+0x84>
 8013c46:	232d      	movs	r3, #45	@ 0x2d
 8013c48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013c4c:	e7a2      	b.n	8013b94 <_printf_float+0x84>
 8013c4e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8013c52:	d1c4      	bne.n	8013bde <_printf_float+0xce>
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d1c2      	bne.n	8013bde <_printf_float+0xce>
 8013c58:	2301      	movs	r3, #1
 8013c5a:	e7bf      	b.n	8013bdc <_printf_float+0xcc>
 8013c5c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8013c60:	d9db      	bls.n	8013c1a <_printf_float+0x10a>
 8013c62:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8013c66:	d118      	bne.n	8013c9a <_printf_float+0x18a>
 8013c68:	2900      	cmp	r1, #0
 8013c6a:	6863      	ldr	r3, [r4, #4]
 8013c6c:	dd0b      	ble.n	8013c86 <_printf_float+0x176>
 8013c6e:	6121      	str	r1, [r4, #16]
 8013c70:	b913      	cbnz	r3, 8013c78 <_printf_float+0x168>
 8013c72:	6822      	ldr	r2, [r4, #0]
 8013c74:	07d0      	lsls	r0, r2, #31
 8013c76:	d502      	bpl.n	8013c7e <_printf_float+0x16e>
 8013c78:	3301      	adds	r3, #1
 8013c7a:	440b      	add	r3, r1
 8013c7c:	6123      	str	r3, [r4, #16]
 8013c7e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8013c80:	f04f 0a00 	mov.w	sl, #0
 8013c84:	e7db      	b.n	8013c3e <_printf_float+0x12e>
 8013c86:	b913      	cbnz	r3, 8013c8e <_printf_float+0x17e>
 8013c88:	6822      	ldr	r2, [r4, #0]
 8013c8a:	07d2      	lsls	r2, r2, #31
 8013c8c:	d501      	bpl.n	8013c92 <_printf_float+0x182>
 8013c8e:	3302      	adds	r3, #2
 8013c90:	e7f4      	b.n	8013c7c <_printf_float+0x16c>
 8013c92:	2301      	movs	r3, #1
 8013c94:	e7f2      	b.n	8013c7c <_printf_float+0x16c>
 8013c96:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8013c9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013c9c:	4299      	cmp	r1, r3
 8013c9e:	db05      	blt.n	8013cac <_printf_float+0x19c>
 8013ca0:	6823      	ldr	r3, [r4, #0]
 8013ca2:	6121      	str	r1, [r4, #16]
 8013ca4:	07d8      	lsls	r0, r3, #31
 8013ca6:	d5ea      	bpl.n	8013c7e <_printf_float+0x16e>
 8013ca8:	1c4b      	adds	r3, r1, #1
 8013caa:	e7e7      	b.n	8013c7c <_printf_float+0x16c>
 8013cac:	2900      	cmp	r1, #0
 8013cae:	bfd4      	ite	le
 8013cb0:	f1c1 0202 	rsble	r2, r1, #2
 8013cb4:	2201      	movgt	r2, #1
 8013cb6:	4413      	add	r3, r2
 8013cb8:	e7e0      	b.n	8013c7c <_printf_float+0x16c>
 8013cba:	6823      	ldr	r3, [r4, #0]
 8013cbc:	055a      	lsls	r2, r3, #21
 8013cbe:	d407      	bmi.n	8013cd0 <_printf_float+0x1c0>
 8013cc0:	6923      	ldr	r3, [r4, #16]
 8013cc2:	4642      	mov	r2, r8
 8013cc4:	4631      	mov	r1, r6
 8013cc6:	4628      	mov	r0, r5
 8013cc8:	47b8      	blx	r7
 8013cca:	3001      	adds	r0, #1
 8013ccc:	d12a      	bne.n	8013d24 <_printf_float+0x214>
 8013cce:	e76b      	b.n	8013ba8 <_printf_float+0x98>
 8013cd0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8013cd4:	f240 80e0 	bls.w	8013e98 <_printf_float+0x388>
 8013cd8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8013cdc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013ce0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ce4:	d133      	bne.n	8013d4e <_printf_float+0x23e>
 8013ce6:	4a38      	ldr	r2, [pc, #224]	@ (8013dc8 <_printf_float+0x2b8>)
 8013ce8:	2301      	movs	r3, #1
 8013cea:	4631      	mov	r1, r6
 8013cec:	4628      	mov	r0, r5
 8013cee:	47b8      	blx	r7
 8013cf0:	3001      	adds	r0, #1
 8013cf2:	f43f af59 	beq.w	8013ba8 <_printf_float+0x98>
 8013cf6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8013cfa:	4543      	cmp	r3, r8
 8013cfc:	db02      	blt.n	8013d04 <_printf_float+0x1f4>
 8013cfe:	6823      	ldr	r3, [r4, #0]
 8013d00:	07d8      	lsls	r0, r3, #31
 8013d02:	d50f      	bpl.n	8013d24 <_printf_float+0x214>
 8013d04:	9b05      	ldr	r3, [sp, #20]
 8013d06:	465a      	mov	r2, fp
 8013d08:	4631      	mov	r1, r6
 8013d0a:	4628      	mov	r0, r5
 8013d0c:	47b8      	blx	r7
 8013d0e:	3001      	adds	r0, #1
 8013d10:	f43f af4a 	beq.w	8013ba8 <_printf_float+0x98>
 8013d14:	f04f 0900 	mov.w	r9, #0
 8013d18:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8013d1c:	f104 0a1a 	add.w	sl, r4, #26
 8013d20:	45c8      	cmp	r8, r9
 8013d22:	dc09      	bgt.n	8013d38 <_printf_float+0x228>
 8013d24:	6823      	ldr	r3, [r4, #0]
 8013d26:	079b      	lsls	r3, r3, #30
 8013d28:	f100 8107 	bmi.w	8013f3a <_printf_float+0x42a>
 8013d2c:	68e0      	ldr	r0, [r4, #12]
 8013d2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013d30:	4298      	cmp	r0, r3
 8013d32:	bfb8      	it	lt
 8013d34:	4618      	movlt	r0, r3
 8013d36:	e739      	b.n	8013bac <_printf_float+0x9c>
 8013d38:	2301      	movs	r3, #1
 8013d3a:	4652      	mov	r2, sl
 8013d3c:	4631      	mov	r1, r6
 8013d3e:	4628      	mov	r0, r5
 8013d40:	47b8      	blx	r7
 8013d42:	3001      	adds	r0, #1
 8013d44:	f43f af30 	beq.w	8013ba8 <_printf_float+0x98>
 8013d48:	f109 0901 	add.w	r9, r9, #1
 8013d4c:	e7e8      	b.n	8013d20 <_printf_float+0x210>
 8013d4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d50:	2b00      	cmp	r3, #0
 8013d52:	dc3b      	bgt.n	8013dcc <_printf_float+0x2bc>
 8013d54:	4a1c      	ldr	r2, [pc, #112]	@ (8013dc8 <_printf_float+0x2b8>)
 8013d56:	2301      	movs	r3, #1
 8013d58:	4631      	mov	r1, r6
 8013d5a:	4628      	mov	r0, r5
 8013d5c:	47b8      	blx	r7
 8013d5e:	3001      	adds	r0, #1
 8013d60:	f43f af22 	beq.w	8013ba8 <_printf_float+0x98>
 8013d64:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8013d68:	ea59 0303 	orrs.w	r3, r9, r3
 8013d6c:	d102      	bne.n	8013d74 <_printf_float+0x264>
 8013d6e:	6823      	ldr	r3, [r4, #0]
 8013d70:	07d9      	lsls	r1, r3, #31
 8013d72:	d5d7      	bpl.n	8013d24 <_printf_float+0x214>
 8013d74:	9b05      	ldr	r3, [sp, #20]
 8013d76:	465a      	mov	r2, fp
 8013d78:	4631      	mov	r1, r6
 8013d7a:	4628      	mov	r0, r5
 8013d7c:	47b8      	blx	r7
 8013d7e:	3001      	adds	r0, #1
 8013d80:	f43f af12 	beq.w	8013ba8 <_printf_float+0x98>
 8013d84:	f04f 0a00 	mov.w	sl, #0
 8013d88:	f104 0b1a 	add.w	fp, r4, #26
 8013d8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d8e:	425b      	negs	r3, r3
 8013d90:	4553      	cmp	r3, sl
 8013d92:	dc01      	bgt.n	8013d98 <_printf_float+0x288>
 8013d94:	464b      	mov	r3, r9
 8013d96:	e794      	b.n	8013cc2 <_printf_float+0x1b2>
 8013d98:	2301      	movs	r3, #1
 8013d9a:	465a      	mov	r2, fp
 8013d9c:	4631      	mov	r1, r6
 8013d9e:	4628      	mov	r0, r5
 8013da0:	47b8      	blx	r7
 8013da2:	3001      	adds	r0, #1
 8013da4:	f43f af00 	beq.w	8013ba8 <_printf_float+0x98>
 8013da8:	f10a 0a01 	add.w	sl, sl, #1
 8013dac:	e7ee      	b.n	8013d8c <_printf_float+0x27c>
 8013dae:	bf00      	nop
 8013db0:	ffffffff 	.word	0xffffffff
 8013db4:	7fefffff 	.word	0x7fefffff
 8013db8:	080163cc 	.word	0x080163cc
 8013dbc:	080163c8 	.word	0x080163c8
 8013dc0:	080163d4 	.word	0x080163d4
 8013dc4:	080163d0 	.word	0x080163d0
 8013dc8:	080163d8 	.word	0x080163d8
 8013dcc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013dce:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013dd2:	4553      	cmp	r3, sl
 8013dd4:	bfa8      	it	ge
 8013dd6:	4653      	movge	r3, sl
 8013dd8:	2b00      	cmp	r3, #0
 8013dda:	4699      	mov	r9, r3
 8013ddc:	dc37      	bgt.n	8013e4e <_printf_float+0x33e>
 8013dde:	2300      	movs	r3, #0
 8013de0:	9307      	str	r3, [sp, #28]
 8013de2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013de6:	f104 021a 	add.w	r2, r4, #26
 8013dea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013dec:	9907      	ldr	r1, [sp, #28]
 8013dee:	9306      	str	r3, [sp, #24]
 8013df0:	eba3 0309 	sub.w	r3, r3, r9
 8013df4:	428b      	cmp	r3, r1
 8013df6:	dc31      	bgt.n	8013e5c <_printf_float+0x34c>
 8013df8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013dfa:	459a      	cmp	sl, r3
 8013dfc:	dc3b      	bgt.n	8013e76 <_printf_float+0x366>
 8013dfe:	6823      	ldr	r3, [r4, #0]
 8013e00:	07da      	lsls	r2, r3, #31
 8013e02:	d438      	bmi.n	8013e76 <_printf_float+0x366>
 8013e04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013e06:	ebaa 0903 	sub.w	r9, sl, r3
 8013e0a:	9b06      	ldr	r3, [sp, #24]
 8013e0c:	ebaa 0303 	sub.w	r3, sl, r3
 8013e10:	4599      	cmp	r9, r3
 8013e12:	bfa8      	it	ge
 8013e14:	4699      	movge	r9, r3
 8013e16:	f1b9 0f00 	cmp.w	r9, #0
 8013e1a:	dc34      	bgt.n	8013e86 <_printf_float+0x376>
 8013e1c:	f04f 0800 	mov.w	r8, #0
 8013e20:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013e24:	f104 0b1a 	add.w	fp, r4, #26
 8013e28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013e2a:	ebaa 0303 	sub.w	r3, sl, r3
 8013e2e:	eba3 0309 	sub.w	r3, r3, r9
 8013e32:	4543      	cmp	r3, r8
 8013e34:	f77f af76 	ble.w	8013d24 <_printf_float+0x214>
 8013e38:	2301      	movs	r3, #1
 8013e3a:	465a      	mov	r2, fp
 8013e3c:	4631      	mov	r1, r6
 8013e3e:	4628      	mov	r0, r5
 8013e40:	47b8      	blx	r7
 8013e42:	3001      	adds	r0, #1
 8013e44:	f43f aeb0 	beq.w	8013ba8 <_printf_float+0x98>
 8013e48:	f108 0801 	add.w	r8, r8, #1
 8013e4c:	e7ec      	b.n	8013e28 <_printf_float+0x318>
 8013e4e:	4642      	mov	r2, r8
 8013e50:	4631      	mov	r1, r6
 8013e52:	4628      	mov	r0, r5
 8013e54:	47b8      	blx	r7
 8013e56:	3001      	adds	r0, #1
 8013e58:	d1c1      	bne.n	8013dde <_printf_float+0x2ce>
 8013e5a:	e6a5      	b.n	8013ba8 <_printf_float+0x98>
 8013e5c:	2301      	movs	r3, #1
 8013e5e:	4631      	mov	r1, r6
 8013e60:	4628      	mov	r0, r5
 8013e62:	9206      	str	r2, [sp, #24]
 8013e64:	47b8      	blx	r7
 8013e66:	3001      	adds	r0, #1
 8013e68:	f43f ae9e 	beq.w	8013ba8 <_printf_float+0x98>
 8013e6c:	9b07      	ldr	r3, [sp, #28]
 8013e6e:	9a06      	ldr	r2, [sp, #24]
 8013e70:	3301      	adds	r3, #1
 8013e72:	9307      	str	r3, [sp, #28]
 8013e74:	e7b9      	b.n	8013dea <_printf_float+0x2da>
 8013e76:	9b05      	ldr	r3, [sp, #20]
 8013e78:	465a      	mov	r2, fp
 8013e7a:	4631      	mov	r1, r6
 8013e7c:	4628      	mov	r0, r5
 8013e7e:	47b8      	blx	r7
 8013e80:	3001      	adds	r0, #1
 8013e82:	d1bf      	bne.n	8013e04 <_printf_float+0x2f4>
 8013e84:	e690      	b.n	8013ba8 <_printf_float+0x98>
 8013e86:	9a06      	ldr	r2, [sp, #24]
 8013e88:	464b      	mov	r3, r9
 8013e8a:	4442      	add	r2, r8
 8013e8c:	4631      	mov	r1, r6
 8013e8e:	4628      	mov	r0, r5
 8013e90:	47b8      	blx	r7
 8013e92:	3001      	adds	r0, #1
 8013e94:	d1c2      	bne.n	8013e1c <_printf_float+0x30c>
 8013e96:	e687      	b.n	8013ba8 <_printf_float+0x98>
 8013e98:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8013e9c:	f1b9 0f01 	cmp.w	r9, #1
 8013ea0:	dc01      	bgt.n	8013ea6 <_printf_float+0x396>
 8013ea2:	07db      	lsls	r3, r3, #31
 8013ea4:	d536      	bpl.n	8013f14 <_printf_float+0x404>
 8013ea6:	2301      	movs	r3, #1
 8013ea8:	4642      	mov	r2, r8
 8013eaa:	4631      	mov	r1, r6
 8013eac:	4628      	mov	r0, r5
 8013eae:	47b8      	blx	r7
 8013eb0:	3001      	adds	r0, #1
 8013eb2:	f43f ae79 	beq.w	8013ba8 <_printf_float+0x98>
 8013eb6:	9b05      	ldr	r3, [sp, #20]
 8013eb8:	465a      	mov	r2, fp
 8013eba:	4631      	mov	r1, r6
 8013ebc:	4628      	mov	r0, r5
 8013ebe:	47b8      	blx	r7
 8013ec0:	3001      	adds	r0, #1
 8013ec2:	f43f ae71 	beq.w	8013ba8 <_printf_float+0x98>
 8013ec6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8013eca:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8013ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ed2:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8013ed6:	d018      	beq.n	8013f0a <_printf_float+0x3fa>
 8013ed8:	464b      	mov	r3, r9
 8013eda:	f108 0201 	add.w	r2, r8, #1
 8013ede:	4631      	mov	r1, r6
 8013ee0:	4628      	mov	r0, r5
 8013ee2:	47b8      	blx	r7
 8013ee4:	3001      	adds	r0, #1
 8013ee6:	d10c      	bne.n	8013f02 <_printf_float+0x3f2>
 8013ee8:	e65e      	b.n	8013ba8 <_printf_float+0x98>
 8013eea:	2301      	movs	r3, #1
 8013eec:	465a      	mov	r2, fp
 8013eee:	4631      	mov	r1, r6
 8013ef0:	4628      	mov	r0, r5
 8013ef2:	47b8      	blx	r7
 8013ef4:	3001      	adds	r0, #1
 8013ef6:	f43f ae57 	beq.w	8013ba8 <_printf_float+0x98>
 8013efa:	f108 0801 	add.w	r8, r8, #1
 8013efe:	45c8      	cmp	r8, r9
 8013f00:	dbf3      	blt.n	8013eea <_printf_float+0x3da>
 8013f02:	4653      	mov	r3, sl
 8013f04:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8013f08:	e6dc      	b.n	8013cc4 <_printf_float+0x1b4>
 8013f0a:	f04f 0800 	mov.w	r8, #0
 8013f0e:	f104 0b1a 	add.w	fp, r4, #26
 8013f12:	e7f4      	b.n	8013efe <_printf_float+0x3ee>
 8013f14:	2301      	movs	r3, #1
 8013f16:	4642      	mov	r2, r8
 8013f18:	e7e1      	b.n	8013ede <_printf_float+0x3ce>
 8013f1a:	2301      	movs	r3, #1
 8013f1c:	464a      	mov	r2, r9
 8013f1e:	4631      	mov	r1, r6
 8013f20:	4628      	mov	r0, r5
 8013f22:	47b8      	blx	r7
 8013f24:	3001      	adds	r0, #1
 8013f26:	f43f ae3f 	beq.w	8013ba8 <_printf_float+0x98>
 8013f2a:	f108 0801 	add.w	r8, r8, #1
 8013f2e:	68e3      	ldr	r3, [r4, #12]
 8013f30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013f32:	1a5b      	subs	r3, r3, r1
 8013f34:	4543      	cmp	r3, r8
 8013f36:	dcf0      	bgt.n	8013f1a <_printf_float+0x40a>
 8013f38:	e6f8      	b.n	8013d2c <_printf_float+0x21c>
 8013f3a:	f04f 0800 	mov.w	r8, #0
 8013f3e:	f104 0919 	add.w	r9, r4, #25
 8013f42:	e7f4      	b.n	8013f2e <_printf_float+0x41e>

08013f44 <malloc>:
 8013f44:	4b02      	ldr	r3, [pc, #8]	@ (8013f50 <malloc+0xc>)
 8013f46:	4601      	mov	r1, r0
 8013f48:	6818      	ldr	r0, [r3, #0]
 8013f4a:	f000 b82d 	b.w	8013fa8 <_malloc_r>
 8013f4e:	bf00      	nop
 8013f50:	24000020 	.word	0x24000020

08013f54 <free>:
 8013f54:	4b02      	ldr	r3, [pc, #8]	@ (8013f60 <free+0xc>)
 8013f56:	4601      	mov	r1, r0
 8013f58:	6818      	ldr	r0, [r3, #0]
 8013f5a:	f001 b9f3 	b.w	8015344 <_free_r>
 8013f5e:	bf00      	nop
 8013f60:	24000020 	.word	0x24000020

08013f64 <sbrk_aligned>:
 8013f64:	b570      	push	{r4, r5, r6, lr}
 8013f66:	4e0f      	ldr	r6, [pc, #60]	@ (8013fa4 <sbrk_aligned+0x40>)
 8013f68:	460c      	mov	r4, r1
 8013f6a:	6831      	ldr	r1, [r6, #0]
 8013f6c:	4605      	mov	r5, r0
 8013f6e:	b911      	cbnz	r1, 8013f76 <sbrk_aligned+0x12>
 8013f70:	f000 fb52 	bl	8014618 <_sbrk_r>
 8013f74:	6030      	str	r0, [r6, #0]
 8013f76:	4621      	mov	r1, r4
 8013f78:	4628      	mov	r0, r5
 8013f7a:	f000 fb4d 	bl	8014618 <_sbrk_r>
 8013f7e:	1c43      	adds	r3, r0, #1
 8013f80:	d103      	bne.n	8013f8a <sbrk_aligned+0x26>
 8013f82:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8013f86:	4620      	mov	r0, r4
 8013f88:	bd70      	pop	{r4, r5, r6, pc}
 8013f8a:	1cc4      	adds	r4, r0, #3
 8013f8c:	f024 0403 	bic.w	r4, r4, #3
 8013f90:	42a0      	cmp	r0, r4
 8013f92:	d0f8      	beq.n	8013f86 <sbrk_aligned+0x22>
 8013f94:	1a21      	subs	r1, r4, r0
 8013f96:	4628      	mov	r0, r5
 8013f98:	f000 fb3e 	bl	8014618 <_sbrk_r>
 8013f9c:	3001      	adds	r0, #1
 8013f9e:	d1f2      	bne.n	8013f86 <sbrk_aligned+0x22>
 8013fa0:	e7ef      	b.n	8013f82 <sbrk_aligned+0x1e>
 8013fa2:	bf00      	nop
 8013fa4:	2400d6dc 	.word	0x2400d6dc

08013fa8 <_malloc_r>:
 8013fa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013fac:	1ccd      	adds	r5, r1, #3
 8013fae:	f025 0503 	bic.w	r5, r5, #3
 8013fb2:	3508      	adds	r5, #8
 8013fb4:	2d0c      	cmp	r5, #12
 8013fb6:	bf38      	it	cc
 8013fb8:	250c      	movcc	r5, #12
 8013fba:	2d00      	cmp	r5, #0
 8013fbc:	4606      	mov	r6, r0
 8013fbe:	db01      	blt.n	8013fc4 <_malloc_r+0x1c>
 8013fc0:	42a9      	cmp	r1, r5
 8013fc2:	d904      	bls.n	8013fce <_malloc_r+0x26>
 8013fc4:	230c      	movs	r3, #12
 8013fc6:	6033      	str	r3, [r6, #0]
 8013fc8:	2000      	movs	r0, #0
 8013fca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013fce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80140a4 <_malloc_r+0xfc>
 8013fd2:	f000 f9f5 	bl	80143c0 <__malloc_lock>
 8013fd6:	f8d8 3000 	ldr.w	r3, [r8]
 8013fda:	461c      	mov	r4, r3
 8013fdc:	bb44      	cbnz	r4, 8014030 <_malloc_r+0x88>
 8013fde:	4629      	mov	r1, r5
 8013fe0:	4630      	mov	r0, r6
 8013fe2:	f7ff ffbf 	bl	8013f64 <sbrk_aligned>
 8013fe6:	1c43      	adds	r3, r0, #1
 8013fe8:	4604      	mov	r4, r0
 8013fea:	d158      	bne.n	801409e <_malloc_r+0xf6>
 8013fec:	f8d8 4000 	ldr.w	r4, [r8]
 8013ff0:	4627      	mov	r7, r4
 8013ff2:	2f00      	cmp	r7, #0
 8013ff4:	d143      	bne.n	801407e <_malloc_r+0xd6>
 8013ff6:	2c00      	cmp	r4, #0
 8013ff8:	d04b      	beq.n	8014092 <_malloc_r+0xea>
 8013ffa:	6823      	ldr	r3, [r4, #0]
 8013ffc:	4639      	mov	r1, r7
 8013ffe:	4630      	mov	r0, r6
 8014000:	eb04 0903 	add.w	r9, r4, r3
 8014004:	f000 fb08 	bl	8014618 <_sbrk_r>
 8014008:	4581      	cmp	r9, r0
 801400a:	d142      	bne.n	8014092 <_malloc_r+0xea>
 801400c:	6821      	ldr	r1, [r4, #0]
 801400e:	1a6d      	subs	r5, r5, r1
 8014010:	4629      	mov	r1, r5
 8014012:	4630      	mov	r0, r6
 8014014:	f7ff ffa6 	bl	8013f64 <sbrk_aligned>
 8014018:	3001      	adds	r0, #1
 801401a:	d03a      	beq.n	8014092 <_malloc_r+0xea>
 801401c:	6823      	ldr	r3, [r4, #0]
 801401e:	442b      	add	r3, r5
 8014020:	6023      	str	r3, [r4, #0]
 8014022:	f8d8 3000 	ldr.w	r3, [r8]
 8014026:	685a      	ldr	r2, [r3, #4]
 8014028:	bb62      	cbnz	r2, 8014084 <_malloc_r+0xdc>
 801402a:	f8c8 7000 	str.w	r7, [r8]
 801402e:	e00f      	b.n	8014050 <_malloc_r+0xa8>
 8014030:	6822      	ldr	r2, [r4, #0]
 8014032:	1b52      	subs	r2, r2, r5
 8014034:	d420      	bmi.n	8014078 <_malloc_r+0xd0>
 8014036:	2a0b      	cmp	r2, #11
 8014038:	d917      	bls.n	801406a <_malloc_r+0xc2>
 801403a:	1961      	adds	r1, r4, r5
 801403c:	42a3      	cmp	r3, r4
 801403e:	6025      	str	r5, [r4, #0]
 8014040:	bf18      	it	ne
 8014042:	6059      	strne	r1, [r3, #4]
 8014044:	6863      	ldr	r3, [r4, #4]
 8014046:	bf08      	it	eq
 8014048:	f8c8 1000 	streq.w	r1, [r8]
 801404c:	5162      	str	r2, [r4, r5]
 801404e:	604b      	str	r3, [r1, #4]
 8014050:	4630      	mov	r0, r6
 8014052:	f000 f9bb 	bl	80143cc <__malloc_unlock>
 8014056:	f104 000b 	add.w	r0, r4, #11
 801405a:	1d23      	adds	r3, r4, #4
 801405c:	f020 0007 	bic.w	r0, r0, #7
 8014060:	1ac2      	subs	r2, r0, r3
 8014062:	bf1c      	itt	ne
 8014064:	1a1b      	subne	r3, r3, r0
 8014066:	50a3      	strne	r3, [r4, r2]
 8014068:	e7af      	b.n	8013fca <_malloc_r+0x22>
 801406a:	6862      	ldr	r2, [r4, #4]
 801406c:	42a3      	cmp	r3, r4
 801406e:	bf0c      	ite	eq
 8014070:	f8c8 2000 	streq.w	r2, [r8]
 8014074:	605a      	strne	r2, [r3, #4]
 8014076:	e7eb      	b.n	8014050 <_malloc_r+0xa8>
 8014078:	4623      	mov	r3, r4
 801407a:	6864      	ldr	r4, [r4, #4]
 801407c:	e7ae      	b.n	8013fdc <_malloc_r+0x34>
 801407e:	463c      	mov	r4, r7
 8014080:	687f      	ldr	r7, [r7, #4]
 8014082:	e7b6      	b.n	8013ff2 <_malloc_r+0x4a>
 8014084:	461a      	mov	r2, r3
 8014086:	685b      	ldr	r3, [r3, #4]
 8014088:	42a3      	cmp	r3, r4
 801408a:	d1fb      	bne.n	8014084 <_malloc_r+0xdc>
 801408c:	2300      	movs	r3, #0
 801408e:	6053      	str	r3, [r2, #4]
 8014090:	e7de      	b.n	8014050 <_malloc_r+0xa8>
 8014092:	230c      	movs	r3, #12
 8014094:	6033      	str	r3, [r6, #0]
 8014096:	4630      	mov	r0, r6
 8014098:	f000 f998 	bl	80143cc <__malloc_unlock>
 801409c:	e794      	b.n	8013fc8 <_malloc_r+0x20>
 801409e:	6005      	str	r5, [r0, #0]
 80140a0:	e7d6      	b.n	8014050 <_malloc_r+0xa8>
 80140a2:	bf00      	nop
 80140a4:	2400d6e0 	.word	0x2400d6e0

080140a8 <_printf_common>:
 80140a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80140ac:	4616      	mov	r6, r2
 80140ae:	4698      	mov	r8, r3
 80140b0:	688a      	ldr	r2, [r1, #8]
 80140b2:	690b      	ldr	r3, [r1, #16]
 80140b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80140b8:	4293      	cmp	r3, r2
 80140ba:	bfb8      	it	lt
 80140bc:	4613      	movlt	r3, r2
 80140be:	6033      	str	r3, [r6, #0]
 80140c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80140c4:	4607      	mov	r7, r0
 80140c6:	460c      	mov	r4, r1
 80140c8:	b10a      	cbz	r2, 80140ce <_printf_common+0x26>
 80140ca:	3301      	adds	r3, #1
 80140cc:	6033      	str	r3, [r6, #0]
 80140ce:	6823      	ldr	r3, [r4, #0]
 80140d0:	0699      	lsls	r1, r3, #26
 80140d2:	bf42      	ittt	mi
 80140d4:	6833      	ldrmi	r3, [r6, #0]
 80140d6:	3302      	addmi	r3, #2
 80140d8:	6033      	strmi	r3, [r6, #0]
 80140da:	6825      	ldr	r5, [r4, #0]
 80140dc:	f015 0506 	ands.w	r5, r5, #6
 80140e0:	d106      	bne.n	80140f0 <_printf_common+0x48>
 80140e2:	f104 0a19 	add.w	sl, r4, #25
 80140e6:	68e3      	ldr	r3, [r4, #12]
 80140e8:	6832      	ldr	r2, [r6, #0]
 80140ea:	1a9b      	subs	r3, r3, r2
 80140ec:	42ab      	cmp	r3, r5
 80140ee:	dc26      	bgt.n	801413e <_printf_common+0x96>
 80140f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80140f4:	6822      	ldr	r2, [r4, #0]
 80140f6:	3b00      	subs	r3, #0
 80140f8:	bf18      	it	ne
 80140fa:	2301      	movne	r3, #1
 80140fc:	0692      	lsls	r2, r2, #26
 80140fe:	d42b      	bmi.n	8014158 <_printf_common+0xb0>
 8014100:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8014104:	4641      	mov	r1, r8
 8014106:	4638      	mov	r0, r7
 8014108:	47c8      	blx	r9
 801410a:	3001      	adds	r0, #1
 801410c:	d01e      	beq.n	801414c <_printf_common+0xa4>
 801410e:	6823      	ldr	r3, [r4, #0]
 8014110:	6922      	ldr	r2, [r4, #16]
 8014112:	f003 0306 	and.w	r3, r3, #6
 8014116:	2b04      	cmp	r3, #4
 8014118:	bf02      	ittt	eq
 801411a:	68e5      	ldreq	r5, [r4, #12]
 801411c:	6833      	ldreq	r3, [r6, #0]
 801411e:	1aed      	subeq	r5, r5, r3
 8014120:	68a3      	ldr	r3, [r4, #8]
 8014122:	bf0c      	ite	eq
 8014124:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014128:	2500      	movne	r5, #0
 801412a:	4293      	cmp	r3, r2
 801412c:	bfc4      	itt	gt
 801412e:	1a9b      	subgt	r3, r3, r2
 8014130:	18ed      	addgt	r5, r5, r3
 8014132:	2600      	movs	r6, #0
 8014134:	341a      	adds	r4, #26
 8014136:	42b5      	cmp	r5, r6
 8014138:	d11a      	bne.n	8014170 <_printf_common+0xc8>
 801413a:	2000      	movs	r0, #0
 801413c:	e008      	b.n	8014150 <_printf_common+0xa8>
 801413e:	2301      	movs	r3, #1
 8014140:	4652      	mov	r2, sl
 8014142:	4641      	mov	r1, r8
 8014144:	4638      	mov	r0, r7
 8014146:	47c8      	blx	r9
 8014148:	3001      	adds	r0, #1
 801414a:	d103      	bne.n	8014154 <_printf_common+0xac>
 801414c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014154:	3501      	adds	r5, #1
 8014156:	e7c6      	b.n	80140e6 <_printf_common+0x3e>
 8014158:	18e1      	adds	r1, r4, r3
 801415a:	1c5a      	adds	r2, r3, #1
 801415c:	2030      	movs	r0, #48	@ 0x30
 801415e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8014162:	4422      	add	r2, r4
 8014164:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8014168:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801416c:	3302      	adds	r3, #2
 801416e:	e7c7      	b.n	8014100 <_printf_common+0x58>
 8014170:	2301      	movs	r3, #1
 8014172:	4622      	mov	r2, r4
 8014174:	4641      	mov	r1, r8
 8014176:	4638      	mov	r0, r7
 8014178:	47c8      	blx	r9
 801417a:	3001      	adds	r0, #1
 801417c:	d0e6      	beq.n	801414c <_printf_common+0xa4>
 801417e:	3601      	adds	r6, #1
 8014180:	e7d9      	b.n	8014136 <_printf_common+0x8e>
	...

08014184 <_printf_i>:
 8014184:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014188:	7e0f      	ldrb	r7, [r1, #24]
 801418a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801418c:	2f78      	cmp	r7, #120	@ 0x78
 801418e:	4691      	mov	r9, r2
 8014190:	4680      	mov	r8, r0
 8014192:	460c      	mov	r4, r1
 8014194:	469a      	mov	sl, r3
 8014196:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801419a:	d807      	bhi.n	80141ac <_printf_i+0x28>
 801419c:	2f62      	cmp	r7, #98	@ 0x62
 801419e:	d80a      	bhi.n	80141b6 <_printf_i+0x32>
 80141a0:	2f00      	cmp	r7, #0
 80141a2:	f000 80d1 	beq.w	8014348 <_printf_i+0x1c4>
 80141a6:	2f58      	cmp	r7, #88	@ 0x58
 80141a8:	f000 80b8 	beq.w	801431c <_printf_i+0x198>
 80141ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80141b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80141b4:	e03a      	b.n	801422c <_printf_i+0xa8>
 80141b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80141ba:	2b15      	cmp	r3, #21
 80141bc:	d8f6      	bhi.n	80141ac <_printf_i+0x28>
 80141be:	a101      	add	r1, pc, #4	@ (adr r1, 80141c4 <_printf_i+0x40>)
 80141c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80141c4:	0801421d 	.word	0x0801421d
 80141c8:	08014231 	.word	0x08014231
 80141cc:	080141ad 	.word	0x080141ad
 80141d0:	080141ad 	.word	0x080141ad
 80141d4:	080141ad 	.word	0x080141ad
 80141d8:	080141ad 	.word	0x080141ad
 80141dc:	08014231 	.word	0x08014231
 80141e0:	080141ad 	.word	0x080141ad
 80141e4:	080141ad 	.word	0x080141ad
 80141e8:	080141ad 	.word	0x080141ad
 80141ec:	080141ad 	.word	0x080141ad
 80141f0:	0801432f 	.word	0x0801432f
 80141f4:	0801425b 	.word	0x0801425b
 80141f8:	080142e9 	.word	0x080142e9
 80141fc:	080141ad 	.word	0x080141ad
 8014200:	080141ad 	.word	0x080141ad
 8014204:	08014351 	.word	0x08014351
 8014208:	080141ad 	.word	0x080141ad
 801420c:	0801425b 	.word	0x0801425b
 8014210:	080141ad 	.word	0x080141ad
 8014214:	080141ad 	.word	0x080141ad
 8014218:	080142f1 	.word	0x080142f1
 801421c:	6833      	ldr	r3, [r6, #0]
 801421e:	1d1a      	adds	r2, r3, #4
 8014220:	681b      	ldr	r3, [r3, #0]
 8014222:	6032      	str	r2, [r6, #0]
 8014224:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014228:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801422c:	2301      	movs	r3, #1
 801422e:	e09c      	b.n	801436a <_printf_i+0x1e6>
 8014230:	6833      	ldr	r3, [r6, #0]
 8014232:	6820      	ldr	r0, [r4, #0]
 8014234:	1d19      	adds	r1, r3, #4
 8014236:	6031      	str	r1, [r6, #0]
 8014238:	0606      	lsls	r6, r0, #24
 801423a:	d501      	bpl.n	8014240 <_printf_i+0xbc>
 801423c:	681d      	ldr	r5, [r3, #0]
 801423e:	e003      	b.n	8014248 <_printf_i+0xc4>
 8014240:	0645      	lsls	r5, r0, #25
 8014242:	d5fb      	bpl.n	801423c <_printf_i+0xb8>
 8014244:	f9b3 5000 	ldrsh.w	r5, [r3]
 8014248:	2d00      	cmp	r5, #0
 801424a:	da03      	bge.n	8014254 <_printf_i+0xd0>
 801424c:	232d      	movs	r3, #45	@ 0x2d
 801424e:	426d      	negs	r5, r5
 8014250:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014254:	4858      	ldr	r0, [pc, #352]	@ (80143b8 <_printf_i+0x234>)
 8014256:	230a      	movs	r3, #10
 8014258:	e011      	b.n	801427e <_printf_i+0xfa>
 801425a:	6821      	ldr	r1, [r4, #0]
 801425c:	6833      	ldr	r3, [r6, #0]
 801425e:	0608      	lsls	r0, r1, #24
 8014260:	f853 5b04 	ldr.w	r5, [r3], #4
 8014264:	d402      	bmi.n	801426c <_printf_i+0xe8>
 8014266:	0649      	lsls	r1, r1, #25
 8014268:	bf48      	it	mi
 801426a:	b2ad      	uxthmi	r5, r5
 801426c:	2f6f      	cmp	r7, #111	@ 0x6f
 801426e:	4852      	ldr	r0, [pc, #328]	@ (80143b8 <_printf_i+0x234>)
 8014270:	6033      	str	r3, [r6, #0]
 8014272:	bf14      	ite	ne
 8014274:	230a      	movne	r3, #10
 8014276:	2308      	moveq	r3, #8
 8014278:	2100      	movs	r1, #0
 801427a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801427e:	6866      	ldr	r6, [r4, #4]
 8014280:	60a6      	str	r6, [r4, #8]
 8014282:	2e00      	cmp	r6, #0
 8014284:	db05      	blt.n	8014292 <_printf_i+0x10e>
 8014286:	6821      	ldr	r1, [r4, #0]
 8014288:	432e      	orrs	r6, r5
 801428a:	f021 0104 	bic.w	r1, r1, #4
 801428e:	6021      	str	r1, [r4, #0]
 8014290:	d04b      	beq.n	801432a <_printf_i+0x1a6>
 8014292:	4616      	mov	r6, r2
 8014294:	fbb5 f1f3 	udiv	r1, r5, r3
 8014298:	fb03 5711 	mls	r7, r3, r1, r5
 801429c:	5dc7      	ldrb	r7, [r0, r7]
 801429e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80142a2:	462f      	mov	r7, r5
 80142a4:	42bb      	cmp	r3, r7
 80142a6:	460d      	mov	r5, r1
 80142a8:	d9f4      	bls.n	8014294 <_printf_i+0x110>
 80142aa:	2b08      	cmp	r3, #8
 80142ac:	d10b      	bne.n	80142c6 <_printf_i+0x142>
 80142ae:	6823      	ldr	r3, [r4, #0]
 80142b0:	07df      	lsls	r7, r3, #31
 80142b2:	d508      	bpl.n	80142c6 <_printf_i+0x142>
 80142b4:	6923      	ldr	r3, [r4, #16]
 80142b6:	6861      	ldr	r1, [r4, #4]
 80142b8:	4299      	cmp	r1, r3
 80142ba:	bfde      	ittt	le
 80142bc:	2330      	movle	r3, #48	@ 0x30
 80142be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80142c2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80142c6:	1b92      	subs	r2, r2, r6
 80142c8:	6122      	str	r2, [r4, #16]
 80142ca:	f8cd a000 	str.w	sl, [sp]
 80142ce:	464b      	mov	r3, r9
 80142d0:	aa03      	add	r2, sp, #12
 80142d2:	4621      	mov	r1, r4
 80142d4:	4640      	mov	r0, r8
 80142d6:	f7ff fee7 	bl	80140a8 <_printf_common>
 80142da:	3001      	adds	r0, #1
 80142dc:	d14a      	bne.n	8014374 <_printf_i+0x1f0>
 80142de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80142e2:	b004      	add	sp, #16
 80142e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80142e8:	6823      	ldr	r3, [r4, #0]
 80142ea:	f043 0320 	orr.w	r3, r3, #32
 80142ee:	6023      	str	r3, [r4, #0]
 80142f0:	4832      	ldr	r0, [pc, #200]	@ (80143bc <_printf_i+0x238>)
 80142f2:	2778      	movs	r7, #120	@ 0x78
 80142f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80142f8:	6823      	ldr	r3, [r4, #0]
 80142fa:	6831      	ldr	r1, [r6, #0]
 80142fc:	061f      	lsls	r7, r3, #24
 80142fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8014302:	d402      	bmi.n	801430a <_printf_i+0x186>
 8014304:	065f      	lsls	r7, r3, #25
 8014306:	bf48      	it	mi
 8014308:	b2ad      	uxthmi	r5, r5
 801430a:	6031      	str	r1, [r6, #0]
 801430c:	07d9      	lsls	r1, r3, #31
 801430e:	bf44      	itt	mi
 8014310:	f043 0320 	orrmi.w	r3, r3, #32
 8014314:	6023      	strmi	r3, [r4, #0]
 8014316:	b11d      	cbz	r5, 8014320 <_printf_i+0x19c>
 8014318:	2310      	movs	r3, #16
 801431a:	e7ad      	b.n	8014278 <_printf_i+0xf4>
 801431c:	4826      	ldr	r0, [pc, #152]	@ (80143b8 <_printf_i+0x234>)
 801431e:	e7e9      	b.n	80142f4 <_printf_i+0x170>
 8014320:	6823      	ldr	r3, [r4, #0]
 8014322:	f023 0320 	bic.w	r3, r3, #32
 8014326:	6023      	str	r3, [r4, #0]
 8014328:	e7f6      	b.n	8014318 <_printf_i+0x194>
 801432a:	4616      	mov	r6, r2
 801432c:	e7bd      	b.n	80142aa <_printf_i+0x126>
 801432e:	6833      	ldr	r3, [r6, #0]
 8014330:	6825      	ldr	r5, [r4, #0]
 8014332:	6961      	ldr	r1, [r4, #20]
 8014334:	1d18      	adds	r0, r3, #4
 8014336:	6030      	str	r0, [r6, #0]
 8014338:	062e      	lsls	r6, r5, #24
 801433a:	681b      	ldr	r3, [r3, #0]
 801433c:	d501      	bpl.n	8014342 <_printf_i+0x1be>
 801433e:	6019      	str	r1, [r3, #0]
 8014340:	e002      	b.n	8014348 <_printf_i+0x1c4>
 8014342:	0668      	lsls	r0, r5, #25
 8014344:	d5fb      	bpl.n	801433e <_printf_i+0x1ba>
 8014346:	8019      	strh	r1, [r3, #0]
 8014348:	2300      	movs	r3, #0
 801434a:	6123      	str	r3, [r4, #16]
 801434c:	4616      	mov	r6, r2
 801434e:	e7bc      	b.n	80142ca <_printf_i+0x146>
 8014350:	6833      	ldr	r3, [r6, #0]
 8014352:	1d1a      	adds	r2, r3, #4
 8014354:	6032      	str	r2, [r6, #0]
 8014356:	681e      	ldr	r6, [r3, #0]
 8014358:	6862      	ldr	r2, [r4, #4]
 801435a:	2100      	movs	r1, #0
 801435c:	4630      	mov	r0, r6
 801435e:	f7eb ffbf 	bl	80002e0 <memchr>
 8014362:	b108      	cbz	r0, 8014368 <_printf_i+0x1e4>
 8014364:	1b80      	subs	r0, r0, r6
 8014366:	6060      	str	r0, [r4, #4]
 8014368:	6863      	ldr	r3, [r4, #4]
 801436a:	6123      	str	r3, [r4, #16]
 801436c:	2300      	movs	r3, #0
 801436e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014372:	e7aa      	b.n	80142ca <_printf_i+0x146>
 8014374:	6923      	ldr	r3, [r4, #16]
 8014376:	4632      	mov	r2, r6
 8014378:	4649      	mov	r1, r9
 801437a:	4640      	mov	r0, r8
 801437c:	47d0      	blx	sl
 801437e:	3001      	adds	r0, #1
 8014380:	d0ad      	beq.n	80142de <_printf_i+0x15a>
 8014382:	6823      	ldr	r3, [r4, #0]
 8014384:	079b      	lsls	r3, r3, #30
 8014386:	d413      	bmi.n	80143b0 <_printf_i+0x22c>
 8014388:	68e0      	ldr	r0, [r4, #12]
 801438a:	9b03      	ldr	r3, [sp, #12]
 801438c:	4298      	cmp	r0, r3
 801438e:	bfb8      	it	lt
 8014390:	4618      	movlt	r0, r3
 8014392:	e7a6      	b.n	80142e2 <_printf_i+0x15e>
 8014394:	2301      	movs	r3, #1
 8014396:	4632      	mov	r2, r6
 8014398:	4649      	mov	r1, r9
 801439a:	4640      	mov	r0, r8
 801439c:	47d0      	blx	sl
 801439e:	3001      	adds	r0, #1
 80143a0:	d09d      	beq.n	80142de <_printf_i+0x15a>
 80143a2:	3501      	adds	r5, #1
 80143a4:	68e3      	ldr	r3, [r4, #12]
 80143a6:	9903      	ldr	r1, [sp, #12]
 80143a8:	1a5b      	subs	r3, r3, r1
 80143aa:	42ab      	cmp	r3, r5
 80143ac:	dcf2      	bgt.n	8014394 <_printf_i+0x210>
 80143ae:	e7eb      	b.n	8014388 <_printf_i+0x204>
 80143b0:	2500      	movs	r5, #0
 80143b2:	f104 0619 	add.w	r6, r4, #25
 80143b6:	e7f5      	b.n	80143a4 <_printf_i+0x220>
 80143b8:	080163da 	.word	0x080163da
 80143bc:	080163eb 	.word	0x080163eb

080143c0 <__malloc_lock>:
 80143c0:	4801      	ldr	r0, [pc, #4]	@ (80143c8 <__malloc_lock+0x8>)
 80143c2:	f000 b964 	b.w	801468e <__retarget_lock_acquire_recursive>
 80143c6:	bf00      	nop
 80143c8:	2400d820 	.word	0x2400d820

080143cc <__malloc_unlock>:
 80143cc:	4801      	ldr	r0, [pc, #4]	@ (80143d4 <__malloc_unlock+0x8>)
 80143ce:	f000 b95f 	b.w	8014690 <__retarget_lock_release_recursive>
 80143d2:	bf00      	nop
 80143d4:	2400d820 	.word	0x2400d820

080143d8 <std>:
 80143d8:	2300      	movs	r3, #0
 80143da:	b510      	push	{r4, lr}
 80143dc:	4604      	mov	r4, r0
 80143de:	e9c0 3300 	strd	r3, r3, [r0]
 80143e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80143e6:	6083      	str	r3, [r0, #8]
 80143e8:	8181      	strh	r1, [r0, #12]
 80143ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80143ec:	81c2      	strh	r2, [r0, #14]
 80143ee:	6183      	str	r3, [r0, #24]
 80143f0:	4619      	mov	r1, r3
 80143f2:	2208      	movs	r2, #8
 80143f4:	305c      	adds	r0, #92	@ 0x5c
 80143f6:	f000 f8c3 	bl	8014580 <memset>
 80143fa:	4b0d      	ldr	r3, [pc, #52]	@ (8014430 <std+0x58>)
 80143fc:	6263      	str	r3, [r4, #36]	@ 0x24
 80143fe:	4b0d      	ldr	r3, [pc, #52]	@ (8014434 <std+0x5c>)
 8014400:	62a3      	str	r3, [r4, #40]	@ 0x28
 8014402:	4b0d      	ldr	r3, [pc, #52]	@ (8014438 <std+0x60>)
 8014404:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8014406:	4b0d      	ldr	r3, [pc, #52]	@ (801443c <std+0x64>)
 8014408:	6323      	str	r3, [r4, #48]	@ 0x30
 801440a:	4b0d      	ldr	r3, [pc, #52]	@ (8014440 <std+0x68>)
 801440c:	6224      	str	r4, [r4, #32]
 801440e:	429c      	cmp	r4, r3
 8014410:	d006      	beq.n	8014420 <std+0x48>
 8014412:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014416:	4294      	cmp	r4, r2
 8014418:	d002      	beq.n	8014420 <std+0x48>
 801441a:	33d0      	adds	r3, #208	@ 0xd0
 801441c:	429c      	cmp	r4, r3
 801441e:	d105      	bne.n	801442c <std+0x54>
 8014420:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014428:	f000 b930 	b.w	801468c <__retarget_lock_init_recursive>
 801442c:	bd10      	pop	{r4, pc}
 801442e:	bf00      	nop
 8014430:	08015ea9 	.word	0x08015ea9
 8014434:	08015ecb 	.word	0x08015ecb
 8014438:	08015f03 	.word	0x08015f03
 801443c:	08015f27 	.word	0x08015f27
 8014440:	2400d6e4 	.word	0x2400d6e4

08014444 <stdio_exit_handler>:
 8014444:	4a02      	ldr	r2, [pc, #8]	@ (8014450 <stdio_exit_handler+0xc>)
 8014446:	4903      	ldr	r1, [pc, #12]	@ (8014454 <stdio_exit_handler+0x10>)
 8014448:	4803      	ldr	r0, [pc, #12]	@ (8014458 <stdio_exit_handler+0x14>)
 801444a:	f000 b87b 	b.w	8014544 <_fwalk_sglue>
 801444e:	bf00      	nop
 8014450:	24000014 	.word	0x24000014
 8014454:	08015765 	.word	0x08015765
 8014458:	24000024 	.word	0x24000024

0801445c <cleanup_stdio>:
 801445c:	6841      	ldr	r1, [r0, #4]
 801445e:	4b0c      	ldr	r3, [pc, #48]	@ (8014490 <cleanup_stdio+0x34>)
 8014460:	4299      	cmp	r1, r3
 8014462:	b510      	push	{r4, lr}
 8014464:	4604      	mov	r4, r0
 8014466:	d001      	beq.n	801446c <cleanup_stdio+0x10>
 8014468:	f001 f97c 	bl	8015764 <_fflush_r>
 801446c:	68a1      	ldr	r1, [r4, #8]
 801446e:	4b09      	ldr	r3, [pc, #36]	@ (8014494 <cleanup_stdio+0x38>)
 8014470:	4299      	cmp	r1, r3
 8014472:	d002      	beq.n	801447a <cleanup_stdio+0x1e>
 8014474:	4620      	mov	r0, r4
 8014476:	f001 f975 	bl	8015764 <_fflush_r>
 801447a:	68e1      	ldr	r1, [r4, #12]
 801447c:	4b06      	ldr	r3, [pc, #24]	@ (8014498 <cleanup_stdio+0x3c>)
 801447e:	4299      	cmp	r1, r3
 8014480:	d004      	beq.n	801448c <cleanup_stdio+0x30>
 8014482:	4620      	mov	r0, r4
 8014484:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014488:	f001 b96c 	b.w	8015764 <_fflush_r>
 801448c:	bd10      	pop	{r4, pc}
 801448e:	bf00      	nop
 8014490:	2400d6e4 	.word	0x2400d6e4
 8014494:	2400d74c 	.word	0x2400d74c
 8014498:	2400d7b4 	.word	0x2400d7b4

0801449c <global_stdio_init.part.0>:
 801449c:	b510      	push	{r4, lr}
 801449e:	4b0b      	ldr	r3, [pc, #44]	@ (80144cc <global_stdio_init.part.0+0x30>)
 80144a0:	4c0b      	ldr	r4, [pc, #44]	@ (80144d0 <global_stdio_init.part.0+0x34>)
 80144a2:	4a0c      	ldr	r2, [pc, #48]	@ (80144d4 <global_stdio_init.part.0+0x38>)
 80144a4:	601a      	str	r2, [r3, #0]
 80144a6:	4620      	mov	r0, r4
 80144a8:	2200      	movs	r2, #0
 80144aa:	2104      	movs	r1, #4
 80144ac:	f7ff ff94 	bl	80143d8 <std>
 80144b0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80144b4:	2201      	movs	r2, #1
 80144b6:	2109      	movs	r1, #9
 80144b8:	f7ff ff8e 	bl	80143d8 <std>
 80144bc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80144c0:	2202      	movs	r2, #2
 80144c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80144c6:	2112      	movs	r1, #18
 80144c8:	f7ff bf86 	b.w	80143d8 <std>
 80144cc:	2400d81c 	.word	0x2400d81c
 80144d0:	2400d6e4 	.word	0x2400d6e4
 80144d4:	08014445 	.word	0x08014445

080144d8 <__sfp_lock_acquire>:
 80144d8:	4801      	ldr	r0, [pc, #4]	@ (80144e0 <__sfp_lock_acquire+0x8>)
 80144da:	f000 b8d8 	b.w	801468e <__retarget_lock_acquire_recursive>
 80144de:	bf00      	nop
 80144e0:	2400d821 	.word	0x2400d821

080144e4 <__sfp_lock_release>:
 80144e4:	4801      	ldr	r0, [pc, #4]	@ (80144ec <__sfp_lock_release+0x8>)
 80144e6:	f000 b8d3 	b.w	8014690 <__retarget_lock_release_recursive>
 80144ea:	bf00      	nop
 80144ec:	2400d821 	.word	0x2400d821

080144f0 <__sinit>:
 80144f0:	b510      	push	{r4, lr}
 80144f2:	4604      	mov	r4, r0
 80144f4:	f7ff fff0 	bl	80144d8 <__sfp_lock_acquire>
 80144f8:	6a23      	ldr	r3, [r4, #32]
 80144fa:	b11b      	cbz	r3, 8014504 <__sinit+0x14>
 80144fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014500:	f7ff bff0 	b.w	80144e4 <__sfp_lock_release>
 8014504:	4b04      	ldr	r3, [pc, #16]	@ (8014518 <__sinit+0x28>)
 8014506:	6223      	str	r3, [r4, #32]
 8014508:	4b04      	ldr	r3, [pc, #16]	@ (801451c <__sinit+0x2c>)
 801450a:	681b      	ldr	r3, [r3, #0]
 801450c:	2b00      	cmp	r3, #0
 801450e:	d1f5      	bne.n	80144fc <__sinit+0xc>
 8014510:	f7ff ffc4 	bl	801449c <global_stdio_init.part.0>
 8014514:	e7f2      	b.n	80144fc <__sinit+0xc>
 8014516:	bf00      	nop
 8014518:	0801445d 	.word	0x0801445d
 801451c:	2400d81c 	.word	0x2400d81c

08014520 <fiprintf>:
 8014520:	b40e      	push	{r1, r2, r3}
 8014522:	b503      	push	{r0, r1, lr}
 8014524:	4601      	mov	r1, r0
 8014526:	ab03      	add	r3, sp, #12
 8014528:	4805      	ldr	r0, [pc, #20]	@ (8014540 <fiprintf+0x20>)
 801452a:	f853 2b04 	ldr.w	r2, [r3], #4
 801452e:	6800      	ldr	r0, [r0, #0]
 8014530:	9301      	str	r3, [sp, #4]
 8014532:	f000 ff7b 	bl	801542c <_vfiprintf_r>
 8014536:	b002      	add	sp, #8
 8014538:	f85d eb04 	ldr.w	lr, [sp], #4
 801453c:	b003      	add	sp, #12
 801453e:	4770      	bx	lr
 8014540:	24000020 	.word	0x24000020

08014544 <_fwalk_sglue>:
 8014544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014548:	4607      	mov	r7, r0
 801454a:	4688      	mov	r8, r1
 801454c:	4614      	mov	r4, r2
 801454e:	2600      	movs	r6, #0
 8014550:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014554:	f1b9 0901 	subs.w	r9, r9, #1
 8014558:	d505      	bpl.n	8014566 <_fwalk_sglue+0x22>
 801455a:	6824      	ldr	r4, [r4, #0]
 801455c:	2c00      	cmp	r4, #0
 801455e:	d1f7      	bne.n	8014550 <_fwalk_sglue+0xc>
 8014560:	4630      	mov	r0, r6
 8014562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014566:	89ab      	ldrh	r3, [r5, #12]
 8014568:	2b01      	cmp	r3, #1
 801456a:	d907      	bls.n	801457c <_fwalk_sglue+0x38>
 801456c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014570:	3301      	adds	r3, #1
 8014572:	d003      	beq.n	801457c <_fwalk_sglue+0x38>
 8014574:	4629      	mov	r1, r5
 8014576:	4638      	mov	r0, r7
 8014578:	47c0      	blx	r8
 801457a:	4306      	orrs	r6, r0
 801457c:	3568      	adds	r5, #104	@ 0x68
 801457e:	e7e9      	b.n	8014554 <_fwalk_sglue+0x10>

08014580 <memset>:
 8014580:	4402      	add	r2, r0
 8014582:	4603      	mov	r3, r0
 8014584:	4293      	cmp	r3, r2
 8014586:	d100      	bne.n	801458a <memset+0xa>
 8014588:	4770      	bx	lr
 801458a:	f803 1b01 	strb.w	r1, [r3], #1
 801458e:	e7f9      	b.n	8014584 <memset+0x4>

08014590 <_raise_r>:
 8014590:	291f      	cmp	r1, #31
 8014592:	b538      	push	{r3, r4, r5, lr}
 8014594:	4605      	mov	r5, r0
 8014596:	460c      	mov	r4, r1
 8014598:	d904      	bls.n	80145a4 <_raise_r+0x14>
 801459a:	2316      	movs	r3, #22
 801459c:	6003      	str	r3, [r0, #0]
 801459e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80145a2:	bd38      	pop	{r3, r4, r5, pc}
 80145a4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80145a6:	b112      	cbz	r2, 80145ae <_raise_r+0x1e>
 80145a8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80145ac:	b94b      	cbnz	r3, 80145c2 <_raise_r+0x32>
 80145ae:	4628      	mov	r0, r5
 80145b0:	f000 f830 	bl	8014614 <_getpid_r>
 80145b4:	4622      	mov	r2, r4
 80145b6:	4601      	mov	r1, r0
 80145b8:	4628      	mov	r0, r5
 80145ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80145be:	f000 b817 	b.w	80145f0 <_kill_r>
 80145c2:	2b01      	cmp	r3, #1
 80145c4:	d00a      	beq.n	80145dc <_raise_r+0x4c>
 80145c6:	1c59      	adds	r1, r3, #1
 80145c8:	d103      	bne.n	80145d2 <_raise_r+0x42>
 80145ca:	2316      	movs	r3, #22
 80145cc:	6003      	str	r3, [r0, #0]
 80145ce:	2001      	movs	r0, #1
 80145d0:	e7e7      	b.n	80145a2 <_raise_r+0x12>
 80145d2:	2100      	movs	r1, #0
 80145d4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80145d8:	4620      	mov	r0, r4
 80145da:	4798      	blx	r3
 80145dc:	2000      	movs	r0, #0
 80145de:	e7e0      	b.n	80145a2 <_raise_r+0x12>

080145e0 <raise>:
 80145e0:	4b02      	ldr	r3, [pc, #8]	@ (80145ec <raise+0xc>)
 80145e2:	4601      	mov	r1, r0
 80145e4:	6818      	ldr	r0, [r3, #0]
 80145e6:	f7ff bfd3 	b.w	8014590 <_raise_r>
 80145ea:	bf00      	nop
 80145ec:	24000020 	.word	0x24000020

080145f0 <_kill_r>:
 80145f0:	b538      	push	{r3, r4, r5, lr}
 80145f2:	4d07      	ldr	r5, [pc, #28]	@ (8014610 <_kill_r+0x20>)
 80145f4:	2300      	movs	r3, #0
 80145f6:	4604      	mov	r4, r0
 80145f8:	4608      	mov	r0, r1
 80145fa:	4611      	mov	r1, r2
 80145fc:	602b      	str	r3, [r5, #0]
 80145fe:	f7f0 f8f3 	bl	80047e8 <_kill>
 8014602:	1c43      	adds	r3, r0, #1
 8014604:	d102      	bne.n	801460c <_kill_r+0x1c>
 8014606:	682b      	ldr	r3, [r5, #0]
 8014608:	b103      	cbz	r3, 801460c <_kill_r+0x1c>
 801460a:	6023      	str	r3, [r4, #0]
 801460c:	bd38      	pop	{r3, r4, r5, pc}
 801460e:	bf00      	nop
 8014610:	2400d824 	.word	0x2400d824

08014614 <_getpid_r>:
 8014614:	f7f0 b8e0 	b.w	80047d8 <_getpid>

08014618 <_sbrk_r>:
 8014618:	b538      	push	{r3, r4, r5, lr}
 801461a:	4d06      	ldr	r5, [pc, #24]	@ (8014634 <_sbrk_r+0x1c>)
 801461c:	2300      	movs	r3, #0
 801461e:	4604      	mov	r4, r0
 8014620:	4608      	mov	r0, r1
 8014622:	602b      	str	r3, [r5, #0]
 8014624:	f7f0 f968 	bl	80048f8 <_sbrk>
 8014628:	1c43      	adds	r3, r0, #1
 801462a:	d102      	bne.n	8014632 <_sbrk_r+0x1a>
 801462c:	682b      	ldr	r3, [r5, #0]
 801462e:	b103      	cbz	r3, 8014632 <_sbrk_r+0x1a>
 8014630:	6023      	str	r3, [r4, #0]
 8014632:	bd38      	pop	{r3, r4, r5, pc}
 8014634:	2400d824 	.word	0x2400d824

08014638 <__errno>:
 8014638:	4b01      	ldr	r3, [pc, #4]	@ (8014640 <__errno+0x8>)
 801463a:	6818      	ldr	r0, [r3, #0]
 801463c:	4770      	bx	lr
 801463e:	bf00      	nop
 8014640:	24000020 	.word	0x24000020

08014644 <__libc_init_array>:
 8014644:	b570      	push	{r4, r5, r6, lr}
 8014646:	4d0d      	ldr	r5, [pc, #52]	@ (801467c <__libc_init_array+0x38>)
 8014648:	4c0d      	ldr	r4, [pc, #52]	@ (8014680 <__libc_init_array+0x3c>)
 801464a:	1b64      	subs	r4, r4, r5
 801464c:	10a4      	asrs	r4, r4, #2
 801464e:	2600      	movs	r6, #0
 8014650:	42a6      	cmp	r6, r4
 8014652:	d109      	bne.n	8014668 <__libc_init_array+0x24>
 8014654:	4d0b      	ldr	r5, [pc, #44]	@ (8014684 <__libc_init_array+0x40>)
 8014656:	4c0c      	ldr	r4, [pc, #48]	@ (8014688 <__libc_init_array+0x44>)
 8014658:	f001 fdfc 	bl	8016254 <_init>
 801465c:	1b64      	subs	r4, r4, r5
 801465e:	10a4      	asrs	r4, r4, #2
 8014660:	2600      	movs	r6, #0
 8014662:	42a6      	cmp	r6, r4
 8014664:	d105      	bne.n	8014672 <__libc_init_array+0x2e>
 8014666:	bd70      	pop	{r4, r5, r6, pc}
 8014668:	f855 3b04 	ldr.w	r3, [r5], #4
 801466c:	4798      	blx	r3
 801466e:	3601      	adds	r6, #1
 8014670:	e7ee      	b.n	8014650 <__libc_init_array+0xc>
 8014672:	f855 3b04 	ldr.w	r3, [r5], #4
 8014676:	4798      	blx	r3
 8014678:	3601      	adds	r6, #1
 801467a:	e7f2      	b.n	8014662 <__libc_init_array+0x1e>
 801467c:	0801670c 	.word	0x0801670c
 8014680:	0801670c 	.word	0x0801670c
 8014684:	0801670c 	.word	0x0801670c
 8014688:	08016718 	.word	0x08016718

0801468c <__retarget_lock_init_recursive>:
 801468c:	4770      	bx	lr

0801468e <__retarget_lock_acquire_recursive>:
 801468e:	4770      	bx	lr

08014690 <__retarget_lock_release_recursive>:
 8014690:	4770      	bx	lr
	...

08014694 <_localeconv_r>:
 8014694:	4800      	ldr	r0, [pc, #0]	@ (8014698 <_localeconv_r+0x4>)
 8014696:	4770      	bx	lr
 8014698:	24000160 	.word	0x24000160

0801469c <_reclaim_reent>:
 801469c:	4b2d      	ldr	r3, [pc, #180]	@ (8014754 <_reclaim_reent+0xb8>)
 801469e:	681b      	ldr	r3, [r3, #0]
 80146a0:	4283      	cmp	r3, r0
 80146a2:	b570      	push	{r4, r5, r6, lr}
 80146a4:	4604      	mov	r4, r0
 80146a6:	d053      	beq.n	8014750 <_reclaim_reent+0xb4>
 80146a8:	69c3      	ldr	r3, [r0, #28]
 80146aa:	b31b      	cbz	r3, 80146f4 <_reclaim_reent+0x58>
 80146ac:	68db      	ldr	r3, [r3, #12]
 80146ae:	b163      	cbz	r3, 80146ca <_reclaim_reent+0x2e>
 80146b0:	2500      	movs	r5, #0
 80146b2:	69e3      	ldr	r3, [r4, #28]
 80146b4:	68db      	ldr	r3, [r3, #12]
 80146b6:	5959      	ldr	r1, [r3, r5]
 80146b8:	b9b1      	cbnz	r1, 80146e8 <_reclaim_reent+0x4c>
 80146ba:	3504      	adds	r5, #4
 80146bc:	2d80      	cmp	r5, #128	@ 0x80
 80146be:	d1f8      	bne.n	80146b2 <_reclaim_reent+0x16>
 80146c0:	69e3      	ldr	r3, [r4, #28]
 80146c2:	4620      	mov	r0, r4
 80146c4:	68d9      	ldr	r1, [r3, #12]
 80146c6:	f000 fe3d 	bl	8015344 <_free_r>
 80146ca:	69e3      	ldr	r3, [r4, #28]
 80146cc:	6819      	ldr	r1, [r3, #0]
 80146ce:	b111      	cbz	r1, 80146d6 <_reclaim_reent+0x3a>
 80146d0:	4620      	mov	r0, r4
 80146d2:	f000 fe37 	bl	8015344 <_free_r>
 80146d6:	69e3      	ldr	r3, [r4, #28]
 80146d8:	689d      	ldr	r5, [r3, #8]
 80146da:	b15d      	cbz	r5, 80146f4 <_reclaim_reent+0x58>
 80146dc:	4629      	mov	r1, r5
 80146de:	4620      	mov	r0, r4
 80146e0:	682d      	ldr	r5, [r5, #0]
 80146e2:	f000 fe2f 	bl	8015344 <_free_r>
 80146e6:	e7f8      	b.n	80146da <_reclaim_reent+0x3e>
 80146e8:	680e      	ldr	r6, [r1, #0]
 80146ea:	4620      	mov	r0, r4
 80146ec:	f000 fe2a 	bl	8015344 <_free_r>
 80146f0:	4631      	mov	r1, r6
 80146f2:	e7e1      	b.n	80146b8 <_reclaim_reent+0x1c>
 80146f4:	6961      	ldr	r1, [r4, #20]
 80146f6:	b111      	cbz	r1, 80146fe <_reclaim_reent+0x62>
 80146f8:	4620      	mov	r0, r4
 80146fa:	f000 fe23 	bl	8015344 <_free_r>
 80146fe:	69e1      	ldr	r1, [r4, #28]
 8014700:	b111      	cbz	r1, 8014708 <_reclaim_reent+0x6c>
 8014702:	4620      	mov	r0, r4
 8014704:	f000 fe1e 	bl	8015344 <_free_r>
 8014708:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801470a:	b111      	cbz	r1, 8014712 <_reclaim_reent+0x76>
 801470c:	4620      	mov	r0, r4
 801470e:	f000 fe19 	bl	8015344 <_free_r>
 8014712:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014714:	b111      	cbz	r1, 801471c <_reclaim_reent+0x80>
 8014716:	4620      	mov	r0, r4
 8014718:	f000 fe14 	bl	8015344 <_free_r>
 801471c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801471e:	b111      	cbz	r1, 8014726 <_reclaim_reent+0x8a>
 8014720:	4620      	mov	r0, r4
 8014722:	f000 fe0f 	bl	8015344 <_free_r>
 8014726:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8014728:	b111      	cbz	r1, 8014730 <_reclaim_reent+0x94>
 801472a:	4620      	mov	r0, r4
 801472c:	f000 fe0a 	bl	8015344 <_free_r>
 8014730:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8014732:	b111      	cbz	r1, 801473a <_reclaim_reent+0x9e>
 8014734:	4620      	mov	r0, r4
 8014736:	f000 fe05 	bl	8015344 <_free_r>
 801473a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801473c:	b111      	cbz	r1, 8014744 <_reclaim_reent+0xa8>
 801473e:	4620      	mov	r0, r4
 8014740:	f000 fe00 	bl	8015344 <_free_r>
 8014744:	6a23      	ldr	r3, [r4, #32]
 8014746:	b11b      	cbz	r3, 8014750 <_reclaim_reent+0xb4>
 8014748:	4620      	mov	r0, r4
 801474a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801474e:	4718      	bx	r3
 8014750:	bd70      	pop	{r4, r5, r6, pc}
 8014752:	bf00      	nop
 8014754:	24000020 	.word	0x24000020

08014758 <memcpy>:
 8014758:	440a      	add	r2, r1
 801475a:	4291      	cmp	r1, r2
 801475c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8014760:	d100      	bne.n	8014764 <memcpy+0xc>
 8014762:	4770      	bx	lr
 8014764:	b510      	push	{r4, lr}
 8014766:	f811 4b01 	ldrb.w	r4, [r1], #1
 801476a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801476e:	4291      	cmp	r1, r2
 8014770:	d1f9      	bne.n	8014766 <memcpy+0xe>
 8014772:	bd10      	pop	{r4, pc}

08014774 <quorem>:
 8014774:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014778:	6903      	ldr	r3, [r0, #16]
 801477a:	690c      	ldr	r4, [r1, #16]
 801477c:	42a3      	cmp	r3, r4
 801477e:	4607      	mov	r7, r0
 8014780:	db7e      	blt.n	8014880 <quorem+0x10c>
 8014782:	3c01      	subs	r4, #1
 8014784:	f101 0814 	add.w	r8, r1, #20
 8014788:	00a3      	lsls	r3, r4, #2
 801478a:	f100 0514 	add.w	r5, r0, #20
 801478e:	9300      	str	r3, [sp, #0]
 8014790:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014794:	9301      	str	r3, [sp, #4]
 8014796:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801479a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801479e:	3301      	adds	r3, #1
 80147a0:	429a      	cmp	r2, r3
 80147a2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80147a6:	fbb2 f6f3 	udiv	r6, r2, r3
 80147aa:	d32e      	bcc.n	801480a <quorem+0x96>
 80147ac:	f04f 0a00 	mov.w	sl, #0
 80147b0:	46c4      	mov	ip, r8
 80147b2:	46ae      	mov	lr, r5
 80147b4:	46d3      	mov	fp, sl
 80147b6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80147ba:	b298      	uxth	r0, r3
 80147bc:	fb06 a000 	mla	r0, r6, r0, sl
 80147c0:	0c02      	lsrs	r2, r0, #16
 80147c2:	0c1b      	lsrs	r3, r3, #16
 80147c4:	fb06 2303 	mla	r3, r6, r3, r2
 80147c8:	f8de 2000 	ldr.w	r2, [lr]
 80147cc:	b280      	uxth	r0, r0
 80147ce:	b292      	uxth	r2, r2
 80147d0:	1a12      	subs	r2, r2, r0
 80147d2:	445a      	add	r2, fp
 80147d4:	f8de 0000 	ldr.w	r0, [lr]
 80147d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80147dc:	b29b      	uxth	r3, r3
 80147de:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80147e2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80147e6:	b292      	uxth	r2, r2
 80147e8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80147ec:	45e1      	cmp	r9, ip
 80147ee:	f84e 2b04 	str.w	r2, [lr], #4
 80147f2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80147f6:	d2de      	bcs.n	80147b6 <quorem+0x42>
 80147f8:	9b00      	ldr	r3, [sp, #0]
 80147fa:	58eb      	ldr	r3, [r5, r3]
 80147fc:	b92b      	cbnz	r3, 801480a <quorem+0x96>
 80147fe:	9b01      	ldr	r3, [sp, #4]
 8014800:	3b04      	subs	r3, #4
 8014802:	429d      	cmp	r5, r3
 8014804:	461a      	mov	r2, r3
 8014806:	d32f      	bcc.n	8014868 <quorem+0xf4>
 8014808:	613c      	str	r4, [r7, #16]
 801480a:	4638      	mov	r0, r7
 801480c:	f001 fa44 	bl	8015c98 <__mcmp>
 8014810:	2800      	cmp	r0, #0
 8014812:	db25      	blt.n	8014860 <quorem+0xec>
 8014814:	4629      	mov	r1, r5
 8014816:	2000      	movs	r0, #0
 8014818:	f858 2b04 	ldr.w	r2, [r8], #4
 801481c:	f8d1 c000 	ldr.w	ip, [r1]
 8014820:	fa1f fe82 	uxth.w	lr, r2
 8014824:	fa1f f38c 	uxth.w	r3, ip
 8014828:	eba3 030e 	sub.w	r3, r3, lr
 801482c:	4403      	add	r3, r0
 801482e:	0c12      	lsrs	r2, r2, #16
 8014830:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014834:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8014838:	b29b      	uxth	r3, r3
 801483a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801483e:	45c1      	cmp	r9, r8
 8014840:	f841 3b04 	str.w	r3, [r1], #4
 8014844:	ea4f 4022 	mov.w	r0, r2, asr #16
 8014848:	d2e6      	bcs.n	8014818 <quorem+0xa4>
 801484a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801484e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014852:	b922      	cbnz	r2, 801485e <quorem+0xea>
 8014854:	3b04      	subs	r3, #4
 8014856:	429d      	cmp	r5, r3
 8014858:	461a      	mov	r2, r3
 801485a:	d30b      	bcc.n	8014874 <quorem+0x100>
 801485c:	613c      	str	r4, [r7, #16]
 801485e:	3601      	adds	r6, #1
 8014860:	4630      	mov	r0, r6
 8014862:	b003      	add	sp, #12
 8014864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014868:	6812      	ldr	r2, [r2, #0]
 801486a:	3b04      	subs	r3, #4
 801486c:	2a00      	cmp	r2, #0
 801486e:	d1cb      	bne.n	8014808 <quorem+0x94>
 8014870:	3c01      	subs	r4, #1
 8014872:	e7c6      	b.n	8014802 <quorem+0x8e>
 8014874:	6812      	ldr	r2, [r2, #0]
 8014876:	3b04      	subs	r3, #4
 8014878:	2a00      	cmp	r2, #0
 801487a:	d1ef      	bne.n	801485c <quorem+0xe8>
 801487c:	3c01      	subs	r4, #1
 801487e:	e7ea      	b.n	8014856 <quorem+0xe2>
 8014880:	2000      	movs	r0, #0
 8014882:	e7ee      	b.n	8014862 <quorem+0xee>
 8014884:	0000      	movs	r0, r0
	...

08014888 <_dtoa_r>:
 8014888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801488c:	ed2d 8b02 	vpush	{d8}
 8014890:	69c7      	ldr	r7, [r0, #28]
 8014892:	b091      	sub	sp, #68	@ 0x44
 8014894:	ed8d 0b02 	vstr	d0, [sp, #8]
 8014898:	ec55 4b10 	vmov	r4, r5, d0
 801489c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801489e:	9107      	str	r1, [sp, #28]
 80148a0:	4681      	mov	r9, r0
 80148a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80148a4:	930d      	str	r3, [sp, #52]	@ 0x34
 80148a6:	b97f      	cbnz	r7, 80148c8 <_dtoa_r+0x40>
 80148a8:	2010      	movs	r0, #16
 80148aa:	f7ff fb4b 	bl	8013f44 <malloc>
 80148ae:	4602      	mov	r2, r0
 80148b0:	f8c9 001c 	str.w	r0, [r9, #28]
 80148b4:	b920      	cbnz	r0, 80148c0 <_dtoa_r+0x38>
 80148b6:	4ba0      	ldr	r3, [pc, #640]	@ (8014b38 <_dtoa_r+0x2b0>)
 80148b8:	21ef      	movs	r1, #239	@ 0xef
 80148ba:	48a0      	ldr	r0, [pc, #640]	@ (8014b3c <_dtoa_r+0x2b4>)
 80148bc:	f7ff f87c 	bl	80139b8 <__assert_func>
 80148c0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80148c4:	6007      	str	r7, [r0, #0]
 80148c6:	60c7      	str	r7, [r0, #12]
 80148c8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80148cc:	6819      	ldr	r1, [r3, #0]
 80148ce:	b159      	cbz	r1, 80148e8 <_dtoa_r+0x60>
 80148d0:	685a      	ldr	r2, [r3, #4]
 80148d2:	604a      	str	r2, [r1, #4]
 80148d4:	2301      	movs	r3, #1
 80148d6:	4093      	lsls	r3, r2
 80148d8:	608b      	str	r3, [r1, #8]
 80148da:	4648      	mov	r0, r9
 80148dc:	f000 ffaa 	bl	8015834 <_Bfree>
 80148e0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80148e4:	2200      	movs	r2, #0
 80148e6:	601a      	str	r2, [r3, #0]
 80148e8:	1e2b      	subs	r3, r5, #0
 80148ea:	bfbb      	ittet	lt
 80148ec:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80148f0:	9303      	strlt	r3, [sp, #12]
 80148f2:	2300      	movge	r3, #0
 80148f4:	2201      	movlt	r2, #1
 80148f6:	bfac      	ite	ge
 80148f8:	6033      	strge	r3, [r6, #0]
 80148fa:	6032      	strlt	r2, [r6, #0]
 80148fc:	4b90      	ldr	r3, [pc, #576]	@ (8014b40 <_dtoa_r+0x2b8>)
 80148fe:	9e03      	ldr	r6, [sp, #12]
 8014900:	43b3      	bics	r3, r6
 8014902:	d110      	bne.n	8014926 <_dtoa_r+0x9e>
 8014904:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014906:	f242 730f 	movw	r3, #9999	@ 0x270f
 801490a:	6013      	str	r3, [r2, #0]
 801490c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8014910:	4323      	orrs	r3, r4
 8014912:	f000 84e6 	beq.w	80152e2 <_dtoa_r+0xa5a>
 8014916:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014918:	4f8a      	ldr	r7, [pc, #552]	@ (8014b44 <_dtoa_r+0x2bc>)
 801491a:	2b00      	cmp	r3, #0
 801491c:	f000 84e8 	beq.w	80152f0 <_dtoa_r+0xa68>
 8014920:	1cfb      	adds	r3, r7, #3
 8014922:	f000 bce3 	b.w	80152ec <_dtoa_r+0xa64>
 8014926:	ed9d 8b02 	vldr	d8, [sp, #8]
 801492a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801492e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014932:	d10a      	bne.n	801494a <_dtoa_r+0xc2>
 8014934:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014936:	2301      	movs	r3, #1
 8014938:	6013      	str	r3, [r2, #0]
 801493a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801493c:	b113      	cbz	r3, 8014944 <_dtoa_r+0xbc>
 801493e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8014940:	4b81      	ldr	r3, [pc, #516]	@ (8014b48 <_dtoa_r+0x2c0>)
 8014942:	6013      	str	r3, [r2, #0]
 8014944:	4f81      	ldr	r7, [pc, #516]	@ (8014b4c <_dtoa_r+0x2c4>)
 8014946:	f000 bcd3 	b.w	80152f0 <_dtoa_r+0xa68>
 801494a:	aa0e      	add	r2, sp, #56	@ 0x38
 801494c:	a90f      	add	r1, sp, #60	@ 0x3c
 801494e:	4648      	mov	r0, r9
 8014950:	eeb0 0b48 	vmov.f64	d0, d8
 8014954:	f001 fa50 	bl	8015df8 <__d2b>
 8014958:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801495c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801495e:	9001      	str	r0, [sp, #4]
 8014960:	2b00      	cmp	r3, #0
 8014962:	d045      	beq.n	80149f0 <_dtoa_r+0x168>
 8014964:	eeb0 7b48 	vmov.f64	d7, d8
 8014968:	ee18 1a90 	vmov	r1, s17
 801496c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8014970:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8014974:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8014978:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801497c:	2500      	movs	r5, #0
 801497e:	ee07 1a90 	vmov	s15, r1
 8014982:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8014986:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8014b20 <_dtoa_r+0x298>
 801498a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801498e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8014b28 <_dtoa_r+0x2a0>
 8014992:	eea7 6b05 	vfma.f64	d6, d7, d5
 8014996:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8014b30 <_dtoa_r+0x2a8>
 801499a:	ee07 3a90 	vmov	s15, r3
 801499e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80149a2:	eeb0 7b46 	vmov.f64	d7, d6
 80149a6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80149aa:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80149ae:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80149b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149b6:	ee16 8a90 	vmov	r8, s13
 80149ba:	d508      	bpl.n	80149ce <_dtoa_r+0x146>
 80149bc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80149c0:	eeb4 6b47 	vcmp.f64	d6, d7
 80149c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149c8:	bf18      	it	ne
 80149ca:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 80149ce:	f1b8 0f16 	cmp.w	r8, #22
 80149d2:	d82b      	bhi.n	8014a2c <_dtoa_r+0x1a4>
 80149d4:	495e      	ldr	r1, [pc, #376]	@ (8014b50 <_dtoa_r+0x2c8>)
 80149d6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80149da:	ed91 7b00 	vldr	d7, [r1]
 80149de:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80149e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149e6:	d501      	bpl.n	80149ec <_dtoa_r+0x164>
 80149e8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80149ec:	2100      	movs	r1, #0
 80149ee:	e01e      	b.n	8014a2e <_dtoa_r+0x1a6>
 80149f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80149f2:	4413      	add	r3, r2
 80149f4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80149f8:	2920      	cmp	r1, #32
 80149fa:	bfc1      	itttt	gt
 80149fc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8014a00:	408e      	lslgt	r6, r1
 8014a02:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8014a06:	fa24 f101 	lsrgt.w	r1, r4, r1
 8014a0a:	bfd6      	itet	le
 8014a0c:	f1c1 0120 	rsble	r1, r1, #32
 8014a10:	4331      	orrgt	r1, r6
 8014a12:	fa04 f101 	lslle.w	r1, r4, r1
 8014a16:	ee07 1a90 	vmov	s15, r1
 8014a1a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8014a1e:	3b01      	subs	r3, #1
 8014a20:	ee17 1a90 	vmov	r1, s15
 8014a24:	2501      	movs	r5, #1
 8014a26:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8014a2a:	e7a8      	b.n	801497e <_dtoa_r+0xf6>
 8014a2c:	2101      	movs	r1, #1
 8014a2e:	1ad2      	subs	r2, r2, r3
 8014a30:	1e53      	subs	r3, r2, #1
 8014a32:	9306      	str	r3, [sp, #24]
 8014a34:	bf45      	ittet	mi
 8014a36:	f1c2 0301 	rsbmi	r3, r2, #1
 8014a3a:	9304      	strmi	r3, [sp, #16]
 8014a3c:	2300      	movpl	r3, #0
 8014a3e:	2300      	movmi	r3, #0
 8014a40:	bf4c      	ite	mi
 8014a42:	9306      	strmi	r3, [sp, #24]
 8014a44:	9304      	strpl	r3, [sp, #16]
 8014a46:	f1b8 0f00 	cmp.w	r8, #0
 8014a4a:	910c      	str	r1, [sp, #48]	@ 0x30
 8014a4c:	db18      	blt.n	8014a80 <_dtoa_r+0x1f8>
 8014a4e:	9b06      	ldr	r3, [sp, #24]
 8014a50:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8014a54:	4443      	add	r3, r8
 8014a56:	9306      	str	r3, [sp, #24]
 8014a58:	2300      	movs	r3, #0
 8014a5a:	9a07      	ldr	r2, [sp, #28]
 8014a5c:	2a09      	cmp	r2, #9
 8014a5e:	d845      	bhi.n	8014aec <_dtoa_r+0x264>
 8014a60:	2a05      	cmp	r2, #5
 8014a62:	bfc4      	itt	gt
 8014a64:	3a04      	subgt	r2, #4
 8014a66:	9207      	strgt	r2, [sp, #28]
 8014a68:	9a07      	ldr	r2, [sp, #28]
 8014a6a:	f1a2 0202 	sub.w	r2, r2, #2
 8014a6e:	bfcc      	ite	gt
 8014a70:	2400      	movgt	r4, #0
 8014a72:	2401      	movle	r4, #1
 8014a74:	2a03      	cmp	r2, #3
 8014a76:	d844      	bhi.n	8014b02 <_dtoa_r+0x27a>
 8014a78:	e8df f002 	tbb	[pc, r2]
 8014a7c:	0b173634 	.word	0x0b173634
 8014a80:	9b04      	ldr	r3, [sp, #16]
 8014a82:	2200      	movs	r2, #0
 8014a84:	eba3 0308 	sub.w	r3, r3, r8
 8014a88:	9304      	str	r3, [sp, #16]
 8014a8a:	920a      	str	r2, [sp, #40]	@ 0x28
 8014a8c:	f1c8 0300 	rsb	r3, r8, #0
 8014a90:	e7e3      	b.n	8014a5a <_dtoa_r+0x1d2>
 8014a92:	2201      	movs	r2, #1
 8014a94:	9208      	str	r2, [sp, #32]
 8014a96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014a98:	eb08 0b02 	add.w	fp, r8, r2
 8014a9c:	f10b 0a01 	add.w	sl, fp, #1
 8014aa0:	4652      	mov	r2, sl
 8014aa2:	2a01      	cmp	r2, #1
 8014aa4:	bfb8      	it	lt
 8014aa6:	2201      	movlt	r2, #1
 8014aa8:	e006      	b.n	8014ab8 <_dtoa_r+0x230>
 8014aaa:	2201      	movs	r2, #1
 8014aac:	9208      	str	r2, [sp, #32]
 8014aae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014ab0:	2a00      	cmp	r2, #0
 8014ab2:	dd29      	ble.n	8014b08 <_dtoa_r+0x280>
 8014ab4:	4693      	mov	fp, r2
 8014ab6:	4692      	mov	sl, r2
 8014ab8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8014abc:	2100      	movs	r1, #0
 8014abe:	2004      	movs	r0, #4
 8014ac0:	f100 0614 	add.w	r6, r0, #20
 8014ac4:	4296      	cmp	r6, r2
 8014ac6:	d926      	bls.n	8014b16 <_dtoa_r+0x28e>
 8014ac8:	6079      	str	r1, [r7, #4]
 8014aca:	4648      	mov	r0, r9
 8014acc:	9305      	str	r3, [sp, #20]
 8014ace:	f000 fe71 	bl	80157b4 <_Balloc>
 8014ad2:	9b05      	ldr	r3, [sp, #20]
 8014ad4:	4607      	mov	r7, r0
 8014ad6:	2800      	cmp	r0, #0
 8014ad8:	d13e      	bne.n	8014b58 <_dtoa_r+0x2d0>
 8014ada:	4b1e      	ldr	r3, [pc, #120]	@ (8014b54 <_dtoa_r+0x2cc>)
 8014adc:	4602      	mov	r2, r0
 8014ade:	f240 11af 	movw	r1, #431	@ 0x1af
 8014ae2:	e6ea      	b.n	80148ba <_dtoa_r+0x32>
 8014ae4:	2200      	movs	r2, #0
 8014ae6:	e7e1      	b.n	8014aac <_dtoa_r+0x224>
 8014ae8:	2200      	movs	r2, #0
 8014aea:	e7d3      	b.n	8014a94 <_dtoa_r+0x20c>
 8014aec:	2401      	movs	r4, #1
 8014aee:	2200      	movs	r2, #0
 8014af0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8014af4:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8014af8:	2100      	movs	r1, #0
 8014afa:	46da      	mov	sl, fp
 8014afc:	2212      	movs	r2, #18
 8014afe:	9109      	str	r1, [sp, #36]	@ 0x24
 8014b00:	e7da      	b.n	8014ab8 <_dtoa_r+0x230>
 8014b02:	2201      	movs	r2, #1
 8014b04:	9208      	str	r2, [sp, #32]
 8014b06:	e7f5      	b.n	8014af4 <_dtoa_r+0x26c>
 8014b08:	f04f 0b01 	mov.w	fp, #1
 8014b0c:	46da      	mov	sl, fp
 8014b0e:	465a      	mov	r2, fp
 8014b10:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8014b14:	e7d0      	b.n	8014ab8 <_dtoa_r+0x230>
 8014b16:	3101      	adds	r1, #1
 8014b18:	0040      	lsls	r0, r0, #1
 8014b1a:	e7d1      	b.n	8014ac0 <_dtoa_r+0x238>
 8014b1c:	f3af 8000 	nop.w
 8014b20:	636f4361 	.word	0x636f4361
 8014b24:	3fd287a7 	.word	0x3fd287a7
 8014b28:	8b60c8b3 	.word	0x8b60c8b3
 8014b2c:	3fc68a28 	.word	0x3fc68a28
 8014b30:	509f79fb 	.word	0x509f79fb
 8014b34:	3fd34413 	.word	0x3fd34413
 8014b38:	08016409 	.word	0x08016409
 8014b3c:	08016420 	.word	0x08016420
 8014b40:	7ff00000 	.word	0x7ff00000
 8014b44:	08016405 	.word	0x08016405
 8014b48:	080163d9 	.word	0x080163d9
 8014b4c:	080163d8 	.word	0x080163d8
 8014b50:	08016538 	.word	0x08016538
 8014b54:	08016478 	.word	0x08016478
 8014b58:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8014b5c:	f1ba 0f0e 	cmp.w	sl, #14
 8014b60:	6010      	str	r0, [r2, #0]
 8014b62:	d86e      	bhi.n	8014c42 <_dtoa_r+0x3ba>
 8014b64:	2c00      	cmp	r4, #0
 8014b66:	d06c      	beq.n	8014c42 <_dtoa_r+0x3ba>
 8014b68:	f1b8 0f00 	cmp.w	r8, #0
 8014b6c:	f340 80b4 	ble.w	8014cd8 <_dtoa_r+0x450>
 8014b70:	4ac8      	ldr	r2, [pc, #800]	@ (8014e94 <_dtoa_r+0x60c>)
 8014b72:	f008 010f 	and.w	r1, r8, #15
 8014b76:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8014b7a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8014b7e:	ed92 7b00 	vldr	d7, [r2]
 8014b82:	ea4f 1128 	mov.w	r1, r8, asr #4
 8014b86:	f000 809b 	beq.w	8014cc0 <_dtoa_r+0x438>
 8014b8a:	4ac3      	ldr	r2, [pc, #780]	@ (8014e98 <_dtoa_r+0x610>)
 8014b8c:	ed92 6b08 	vldr	d6, [r2, #32]
 8014b90:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8014b94:	ed8d 6b02 	vstr	d6, [sp, #8]
 8014b98:	f001 010f 	and.w	r1, r1, #15
 8014b9c:	2203      	movs	r2, #3
 8014b9e:	48be      	ldr	r0, [pc, #760]	@ (8014e98 <_dtoa_r+0x610>)
 8014ba0:	2900      	cmp	r1, #0
 8014ba2:	f040 808f 	bne.w	8014cc4 <_dtoa_r+0x43c>
 8014ba6:	ed9d 6b02 	vldr	d6, [sp, #8]
 8014baa:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8014bae:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014bb2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8014bb4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014bb8:	2900      	cmp	r1, #0
 8014bba:	f000 80b3 	beq.w	8014d24 <_dtoa_r+0x49c>
 8014bbe:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8014bc2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8014bc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bca:	f140 80ab 	bpl.w	8014d24 <_dtoa_r+0x49c>
 8014bce:	f1ba 0f00 	cmp.w	sl, #0
 8014bd2:	f000 80a7 	beq.w	8014d24 <_dtoa_r+0x49c>
 8014bd6:	f1bb 0f00 	cmp.w	fp, #0
 8014bda:	dd30      	ble.n	8014c3e <_dtoa_r+0x3b6>
 8014bdc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8014be0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014be4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014be8:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8014bec:	9105      	str	r1, [sp, #20]
 8014bee:	3201      	adds	r2, #1
 8014bf0:	465c      	mov	r4, fp
 8014bf2:	ed9d 6b02 	vldr	d6, [sp, #8]
 8014bf6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8014bfa:	ee07 2a90 	vmov	s15, r2
 8014bfe:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8014c02:	eea7 5b06 	vfma.f64	d5, d7, d6
 8014c06:	ee15 2a90 	vmov	r2, s11
 8014c0a:	ec51 0b15 	vmov	r0, r1, d5
 8014c0e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8014c12:	2c00      	cmp	r4, #0
 8014c14:	f040 808a 	bne.w	8014d2c <_dtoa_r+0x4a4>
 8014c18:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8014c1c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8014c20:	ec41 0b17 	vmov	d7, r0, r1
 8014c24:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014c28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c2c:	f300 826a 	bgt.w	8015104 <_dtoa_r+0x87c>
 8014c30:	eeb1 7b47 	vneg.f64	d7, d7
 8014c34:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c3c:	d423      	bmi.n	8014c86 <_dtoa_r+0x3fe>
 8014c3e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8014c42:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8014c44:	2a00      	cmp	r2, #0
 8014c46:	f2c0 8129 	blt.w	8014e9c <_dtoa_r+0x614>
 8014c4a:	f1b8 0f0e 	cmp.w	r8, #14
 8014c4e:	f300 8125 	bgt.w	8014e9c <_dtoa_r+0x614>
 8014c52:	4b90      	ldr	r3, [pc, #576]	@ (8014e94 <_dtoa_r+0x60c>)
 8014c54:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8014c58:	ed93 6b00 	vldr	d6, [r3]
 8014c5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c5e:	2b00      	cmp	r3, #0
 8014c60:	f280 80c8 	bge.w	8014df4 <_dtoa_r+0x56c>
 8014c64:	f1ba 0f00 	cmp.w	sl, #0
 8014c68:	f300 80c4 	bgt.w	8014df4 <_dtoa_r+0x56c>
 8014c6c:	d10b      	bne.n	8014c86 <_dtoa_r+0x3fe>
 8014c6e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8014c72:	ee26 6b07 	vmul.f64	d6, d6, d7
 8014c76:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014c7a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014c7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c82:	f2c0 823c 	blt.w	80150fe <_dtoa_r+0x876>
 8014c86:	2400      	movs	r4, #0
 8014c88:	4625      	mov	r5, r4
 8014c8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014c8c:	43db      	mvns	r3, r3
 8014c8e:	9305      	str	r3, [sp, #20]
 8014c90:	463e      	mov	r6, r7
 8014c92:	f04f 0800 	mov.w	r8, #0
 8014c96:	4621      	mov	r1, r4
 8014c98:	4648      	mov	r0, r9
 8014c9a:	f000 fdcb 	bl	8015834 <_Bfree>
 8014c9e:	2d00      	cmp	r5, #0
 8014ca0:	f000 80a2 	beq.w	8014de8 <_dtoa_r+0x560>
 8014ca4:	f1b8 0f00 	cmp.w	r8, #0
 8014ca8:	d005      	beq.n	8014cb6 <_dtoa_r+0x42e>
 8014caa:	45a8      	cmp	r8, r5
 8014cac:	d003      	beq.n	8014cb6 <_dtoa_r+0x42e>
 8014cae:	4641      	mov	r1, r8
 8014cb0:	4648      	mov	r0, r9
 8014cb2:	f000 fdbf 	bl	8015834 <_Bfree>
 8014cb6:	4629      	mov	r1, r5
 8014cb8:	4648      	mov	r0, r9
 8014cba:	f000 fdbb 	bl	8015834 <_Bfree>
 8014cbe:	e093      	b.n	8014de8 <_dtoa_r+0x560>
 8014cc0:	2202      	movs	r2, #2
 8014cc2:	e76c      	b.n	8014b9e <_dtoa_r+0x316>
 8014cc4:	07cc      	lsls	r4, r1, #31
 8014cc6:	d504      	bpl.n	8014cd2 <_dtoa_r+0x44a>
 8014cc8:	ed90 6b00 	vldr	d6, [r0]
 8014ccc:	3201      	adds	r2, #1
 8014cce:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014cd2:	1049      	asrs	r1, r1, #1
 8014cd4:	3008      	adds	r0, #8
 8014cd6:	e763      	b.n	8014ba0 <_dtoa_r+0x318>
 8014cd8:	d022      	beq.n	8014d20 <_dtoa_r+0x498>
 8014cda:	f1c8 0100 	rsb	r1, r8, #0
 8014cde:	4a6d      	ldr	r2, [pc, #436]	@ (8014e94 <_dtoa_r+0x60c>)
 8014ce0:	f001 000f 	and.w	r0, r1, #15
 8014ce4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8014ce8:	ed92 7b00 	vldr	d7, [r2]
 8014cec:	ee28 7b07 	vmul.f64	d7, d8, d7
 8014cf0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014cf4:	4868      	ldr	r0, [pc, #416]	@ (8014e98 <_dtoa_r+0x610>)
 8014cf6:	1109      	asrs	r1, r1, #4
 8014cf8:	2400      	movs	r4, #0
 8014cfa:	2202      	movs	r2, #2
 8014cfc:	b929      	cbnz	r1, 8014d0a <_dtoa_r+0x482>
 8014cfe:	2c00      	cmp	r4, #0
 8014d00:	f43f af57 	beq.w	8014bb2 <_dtoa_r+0x32a>
 8014d04:	ed8d 7b02 	vstr	d7, [sp, #8]
 8014d08:	e753      	b.n	8014bb2 <_dtoa_r+0x32a>
 8014d0a:	07ce      	lsls	r6, r1, #31
 8014d0c:	d505      	bpl.n	8014d1a <_dtoa_r+0x492>
 8014d0e:	ed90 6b00 	vldr	d6, [r0]
 8014d12:	3201      	adds	r2, #1
 8014d14:	2401      	movs	r4, #1
 8014d16:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014d1a:	1049      	asrs	r1, r1, #1
 8014d1c:	3008      	adds	r0, #8
 8014d1e:	e7ed      	b.n	8014cfc <_dtoa_r+0x474>
 8014d20:	2202      	movs	r2, #2
 8014d22:	e746      	b.n	8014bb2 <_dtoa_r+0x32a>
 8014d24:	f8cd 8014 	str.w	r8, [sp, #20]
 8014d28:	4654      	mov	r4, sl
 8014d2a:	e762      	b.n	8014bf2 <_dtoa_r+0x36a>
 8014d2c:	4a59      	ldr	r2, [pc, #356]	@ (8014e94 <_dtoa_r+0x60c>)
 8014d2e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8014d32:	ed12 4b02 	vldr	d4, [r2, #-8]
 8014d36:	9a08      	ldr	r2, [sp, #32]
 8014d38:	ec41 0b17 	vmov	d7, r0, r1
 8014d3c:	443c      	add	r4, r7
 8014d3e:	b34a      	cbz	r2, 8014d94 <_dtoa_r+0x50c>
 8014d40:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8014d44:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8014d48:	463e      	mov	r6, r7
 8014d4a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8014d4e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8014d52:	ee35 7b47 	vsub.f64	d7, d5, d7
 8014d56:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8014d5a:	ee14 2a90 	vmov	r2, s9
 8014d5e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8014d62:	3230      	adds	r2, #48	@ 0x30
 8014d64:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014d68:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8014d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d70:	f806 2b01 	strb.w	r2, [r6], #1
 8014d74:	d438      	bmi.n	8014de8 <_dtoa_r+0x560>
 8014d76:	ee32 5b46 	vsub.f64	d5, d2, d6
 8014d7a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8014d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d82:	d46e      	bmi.n	8014e62 <_dtoa_r+0x5da>
 8014d84:	42a6      	cmp	r6, r4
 8014d86:	f43f af5a 	beq.w	8014c3e <_dtoa_r+0x3b6>
 8014d8a:	ee27 7b03 	vmul.f64	d7, d7, d3
 8014d8e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8014d92:	e7e0      	b.n	8014d56 <_dtoa_r+0x4ce>
 8014d94:	4621      	mov	r1, r4
 8014d96:	463e      	mov	r6, r7
 8014d98:	ee27 7b04 	vmul.f64	d7, d7, d4
 8014d9c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8014da0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8014da4:	ee14 2a90 	vmov	r2, s9
 8014da8:	3230      	adds	r2, #48	@ 0x30
 8014daa:	f806 2b01 	strb.w	r2, [r6], #1
 8014dae:	42a6      	cmp	r6, r4
 8014db0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8014db4:	ee36 6b45 	vsub.f64	d6, d6, d5
 8014db8:	d119      	bne.n	8014dee <_dtoa_r+0x566>
 8014dba:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8014dbe:	ee37 4b05 	vadd.f64	d4, d7, d5
 8014dc2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8014dc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014dca:	dc4a      	bgt.n	8014e62 <_dtoa_r+0x5da>
 8014dcc:	ee35 5b47 	vsub.f64	d5, d5, d7
 8014dd0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8014dd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014dd8:	f57f af31 	bpl.w	8014c3e <_dtoa_r+0x3b6>
 8014ddc:	460e      	mov	r6, r1
 8014dde:	3901      	subs	r1, #1
 8014de0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014de4:	2b30      	cmp	r3, #48	@ 0x30
 8014de6:	d0f9      	beq.n	8014ddc <_dtoa_r+0x554>
 8014de8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8014dec:	e027      	b.n	8014e3e <_dtoa_r+0x5b6>
 8014dee:	ee26 6b03 	vmul.f64	d6, d6, d3
 8014df2:	e7d5      	b.n	8014da0 <_dtoa_r+0x518>
 8014df4:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014df8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8014dfc:	463e      	mov	r6, r7
 8014dfe:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8014e02:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8014e06:	ee15 3a10 	vmov	r3, s10
 8014e0a:	3330      	adds	r3, #48	@ 0x30
 8014e0c:	f806 3b01 	strb.w	r3, [r6], #1
 8014e10:	1bf3      	subs	r3, r6, r7
 8014e12:	459a      	cmp	sl, r3
 8014e14:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8014e18:	eea3 7b46 	vfms.f64	d7, d3, d6
 8014e1c:	d132      	bne.n	8014e84 <_dtoa_r+0x5fc>
 8014e1e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8014e22:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8014e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e2a:	dc18      	bgt.n	8014e5e <_dtoa_r+0x5d6>
 8014e2c:	eeb4 7b46 	vcmp.f64	d7, d6
 8014e30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e34:	d103      	bne.n	8014e3e <_dtoa_r+0x5b6>
 8014e36:	ee15 3a10 	vmov	r3, s10
 8014e3a:	07db      	lsls	r3, r3, #31
 8014e3c:	d40f      	bmi.n	8014e5e <_dtoa_r+0x5d6>
 8014e3e:	9901      	ldr	r1, [sp, #4]
 8014e40:	4648      	mov	r0, r9
 8014e42:	f000 fcf7 	bl	8015834 <_Bfree>
 8014e46:	2300      	movs	r3, #0
 8014e48:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014e4a:	7033      	strb	r3, [r6, #0]
 8014e4c:	f108 0301 	add.w	r3, r8, #1
 8014e50:	6013      	str	r3, [r2, #0]
 8014e52:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8014e54:	2b00      	cmp	r3, #0
 8014e56:	f000 824b 	beq.w	80152f0 <_dtoa_r+0xa68>
 8014e5a:	601e      	str	r6, [r3, #0]
 8014e5c:	e248      	b.n	80152f0 <_dtoa_r+0xa68>
 8014e5e:	f8cd 8014 	str.w	r8, [sp, #20]
 8014e62:	4633      	mov	r3, r6
 8014e64:	461e      	mov	r6, r3
 8014e66:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014e6a:	2a39      	cmp	r2, #57	@ 0x39
 8014e6c:	d106      	bne.n	8014e7c <_dtoa_r+0x5f4>
 8014e6e:	429f      	cmp	r7, r3
 8014e70:	d1f8      	bne.n	8014e64 <_dtoa_r+0x5dc>
 8014e72:	9a05      	ldr	r2, [sp, #20]
 8014e74:	3201      	adds	r2, #1
 8014e76:	9205      	str	r2, [sp, #20]
 8014e78:	2230      	movs	r2, #48	@ 0x30
 8014e7a:	703a      	strb	r2, [r7, #0]
 8014e7c:	781a      	ldrb	r2, [r3, #0]
 8014e7e:	3201      	adds	r2, #1
 8014e80:	701a      	strb	r2, [r3, #0]
 8014e82:	e7b1      	b.n	8014de8 <_dtoa_r+0x560>
 8014e84:	ee27 7b04 	vmul.f64	d7, d7, d4
 8014e88:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8014e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e90:	d1b5      	bne.n	8014dfe <_dtoa_r+0x576>
 8014e92:	e7d4      	b.n	8014e3e <_dtoa_r+0x5b6>
 8014e94:	08016538 	.word	0x08016538
 8014e98:	08016510 	.word	0x08016510
 8014e9c:	9908      	ldr	r1, [sp, #32]
 8014e9e:	2900      	cmp	r1, #0
 8014ea0:	f000 80e9 	beq.w	8015076 <_dtoa_r+0x7ee>
 8014ea4:	9907      	ldr	r1, [sp, #28]
 8014ea6:	2901      	cmp	r1, #1
 8014ea8:	f300 80cb 	bgt.w	8015042 <_dtoa_r+0x7ba>
 8014eac:	2d00      	cmp	r5, #0
 8014eae:	f000 80c4 	beq.w	801503a <_dtoa_r+0x7b2>
 8014eb2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8014eb6:	9e04      	ldr	r6, [sp, #16]
 8014eb8:	461c      	mov	r4, r3
 8014eba:	9305      	str	r3, [sp, #20]
 8014ebc:	9b04      	ldr	r3, [sp, #16]
 8014ebe:	4413      	add	r3, r2
 8014ec0:	9304      	str	r3, [sp, #16]
 8014ec2:	9b06      	ldr	r3, [sp, #24]
 8014ec4:	2101      	movs	r1, #1
 8014ec6:	4413      	add	r3, r2
 8014ec8:	4648      	mov	r0, r9
 8014eca:	9306      	str	r3, [sp, #24]
 8014ecc:	f000 fd66 	bl	801599c <__i2b>
 8014ed0:	9b05      	ldr	r3, [sp, #20]
 8014ed2:	4605      	mov	r5, r0
 8014ed4:	b166      	cbz	r6, 8014ef0 <_dtoa_r+0x668>
 8014ed6:	9a06      	ldr	r2, [sp, #24]
 8014ed8:	2a00      	cmp	r2, #0
 8014eda:	dd09      	ble.n	8014ef0 <_dtoa_r+0x668>
 8014edc:	42b2      	cmp	r2, r6
 8014ede:	9904      	ldr	r1, [sp, #16]
 8014ee0:	bfa8      	it	ge
 8014ee2:	4632      	movge	r2, r6
 8014ee4:	1a89      	subs	r1, r1, r2
 8014ee6:	9104      	str	r1, [sp, #16]
 8014ee8:	9906      	ldr	r1, [sp, #24]
 8014eea:	1ab6      	subs	r6, r6, r2
 8014eec:	1a8a      	subs	r2, r1, r2
 8014eee:	9206      	str	r2, [sp, #24]
 8014ef0:	b30b      	cbz	r3, 8014f36 <_dtoa_r+0x6ae>
 8014ef2:	9a08      	ldr	r2, [sp, #32]
 8014ef4:	2a00      	cmp	r2, #0
 8014ef6:	f000 80c5 	beq.w	8015084 <_dtoa_r+0x7fc>
 8014efa:	2c00      	cmp	r4, #0
 8014efc:	f000 80bf 	beq.w	801507e <_dtoa_r+0x7f6>
 8014f00:	4629      	mov	r1, r5
 8014f02:	4622      	mov	r2, r4
 8014f04:	4648      	mov	r0, r9
 8014f06:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014f08:	f000 fe00 	bl	8015b0c <__pow5mult>
 8014f0c:	9a01      	ldr	r2, [sp, #4]
 8014f0e:	4601      	mov	r1, r0
 8014f10:	4605      	mov	r5, r0
 8014f12:	4648      	mov	r0, r9
 8014f14:	f000 fd58 	bl	80159c8 <__multiply>
 8014f18:	9901      	ldr	r1, [sp, #4]
 8014f1a:	9005      	str	r0, [sp, #20]
 8014f1c:	4648      	mov	r0, r9
 8014f1e:	f000 fc89 	bl	8015834 <_Bfree>
 8014f22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014f24:	1b1b      	subs	r3, r3, r4
 8014f26:	f000 80b0 	beq.w	801508a <_dtoa_r+0x802>
 8014f2a:	9905      	ldr	r1, [sp, #20]
 8014f2c:	461a      	mov	r2, r3
 8014f2e:	4648      	mov	r0, r9
 8014f30:	f000 fdec 	bl	8015b0c <__pow5mult>
 8014f34:	9001      	str	r0, [sp, #4]
 8014f36:	2101      	movs	r1, #1
 8014f38:	4648      	mov	r0, r9
 8014f3a:	f000 fd2f 	bl	801599c <__i2b>
 8014f3e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014f40:	4604      	mov	r4, r0
 8014f42:	2b00      	cmp	r3, #0
 8014f44:	f000 81da 	beq.w	80152fc <_dtoa_r+0xa74>
 8014f48:	461a      	mov	r2, r3
 8014f4a:	4601      	mov	r1, r0
 8014f4c:	4648      	mov	r0, r9
 8014f4e:	f000 fddd 	bl	8015b0c <__pow5mult>
 8014f52:	9b07      	ldr	r3, [sp, #28]
 8014f54:	2b01      	cmp	r3, #1
 8014f56:	4604      	mov	r4, r0
 8014f58:	f300 80a0 	bgt.w	801509c <_dtoa_r+0x814>
 8014f5c:	9b02      	ldr	r3, [sp, #8]
 8014f5e:	2b00      	cmp	r3, #0
 8014f60:	f040 8096 	bne.w	8015090 <_dtoa_r+0x808>
 8014f64:	9b03      	ldr	r3, [sp, #12]
 8014f66:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8014f6a:	2a00      	cmp	r2, #0
 8014f6c:	f040 8092 	bne.w	8015094 <_dtoa_r+0x80c>
 8014f70:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8014f74:	0d12      	lsrs	r2, r2, #20
 8014f76:	0512      	lsls	r2, r2, #20
 8014f78:	2a00      	cmp	r2, #0
 8014f7a:	f000 808d 	beq.w	8015098 <_dtoa_r+0x810>
 8014f7e:	9b04      	ldr	r3, [sp, #16]
 8014f80:	3301      	adds	r3, #1
 8014f82:	9304      	str	r3, [sp, #16]
 8014f84:	9b06      	ldr	r3, [sp, #24]
 8014f86:	3301      	adds	r3, #1
 8014f88:	9306      	str	r3, [sp, #24]
 8014f8a:	2301      	movs	r3, #1
 8014f8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014f8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014f90:	2b00      	cmp	r3, #0
 8014f92:	f000 81b9 	beq.w	8015308 <_dtoa_r+0xa80>
 8014f96:	6922      	ldr	r2, [r4, #16]
 8014f98:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8014f9c:	6910      	ldr	r0, [r2, #16]
 8014f9e:	f000 fcb1 	bl	8015904 <__hi0bits>
 8014fa2:	f1c0 0020 	rsb	r0, r0, #32
 8014fa6:	9b06      	ldr	r3, [sp, #24]
 8014fa8:	4418      	add	r0, r3
 8014faa:	f010 001f 	ands.w	r0, r0, #31
 8014fae:	f000 8081 	beq.w	80150b4 <_dtoa_r+0x82c>
 8014fb2:	f1c0 0220 	rsb	r2, r0, #32
 8014fb6:	2a04      	cmp	r2, #4
 8014fb8:	dd73      	ble.n	80150a2 <_dtoa_r+0x81a>
 8014fba:	9b04      	ldr	r3, [sp, #16]
 8014fbc:	f1c0 001c 	rsb	r0, r0, #28
 8014fc0:	4403      	add	r3, r0
 8014fc2:	9304      	str	r3, [sp, #16]
 8014fc4:	9b06      	ldr	r3, [sp, #24]
 8014fc6:	4406      	add	r6, r0
 8014fc8:	4403      	add	r3, r0
 8014fca:	9306      	str	r3, [sp, #24]
 8014fcc:	9b04      	ldr	r3, [sp, #16]
 8014fce:	2b00      	cmp	r3, #0
 8014fd0:	dd05      	ble.n	8014fde <_dtoa_r+0x756>
 8014fd2:	9901      	ldr	r1, [sp, #4]
 8014fd4:	461a      	mov	r2, r3
 8014fd6:	4648      	mov	r0, r9
 8014fd8:	f000 fdf2 	bl	8015bc0 <__lshift>
 8014fdc:	9001      	str	r0, [sp, #4]
 8014fde:	9b06      	ldr	r3, [sp, #24]
 8014fe0:	2b00      	cmp	r3, #0
 8014fe2:	dd05      	ble.n	8014ff0 <_dtoa_r+0x768>
 8014fe4:	4621      	mov	r1, r4
 8014fe6:	461a      	mov	r2, r3
 8014fe8:	4648      	mov	r0, r9
 8014fea:	f000 fde9 	bl	8015bc0 <__lshift>
 8014fee:	4604      	mov	r4, r0
 8014ff0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014ff2:	2b00      	cmp	r3, #0
 8014ff4:	d060      	beq.n	80150b8 <_dtoa_r+0x830>
 8014ff6:	9801      	ldr	r0, [sp, #4]
 8014ff8:	4621      	mov	r1, r4
 8014ffa:	f000 fe4d 	bl	8015c98 <__mcmp>
 8014ffe:	2800      	cmp	r0, #0
 8015000:	da5a      	bge.n	80150b8 <_dtoa_r+0x830>
 8015002:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8015006:	9305      	str	r3, [sp, #20]
 8015008:	9901      	ldr	r1, [sp, #4]
 801500a:	2300      	movs	r3, #0
 801500c:	220a      	movs	r2, #10
 801500e:	4648      	mov	r0, r9
 8015010:	f000 fc32 	bl	8015878 <__multadd>
 8015014:	9b08      	ldr	r3, [sp, #32]
 8015016:	9001      	str	r0, [sp, #4]
 8015018:	2b00      	cmp	r3, #0
 801501a:	f000 8177 	beq.w	801530c <_dtoa_r+0xa84>
 801501e:	4629      	mov	r1, r5
 8015020:	2300      	movs	r3, #0
 8015022:	220a      	movs	r2, #10
 8015024:	4648      	mov	r0, r9
 8015026:	f000 fc27 	bl	8015878 <__multadd>
 801502a:	f1bb 0f00 	cmp.w	fp, #0
 801502e:	4605      	mov	r5, r0
 8015030:	dc6e      	bgt.n	8015110 <_dtoa_r+0x888>
 8015032:	9b07      	ldr	r3, [sp, #28]
 8015034:	2b02      	cmp	r3, #2
 8015036:	dc48      	bgt.n	80150ca <_dtoa_r+0x842>
 8015038:	e06a      	b.n	8015110 <_dtoa_r+0x888>
 801503a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801503c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8015040:	e739      	b.n	8014eb6 <_dtoa_r+0x62e>
 8015042:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 8015046:	42a3      	cmp	r3, r4
 8015048:	db07      	blt.n	801505a <_dtoa_r+0x7d2>
 801504a:	f1ba 0f00 	cmp.w	sl, #0
 801504e:	eba3 0404 	sub.w	r4, r3, r4
 8015052:	db0b      	blt.n	801506c <_dtoa_r+0x7e4>
 8015054:	9e04      	ldr	r6, [sp, #16]
 8015056:	4652      	mov	r2, sl
 8015058:	e72f      	b.n	8014eba <_dtoa_r+0x632>
 801505a:	1ae2      	subs	r2, r4, r3
 801505c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801505e:	9e04      	ldr	r6, [sp, #16]
 8015060:	4413      	add	r3, r2
 8015062:	930a      	str	r3, [sp, #40]	@ 0x28
 8015064:	4652      	mov	r2, sl
 8015066:	4623      	mov	r3, r4
 8015068:	2400      	movs	r4, #0
 801506a:	e726      	b.n	8014eba <_dtoa_r+0x632>
 801506c:	9a04      	ldr	r2, [sp, #16]
 801506e:	eba2 060a 	sub.w	r6, r2, sl
 8015072:	2200      	movs	r2, #0
 8015074:	e721      	b.n	8014eba <_dtoa_r+0x632>
 8015076:	9e04      	ldr	r6, [sp, #16]
 8015078:	9d08      	ldr	r5, [sp, #32]
 801507a:	461c      	mov	r4, r3
 801507c:	e72a      	b.n	8014ed4 <_dtoa_r+0x64c>
 801507e:	9a01      	ldr	r2, [sp, #4]
 8015080:	9205      	str	r2, [sp, #20]
 8015082:	e752      	b.n	8014f2a <_dtoa_r+0x6a2>
 8015084:	9901      	ldr	r1, [sp, #4]
 8015086:	461a      	mov	r2, r3
 8015088:	e751      	b.n	8014f2e <_dtoa_r+0x6a6>
 801508a:	9b05      	ldr	r3, [sp, #20]
 801508c:	9301      	str	r3, [sp, #4]
 801508e:	e752      	b.n	8014f36 <_dtoa_r+0x6ae>
 8015090:	2300      	movs	r3, #0
 8015092:	e77b      	b.n	8014f8c <_dtoa_r+0x704>
 8015094:	9b02      	ldr	r3, [sp, #8]
 8015096:	e779      	b.n	8014f8c <_dtoa_r+0x704>
 8015098:	920b      	str	r2, [sp, #44]	@ 0x2c
 801509a:	e778      	b.n	8014f8e <_dtoa_r+0x706>
 801509c:	2300      	movs	r3, #0
 801509e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80150a0:	e779      	b.n	8014f96 <_dtoa_r+0x70e>
 80150a2:	d093      	beq.n	8014fcc <_dtoa_r+0x744>
 80150a4:	9b04      	ldr	r3, [sp, #16]
 80150a6:	321c      	adds	r2, #28
 80150a8:	4413      	add	r3, r2
 80150aa:	9304      	str	r3, [sp, #16]
 80150ac:	9b06      	ldr	r3, [sp, #24]
 80150ae:	4416      	add	r6, r2
 80150b0:	4413      	add	r3, r2
 80150b2:	e78a      	b.n	8014fca <_dtoa_r+0x742>
 80150b4:	4602      	mov	r2, r0
 80150b6:	e7f5      	b.n	80150a4 <_dtoa_r+0x81c>
 80150b8:	f1ba 0f00 	cmp.w	sl, #0
 80150bc:	f8cd 8014 	str.w	r8, [sp, #20]
 80150c0:	46d3      	mov	fp, sl
 80150c2:	dc21      	bgt.n	8015108 <_dtoa_r+0x880>
 80150c4:	9b07      	ldr	r3, [sp, #28]
 80150c6:	2b02      	cmp	r3, #2
 80150c8:	dd1e      	ble.n	8015108 <_dtoa_r+0x880>
 80150ca:	f1bb 0f00 	cmp.w	fp, #0
 80150ce:	f47f addc 	bne.w	8014c8a <_dtoa_r+0x402>
 80150d2:	4621      	mov	r1, r4
 80150d4:	465b      	mov	r3, fp
 80150d6:	2205      	movs	r2, #5
 80150d8:	4648      	mov	r0, r9
 80150da:	f000 fbcd 	bl	8015878 <__multadd>
 80150de:	4601      	mov	r1, r0
 80150e0:	4604      	mov	r4, r0
 80150e2:	9801      	ldr	r0, [sp, #4]
 80150e4:	f000 fdd8 	bl	8015c98 <__mcmp>
 80150e8:	2800      	cmp	r0, #0
 80150ea:	f77f adce 	ble.w	8014c8a <_dtoa_r+0x402>
 80150ee:	463e      	mov	r6, r7
 80150f0:	2331      	movs	r3, #49	@ 0x31
 80150f2:	f806 3b01 	strb.w	r3, [r6], #1
 80150f6:	9b05      	ldr	r3, [sp, #20]
 80150f8:	3301      	adds	r3, #1
 80150fa:	9305      	str	r3, [sp, #20]
 80150fc:	e5c9      	b.n	8014c92 <_dtoa_r+0x40a>
 80150fe:	f8cd 8014 	str.w	r8, [sp, #20]
 8015102:	4654      	mov	r4, sl
 8015104:	4625      	mov	r5, r4
 8015106:	e7f2      	b.n	80150ee <_dtoa_r+0x866>
 8015108:	9b08      	ldr	r3, [sp, #32]
 801510a:	2b00      	cmp	r3, #0
 801510c:	f000 8102 	beq.w	8015314 <_dtoa_r+0xa8c>
 8015110:	2e00      	cmp	r6, #0
 8015112:	dd05      	ble.n	8015120 <_dtoa_r+0x898>
 8015114:	4629      	mov	r1, r5
 8015116:	4632      	mov	r2, r6
 8015118:	4648      	mov	r0, r9
 801511a:	f000 fd51 	bl	8015bc0 <__lshift>
 801511e:	4605      	mov	r5, r0
 8015120:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015122:	2b00      	cmp	r3, #0
 8015124:	d058      	beq.n	80151d8 <_dtoa_r+0x950>
 8015126:	6869      	ldr	r1, [r5, #4]
 8015128:	4648      	mov	r0, r9
 801512a:	f000 fb43 	bl	80157b4 <_Balloc>
 801512e:	4606      	mov	r6, r0
 8015130:	b928      	cbnz	r0, 801513e <_dtoa_r+0x8b6>
 8015132:	4b82      	ldr	r3, [pc, #520]	@ (801533c <_dtoa_r+0xab4>)
 8015134:	4602      	mov	r2, r0
 8015136:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801513a:	f7ff bbbe 	b.w	80148ba <_dtoa_r+0x32>
 801513e:	692a      	ldr	r2, [r5, #16]
 8015140:	3202      	adds	r2, #2
 8015142:	0092      	lsls	r2, r2, #2
 8015144:	f105 010c 	add.w	r1, r5, #12
 8015148:	300c      	adds	r0, #12
 801514a:	f7ff fb05 	bl	8014758 <memcpy>
 801514e:	2201      	movs	r2, #1
 8015150:	4631      	mov	r1, r6
 8015152:	4648      	mov	r0, r9
 8015154:	f000 fd34 	bl	8015bc0 <__lshift>
 8015158:	1c7b      	adds	r3, r7, #1
 801515a:	9304      	str	r3, [sp, #16]
 801515c:	eb07 030b 	add.w	r3, r7, fp
 8015160:	9309      	str	r3, [sp, #36]	@ 0x24
 8015162:	9b02      	ldr	r3, [sp, #8]
 8015164:	f003 0301 	and.w	r3, r3, #1
 8015168:	46a8      	mov	r8, r5
 801516a:	9308      	str	r3, [sp, #32]
 801516c:	4605      	mov	r5, r0
 801516e:	9b04      	ldr	r3, [sp, #16]
 8015170:	9801      	ldr	r0, [sp, #4]
 8015172:	4621      	mov	r1, r4
 8015174:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8015178:	f7ff fafc 	bl	8014774 <quorem>
 801517c:	4641      	mov	r1, r8
 801517e:	9002      	str	r0, [sp, #8]
 8015180:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8015184:	9801      	ldr	r0, [sp, #4]
 8015186:	f000 fd87 	bl	8015c98 <__mcmp>
 801518a:	462a      	mov	r2, r5
 801518c:	9006      	str	r0, [sp, #24]
 801518e:	4621      	mov	r1, r4
 8015190:	4648      	mov	r0, r9
 8015192:	f000 fd9d 	bl	8015cd0 <__mdiff>
 8015196:	68c2      	ldr	r2, [r0, #12]
 8015198:	4606      	mov	r6, r0
 801519a:	b9fa      	cbnz	r2, 80151dc <_dtoa_r+0x954>
 801519c:	4601      	mov	r1, r0
 801519e:	9801      	ldr	r0, [sp, #4]
 80151a0:	f000 fd7a 	bl	8015c98 <__mcmp>
 80151a4:	4602      	mov	r2, r0
 80151a6:	4631      	mov	r1, r6
 80151a8:	4648      	mov	r0, r9
 80151aa:	920a      	str	r2, [sp, #40]	@ 0x28
 80151ac:	f000 fb42 	bl	8015834 <_Bfree>
 80151b0:	9b07      	ldr	r3, [sp, #28]
 80151b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80151b4:	9e04      	ldr	r6, [sp, #16]
 80151b6:	ea42 0103 	orr.w	r1, r2, r3
 80151ba:	9b08      	ldr	r3, [sp, #32]
 80151bc:	4319      	orrs	r1, r3
 80151be:	d10f      	bne.n	80151e0 <_dtoa_r+0x958>
 80151c0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80151c4:	d028      	beq.n	8015218 <_dtoa_r+0x990>
 80151c6:	9b06      	ldr	r3, [sp, #24]
 80151c8:	2b00      	cmp	r3, #0
 80151ca:	dd02      	ble.n	80151d2 <_dtoa_r+0x94a>
 80151cc:	9b02      	ldr	r3, [sp, #8]
 80151ce:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80151d2:	f88b a000 	strb.w	sl, [fp]
 80151d6:	e55e      	b.n	8014c96 <_dtoa_r+0x40e>
 80151d8:	4628      	mov	r0, r5
 80151da:	e7bd      	b.n	8015158 <_dtoa_r+0x8d0>
 80151dc:	2201      	movs	r2, #1
 80151de:	e7e2      	b.n	80151a6 <_dtoa_r+0x91e>
 80151e0:	9b06      	ldr	r3, [sp, #24]
 80151e2:	2b00      	cmp	r3, #0
 80151e4:	db04      	blt.n	80151f0 <_dtoa_r+0x968>
 80151e6:	9907      	ldr	r1, [sp, #28]
 80151e8:	430b      	orrs	r3, r1
 80151ea:	9908      	ldr	r1, [sp, #32]
 80151ec:	430b      	orrs	r3, r1
 80151ee:	d120      	bne.n	8015232 <_dtoa_r+0x9aa>
 80151f0:	2a00      	cmp	r2, #0
 80151f2:	ddee      	ble.n	80151d2 <_dtoa_r+0x94a>
 80151f4:	9901      	ldr	r1, [sp, #4]
 80151f6:	2201      	movs	r2, #1
 80151f8:	4648      	mov	r0, r9
 80151fa:	f000 fce1 	bl	8015bc0 <__lshift>
 80151fe:	4621      	mov	r1, r4
 8015200:	9001      	str	r0, [sp, #4]
 8015202:	f000 fd49 	bl	8015c98 <__mcmp>
 8015206:	2800      	cmp	r0, #0
 8015208:	dc03      	bgt.n	8015212 <_dtoa_r+0x98a>
 801520a:	d1e2      	bne.n	80151d2 <_dtoa_r+0x94a>
 801520c:	f01a 0f01 	tst.w	sl, #1
 8015210:	d0df      	beq.n	80151d2 <_dtoa_r+0x94a>
 8015212:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8015216:	d1d9      	bne.n	80151cc <_dtoa_r+0x944>
 8015218:	2339      	movs	r3, #57	@ 0x39
 801521a:	f88b 3000 	strb.w	r3, [fp]
 801521e:	4633      	mov	r3, r6
 8015220:	461e      	mov	r6, r3
 8015222:	3b01      	subs	r3, #1
 8015224:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8015228:	2a39      	cmp	r2, #57	@ 0x39
 801522a:	d052      	beq.n	80152d2 <_dtoa_r+0xa4a>
 801522c:	3201      	adds	r2, #1
 801522e:	701a      	strb	r2, [r3, #0]
 8015230:	e531      	b.n	8014c96 <_dtoa_r+0x40e>
 8015232:	2a00      	cmp	r2, #0
 8015234:	dd07      	ble.n	8015246 <_dtoa_r+0x9be>
 8015236:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801523a:	d0ed      	beq.n	8015218 <_dtoa_r+0x990>
 801523c:	f10a 0301 	add.w	r3, sl, #1
 8015240:	f88b 3000 	strb.w	r3, [fp]
 8015244:	e527      	b.n	8014c96 <_dtoa_r+0x40e>
 8015246:	9b04      	ldr	r3, [sp, #16]
 8015248:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801524a:	f803 ac01 	strb.w	sl, [r3, #-1]
 801524e:	4293      	cmp	r3, r2
 8015250:	d029      	beq.n	80152a6 <_dtoa_r+0xa1e>
 8015252:	9901      	ldr	r1, [sp, #4]
 8015254:	2300      	movs	r3, #0
 8015256:	220a      	movs	r2, #10
 8015258:	4648      	mov	r0, r9
 801525a:	f000 fb0d 	bl	8015878 <__multadd>
 801525e:	45a8      	cmp	r8, r5
 8015260:	9001      	str	r0, [sp, #4]
 8015262:	f04f 0300 	mov.w	r3, #0
 8015266:	f04f 020a 	mov.w	r2, #10
 801526a:	4641      	mov	r1, r8
 801526c:	4648      	mov	r0, r9
 801526e:	d107      	bne.n	8015280 <_dtoa_r+0x9f8>
 8015270:	f000 fb02 	bl	8015878 <__multadd>
 8015274:	4680      	mov	r8, r0
 8015276:	4605      	mov	r5, r0
 8015278:	9b04      	ldr	r3, [sp, #16]
 801527a:	3301      	adds	r3, #1
 801527c:	9304      	str	r3, [sp, #16]
 801527e:	e776      	b.n	801516e <_dtoa_r+0x8e6>
 8015280:	f000 fafa 	bl	8015878 <__multadd>
 8015284:	4629      	mov	r1, r5
 8015286:	4680      	mov	r8, r0
 8015288:	2300      	movs	r3, #0
 801528a:	220a      	movs	r2, #10
 801528c:	4648      	mov	r0, r9
 801528e:	f000 faf3 	bl	8015878 <__multadd>
 8015292:	4605      	mov	r5, r0
 8015294:	e7f0      	b.n	8015278 <_dtoa_r+0x9f0>
 8015296:	f1bb 0f00 	cmp.w	fp, #0
 801529a:	bfcc      	ite	gt
 801529c:	465e      	movgt	r6, fp
 801529e:	2601      	movle	r6, #1
 80152a0:	443e      	add	r6, r7
 80152a2:	f04f 0800 	mov.w	r8, #0
 80152a6:	9901      	ldr	r1, [sp, #4]
 80152a8:	2201      	movs	r2, #1
 80152aa:	4648      	mov	r0, r9
 80152ac:	f000 fc88 	bl	8015bc0 <__lshift>
 80152b0:	4621      	mov	r1, r4
 80152b2:	9001      	str	r0, [sp, #4]
 80152b4:	f000 fcf0 	bl	8015c98 <__mcmp>
 80152b8:	2800      	cmp	r0, #0
 80152ba:	dcb0      	bgt.n	801521e <_dtoa_r+0x996>
 80152bc:	d102      	bne.n	80152c4 <_dtoa_r+0xa3c>
 80152be:	f01a 0f01 	tst.w	sl, #1
 80152c2:	d1ac      	bne.n	801521e <_dtoa_r+0x996>
 80152c4:	4633      	mov	r3, r6
 80152c6:	461e      	mov	r6, r3
 80152c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80152cc:	2a30      	cmp	r2, #48	@ 0x30
 80152ce:	d0fa      	beq.n	80152c6 <_dtoa_r+0xa3e>
 80152d0:	e4e1      	b.n	8014c96 <_dtoa_r+0x40e>
 80152d2:	429f      	cmp	r7, r3
 80152d4:	d1a4      	bne.n	8015220 <_dtoa_r+0x998>
 80152d6:	9b05      	ldr	r3, [sp, #20]
 80152d8:	3301      	adds	r3, #1
 80152da:	9305      	str	r3, [sp, #20]
 80152dc:	2331      	movs	r3, #49	@ 0x31
 80152de:	703b      	strb	r3, [r7, #0]
 80152e0:	e4d9      	b.n	8014c96 <_dtoa_r+0x40e>
 80152e2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80152e4:	4f16      	ldr	r7, [pc, #88]	@ (8015340 <_dtoa_r+0xab8>)
 80152e6:	b11b      	cbz	r3, 80152f0 <_dtoa_r+0xa68>
 80152e8:	f107 0308 	add.w	r3, r7, #8
 80152ec:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80152ee:	6013      	str	r3, [r2, #0]
 80152f0:	4638      	mov	r0, r7
 80152f2:	b011      	add	sp, #68	@ 0x44
 80152f4:	ecbd 8b02 	vpop	{d8}
 80152f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152fc:	9b07      	ldr	r3, [sp, #28]
 80152fe:	2b01      	cmp	r3, #1
 8015300:	f77f ae2c 	ble.w	8014f5c <_dtoa_r+0x6d4>
 8015304:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015306:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015308:	2001      	movs	r0, #1
 801530a:	e64c      	b.n	8014fa6 <_dtoa_r+0x71e>
 801530c:	f1bb 0f00 	cmp.w	fp, #0
 8015310:	f77f aed8 	ble.w	80150c4 <_dtoa_r+0x83c>
 8015314:	463e      	mov	r6, r7
 8015316:	9801      	ldr	r0, [sp, #4]
 8015318:	4621      	mov	r1, r4
 801531a:	f7ff fa2b 	bl	8014774 <quorem>
 801531e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8015322:	f806 ab01 	strb.w	sl, [r6], #1
 8015326:	1bf2      	subs	r2, r6, r7
 8015328:	4593      	cmp	fp, r2
 801532a:	ddb4      	ble.n	8015296 <_dtoa_r+0xa0e>
 801532c:	9901      	ldr	r1, [sp, #4]
 801532e:	2300      	movs	r3, #0
 8015330:	220a      	movs	r2, #10
 8015332:	4648      	mov	r0, r9
 8015334:	f000 faa0 	bl	8015878 <__multadd>
 8015338:	9001      	str	r0, [sp, #4]
 801533a:	e7ec      	b.n	8015316 <_dtoa_r+0xa8e>
 801533c:	08016478 	.word	0x08016478
 8015340:	080163fc 	.word	0x080163fc

08015344 <_free_r>:
 8015344:	b538      	push	{r3, r4, r5, lr}
 8015346:	4605      	mov	r5, r0
 8015348:	2900      	cmp	r1, #0
 801534a:	d041      	beq.n	80153d0 <_free_r+0x8c>
 801534c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015350:	1f0c      	subs	r4, r1, #4
 8015352:	2b00      	cmp	r3, #0
 8015354:	bfb8      	it	lt
 8015356:	18e4      	addlt	r4, r4, r3
 8015358:	f7ff f832 	bl	80143c0 <__malloc_lock>
 801535c:	4a1d      	ldr	r2, [pc, #116]	@ (80153d4 <_free_r+0x90>)
 801535e:	6813      	ldr	r3, [r2, #0]
 8015360:	b933      	cbnz	r3, 8015370 <_free_r+0x2c>
 8015362:	6063      	str	r3, [r4, #4]
 8015364:	6014      	str	r4, [r2, #0]
 8015366:	4628      	mov	r0, r5
 8015368:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801536c:	f7ff b82e 	b.w	80143cc <__malloc_unlock>
 8015370:	42a3      	cmp	r3, r4
 8015372:	d908      	bls.n	8015386 <_free_r+0x42>
 8015374:	6820      	ldr	r0, [r4, #0]
 8015376:	1821      	adds	r1, r4, r0
 8015378:	428b      	cmp	r3, r1
 801537a:	bf01      	itttt	eq
 801537c:	6819      	ldreq	r1, [r3, #0]
 801537e:	685b      	ldreq	r3, [r3, #4]
 8015380:	1809      	addeq	r1, r1, r0
 8015382:	6021      	streq	r1, [r4, #0]
 8015384:	e7ed      	b.n	8015362 <_free_r+0x1e>
 8015386:	461a      	mov	r2, r3
 8015388:	685b      	ldr	r3, [r3, #4]
 801538a:	b10b      	cbz	r3, 8015390 <_free_r+0x4c>
 801538c:	42a3      	cmp	r3, r4
 801538e:	d9fa      	bls.n	8015386 <_free_r+0x42>
 8015390:	6811      	ldr	r1, [r2, #0]
 8015392:	1850      	adds	r0, r2, r1
 8015394:	42a0      	cmp	r0, r4
 8015396:	d10b      	bne.n	80153b0 <_free_r+0x6c>
 8015398:	6820      	ldr	r0, [r4, #0]
 801539a:	4401      	add	r1, r0
 801539c:	1850      	adds	r0, r2, r1
 801539e:	4283      	cmp	r3, r0
 80153a0:	6011      	str	r1, [r2, #0]
 80153a2:	d1e0      	bne.n	8015366 <_free_r+0x22>
 80153a4:	6818      	ldr	r0, [r3, #0]
 80153a6:	685b      	ldr	r3, [r3, #4]
 80153a8:	6053      	str	r3, [r2, #4]
 80153aa:	4408      	add	r0, r1
 80153ac:	6010      	str	r0, [r2, #0]
 80153ae:	e7da      	b.n	8015366 <_free_r+0x22>
 80153b0:	d902      	bls.n	80153b8 <_free_r+0x74>
 80153b2:	230c      	movs	r3, #12
 80153b4:	602b      	str	r3, [r5, #0]
 80153b6:	e7d6      	b.n	8015366 <_free_r+0x22>
 80153b8:	6820      	ldr	r0, [r4, #0]
 80153ba:	1821      	adds	r1, r4, r0
 80153bc:	428b      	cmp	r3, r1
 80153be:	bf04      	itt	eq
 80153c0:	6819      	ldreq	r1, [r3, #0]
 80153c2:	685b      	ldreq	r3, [r3, #4]
 80153c4:	6063      	str	r3, [r4, #4]
 80153c6:	bf04      	itt	eq
 80153c8:	1809      	addeq	r1, r1, r0
 80153ca:	6021      	streq	r1, [r4, #0]
 80153cc:	6054      	str	r4, [r2, #4]
 80153ce:	e7ca      	b.n	8015366 <_free_r+0x22>
 80153d0:	bd38      	pop	{r3, r4, r5, pc}
 80153d2:	bf00      	nop
 80153d4:	2400d6e0 	.word	0x2400d6e0

080153d8 <__sfputc_r>:
 80153d8:	6893      	ldr	r3, [r2, #8]
 80153da:	3b01      	subs	r3, #1
 80153dc:	2b00      	cmp	r3, #0
 80153de:	b410      	push	{r4}
 80153e0:	6093      	str	r3, [r2, #8]
 80153e2:	da08      	bge.n	80153f6 <__sfputc_r+0x1e>
 80153e4:	6994      	ldr	r4, [r2, #24]
 80153e6:	42a3      	cmp	r3, r4
 80153e8:	db01      	blt.n	80153ee <__sfputc_r+0x16>
 80153ea:	290a      	cmp	r1, #10
 80153ec:	d103      	bne.n	80153f6 <__sfputc_r+0x1e>
 80153ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80153f2:	f000 bd9c 	b.w	8015f2e <__swbuf_r>
 80153f6:	6813      	ldr	r3, [r2, #0]
 80153f8:	1c58      	adds	r0, r3, #1
 80153fa:	6010      	str	r0, [r2, #0]
 80153fc:	7019      	strb	r1, [r3, #0]
 80153fe:	4608      	mov	r0, r1
 8015400:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015404:	4770      	bx	lr

08015406 <__sfputs_r>:
 8015406:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015408:	4606      	mov	r6, r0
 801540a:	460f      	mov	r7, r1
 801540c:	4614      	mov	r4, r2
 801540e:	18d5      	adds	r5, r2, r3
 8015410:	42ac      	cmp	r4, r5
 8015412:	d101      	bne.n	8015418 <__sfputs_r+0x12>
 8015414:	2000      	movs	r0, #0
 8015416:	e007      	b.n	8015428 <__sfputs_r+0x22>
 8015418:	f814 1b01 	ldrb.w	r1, [r4], #1
 801541c:	463a      	mov	r2, r7
 801541e:	4630      	mov	r0, r6
 8015420:	f7ff ffda 	bl	80153d8 <__sfputc_r>
 8015424:	1c43      	adds	r3, r0, #1
 8015426:	d1f3      	bne.n	8015410 <__sfputs_r+0xa>
 8015428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801542c <_vfiprintf_r>:
 801542c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015430:	460d      	mov	r5, r1
 8015432:	b09d      	sub	sp, #116	@ 0x74
 8015434:	4614      	mov	r4, r2
 8015436:	4698      	mov	r8, r3
 8015438:	4606      	mov	r6, r0
 801543a:	b118      	cbz	r0, 8015444 <_vfiprintf_r+0x18>
 801543c:	6a03      	ldr	r3, [r0, #32]
 801543e:	b90b      	cbnz	r3, 8015444 <_vfiprintf_r+0x18>
 8015440:	f7ff f856 	bl	80144f0 <__sinit>
 8015444:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015446:	07d9      	lsls	r1, r3, #31
 8015448:	d405      	bmi.n	8015456 <_vfiprintf_r+0x2a>
 801544a:	89ab      	ldrh	r3, [r5, #12]
 801544c:	059a      	lsls	r2, r3, #22
 801544e:	d402      	bmi.n	8015456 <_vfiprintf_r+0x2a>
 8015450:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015452:	f7ff f91c 	bl	801468e <__retarget_lock_acquire_recursive>
 8015456:	89ab      	ldrh	r3, [r5, #12]
 8015458:	071b      	lsls	r3, r3, #28
 801545a:	d501      	bpl.n	8015460 <_vfiprintf_r+0x34>
 801545c:	692b      	ldr	r3, [r5, #16]
 801545e:	b99b      	cbnz	r3, 8015488 <_vfiprintf_r+0x5c>
 8015460:	4629      	mov	r1, r5
 8015462:	4630      	mov	r0, r6
 8015464:	f000 fda2 	bl	8015fac <__swsetup_r>
 8015468:	b170      	cbz	r0, 8015488 <_vfiprintf_r+0x5c>
 801546a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801546c:	07dc      	lsls	r4, r3, #31
 801546e:	d504      	bpl.n	801547a <_vfiprintf_r+0x4e>
 8015470:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015474:	b01d      	add	sp, #116	@ 0x74
 8015476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801547a:	89ab      	ldrh	r3, [r5, #12]
 801547c:	0598      	lsls	r0, r3, #22
 801547e:	d4f7      	bmi.n	8015470 <_vfiprintf_r+0x44>
 8015480:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015482:	f7ff f905 	bl	8014690 <__retarget_lock_release_recursive>
 8015486:	e7f3      	b.n	8015470 <_vfiprintf_r+0x44>
 8015488:	2300      	movs	r3, #0
 801548a:	9309      	str	r3, [sp, #36]	@ 0x24
 801548c:	2320      	movs	r3, #32
 801548e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015492:	f8cd 800c 	str.w	r8, [sp, #12]
 8015496:	2330      	movs	r3, #48	@ 0x30
 8015498:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015648 <_vfiprintf_r+0x21c>
 801549c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80154a0:	f04f 0901 	mov.w	r9, #1
 80154a4:	4623      	mov	r3, r4
 80154a6:	469a      	mov	sl, r3
 80154a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80154ac:	b10a      	cbz	r2, 80154b2 <_vfiprintf_r+0x86>
 80154ae:	2a25      	cmp	r2, #37	@ 0x25
 80154b0:	d1f9      	bne.n	80154a6 <_vfiprintf_r+0x7a>
 80154b2:	ebba 0b04 	subs.w	fp, sl, r4
 80154b6:	d00b      	beq.n	80154d0 <_vfiprintf_r+0xa4>
 80154b8:	465b      	mov	r3, fp
 80154ba:	4622      	mov	r2, r4
 80154bc:	4629      	mov	r1, r5
 80154be:	4630      	mov	r0, r6
 80154c0:	f7ff ffa1 	bl	8015406 <__sfputs_r>
 80154c4:	3001      	adds	r0, #1
 80154c6:	f000 80a7 	beq.w	8015618 <_vfiprintf_r+0x1ec>
 80154ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80154cc:	445a      	add	r2, fp
 80154ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80154d0:	f89a 3000 	ldrb.w	r3, [sl]
 80154d4:	2b00      	cmp	r3, #0
 80154d6:	f000 809f 	beq.w	8015618 <_vfiprintf_r+0x1ec>
 80154da:	2300      	movs	r3, #0
 80154dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80154e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80154e4:	f10a 0a01 	add.w	sl, sl, #1
 80154e8:	9304      	str	r3, [sp, #16]
 80154ea:	9307      	str	r3, [sp, #28]
 80154ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80154f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80154f2:	4654      	mov	r4, sl
 80154f4:	2205      	movs	r2, #5
 80154f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80154fa:	4853      	ldr	r0, [pc, #332]	@ (8015648 <_vfiprintf_r+0x21c>)
 80154fc:	f7ea fef0 	bl	80002e0 <memchr>
 8015500:	9a04      	ldr	r2, [sp, #16]
 8015502:	b9d8      	cbnz	r0, 801553c <_vfiprintf_r+0x110>
 8015504:	06d1      	lsls	r1, r2, #27
 8015506:	bf44      	itt	mi
 8015508:	2320      	movmi	r3, #32
 801550a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801550e:	0713      	lsls	r3, r2, #28
 8015510:	bf44      	itt	mi
 8015512:	232b      	movmi	r3, #43	@ 0x2b
 8015514:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015518:	f89a 3000 	ldrb.w	r3, [sl]
 801551c:	2b2a      	cmp	r3, #42	@ 0x2a
 801551e:	d015      	beq.n	801554c <_vfiprintf_r+0x120>
 8015520:	9a07      	ldr	r2, [sp, #28]
 8015522:	4654      	mov	r4, sl
 8015524:	2000      	movs	r0, #0
 8015526:	f04f 0c0a 	mov.w	ip, #10
 801552a:	4621      	mov	r1, r4
 801552c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015530:	3b30      	subs	r3, #48	@ 0x30
 8015532:	2b09      	cmp	r3, #9
 8015534:	d94b      	bls.n	80155ce <_vfiprintf_r+0x1a2>
 8015536:	b1b0      	cbz	r0, 8015566 <_vfiprintf_r+0x13a>
 8015538:	9207      	str	r2, [sp, #28]
 801553a:	e014      	b.n	8015566 <_vfiprintf_r+0x13a>
 801553c:	eba0 0308 	sub.w	r3, r0, r8
 8015540:	fa09 f303 	lsl.w	r3, r9, r3
 8015544:	4313      	orrs	r3, r2
 8015546:	9304      	str	r3, [sp, #16]
 8015548:	46a2      	mov	sl, r4
 801554a:	e7d2      	b.n	80154f2 <_vfiprintf_r+0xc6>
 801554c:	9b03      	ldr	r3, [sp, #12]
 801554e:	1d19      	adds	r1, r3, #4
 8015550:	681b      	ldr	r3, [r3, #0]
 8015552:	9103      	str	r1, [sp, #12]
 8015554:	2b00      	cmp	r3, #0
 8015556:	bfbb      	ittet	lt
 8015558:	425b      	neglt	r3, r3
 801555a:	f042 0202 	orrlt.w	r2, r2, #2
 801555e:	9307      	strge	r3, [sp, #28]
 8015560:	9307      	strlt	r3, [sp, #28]
 8015562:	bfb8      	it	lt
 8015564:	9204      	strlt	r2, [sp, #16]
 8015566:	7823      	ldrb	r3, [r4, #0]
 8015568:	2b2e      	cmp	r3, #46	@ 0x2e
 801556a:	d10a      	bne.n	8015582 <_vfiprintf_r+0x156>
 801556c:	7863      	ldrb	r3, [r4, #1]
 801556e:	2b2a      	cmp	r3, #42	@ 0x2a
 8015570:	d132      	bne.n	80155d8 <_vfiprintf_r+0x1ac>
 8015572:	9b03      	ldr	r3, [sp, #12]
 8015574:	1d1a      	adds	r2, r3, #4
 8015576:	681b      	ldr	r3, [r3, #0]
 8015578:	9203      	str	r2, [sp, #12]
 801557a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801557e:	3402      	adds	r4, #2
 8015580:	9305      	str	r3, [sp, #20]
 8015582:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015658 <_vfiprintf_r+0x22c>
 8015586:	7821      	ldrb	r1, [r4, #0]
 8015588:	2203      	movs	r2, #3
 801558a:	4650      	mov	r0, sl
 801558c:	f7ea fea8 	bl	80002e0 <memchr>
 8015590:	b138      	cbz	r0, 80155a2 <_vfiprintf_r+0x176>
 8015592:	9b04      	ldr	r3, [sp, #16]
 8015594:	eba0 000a 	sub.w	r0, r0, sl
 8015598:	2240      	movs	r2, #64	@ 0x40
 801559a:	4082      	lsls	r2, r0
 801559c:	4313      	orrs	r3, r2
 801559e:	3401      	adds	r4, #1
 80155a0:	9304      	str	r3, [sp, #16]
 80155a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80155a6:	4829      	ldr	r0, [pc, #164]	@ (801564c <_vfiprintf_r+0x220>)
 80155a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80155ac:	2206      	movs	r2, #6
 80155ae:	f7ea fe97 	bl	80002e0 <memchr>
 80155b2:	2800      	cmp	r0, #0
 80155b4:	d03f      	beq.n	8015636 <_vfiprintf_r+0x20a>
 80155b6:	4b26      	ldr	r3, [pc, #152]	@ (8015650 <_vfiprintf_r+0x224>)
 80155b8:	bb1b      	cbnz	r3, 8015602 <_vfiprintf_r+0x1d6>
 80155ba:	9b03      	ldr	r3, [sp, #12]
 80155bc:	3307      	adds	r3, #7
 80155be:	f023 0307 	bic.w	r3, r3, #7
 80155c2:	3308      	adds	r3, #8
 80155c4:	9303      	str	r3, [sp, #12]
 80155c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80155c8:	443b      	add	r3, r7
 80155ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80155cc:	e76a      	b.n	80154a4 <_vfiprintf_r+0x78>
 80155ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80155d2:	460c      	mov	r4, r1
 80155d4:	2001      	movs	r0, #1
 80155d6:	e7a8      	b.n	801552a <_vfiprintf_r+0xfe>
 80155d8:	2300      	movs	r3, #0
 80155da:	3401      	adds	r4, #1
 80155dc:	9305      	str	r3, [sp, #20]
 80155de:	4619      	mov	r1, r3
 80155e0:	f04f 0c0a 	mov.w	ip, #10
 80155e4:	4620      	mov	r0, r4
 80155e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80155ea:	3a30      	subs	r2, #48	@ 0x30
 80155ec:	2a09      	cmp	r2, #9
 80155ee:	d903      	bls.n	80155f8 <_vfiprintf_r+0x1cc>
 80155f0:	2b00      	cmp	r3, #0
 80155f2:	d0c6      	beq.n	8015582 <_vfiprintf_r+0x156>
 80155f4:	9105      	str	r1, [sp, #20]
 80155f6:	e7c4      	b.n	8015582 <_vfiprintf_r+0x156>
 80155f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80155fc:	4604      	mov	r4, r0
 80155fe:	2301      	movs	r3, #1
 8015600:	e7f0      	b.n	80155e4 <_vfiprintf_r+0x1b8>
 8015602:	ab03      	add	r3, sp, #12
 8015604:	9300      	str	r3, [sp, #0]
 8015606:	462a      	mov	r2, r5
 8015608:	4b12      	ldr	r3, [pc, #72]	@ (8015654 <_vfiprintf_r+0x228>)
 801560a:	a904      	add	r1, sp, #16
 801560c:	4630      	mov	r0, r6
 801560e:	f7fe fa7f 	bl	8013b10 <_printf_float>
 8015612:	4607      	mov	r7, r0
 8015614:	1c78      	adds	r0, r7, #1
 8015616:	d1d6      	bne.n	80155c6 <_vfiprintf_r+0x19a>
 8015618:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801561a:	07d9      	lsls	r1, r3, #31
 801561c:	d405      	bmi.n	801562a <_vfiprintf_r+0x1fe>
 801561e:	89ab      	ldrh	r3, [r5, #12]
 8015620:	059a      	lsls	r2, r3, #22
 8015622:	d402      	bmi.n	801562a <_vfiprintf_r+0x1fe>
 8015624:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015626:	f7ff f833 	bl	8014690 <__retarget_lock_release_recursive>
 801562a:	89ab      	ldrh	r3, [r5, #12]
 801562c:	065b      	lsls	r3, r3, #25
 801562e:	f53f af1f 	bmi.w	8015470 <_vfiprintf_r+0x44>
 8015632:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015634:	e71e      	b.n	8015474 <_vfiprintf_r+0x48>
 8015636:	ab03      	add	r3, sp, #12
 8015638:	9300      	str	r3, [sp, #0]
 801563a:	462a      	mov	r2, r5
 801563c:	4b05      	ldr	r3, [pc, #20]	@ (8015654 <_vfiprintf_r+0x228>)
 801563e:	a904      	add	r1, sp, #16
 8015640:	4630      	mov	r0, r6
 8015642:	f7fe fd9f 	bl	8014184 <_printf_i>
 8015646:	e7e4      	b.n	8015612 <_vfiprintf_r+0x1e6>
 8015648:	08016489 	.word	0x08016489
 801564c:	08016493 	.word	0x08016493
 8015650:	08013b11 	.word	0x08013b11
 8015654:	08015407 	.word	0x08015407
 8015658:	0801648f 	.word	0x0801648f

0801565c <__sflush_r>:
 801565c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015664:	0716      	lsls	r6, r2, #28
 8015666:	4605      	mov	r5, r0
 8015668:	460c      	mov	r4, r1
 801566a:	d454      	bmi.n	8015716 <__sflush_r+0xba>
 801566c:	684b      	ldr	r3, [r1, #4]
 801566e:	2b00      	cmp	r3, #0
 8015670:	dc02      	bgt.n	8015678 <__sflush_r+0x1c>
 8015672:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015674:	2b00      	cmp	r3, #0
 8015676:	dd48      	ble.n	801570a <__sflush_r+0xae>
 8015678:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801567a:	2e00      	cmp	r6, #0
 801567c:	d045      	beq.n	801570a <__sflush_r+0xae>
 801567e:	2300      	movs	r3, #0
 8015680:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015684:	682f      	ldr	r7, [r5, #0]
 8015686:	6a21      	ldr	r1, [r4, #32]
 8015688:	602b      	str	r3, [r5, #0]
 801568a:	d030      	beq.n	80156ee <__sflush_r+0x92>
 801568c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801568e:	89a3      	ldrh	r3, [r4, #12]
 8015690:	0759      	lsls	r1, r3, #29
 8015692:	d505      	bpl.n	80156a0 <__sflush_r+0x44>
 8015694:	6863      	ldr	r3, [r4, #4]
 8015696:	1ad2      	subs	r2, r2, r3
 8015698:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801569a:	b10b      	cbz	r3, 80156a0 <__sflush_r+0x44>
 801569c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801569e:	1ad2      	subs	r2, r2, r3
 80156a0:	2300      	movs	r3, #0
 80156a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80156a4:	6a21      	ldr	r1, [r4, #32]
 80156a6:	4628      	mov	r0, r5
 80156a8:	47b0      	blx	r6
 80156aa:	1c43      	adds	r3, r0, #1
 80156ac:	89a3      	ldrh	r3, [r4, #12]
 80156ae:	d106      	bne.n	80156be <__sflush_r+0x62>
 80156b0:	6829      	ldr	r1, [r5, #0]
 80156b2:	291d      	cmp	r1, #29
 80156b4:	d82b      	bhi.n	801570e <__sflush_r+0xb2>
 80156b6:	4a2a      	ldr	r2, [pc, #168]	@ (8015760 <__sflush_r+0x104>)
 80156b8:	40ca      	lsrs	r2, r1
 80156ba:	07d6      	lsls	r6, r2, #31
 80156bc:	d527      	bpl.n	801570e <__sflush_r+0xb2>
 80156be:	2200      	movs	r2, #0
 80156c0:	6062      	str	r2, [r4, #4]
 80156c2:	04d9      	lsls	r1, r3, #19
 80156c4:	6922      	ldr	r2, [r4, #16]
 80156c6:	6022      	str	r2, [r4, #0]
 80156c8:	d504      	bpl.n	80156d4 <__sflush_r+0x78>
 80156ca:	1c42      	adds	r2, r0, #1
 80156cc:	d101      	bne.n	80156d2 <__sflush_r+0x76>
 80156ce:	682b      	ldr	r3, [r5, #0]
 80156d0:	b903      	cbnz	r3, 80156d4 <__sflush_r+0x78>
 80156d2:	6560      	str	r0, [r4, #84]	@ 0x54
 80156d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80156d6:	602f      	str	r7, [r5, #0]
 80156d8:	b1b9      	cbz	r1, 801570a <__sflush_r+0xae>
 80156da:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80156de:	4299      	cmp	r1, r3
 80156e0:	d002      	beq.n	80156e8 <__sflush_r+0x8c>
 80156e2:	4628      	mov	r0, r5
 80156e4:	f7ff fe2e 	bl	8015344 <_free_r>
 80156e8:	2300      	movs	r3, #0
 80156ea:	6363      	str	r3, [r4, #52]	@ 0x34
 80156ec:	e00d      	b.n	801570a <__sflush_r+0xae>
 80156ee:	2301      	movs	r3, #1
 80156f0:	4628      	mov	r0, r5
 80156f2:	47b0      	blx	r6
 80156f4:	4602      	mov	r2, r0
 80156f6:	1c50      	adds	r0, r2, #1
 80156f8:	d1c9      	bne.n	801568e <__sflush_r+0x32>
 80156fa:	682b      	ldr	r3, [r5, #0]
 80156fc:	2b00      	cmp	r3, #0
 80156fe:	d0c6      	beq.n	801568e <__sflush_r+0x32>
 8015700:	2b1d      	cmp	r3, #29
 8015702:	d001      	beq.n	8015708 <__sflush_r+0xac>
 8015704:	2b16      	cmp	r3, #22
 8015706:	d11e      	bne.n	8015746 <__sflush_r+0xea>
 8015708:	602f      	str	r7, [r5, #0]
 801570a:	2000      	movs	r0, #0
 801570c:	e022      	b.n	8015754 <__sflush_r+0xf8>
 801570e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015712:	b21b      	sxth	r3, r3
 8015714:	e01b      	b.n	801574e <__sflush_r+0xf2>
 8015716:	690f      	ldr	r7, [r1, #16]
 8015718:	2f00      	cmp	r7, #0
 801571a:	d0f6      	beq.n	801570a <__sflush_r+0xae>
 801571c:	0793      	lsls	r3, r2, #30
 801571e:	680e      	ldr	r6, [r1, #0]
 8015720:	bf08      	it	eq
 8015722:	694b      	ldreq	r3, [r1, #20]
 8015724:	600f      	str	r7, [r1, #0]
 8015726:	bf18      	it	ne
 8015728:	2300      	movne	r3, #0
 801572a:	eba6 0807 	sub.w	r8, r6, r7
 801572e:	608b      	str	r3, [r1, #8]
 8015730:	f1b8 0f00 	cmp.w	r8, #0
 8015734:	dde9      	ble.n	801570a <__sflush_r+0xae>
 8015736:	6a21      	ldr	r1, [r4, #32]
 8015738:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801573a:	4643      	mov	r3, r8
 801573c:	463a      	mov	r2, r7
 801573e:	4628      	mov	r0, r5
 8015740:	47b0      	blx	r6
 8015742:	2800      	cmp	r0, #0
 8015744:	dc08      	bgt.n	8015758 <__sflush_r+0xfc>
 8015746:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801574a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801574e:	81a3      	strh	r3, [r4, #12]
 8015750:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015758:	4407      	add	r7, r0
 801575a:	eba8 0800 	sub.w	r8, r8, r0
 801575e:	e7e7      	b.n	8015730 <__sflush_r+0xd4>
 8015760:	20400001 	.word	0x20400001

08015764 <_fflush_r>:
 8015764:	b538      	push	{r3, r4, r5, lr}
 8015766:	690b      	ldr	r3, [r1, #16]
 8015768:	4605      	mov	r5, r0
 801576a:	460c      	mov	r4, r1
 801576c:	b913      	cbnz	r3, 8015774 <_fflush_r+0x10>
 801576e:	2500      	movs	r5, #0
 8015770:	4628      	mov	r0, r5
 8015772:	bd38      	pop	{r3, r4, r5, pc}
 8015774:	b118      	cbz	r0, 801577e <_fflush_r+0x1a>
 8015776:	6a03      	ldr	r3, [r0, #32]
 8015778:	b90b      	cbnz	r3, 801577e <_fflush_r+0x1a>
 801577a:	f7fe feb9 	bl	80144f0 <__sinit>
 801577e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015782:	2b00      	cmp	r3, #0
 8015784:	d0f3      	beq.n	801576e <_fflush_r+0xa>
 8015786:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015788:	07d0      	lsls	r0, r2, #31
 801578a:	d404      	bmi.n	8015796 <_fflush_r+0x32>
 801578c:	0599      	lsls	r1, r3, #22
 801578e:	d402      	bmi.n	8015796 <_fflush_r+0x32>
 8015790:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015792:	f7fe ff7c 	bl	801468e <__retarget_lock_acquire_recursive>
 8015796:	4628      	mov	r0, r5
 8015798:	4621      	mov	r1, r4
 801579a:	f7ff ff5f 	bl	801565c <__sflush_r>
 801579e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80157a0:	07da      	lsls	r2, r3, #31
 80157a2:	4605      	mov	r5, r0
 80157a4:	d4e4      	bmi.n	8015770 <_fflush_r+0xc>
 80157a6:	89a3      	ldrh	r3, [r4, #12]
 80157a8:	059b      	lsls	r3, r3, #22
 80157aa:	d4e1      	bmi.n	8015770 <_fflush_r+0xc>
 80157ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80157ae:	f7fe ff6f 	bl	8014690 <__retarget_lock_release_recursive>
 80157b2:	e7dd      	b.n	8015770 <_fflush_r+0xc>

080157b4 <_Balloc>:
 80157b4:	b570      	push	{r4, r5, r6, lr}
 80157b6:	69c6      	ldr	r6, [r0, #28]
 80157b8:	4604      	mov	r4, r0
 80157ba:	460d      	mov	r5, r1
 80157bc:	b976      	cbnz	r6, 80157dc <_Balloc+0x28>
 80157be:	2010      	movs	r0, #16
 80157c0:	f7fe fbc0 	bl	8013f44 <malloc>
 80157c4:	4602      	mov	r2, r0
 80157c6:	61e0      	str	r0, [r4, #28]
 80157c8:	b920      	cbnz	r0, 80157d4 <_Balloc+0x20>
 80157ca:	4b18      	ldr	r3, [pc, #96]	@ (801582c <_Balloc+0x78>)
 80157cc:	4818      	ldr	r0, [pc, #96]	@ (8015830 <_Balloc+0x7c>)
 80157ce:	216b      	movs	r1, #107	@ 0x6b
 80157d0:	f7fe f8f2 	bl	80139b8 <__assert_func>
 80157d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80157d8:	6006      	str	r6, [r0, #0]
 80157da:	60c6      	str	r6, [r0, #12]
 80157dc:	69e6      	ldr	r6, [r4, #28]
 80157de:	68f3      	ldr	r3, [r6, #12]
 80157e0:	b183      	cbz	r3, 8015804 <_Balloc+0x50>
 80157e2:	69e3      	ldr	r3, [r4, #28]
 80157e4:	68db      	ldr	r3, [r3, #12]
 80157e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80157ea:	b9b8      	cbnz	r0, 801581c <_Balloc+0x68>
 80157ec:	2101      	movs	r1, #1
 80157ee:	fa01 f605 	lsl.w	r6, r1, r5
 80157f2:	1d72      	adds	r2, r6, #5
 80157f4:	0092      	lsls	r2, r2, #2
 80157f6:	4620      	mov	r0, r4
 80157f8:	f000 fcf8 	bl	80161ec <_calloc_r>
 80157fc:	b160      	cbz	r0, 8015818 <_Balloc+0x64>
 80157fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015802:	e00e      	b.n	8015822 <_Balloc+0x6e>
 8015804:	2221      	movs	r2, #33	@ 0x21
 8015806:	2104      	movs	r1, #4
 8015808:	4620      	mov	r0, r4
 801580a:	f000 fcef 	bl	80161ec <_calloc_r>
 801580e:	69e3      	ldr	r3, [r4, #28]
 8015810:	60f0      	str	r0, [r6, #12]
 8015812:	68db      	ldr	r3, [r3, #12]
 8015814:	2b00      	cmp	r3, #0
 8015816:	d1e4      	bne.n	80157e2 <_Balloc+0x2e>
 8015818:	2000      	movs	r0, #0
 801581a:	bd70      	pop	{r4, r5, r6, pc}
 801581c:	6802      	ldr	r2, [r0, #0]
 801581e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015822:	2300      	movs	r3, #0
 8015824:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015828:	e7f7      	b.n	801581a <_Balloc+0x66>
 801582a:	bf00      	nop
 801582c:	08016409 	.word	0x08016409
 8015830:	0801649a 	.word	0x0801649a

08015834 <_Bfree>:
 8015834:	b570      	push	{r4, r5, r6, lr}
 8015836:	69c6      	ldr	r6, [r0, #28]
 8015838:	4605      	mov	r5, r0
 801583a:	460c      	mov	r4, r1
 801583c:	b976      	cbnz	r6, 801585c <_Bfree+0x28>
 801583e:	2010      	movs	r0, #16
 8015840:	f7fe fb80 	bl	8013f44 <malloc>
 8015844:	4602      	mov	r2, r0
 8015846:	61e8      	str	r0, [r5, #28]
 8015848:	b920      	cbnz	r0, 8015854 <_Bfree+0x20>
 801584a:	4b09      	ldr	r3, [pc, #36]	@ (8015870 <_Bfree+0x3c>)
 801584c:	4809      	ldr	r0, [pc, #36]	@ (8015874 <_Bfree+0x40>)
 801584e:	218f      	movs	r1, #143	@ 0x8f
 8015850:	f7fe f8b2 	bl	80139b8 <__assert_func>
 8015854:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015858:	6006      	str	r6, [r0, #0]
 801585a:	60c6      	str	r6, [r0, #12]
 801585c:	b13c      	cbz	r4, 801586e <_Bfree+0x3a>
 801585e:	69eb      	ldr	r3, [r5, #28]
 8015860:	6862      	ldr	r2, [r4, #4]
 8015862:	68db      	ldr	r3, [r3, #12]
 8015864:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015868:	6021      	str	r1, [r4, #0]
 801586a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801586e:	bd70      	pop	{r4, r5, r6, pc}
 8015870:	08016409 	.word	0x08016409
 8015874:	0801649a 	.word	0x0801649a

08015878 <__multadd>:
 8015878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801587c:	690d      	ldr	r5, [r1, #16]
 801587e:	4607      	mov	r7, r0
 8015880:	460c      	mov	r4, r1
 8015882:	461e      	mov	r6, r3
 8015884:	f101 0c14 	add.w	ip, r1, #20
 8015888:	2000      	movs	r0, #0
 801588a:	f8dc 3000 	ldr.w	r3, [ip]
 801588e:	b299      	uxth	r1, r3
 8015890:	fb02 6101 	mla	r1, r2, r1, r6
 8015894:	0c1e      	lsrs	r6, r3, #16
 8015896:	0c0b      	lsrs	r3, r1, #16
 8015898:	fb02 3306 	mla	r3, r2, r6, r3
 801589c:	b289      	uxth	r1, r1
 801589e:	3001      	adds	r0, #1
 80158a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80158a4:	4285      	cmp	r5, r0
 80158a6:	f84c 1b04 	str.w	r1, [ip], #4
 80158aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80158ae:	dcec      	bgt.n	801588a <__multadd+0x12>
 80158b0:	b30e      	cbz	r6, 80158f6 <__multadd+0x7e>
 80158b2:	68a3      	ldr	r3, [r4, #8]
 80158b4:	42ab      	cmp	r3, r5
 80158b6:	dc19      	bgt.n	80158ec <__multadd+0x74>
 80158b8:	6861      	ldr	r1, [r4, #4]
 80158ba:	4638      	mov	r0, r7
 80158bc:	3101      	adds	r1, #1
 80158be:	f7ff ff79 	bl	80157b4 <_Balloc>
 80158c2:	4680      	mov	r8, r0
 80158c4:	b928      	cbnz	r0, 80158d2 <__multadd+0x5a>
 80158c6:	4602      	mov	r2, r0
 80158c8:	4b0c      	ldr	r3, [pc, #48]	@ (80158fc <__multadd+0x84>)
 80158ca:	480d      	ldr	r0, [pc, #52]	@ (8015900 <__multadd+0x88>)
 80158cc:	21ba      	movs	r1, #186	@ 0xba
 80158ce:	f7fe f873 	bl	80139b8 <__assert_func>
 80158d2:	6922      	ldr	r2, [r4, #16]
 80158d4:	3202      	adds	r2, #2
 80158d6:	f104 010c 	add.w	r1, r4, #12
 80158da:	0092      	lsls	r2, r2, #2
 80158dc:	300c      	adds	r0, #12
 80158de:	f7fe ff3b 	bl	8014758 <memcpy>
 80158e2:	4621      	mov	r1, r4
 80158e4:	4638      	mov	r0, r7
 80158e6:	f7ff ffa5 	bl	8015834 <_Bfree>
 80158ea:	4644      	mov	r4, r8
 80158ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80158f0:	3501      	adds	r5, #1
 80158f2:	615e      	str	r6, [r3, #20]
 80158f4:	6125      	str	r5, [r4, #16]
 80158f6:	4620      	mov	r0, r4
 80158f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80158fc:	08016478 	.word	0x08016478
 8015900:	0801649a 	.word	0x0801649a

08015904 <__hi0bits>:
 8015904:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8015908:	4603      	mov	r3, r0
 801590a:	bf36      	itet	cc
 801590c:	0403      	lslcc	r3, r0, #16
 801590e:	2000      	movcs	r0, #0
 8015910:	2010      	movcc	r0, #16
 8015912:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8015916:	bf3c      	itt	cc
 8015918:	021b      	lslcc	r3, r3, #8
 801591a:	3008      	addcc	r0, #8
 801591c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015920:	bf3c      	itt	cc
 8015922:	011b      	lslcc	r3, r3, #4
 8015924:	3004      	addcc	r0, #4
 8015926:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801592a:	bf3c      	itt	cc
 801592c:	009b      	lslcc	r3, r3, #2
 801592e:	3002      	addcc	r0, #2
 8015930:	2b00      	cmp	r3, #0
 8015932:	db05      	blt.n	8015940 <__hi0bits+0x3c>
 8015934:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8015938:	f100 0001 	add.w	r0, r0, #1
 801593c:	bf08      	it	eq
 801593e:	2020      	moveq	r0, #32
 8015940:	4770      	bx	lr

08015942 <__lo0bits>:
 8015942:	6803      	ldr	r3, [r0, #0]
 8015944:	4602      	mov	r2, r0
 8015946:	f013 0007 	ands.w	r0, r3, #7
 801594a:	d00b      	beq.n	8015964 <__lo0bits+0x22>
 801594c:	07d9      	lsls	r1, r3, #31
 801594e:	d421      	bmi.n	8015994 <__lo0bits+0x52>
 8015950:	0798      	lsls	r0, r3, #30
 8015952:	bf49      	itett	mi
 8015954:	085b      	lsrmi	r3, r3, #1
 8015956:	089b      	lsrpl	r3, r3, #2
 8015958:	2001      	movmi	r0, #1
 801595a:	6013      	strmi	r3, [r2, #0]
 801595c:	bf5c      	itt	pl
 801595e:	6013      	strpl	r3, [r2, #0]
 8015960:	2002      	movpl	r0, #2
 8015962:	4770      	bx	lr
 8015964:	b299      	uxth	r1, r3
 8015966:	b909      	cbnz	r1, 801596c <__lo0bits+0x2a>
 8015968:	0c1b      	lsrs	r3, r3, #16
 801596a:	2010      	movs	r0, #16
 801596c:	b2d9      	uxtb	r1, r3
 801596e:	b909      	cbnz	r1, 8015974 <__lo0bits+0x32>
 8015970:	3008      	adds	r0, #8
 8015972:	0a1b      	lsrs	r3, r3, #8
 8015974:	0719      	lsls	r1, r3, #28
 8015976:	bf04      	itt	eq
 8015978:	091b      	lsreq	r3, r3, #4
 801597a:	3004      	addeq	r0, #4
 801597c:	0799      	lsls	r1, r3, #30
 801597e:	bf04      	itt	eq
 8015980:	089b      	lsreq	r3, r3, #2
 8015982:	3002      	addeq	r0, #2
 8015984:	07d9      	lsls	r1, r3, #31
 8015986:	d403      	bmi.n	8015990 <__lo0bits+0x4e>
 8015988:	085b      	lsrs	r3, r3, #1
 801598a:	f100 0001 	add.w	r0, r0, #1
 801598e:	d003      	beq.n	8015998 <__lo0bits+0x56>
 8015990:	6013      	str	r3, [r2, #0]
 8015992:	4770      	bx	lr
 8015994:	2000      	movs	r0, #0
 8015996:	4770      	bx	lr
 8015998:	2020      	movs	r0, #32
 801599a:	4770      	bx	lr

0801599c <__i2b>:
 801599c:	b510      	push	{r4, lr}
 801599e:	460c      	mov	r4, r1
 80159a0:	2101      	movs	r1, #1
 80159a2:	f7ff ff07 	bl	80157b4 <_Balloc>
 80159a6:	4602      	mov	r2, r0
 80159a8:	b928      	cbnz	r0, 80159b6 <__i2b+0x1a>
 80159aa:	4b05      	ldr	r3, [pc, #20]	@ (80159c0 <__i2b+0x24>)
 80159ac:	4805      	ldr	r0, [pc, #20]	@ (80159c4 <__i2b+0x28>)
 80159ae:	f240 1145 	movw	r1, #325	@ 0x145
 80159b2:	f7fe f801 	bl	80139b8 <__assert_func>
 80159b6:	2301      	movs	r3, #1
 80159b8:	6144      	str	r4, [r0, #20]
 80159ba:	6103      	str	r3, [r0, #16]
 80159bc:	bd10      	pop	{r4, pc}
 80159be:	bf00      	nop
 80159c0:	08016478 	.word	0x08016478
 80159c4:	0801649a 	.word	0x0801649a

080159c8 <__multiply>:
 80159c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159cc:	4617      	mov	r7, r2
 80159ce:	690a      	ldr	r2, [r1, #16]
 80159d0:	693b      	ldr	r3, [r7, #16]
 80159d2:	429a      	cmp	r2, r3
 80159d4:	bfa8      	it	ge
 80159d6:	463b      	movge	r3, r7
 80159d8:	4689      	mov	r9, r1
 80159da:	bfa4      	itt	ge
 80159dc:	460f      	movge	r7, r1
 80159de:	4699      	movge	r9, r3
 80159e0:	693d      	ldr	r5, [r7, #16]
 80159e2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80159e6:	68bb      	ldr	r3, [r7, #8]
 80159e8:	6879      	ldr	r1, [r7, #4]
 80159ea:	eb05 060a 	add.w	r6, r5, sl
 80159ee:	42b3      	cmp	r3, r6
 80159f0:	b085      	sub	sp, #20
 80159f2:	bfb8      	it	lt
 80159f4:	3101      	addlt	r1, #1
 80159f6:	f7ff fedd 	bl	80157b4 <_Balloc>
 80159fa:	b930      	cbnz	r0, 8015a0a <__multiply+0x42>
 80159fc:	4602      	mov	r2, r0
 80159fe:	4b41      	ldr	r3, [pc, #260]	@ (8015b04 <__multiply+0x13c>)
 8015a00:	4841      	ldr	r0, [pc, #260]	@ (8015b08 <__multiply+0x140>)
 8015a02:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8015a06:	f7fd ffd7 	bl	80139b8 <__assert_func>
 8015a0a:	f100 0414 	add.w	r4, r0, #20
 8015a0e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8015a12:	4623      	mov	r3, r4
 8015a14:	2200      	movs	r2, #0
 8015a16:	4573      	cmp	r3, lr
 8015a18:	d320      	bcc.n	8015a5c <__multiply+0x94>
 8015a1a:	f107 0814 	add.w	r8, r7, #20
 8015a1e:	f109 0114 	add.w	r1, r9, #20
 8015a22:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8015a26:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8015a2a:	9302      	str	r3, [sp, #8]
 8015a2c:	1beb      	subs	r3, r5, r7
 8015a2e:	3b15      	subs	r3, #21
 8015a30:	f023 0303 	bic.w	r3, r3, #3
 8015a34:	3304      	adds	r3, #4
 8015a36:	3715      	adds	r7, #21
 8015a38:	42bd      	cmp	r5, r7
 8015a3a:	bf38      	it	cc
 8015a3c:	2304      	movcc	r3, #4
 8015a3e:	9301      	str	r3, [sp, #4]
 8015a40:	9b02      	ldr	r3, [sp, #8]
 8015a42:	9103      	str	r1, [sp, #12]
 8015a44:	428b      	cmp	r3, r1
 8015a46:	d80c      	bhi.n	8015a62 <__multiply+0x9a>
 8015a48:	2e00      	cmp	r6, #0
 8015a4a:	dd03      	ble.n	8015a54 <__multiply+0x8c>
 8015a4c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	d055      	beq.n	8015b00 <__multiply+0x138>
 8015a54:	6106      	str	r6, [r0, #16]
 8015a56:	b005      	add	sp, #20
 8015a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a5c:	f843 2b04 	str.w	r2, [r3], #4
 8015a60:	e7d9      	b.n	8015a16 <__multiply+0x4e>
 8015a62:	f8b1 a000 	ldrh.w	sl, [r1]
 8015a66:	f1ba 0f00 	cmp.w	sl, #0
 8015a6a:	d01f      	beq.n	8015aac <__multiply+0xe4>
 8015a6c:	46c4      	mov	ip, r8
 8015a6e:	46a1      	mov	r9, r4
 8015a70:	2700      	movs	r7, #0
 8015a72:	f85c 2b04 	ldr.w	r2, [ip], #4
 8015a76:	f8d9 3000 	ldr.w	r3, [r9]
 8015a7a:	fa1f fb82 	uxth.w	fp, r2
 8015a7e:	b29b      	uxth	r3, r3
 8015a80:	fb0a 330b 	mla	r3, sl, fp, r3
 8015a84:	443b      	add	r3, r7
 8015a86:	f8d9 7000 	ldr.w	r7, [r9]
 8015a8a:	0c12      	lsrs	r2, r2, #16
 8015a8c:	0c3f      	lsrs	r7, r7, #16
 8015a8e:	fb0a 7202 	mla	r2, sl, r2, r7
 8015a92:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8015a96:	b29b      	uxth	r3, r3
 8015a98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015a9c:	4565      	cmp	r5, ip
 8015a9e:	f849 3b04 	str.w	r3, [r9], #4
 8015aa2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8015aa6:	d8e4      	bhi.n	8015a72 <__multiply+0xaa>
 8015aa8:	9b01      	ldr	r3, [sp, #4]
 8015aaa:	50e7      	str	r7, [r4, r3]
 8015aac:	9b03      	ldr	r3, [sp, #12]
 8015aae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015ab2:	3104      	adds	r1, #4
 8015ab4:	f1b9 0f00 	cmp.w	r9, #0
 8015ab8:	d020      	beq.n	8015afc <__multiply+0x134>
 8015aba:	6823      	ldr	r3, [r4, #0]
 8015abc:	4647      	mov	r7, r8
 8015abe:	46a4      	mov	ip, r4
 8015ac0:	f04f 0a00 	mov.w	sl, #0
 8015ac4:	f8b7 b000 	ldrh.w	fp, [r7]
 8015ac8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8015acc:	fb09 220b 	mla	r2, r9, fp, r2
 8015ad0:	4452      	add	r2, sl
 8015ad2:	b29b      	uxth	r3, r3
 8015ad4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015ad8:	f84c 3b04 	str.w	r3, [ip], #4
 8015adc:	f857 3b04 	ldr.w	r3, [r7], #4
 8015ae0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015ae4:	f8bc 3000 	ldrh.w	r3, [ip]
 8015ae8:	fb09 330a 	mla	r3, r9, sl, r3
 8015aec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8015af0:	42bd      	cmp	r5, r7
 8015af2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015af6:	d8e5      	bhi.n	8015ac4 <__multiply+0xfc>
 8015af8:	9a01      	ldr	r2, [sp, #4]
 8015afa:	50a3      	str	r3, [r4, r2]
 8015afc:	3404      	adds	r4, #4
 8015afe:	e79f      	b.n	8015a40 <__multiply+0x78>
 8015b00:	3e01      	subs	r6, #1
 8015b02:	e7a1      	b.n	8015a48 <__multiply+0x80>
 8015b04:	08016478 	.word	0x08016478
 8015b08:	0801649a 	.word	0x0801649a

08015b0c <__pow5mult>:
 8015b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015b10:	4615      	mov	r5, r2
 8015b12:	f012 0203 	ands.w	r2, r2, #3
 8015b16:	4607      	mov	r7, r0
 8015b18:	460e      	mov	r6, r1
 8015b1a:	d007      	beq.n	8015b2c <__pow5mult+0x20>
 8015b1c:	4c25      	ldr	r4, [pc, #148]	@ (8015bb4 <__pow5mult+0xa8>)
 8015b1e:	3a01      	subs	r2, #1
 8015b20:	2300      	movs	r3, #0
 8015b22:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015b26:	f7ff fea7 	bl	8015878 <__multadd>
 8015b2a:	4606      	mov	r6, r0
 8015b2c:	10ad      	asrs	r5, r5, #2
 8015b2e:	d03d      	beq.n	8015bac <__pow5mult+0xa0>
 8015b30:	69fc      	ldr	r4, [r7, #28]
 8015b32:	b97c      	cbnz	r4, 8015b54 <__pow5mult+0x48>
 8015b34:	2010      	movs	r0, #16
 8015b36:	f7fe fa05 	bl	8013f44 <malloc>
 8015b3a:	4602      	mov	r2, r0
 8015b3c:	61f8      	str	r0, [r7, #28]
 8015b3e:	b928      	cbnz	r0, 8015b4c <__pow5mult+0x40>
 8015b40:	4b1d      	ldr	r3, [pc, #116]	@ (8015bb8 <__pow5mult+0xac>)
 8015b42:	481e      	ldr	r0, [pc, #120]	@ (8015bbc <__pow5mult+0xb0>)
 8015b44:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8015b48:	f7fd ff36 	bl	80139b8 <__assert_func>
 8015b4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015b50:	6004      	str	r4, [r0, #0]
 8015b52:	60c4      	str	r4, [r0, #12]
 8015b54:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8015b58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015b5c:	b94c      	cbnz	r4, 8015b72 <__pow5mult+0x66>
 8015b5e:	f240 2171 	movw	r1, #625	@ 0x271
 8015b62:	4638      	mov	r0, r7
 8015b64:	f7ff ff1a 	bl	801599c <__i2b>
 8015b68:	2300      	movs	r3, #0
 8015b6a:	f8c8 0008 	str.w	r0, [r8, #8]
 8015b6e:	4604      	mov	r4, r0
 8015b70:	6003      	str	r3, [r0, #0]
 8015b72:	f04f 0900 	mov.w	r9, #0
 8015b76:	07eb      	lsls	r3, r5, #31
 8015b78:	d50a      	bpl.n	8015b90 <__pow5mult+0x84>
 8015b7a:	4631      	mov	r1, r6
 8015b7c:	4622      	mov	r2, r4
 8015b7e:	4638      	mov	r0, r7
 8015b80:	f7ff ff22 	bl	80159c8 <__multiply>
 8015b84:	4631      	mov	r1, r6
 8015b86:	4680      	mov	r8, r0
 8015b88:	4638      	mov	r0, r7
 8015b8a:	f7ff fe53 	bl	8015834 <_Bfree>
 8015b8e:	4646      	mov	r6, r8
 8015b90:	106d      	asrs	r5, r5, #1
 8015b92:	d00b      	beq.n	8015bac <__pow5mult+0xa0>
 8015b94:	6820      	ldr	r0, [r4, #0]
 8015b96:	b938      	cbnz	r0, 8015ba8 <__pow5mult+0x9c>
 8015b98:	4622      	mov	r2, r4
 8015b9a:	4621      	mov	r1, r4
 8015b9c:	4638      	mov	r0, r7
 8015b9e:	f7ff ff13 	bl	80159c8 <__multiply>
 8015ba2:	6020      	str	r0, [r4, #0]
 8015ba4:	f8c0 9000 	str.w	r9, [r0]
 8015ba8:	4604      	mov	r4, r0
 8015baa:	e7e4      	b.n	8015b76 <__pow5mult+0x6a>
 8015bac:	4630      	mov	r0, r6
 8015bae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015bb2:	bf00      	nop
 8015bb4:	08016500 	.word	0x08016500
 8015bb8:	08016409 	.word	0x08016409
 8015bbc:	0801649a 	.word	0x0801649a

08015bc0 <__lshift>:
 8015bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015bc4:	460c      	mov	r4, r1
 8015bc6:	6849      	ldr	r1, [r1, #4]
 8015bc8:	6923      	ldr	r3, [r4, #16]
 8015bca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015bce:	68a3      	ldr	r3, [r4, #8]
 8015bd0:	4607      	mov	r7, r0
 8015bd2:	4691      	mov	r9, r2
 8015bd4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015bd8:	f108 0601 	add.w	r6, r8, #1
 8015bdc:	42b3      	cmp	r3, r6
 8015bde:	db0b      	blt.n	8015bf8 <__lshift+0x38>
 8015be0:	4638      	mov	r0, r7
 8015be2:	f7ff fde7 	bl	80157b4 <_Balloc>
 8015be6:	4605      	mov	r5, r0
 8015be8:	b948      	cbnz	r0, 8015bfe <__lshift+0x3e>
 8015bea:	4602      	mov	r2, r0
 8015bec:	4b28      	ldr	r3, [pc, #160]	@ (8015c90 <__lshift+0xd0>)
 8015bee:	4829      	ldr	r0, [pc, #164]	@ (8015c94 <__lshift+0xd4>)
 8015bf0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015bf4:	f7fd fee0 	bl	80139b8 <__assert_func>
 8015bf8:	3101      	adds	r1, #1
 8015bfa:	005b      	lsls	r3, r3, #1
 8015bfc:	e7ee      	b.n	8015bdc <__lshift+0x1c>
 8015bfe:	2300      	movs	r3, #0
 8015c00:	f100 0114 	add.w	r1, r0, #20
 8015c04:	f100 0210 	add.w	r2, r0, #16
 8015c08:	4618      	mov	r0, r3
 8015c0a:	4553      	cmp	r3, sl
 8015c0c:	db33      	blt.n	8015c76 <__lshift+0xb6>
 8015c0e:	6920      	ldr	r0, [r4, #16]
 8015c10:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015c14:	f104 0314 	add.w	r3, r4, #20
 8015c18:	f019 091f 	ands.w	r9, r9, #31
 8015c1c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015c20:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015c24:	d02b      	beq.n	8015c7e <__lshift+0xbe>
 8015c26:	f1c9 0e20 	rsb	lr, r9, #32
 8015c2a:	468a      	mov	sl, r1
 8015c2c:	2200      	movs	r2, #0
 8015c2e:	6818      	ldr	r0, [r3, #0]
 8015c30:	fa00 f009 	lsl.w	r0, r0, r9
 8015c34:	4310      	orrs	r0, r2
 8015c36:	f84a 0b04 	str.w	r0, [sl], #4
 8015c3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8015c3e:	459c      	cmp	ip, r3
 8015c40:	fa22 f20e 	lsr.w	r2, r2, lr
 8015c44:	d8f3      	bhi.n	8015c2e <__lshift+0x6e>
 8015c46:	ebac 0304 	sub.w	r3, ip, r4
 8015c4a:	3b15      	subs	r3, #21
 8015c4c:	f023 0303 	bic.w	r3, r3, #3
 8015c50:	3304      	adds	r3, #4
 8015c52:	f104 0015 	add.w	r0, r4, #21
 8015c56:	4560      	cmp	r0, ip
 8015c58:	bf88      	it	hi
 8015c5a:	2304      	movhi	r3, #4
 8015c5c:	50ca      	str	r2, [r1, r3]
 8015c5e:	b10a      	cbz	r2, 8015c64 <__lshift+0xa4>
 8015c60:	f108 0602 	add.w	r6, r8, #2
 8015c64:	3e01      	subs	r6, #1
 8015c66:	4638      	mov	r0, r7
 8015c68:	612e      	str	r6, [r5, #16]
 8015c6a:	4621      	mov	r1, r4
 8015c6c:	f7ff fde2 	bl	8015834 <_Bfree>
 8015c70:	4628      	mov	r0, r5
 8015c72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015c76:	f842 0f04 	str.w	r0, [r2, #4]!
 8015c7a:	3301      	adds	r3, #1
 8015c7c:	e7c5      	b.n	8015c0a <__lshift+0x4a>
 8015c7e:	3904      	subs	r1, #4
 8015c80:	f853 2b04 	ldr.w	r2, [r3], #4
 8015c84:	f841 2f04 	str.w	r2, [r1, #4]!
 8015c88:	459c      	cmp	ip, r3
 8015c8a:	d8f9      	bhi.n	8015c80 <__lshift+0xc0>
 8015c8c:	e7ea      	b.n	8015c64 <__lshift+0xa4>
 8015c8e:	bf00      	nop
 8015c90:	08016478 	.word	0x08016478
 8015c94:	0801649a 	.word	0x0801649a

08015c98 <__mcmp>:
 8015c98:	690a      	ldr	r2, [r1, #16]
 8015c9a:	4603      	mov	r3, r0
 8015c9c:	6900      	ldr	r0, [r0, #16]
 8015c9e:	1a80      	subs	r0, r0, r2
 8015ca0:	b530      	push	{r4, r5, lr}
 8015ca2:	d10e      	bne.n	8015cc2 <__mcmp+0x2a>
 8015ca4:	3314      	adds	r3, #20
 8015ca6:	3114      	adds	r1, #20
 8015ca8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015cac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015cb0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015cb4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015cb8:	4295      	cmp	r5, r2
 8015cba:	d003      	beq.n	8015cc4 <__mcmp+0x2c>
 8015cbc:	d205      	bcs.n	8015cca <__mcmp+0x32>
 8015cbe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015cc2:	bd30      	pop	{r4, r5, pc}
 8015cc4:	42a3      	cmp	r3, r4
 8015cc6:	d3f3      	bcc.n	8015cb0 <__mcmp+0x18>
 8015cc8:	e7fb      	b.n	8015cc2 <__mcmp+0x2a>
 8015cca:	2001      	movs	r0, #1
 8015ccc:	e7f9      	b.n	8015cc2 <__mcmp+0x2a>
	...

08015cd0 <__mdiff>:
 8015cd0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015cd4:	4689      	mov	r9, r1
 8015cd6:	4606      	mov	r6, r0
 8015cd8:	4611      	mov	r1, r2
 8015cda:	4648      	mov	r0, r9
 8015cdc:	4614      	mov	r4, r2
 8015cde:	f7ff ffdb 	bl	8015c98 <__mcmp>
 8015ce2:	1e05      	subs	r5, r0, #0
 8015ce4:	d112      	bne.n	8015d0c <__mdiff+0x3c>
 8015ce6:	4629      	mov	r1, r5
 8015ce8:	4630      	mov	r0, r6
 8015cea:	f7ff fd63 	bl	80157b4 <_Balloc>
 8015cee:	4602      	mov	r2, r0
 8015cf0:	b928      	cbnz	r0, 8015cfe <__mdiff+0x2e>
 8015cf2:	4b3f      	ldr	r3, [pc, #252]	@ (8015df0 <__mdiff+0x120>)
 8015cf4:	f240 2137 	movw	r1, #567	@ 0x237
 8015cf8:	483e      	ldr	r0, [pc, #248]	@ (8015df4 <__mdiff+0x124>)
 8015cfa:	f7fd fe5d 	bl	80139b8 <__assert_func>
 8015cfe:	2301      	movs	r3, #1
 8015d00:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015d04:	4610      	mov	r0, r2
 8015d06:	b003      	add	sp, #12
 8015d08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d0c:	bfbc      	itt	lt
 8015d0e:	464b      	movlt	r3, r9
 8015d10:	46a1      	movlt	r9, r4
 8015d12:	4630      	mov	r0, r6
 8015d14:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8015d18:	bfba      	itte	lt
 8015d1a:	461c      	movlt	r4, r3
 8015d1c:	2501      	movlt	r5, #1
 8015d1e:	2500      	movge	r5, #0
 8015d20:	f7ff fd48 	bl	80157b4 <_Balloc>
 8015d24:	4602      	mov	r2, r0
 8015d26:	b918      	cbnz	r0, 8015d30 <__mdiff+0x60>
 8015d28:	4b31      	ldr	r3, [pc, #196]	@ (8015df0 <__mdiff+0x120>)
 8015d2a:	f240 2145 	movw	r1, #581	@ 0x245
 8015d2e:	e7e3      	b.n	8015cf8 <__mdiff+0x28>
 8015d30:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015d34:	6926      	ldr	r6, [r4, #16]
 8015d36:	60c5      	str	r5, [r0, #12]
 8015d38:	f109 0310 	add.w	r3, r9, #16
 8015d3c:	f109 0514 	add.w	r5, r9, #20
 8015d40:	f104 0e14 	add.w	lr, r4, #20
 8015d44:	f100 0b14 	add.w	fp, r0, #20
 8015d48:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8015d4c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015d50:	9301      	str	r3, [sp, #4]
 8015d52:	46d9      	mov	r9, fp
 8015d54:	f04f 0c00 	mov.w	ip, #0
 8015d58:	9b01      	ldr	r3, [sp, #4]
 8015d5a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015d5e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015d62:	9301      	str	r3, [sp, #4]
 8015d64:	fa1f f38a 	uxth.w	r3, sl
 8015d68:	4619      	mov	r1, r3
 8015d6a:	b283      	uxth	r3, r0
 8015d6c:	1acb      	subs	r3, r1, r3
 8015d6e:	0c00      	lsrs	r0, r0, #16
 8015d70:	4463      	add	r3, ip
 8015d72:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8015d76:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8015d7a:	b29b      	uxth	r3, r3
 8015d7c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015d80:	4576      	cmp	r6, lr
 8015d82:	f849 3b04 	str.w	r3, [r9], #4
 8015d86:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015d8a:	d8e5      	bhi.n	8015d58 <__mdiff+0x88>
 8015d8c:	1b33      	subs	r3, r6, r4
 8015d8e:	3b15      	subs	r3, #21
 8015d90:	f023 0303 	bic.w	r3, r3, #3
 8015d94:	3415      	adds	r4, #21
 8015d96:	3304      	adds	r3, #4
 8015d98:	42a6      	cmp	r6, r4
 8015d9a:	bf38      	it	cc
 8015d9c:	2304      	movcc	r3, #4
 8015d9e:	441d      	add	r5, r3
 8015da0:	445b      	add	r3, fp
 8015da2:	461e      	mov	r6, r3
 8015da4:	462c      	mov	r4, r5
 8015da6:	4544      	cmp	r4, r8
 8015da8:	d30e      	bcc.n	8015dc8 <__mdiff+0xf8>
 8015daa:	f108 0103 	add.w	r1, r8, #3
 8015dae:	1b49      	subs	r1, r1, r5
 8015db0:	f021 0103 	bic.w	r1, r1, #3
 8015db4:	3d03      	subs	r5, #3
 8015db6:	45a8      	cmp	r8, r5
 8015db8:	bf38      	it	cc
 8015dba:	2100      	movcc	r1, #0
 8015dbc:	440b      	add	r3, r1
 8015dbe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015dc2:	b191      	cbz	r1, 8015dea <__mdiff+0x11a>
 8015dc4:	6117      	str	r7, [r2, #16]
 8015dc6:	e79d      	b.n	8015d04 <__mdiff+0x34>
 8015dc8:	f854 1b04 	ldr.w	r1, [r4], #4
 8015dcc:	46e6      	mov	lr, ip
 8015dce:	0c08      	lsrs	r0, r1, #16
 8015dd0:	fa1c fc81 	uxtah	ip, ip, r1
 8015dd4:	4471      	add	r1, lr
 8015dd6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8015dda:	b289      	uxth	r1, r1
 8015ddc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015de0:	f846 1b04 	str.w	r1, [r6], #4
 8015de4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015de8:	e7dd      	b.n	8015da6 <__mdiff+0xd6>
 8015dea:	3f01      	subs	r7, #1
 8015dec:	e7e7      	b.n	8015dbe <__mdiff+0xee>
 8015dee:	bf00      	nop
 8015df0:	08016478 	.word	0x08016478
 8015df4:	0801649a 	.word	0x0801649a

08015df8 <__d2b>:
 8015df8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015dfc:	460f      	mov	r7, r1
 8015dfe:	2101      	movs	r1, #1
 8015e00:	ec59 8b10 	vmov	r8, r9, d0
 8015e04:	4616      	mov	r6, r2
 8015e06:	f7ff fcd5 	bl	80157b4 <_Balloc>
 8015e0a:	4604      	mov	r4, r0
 8015e0c:	b930      	cbnz	r0, 8015e1c <__d2b+0x24>
 8015e0e:	4602      	mov	r2, r0
 8015e10:	4b23      	ldr	r3, [pc, #140]	@ (8015ea0 <__d2b+0xa8>)
 8015e12:	4824      	ldr	r0, [pc, #144]	@ (8015ea4 <__d2b+0xac>)
 8015e14:	f240 310f 	movw	r1, #783	@ 0x30f
 8015e18:	f7fd fdce 	bl	80139b8 <__assert_func>
 8015e1c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015e20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015e24:	b10d      	cbz	r5, 8015e2a <__d2b+0x32>
 8015e26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8015e2a:	9301      	str	r3, [sp, #4]
 8015e2c:	f1b8 0300 	subs.w	r3, r8, #0
 8015e30:	d023      	beq.n	8015e7a <__d2b+0x82>
 8015e32:	4668      	mov	r0, sp
 8015e34:	9300      	str	r3, [sp, #0]
 8015e36:	f7ff fd84 	bl	8015942 <__lo0bits>
 8015e3a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8015e3e:	b1d0      	cbz	r0, 8015e76 <__d2b+0x7e>
 8015e40:	f1c0 0320 	rsb	r3, r0, #32
 8015e44:	fa02 f303 	lsl.w	r3, r2, r3
 8015e48:	430b      	orrs	r3, r1
 8015e4a:	40c2      	lsrs	r2, r0
 8015e4c:	6163      	str	r3, [r4, #20]
 8015e4e:	9201      	str	r2, [sp, #4]
 8015e50:	9b01      	ldr	r3, [sp, #4]
 8015e52:	61a3      	str	r3, [r4, #24]
 8015e54:	2b00      	cmp	r3, #0
 8015e56:	bf0c      	ite	eq
 8015e58:	2201      	moveq	r2, #1
 8015e5a:	2202      	movne	r2, #2
 8015e5c:	6122      	str	r2, [r4, #16]
 8015e5e:	b1a5      	cbz	r5, 8015e8a <__d2b+0x92>
 8015e60:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8015e64:	4405      	add	r5, r0
 8015e66:	603d      	str	r5, [r7, #0]
 8015e68:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8015e6c:	6030      	str	r0, [r6, #0]
 8015e6e:	4620      	mov	r0, r4
 8015e70:	b003      	add	sp, #12
 8015e72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015e76:	6161      	str	r1, [r4, #20]
 8015e78:	e7ea      	b.n	8015e50 <__d2b+0x58>
 8015e7a:	a801      	add	r0, sp, #4
 8015e7c:	f7ff fd61 	bl	8015942 <__lo0bits>
 8015e80:	9b01      	ldr	r3, [sp, #4]
 8015e82:	6163      	str	r3, [r4, #20]
 8015e84:	3020      	adds	r0, #32
 8015e86:	2201      	movs	r2, #1
 8015e88:	e7e8      	b.n	8015e5c <__d2b+0x64>
 8015e8a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015e8e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015e92:	6038      	str	r0, [r7, #0]
 8015e94:	6918      	ldr	r0, [r3, #16]
 8015e96:	f7ff fd35 	bl	8015904 <__hi0bits>
 8015e9a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015e9e:	e7e5      	b.n	8015e6c <__d2b+0x74>
 8015ea0:	08016478 	.word	0x08016478
 8015ea4:	0801649a 	.word	0x0801649a

08015ea8 <__sread>:
 8015ea8:	b510      	push	{r4, lr}
 8015eaa:	460c      	mov	r4, r1
 8015eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015eb0:	f000 f956 	bl	8016160 <_read_r>
 8015eb4:	2800      	cmp	r0, #0
 8015eb6:	bfab      	itete	ge
 8015eb8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8015eba:	89a3      	ldrhlt	r3, [r4, #12]
 8015ebc:	181b      	addge	r3, r3, r0
 8015ebe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8015ec2:	bfac      	ite	ge
 8015ec4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8015ec6:	81a3      	strhlt	r3, [r4, #12]
 8015ec8:	bd10      	pop	{r4, pc}

08015eca <__swrite>:
 8015eca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015ece:	461f      	mov	r7, r3
 8015ed0:	898b      	ldrh	r3, [r1, #12]
 8015ed2:	05db      	lsls	r3, r3, #23
 8015ed4:	4605      	mov	r5, r0
 8015ed6:	460c      	mov	r4, r1
 8015ed8:	4616      	mov	r6, r2
 8015eda:	d505      	bpl.n	8015ee8 <__swrite+0x1e>
 8015edc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015ee0:	2302      	movs	r3, #2
 8015ee2:	2200      	movs	r2, #0
 8015ee4:	f000 f92a 	bl	801613c <_lseek_r>
 8015ee8:	89a3      	ldrh	r3, [r4, #12]
 8015eea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015eee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015ef2:	81a3      	strh	r3, [r4, #12]
 8015ef4:	4632      	mov	r2, r6
 8015ef6:	463b      	mov	r3, r7
 8015ef8:	4628      	mov	r0, r5
 8015efa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015efe:	f000 b941 	b.w	8016184 <_write_r>

08015f02 <__sseek>:
 8015f02:	b510      	push	{r4, lr}
 8015f04:	460c      	mov	r4, r1
 8015f06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015f0a:	f000 f917 	bl	801613c <_lseek_r>
 8015f0e:	1c43      	adds	r3, r0, #1
 8015f10:	89a3      	ldrh	r3, [r4, #12]
 8015f12:	bf15      	itete	ne
 8015f14:	6560      	strne	r0, [r4, #84]	@ 0x54
 8015f16:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8015f1a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8015f1e:	81a3      	strheq	r3, [r4, #12]
 8015f20:	bf18      	it	ne
 8015f22:	81a3      	strhne	r3, [r4, #12]
 8015f24:	bd10      	pop	{r4, pc}

08015f26 <__sclose>:
 8015f26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015f2a:	f000 b93d 	b.w	80161a8 <_close_r>

08015f2e <__swbuf_r>:
 8015f2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f30:	460e      	mov	r6, r1
 8015f32:	4614      	mov	r4, r2
 8015f34:	4605      	mov	r5, r0
 8015f36:	b118      	cbz	r0, 8015f40 <__swbuf_r+0x12>
 8015f38:	6a03      	ldr	r3, [r0, #32]
 8015f3a:	b90b      	cbnz	r3, 8015f40 <__swbuf_r+0x12>
 8015f3c:	f7fe fad8 	bl	80144f0 <__sinit>
 8015f40:	69a3      	ldr	r3, [r4, #24]
 8015f42:	60a3      	str	r3, [r4, #8]
 8015f44:	89a3      	ldrh	r3, [r4, #12]
 8015f46:	071a      	lsls	r2, r3, #28
 8015f48:	d501      	bpl.n	8015f4e <__swbuf_r+0x20>
 8015f4a:	6923      	ldr	r3, [r4, #16]
 8015f4c:	b943      	cbnz	r3, 8015f60 <__swbuf_r+0x32>
 8015f4e:	4621      	mov	r1, r4
 8015f50:	4628      	mov	r0, r5
 8015f52:	f000 f82b 	bl	8015fac <__swsetup_r>
 8015f56:	b118      	cbz	r0, 8015f60 <__swbuf_r+0x32>
 8015f58:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8015f5c:	4638      	mov	r0, r7
 8015f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015f60:	6823      	ldr	r3, [r4, #0]
 8015f62:	6922      	ldr	r2, [r4, #16]
 8015f64:	1a98      	subs	r0, r3, r2
 8015f66:	6963      	ldr	r3, [r4, #20]
 8015f68:	b2f6      	uxtb	r6, r6
 8015f6a:	4283      	cmp	r3, r0
 8015f6c:	4637      	mov	r7, r6
 8015f6e:	dc05      	bgt.n	8015f7c <__swbuf_r+0x4e>
 8015f70:	4621      	mov	r1, r4
 8015f72:	4628      	mov	r0, r5
 8015f74:	f7ff fbf6 	bl	8015764 <_fflush_r>
 8015f78:	2800      	cmp	r0, #0
 8015f7a:	d1ed      	bne.n	8015f58 <__swbuf_r+0x2a>
 8015f7c:	68a3      	ldr	r3, [r4, #8]
 8015f7e:	3b01      	subs	r3, #1
 8015f80:	60a3      	str	r3, [r4, #8]
 8015f82:	6823      	ldr	r3, [r4, #0]
 8015f84:	1c5a      	adds	r2, r3, #1
 8015f86:	6022      	str	r2, [r4, #0]
 8015f88:	701e      	strb	r6, [r3, #0]
 8015f8a:	6962      	ldr	r2, [r4, #20]
 8015f8c:	1c43      	adds	r3, r0, #1
 8015f8e:	429a      	cmp	r2, r3
 8015f90:	d004      	beq.n	8015f9c <__swbuf_r+0x6e>
 8015f92:	89a3      	ldrh	r3, [r4, #12]
 8015f94:	07db      	lsls	r3, r3, #31
 8015f96:	d5e1      	bpl.n	8015f5c <__swbuf_r+0x2e>
 8015f98:	2e0a      	cmp	r6, #10
 8015f9a:	d1df      	bne.n	8015f5c <__swbuf_r+0x2e>
 8015f9c:	4621      	mov	r1, r4
 8015f9e:	4628      	mov	r0, r5
 8015fa0:	f7ff fbe0 	bl	8015764 <_fflush_r>
 8015fa4:	2800      	cmp	r0, #0
 8015fa6:	d0d9      	beq.n	8015f5c <__swbuf_r+0x2e>
 8015fa8:	e7d6      	b.n	8015f58 <__swbuf_r+0x2a>
	...

08015fac <__swsetup_r>:
 8015fac:	b538      	push	{r3, r4, r5, lr}
 8015fae:	4b29      	ldr	r3, [pc, #164]	@ (8016054 <__swsetup_r+0xa8>)
 8015fb0:	4605      	mov	r5, r0
 8015fb2:	6818      	ldr	r0, [r3, #0]
 8015fb4:	460c      	mov	r4, r1
 8015fb6:	b118      	cbz	r0, 8015fc0 <__swsetup_r+0x14>
 8015fb8:	6a03      	ldr	r3, [r0, #32]
 8015fba:	b90b      	cbnz	r3, 8015fc0 <__swsetup_r+0x14>
 8015fbc:	f7fe fa98 	bl	80144f0 <__sinit>
 8015fc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015fc4:	0719      	lsls	r1, r3, #28
 8015fc6:	d422      	bmi.n	801600e <__swsetup_r+0x62>
 8015fc8:	06da      	lsls	r2, r3, #27
 8015fca:	d407      	bmi.n	8015fdc <__swsetup_r+0x30>
 8015fcc:	2209      	movs	r2, #9
 8015fce:	602a      	str	r2, [r5, #0]
 8015fd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015fd4:	81a3      	strh	r3, [r4, #12]
 8015fd6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015fda:	e033      	b.n	8016044 <__swsetup_r+0x98>
 8015fdc:	0758      	lsls	r0, r3, #29
 8015fde:	d512      	bpl.n	8016006 <__swsetup_r+0x5a>
 8015fe0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015fe2:	b141      	cbz	r1, 8015ff6 <__swsetup_r+0x4a>
 8015fe4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015fe8:	4299      	cmp	r1, r3
 8015fea:	d002      	beq.n	8015ff2 <__swsetup_r+0x46>
 8015fec:	4628      	mov	r0, r5
 8015fee:	f7ff f9a9 	bl	8015344 <_free_r>
 8015ff2:	2300      	movs	r3, #0
 8015ff4:	6363      	str	r3, [r4, #52]	@ 0x34
 8015ff6:	89a3      	ldrh	r3, [r4, #12]
 8015ff8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015ffc:	81a3      	strh	r3, [r4, #12]
 8015ffe:	2300      	movs	r3, #0
 8016000:	6063      	str	r3, [r4, #4]
 8016002:	6923      	ldr	r3, [r4, #16]
 8016004:	6023      	str	r3, [r4, #0]
 8016006:	89a3      	ldrh	r3, [r4, #12]
 8016008:	f043 0308 	orr.w	r3, r3, #8
 801600c:	81a3      	strh	r3, [r4, #12]
 801600e:	6923      	ldr	r3, [r4, #16]
 8016010:	b94b      	cbnz	r3, 8016026 <__swsetup_r+0x7a>
 8016012:	89a3      	ldrh	r3, [r4, #12]
 8016014:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8016018:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801601c:	d003      	beq.n	8016026 <__swsetup_r+0x7a>
 801601e:	4621      	mov	r1, r4
 8016020:	4628      	mov	r0, r5
 8016022:	f000 f83f 	bl	80160a4 <__smakebuf_r>
 8016026:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801602a:	f013 0201 	ands.w	r2, r3, #1
 801602e:	d00a      	beq.n	8016046 <__swsetup_r+0x9a>
 8016030:	2200      	movs	r2, #0
 8016032:	60a2      	str	r2, [r4, #8]
 8016034:	6962      	ldr	r2, [r4, #20]
 8016036:	4252      	negs	r2, r2
 8016038:	61a2      	str	r2, [r4, #24]
 801603a:	6922      	ldr	r2, [r4, #16]
 801603c:	b942      	cbnz	r2, 8016050 <__swsetup_r+0xa4>
 801603e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8016042:	d1c5      	bne.n	8015fd0 <__swsetup_r+0x24>
 8016044:	bd38      	pop	{r3, r4, r5, pc}
 8016046:	0799      	lsls	r1, r3, #30
 8016048:	bf58      	it	pl
 801604a:	6962      	ldrpl	r2, [r4, #20]
 801604c:	60a2      	str	r2, [r4, #8]
 801604e:	e7f4      	b.n	801603a <__swsetup_r+0x8e>
 8016050:	2000      	movs	r0, #0
 8016052:	e7f7      	b.n	8016044 <__swsetup_r+0x98>
 8016054:	24000020 	.word	0x24000020

08016058 <__swhatbuf_r>:
 8016058:	b570      	push	{r4, r5, r6, lr}
 801605a:	460c      	mov	r4, r1
 801605c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016060:	2900      	cmp	r1, #0
 8016062:	b096      	sub	sp, #88	@ 0x58
 8016064:	4615      	mov	r5, r2
 8016066:	461e      	mov	r6, r3
 8016068:	da0d      	bge.n	8016086 <__swhatbuf_r+0x2e>
 801606a:	89a3      	ldrh	r3, [r4, #12]
 801606c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8016070:	f04f 0100 	mov.w	r1, #0
 8016074:	bf14      	ite	ne
 8016076:	2340      	movne	r3, #64	@ 0x40
 8016078:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801607c:	2000      	movs	r0, #0
 801607e:	6031      	str	r1, [r6, #0]
 8016080:	602b      	str	r3, [r5, #0]
 8016082:	b016      	add	sp, #88	@ 0x58
 8016084:	bd70      	pop	{r4, r5, r6, pc}
 8016086:	466a      	mov	r2, sp
 8016088:	f000 f89e 	bl	80161c8 <_fstat_r>
 801608c:	2800      	cmp	r0, #0
 801608e:	dbec      	blt.n	801606a <__swhatbuf_r+0x12>
 8016090:	9901      	ldr	r1, [sp, #4]
 8016092:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8016096:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801609a:	4259      	negs	r1, r3
 801609c:	4159      	adcs	r1, r3
 801609e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80160a2:	e7eb      	b.n	801607c <__swhatbuf_r+0x24>

080160a4 <__smakebuf_r>:
 80160a4:	898b      	ldrh	r3, [r1, #12]
 80160a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80160a8:	079d      	lsls	r5, r3, #30
 80160aa:	4606      	mov	r6, r0
 80160ac:	460c      	mov	r4, r1
 80160ae:	d507      	bpl.n	80160c0 <__smakebuf_r+0x1c>
 80160b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80160b4:	6023      	str	r3, [r4, #0]
 80160b6:	6123      	str	r3, [r4, #16]
 80160b8:	2301      	movs	r3, #1
 80160ba:	6163      	str	r3, [r4, #20]
 80160bc:	b003      	add	sp, #12
 80160be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80160c0:	ab01      	add	r3, sp, #4
 80160c2:	466a      	mov	r2, sp
 80160c4:	f7ff ffc8 	bl	8016058 <__swhatbuf_r>
 80160c8:	9f00      	ldr	r7, [sp, #0]
 80160ca:	4605      	mov	r5, r0
 80160cc:	4639      	mov	r1, r7
 80160ce:	4630      	mov	r0, r6
 80160d0:	f7fd ff6a 	bl	8013fa8 <_malloc_r>
 80160d4:	b948      	cbnz	r0, 80160ea <__smakebuf_r+0x46>
 80160d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80160da:	059a      	lsls	r2, r3, #22
 80160dc:	d4ee      	bmi.n	80160bc <__smakebuf_r+0x18>
 80160de:	f023 0303 	bic.w	r3, r3, #3
 80160e2:	f043 0302 	orr.w	r3, r3, #2
 80160e6:	81a3      	strh	r3, [r4, #12]
 80160e8:	e7e2      	b.n	80160b0 <__smakebuf_r+0xc>
 80160ea:	89a3      	ldrh	r3, [r4, #12]
 80160ec:	6020      	str	r0, [r4, #0]
 80160ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80160f2:	81a3      	strh	r3, [r4, #12]
 80160f4:	9b01      	ldr	r3, [sp, #4]
 80160f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80160fa:	b15b      	cbz	r3, 8016114 <__smakebuf_r+0x70>
 80160fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016100:	4630      	mov	r0, r6
 8016102:	f000 f80b 	bl	801611c <_isatty_r>
 8016106:	b128      	cbz	r0, 8016114 <__smakebuf_r+0x70>
 8016108:	89a3      	ldrh	r3, [r4, #12]
 801610a:	f023 0303 	bic.w	r3, r3, #3
 801610e:	f043 0301 	orr.w	r3, r3, #1
 8016112:	81a3      	strh	r3, [r4, #12]
 8016114:	89a3      	ldrh	r3, [r4, #12]
 8016116:	431d      	orrs	r5, r3
 8016118:	81a5      	strh	r5, [r4, #12]
 801611a:	e7cf      	b.n	80160bc <__smakebuf_r+0x18>

0801611c <_isatty_r>:
 801611c:	b538      	push	{r3, r4, r5, lr}
 801611e:	4d06      	ldr	r5, [pc, #24]	@ (8016138 <_isatty_r+0x1c>)
 8016120:	2300      	movs	r3, #0
 8016122:	4604      	mov	r4, r0
 8016124:	4608      	mov	r0, r1
 8016126:	602b      	str	r3, [r5, #0]
 8016128:	f7ee fbce 	bl	80048c8 <_isatty>
 801612c:	1c43      	adds	r3, r0, #1
 801612e:	d102      	bne.n	8016136 <_isatty_r+0x1a>
 8016130:	682b      	ldr	r3, [r5, #0]
 8016132:	b103      	cbz	r3, 8016136 <_isatty_r+0x1a>
 8016134:	6023      	str	r3, [r4, #0]
 8016136:	bd38      	pop	{r3, r4, r5, pc}
 8016138:	2400d824 	.word	0x2400d824

0801613c <_lseek_r>:
 801613c:	b538      	push	{r3, r4, r5, lr}
 801613e:	4d07      	ldr	r5, [pc, #28]	@ (801615c <_lseek_r+0x20>)
 8016140:	4604      	mov	r4, r0
 8016142:	4608      	mov	r0, r1
 8016144:	4611      	mov	r1, r2
 8016146:	2200      	movs	r2, #0
 8016148:	602a      	str	r2, [r5, #0]
 801614a:	461a      	mov	r2, r3
 801614c:	f7ee fbc7 	bl	80048de <_lseek>
 8016150:	1c43      	adds	r3, r0, #1
 8016152:	d102      	bne.n	801615a <_lseek_r+0x1e>
 8016154:	682b      	ldr	r3, [r5, #0]
 8016156:	b103      	cbz	r3, 801615a <_lseek_r+0x1e>
 8016158:	6023      	str	r3, [r4, #0]
 801615a:	bd38      	pop	{r3, r4, r5, pc}
 801615c:	2400d824 	.word	0x2400d824

08016160 <_read_r>:
 8016160:	b538      	push	{r3, r4, r5, lr}
 8016162:	4d07      	ldr	r5, [pc, #28]	@ (8016180 <_read_r+0x20>)
 8016164:	4604      	mov	r4, r0
 8016166:	4608      	mov	r0, r1
 8016168:	4611      	mov	r1, r2
 801616a:	2200      	movs	r2, #0
 801616c:	602a      	str	r2, [r5, #0]
 801616e:	461a      	mov	r2, r3
 8016170:	f7ee fb55 	bl	800481e <_read>
 8016174:	1c43      	adds	r3, r0, #1
 8016176:	d102      	bne.n	801617e <_read_r+0x1e>
 8016178:	682b      	ldr	r3, [r5, #0]
 801617a:	b103      	cbz	r3, 801617e <_read_r+0x1e>
 801617c:	6023      	str	r3, [r4, #0]
 801617e:	bd38      	pop	{r3, r4, r5, pc}
 8016180:	2400d824 	.word	0x2400d824

08016184 <_write_r>:
 8016184:	b538      	push	{r3, r4, r5, lr}
 8016186:	4d07      	ldr	r5, [pc, #28]	@ (80161a4 <_write_r+0x20>)
 8016188:	4604      	mov	r4, r0
 801618a:	4608      	mov	r0, r1
 801618c:	4611      	mov	r1, r2
 801618e:	2200      	movs	r2, #0
 8016190:	602a      	str	r2, [r5, #0]
 8016192:	461a      	mov	r2, r3
 8016194:	f7ee fb60 	bl	8004858 <_write>
 8016198:	1c43      	adds	r3, r0, #1
 801619a:	d102      	bne.n	80161a2 <_write_r+0x1e>
 801619c:	682b      	ldr	r3, [r5, #0]
 801619e:	b103      	cbz	r3, 80161a2 <_write_r+0x1e>
 80161a0:	6023      	str	r3, [r4, #0]
 80161a2:	bd38      	pop	{r3, r4, r5, pc}
 80161a4:	2400d824 	.word	0x2400d824

080161a8 <_close_r>:
 80161a8:	b538      	push	{r3, r4, r5, lr}
 80161aa:	4d06      	ldr	r5, [pc, #24]	@ (80161c4 <_close_r+0x1c>)
 80161ac:	2300      	movs	r3, #0
 80161ae:	4604      	mov	r4, r0
 80161b0:	4608      	mov	r0, r1
 80161b2:	602b      	str	r3, [r5, #0]
 80161b4:	f7ee fb6c 	bl	8004890 <_close>
 80161b8:	1c43      	adds	r3, r0, #1
 80161ba:	d102      	bne.n	80161c2 <_close_r+0x1a>
 80161bc:	682b      	ldr	r3, [r5, #0]
 80161be:	b103      	cbz	r3, 80161c2 <_close_r+0x1a>
 80161c0:	6023      	str	r3, [r4, #0]
 80161c2:	bd38      	pop	{r3, r4, r5, pc}
 80161c4:	2400d824 	.word	0x2400d824

080161c8 <_fstat_r>:
 80161c8:	b538      	push	{r3, r4, r5, lr}
 80161ca:	4d07      	ldr	r5, [pc, #28]	@ (80161e8 <_fstat_r+0x20>)
 80161cc:	2300      	movs	r3, #0
 80161ce:	4604      	mov	r4, r0
 80161d0:	4608      	mov	r0, r1
 80161d2:	4611      	mov	r1, r2
 80161d4:	602b      	str	r3, [r5, #0]
 80161d6:	f7ee fb67 	bl	80048a8 <_fstat>
 80161da:	1c43      	adds	r3, r0, #1
 80161dc:	d102      	bne.n	80161e4 <_fstat_r+0x1c>
 80161de:	682b      	ldr	r3, [r5, #0]
 80161e0:	b103      	cbz	r3, 80161e4 <_fstat_r+0x1c>
 80161e2:	6023      	str	r3, [r4, #0]
 80161e4:	bd38      	pop	{r3, r4, r5, pc}
 80161e6:	bf00      	nop
 80161e8:	2400d824 	.word	0x2400d824

080161ec <_calloc_r>:
 80161ec:	b570      	push	{r4, r5, r6, lr}
 80161ee:	fba1 5402 	umull	r5, r4, r1, r2
 80161f2:	b934      	cbnz	r4, 8016202 <_calloc_r+0x16>
 80161f4:	4629      	mov	r1, r5
 80161f6:	f7fd fed7 	bl	8013fa8 <_malloc_r>
 80161fa:	4606      	mov	r6, r0
 80161fc:	b928      	cbnz	r0, 801620a <_calloc_r+0x1e>
 80161fe:	4630      	mov	r0, r6
 8016200:	bd70      	pop	{r4, r5, r6, pc}
 8016202:	220c      	movs	r2, #12
 8016204:	6002      	str	r2, [r0, #0]
 8016206:	2600      	movs	r6, #0
 8016208:	e7f9      	b.n	80161fe <_calloc_r+0x12>
 801620a:	462a      	mov	r2, r5
 801620c:	4621      	mov	r1, r4
 801620e:	f7fe f9b7 	bl	8014580 <memset>
 8016212:	e7f4      	b.n	80161fe <_calloc_r+0x12>

08016214 <__ascii_mbtowc>:
 8016214:	b082      	sub	sp, #8
 8016216:	b901      	cbnz	r1, 801621a <__ascii_mbtowc+0x6>
 8016218:	a901      	add	r1, sp, #4
 801621a:	b142      	cbz	r2, 801622e <__ascii_mbtowc+0x1a>
 801621c:	b14b      	cbz	r3, 8016232 <__ascii_mbtowc+0x1e>
 801621e:	7813      	ldrb	r3, [r2, #0]
 8016220:	600b      	str	r3, [r1, #0]
 8016222:	7812      	ldrb	r2, [r2, #0]
 8016224:	1e10      	subs	r0, r2, #0
 8016226:	bf18      	it	ne
 8016228:	2001      	movne	r0, #1
 801622a:	b002      	add	sp, #8
 801622c:	4770      	bx	lr
 801622e:	4610      	mov	r0, r2
 8016230:	e7fb      	b.n	801622a <__ascii_mbtowc+0x16>
 8016232:	f06f 0001 	mvn.w	r0, #1
 8016236:	e7f8      	b.n	801622a <__ascii_mbtowc+0x16>

08016238 <__ascii_wctomb>:
 8016238:	4603      	mov	r3, r0
 801623a:	4608      	mov	r0, r1
 801623c:	b141      	cbz	r1, 8016250 <__ascii_wctomb+0x18>
 801623e:	2aff      	cmp	r2, #255	@ 0xff
 8016240:	d904      	bls.n	801624c <__ascii_wctomb+0x14>
 8016242:	228a      	movs	r2, #138	@ 0x8a
 8016244:	601a      	str	r2, [r3, #0]
 8016246:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801624a:	4770      	bx	lr
 801624c:	700a      	strb	r2, [r1, #0]
 801624e:	2001      	movs	r0, #1
 8016250:	4770      	bx	lr
	...

08016254 <_init>:
 8016254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016256:	bf00      	nop
 8016258:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801625a:	bc08      	pop	{r3}
 801625c:	469e      	mov	lr, r3
 801625e:	4770      	bx	lr

08016260 <_fini>:
 8016260:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016262:	bf00      	nop
 8016264:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016266:	bc08      	pop	{r3}
 8016268:	469e      	mov	lr, r3
 801626a:	4770      	bx	lr
