Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Feb 13 11:40:03 2025
| Host         : vader running 64-bit Arch Linux
| Command      : report_timing_summary -datasheet -max_paths 10 -file reports/timing.rpt
| Design       : top
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4696)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17023)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4696)
---------------------------
 There are 4696 register/latch pins with no clock driven by root clock pin: clk_o_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17023)
----------------------------------------------------
 There are 17023 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.442        0.000                      0                    1        0.205        0.000                      0                    1        2.150        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
mcb_clk_ref  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mcb_clk_ref         4.442        0.000                      0                    1        0.205        0.000                      0                    1        2.150        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mcb_clk_ref
  To Clock:  mcb_clk_ref

Setup :            0  Failing Endpoints,  Worst Slack        4.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 clk_o_reg/C
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mcb_clk_ref
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (mcb_clk_ref rise@5.000ns - mcb_clk_ref rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.302ns (51.453%)  route 0.285ns (48.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.068ns = ( 9.068 - 5.000 ) 
    Source Clock Delay      (SCD):    4.487ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  ibufds_inst/O
                         net (fo=1, routed)           2.343     3.166    clk_ref
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.259 r  clk_ref_BUFG_inst/O
                         net (fo=1, routed)           1.228     4.487    clk_ref_BUFG
    SLICE_X106Y246       FDRE                                         r  clk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.259     4.746 f  clk_o_reg/Q
                         net (fo=2, routed)           0.285     5.031    clk_o
    SLICE_X106Y246       LUT2 (Prop_lut2_I0_O)        0.043     5.074 r  clk_o_i_1/O
                         net (fo=1, routed)           0.000     5.074    clk_o_i_1_n_0
    SLICE_X106Y246       FDRE                                         r  clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mcb_clk_ref rise edge)
                                                      5.000     5.000 r  
    H19                                               0.000     5.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     5.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     5.727 r  ibufds_inst/O
                         net (fo=1, routed)           2.163     7.890    clk_ref
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.973 r  clk_ref_BUFG_inst/O
                         net (fo=1, routed)           1.095     9.068    clk_ref_BUFG
    SLICE_X106Y246       FDRE                                         r  clk_o_reg/C
                         clock pessimism              0.419     9.487    
                         clock uncertainty           -0.035     9.452    
    SLICE_X106Y246       FDRE (Setup_fdre_C_D)        0.064     9.516    clk_o_reg
  -------------------------------------------------------------------
                         required time                          9.516    
                         arrival time                          -5.074    
  -------------------------------------------------------------------
                         slack                                  4.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 clk_o_reg/C
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by mcb_clk_ref  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             mcb_clk_ref
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mcb_clk_ref rise@0.000ns - mcb_clk_ref rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (50.009%)  route 0.146ns (49.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.593ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  ibufds_inst/O
                         net (fo=1, routed)           1.304     1.663    clk_ref
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.689 r  clk_ref_BUFG_inst/O
                         net (fo=1, routed)           0.542     2.231    clk_ref_BUFG
    SLICE_X106Y246       FDRE                                         r  clk_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y246       FDRE (Prop_fdre_C_Q)         0.118     2.349 f  clk_o_reg/Q
                         net (fo=2, routed)           0.146     2.495    clk_o
    SLICE_X106Y246       LUT2 (Prop_lut2_I0_O)        0.028     2.523 r  clk_o_i_1/O
                         net (fo=1, routed)           0.000     2.523    clk_o_i_1_n_0
    SLICE_X106Y246       FDRE                                         r  clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mcb_clk_ref rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_ref_p (IN)
                         net (fo=0)                   0.000     0.000    clk_ref_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  ibufds_inst/O
                         net (fo=1, routed)           1.382     1.819    clk_ref
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.849 r  clk_ref_BUFG_inst/O
                         net (fo=1, routed)           0.744     2.593    clk_ref_BUFG
    SLICE_X106Y246       FDRE                                         r  clk_o_reg/C
                         clock pessimism             -0.362     2.231    
    SLICE_X106Y246       FDRE (Hold_fdre_C_D)         0.087     2.318    clk_o_reg
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.523    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcb_clk_ref
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_ref_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.408         5.000       3.591      BUFGCTRL_X0Y16  clk_ref_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         5.000       4.300      SLICE_X106Y246  clk_o_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_o_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.500       2.150      SLICE_X106Y246  clk_o_reg/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

------------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference   | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock       | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
------------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
mcb_clk_ref | sys_rst_i | FDRE    | -     |    -0.301 (r) | FAST    |     2.118 (r) | SLOW    |          |
------------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Setup between Clocks

------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source      | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock       | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
mcb_clk_ref | mcb_clk_ref |         0.558 | SLOW    |               |         |               |         |               |         |
------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



