<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE concept
  PUBLIC "-//OASIS//DTD DITA Concept//EN" "concept.dtd">
<concept xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic concept/concept " ditaarch:DITAArchVersion="1.2" id="ste1440493388169" xml:lang="en-us">
  <title class="- topic/title ">About the L2 cache</title>
  
  <shortdesc class="- topic/shortdesc ">The integrated L2 cache is the Point of Unification for the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">â€‘A76</keyword></ph> core. It handles both
    instruction and data requests from the instruction side and data side of each core respectively. </shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <conbody class="- topic/body  concept/conbody ">
    <section class="- topic/section ">
      
      <p class="- topic/p ">When fetched from the system, instructions are allocated to the L2 cache
        and can be invalidated during maintenance operations.</p>
      <note class="- topic/note ">Caches in the core are invalidated automatically at reset deassertion unless the core power mode is initialized to Debug Recovery. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="tm">DynamIQ</tm>
                                    Shared Unit</keyword></ph> Technical Reference Manual</ph></cite> for more information.</note>
    </section>
  </conbody>
</concept>