 
cpldfit:  version P.28xd                            Xilinx Inc.
                                  Fitter Report
Design Name: one_bit                             Date: 11-29-2012,  2:27PM
Device Used: XC9572XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
49 /72  ( 68%) 118 /360  ( 33%) 56 /216 ( 26%)   32 /72  ( 44%) 12 /34  ( 35%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          18/18*      16/54       70/90       6/ 9
FB2           9/18       11/54       15/90       1/ 9
FB3          14/18       14/54       17/90       5/ 9
FB4           8/18       15/54       16/90       0/ 7
             -----       -----       -----      -----    
             49/72       56/216     118/360     12/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Signal 'reset' mapped onto global set/reset net GSR.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    5           5    |  I/O              :     9      28
Output        :    5           5    |  GCK/IO           :     2       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    1           1    |
                 ----        ----
        Total     12          12

** Power Data **

There are 49 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'one_bit.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P5'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
INFO:Cpld - Inferring BUFG constraint for signal 'enable' based upon the LOC
   constraint 'P6'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
WARNING:Cpld:828 - Signal 'x2/pulson_mux0001.RSTF' has been minimized to 'GND'.
     The signal is removed.
WARNING:Cpld:1239 - The global clock designation (BUFG) on signal 'enable_IBUF'
   is ignored. Most likely the signal is gated and therefore cannot be used as a
   global control signal.
*************************  Summary of Mapped Logic  ************************

** 5 Outputs **

Signal                                  Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                                    Pts   Inps          No.  Type    Use     Mode Rate State
lmp<0>                                  2     6     FB1_2   1    I/O     O       STD  FAST RESET
lmp<1>                                  2     6     FB1_5   2    I/O     O       STD  FAST RESET
lmp<2>                                  2     6     FB1_6   3    I/O     O       STD  FAST RESET
lmp<3>                                  2     6     FB1_8   4    I/O     O       STD  FAST RESET
transmitter                             2     2     FB3_8   13   I/O     O       STD  FAST RESET

** 44 Buried Nodes **

Signal                                  Total Total Loc     Pwr  Reg Init
Name                                    Pts   Inps          Mode State
$OpTx$BIN_STEP$73                       1     6     FB1_1   STD  
nstate<4>/nstate<4>_SETF                2     5     FB1_3   STD  
nstate<2>/nstate<2>_SETF                3     4     FB1_4   STD  
nstate<1>/nstate<1>_SETF                3     5     FB1_7   STD  
nstate<0>/nstate<0>_RSTF                3     5     FB1_9   STD  
x2/nstate<1>/x2/nstate<1>_RSTF__$INT    4     4     FB1_10  STD  
x2/nstate<0>/x2/nstate<0>_RSTF__$INT    4     4     FB1_11  STD  
nstate<3>/nstate<3>_SETF                4     5     FB1_12  STD  
$OpTx$$OpTx$FX_DC$18_INV$262            4     6     FB1_13  STD  
puls/puls_SETF__$INT                    5     5     FB1_14  STD  
nstate<1>/nstate<1>_RSTF                5     6     FB1_15  STD  
nstate<0>/nstate<0>_SETF__$INT          5     6     FB1_16  STD  
nstate<3>/nstate<3>_RSTF__$INT          8     6     FB1_17  STD  
transmitter_OBUF/transmitter_OBUF_SETF  11    11    FB1_18  STD  
x2/state<1>                             1     1     FB2_10  STD  RESET
x2/state<0>                             1     1     FB2_11  STD  RESET
x1/q                                    1     1     FB2_12  STD  RESET
levin                                   1     1     FB2_13  STD  RESET
x2/nstate<1>/x2/nstate<1>_SETF          2     3     FB2_14  STD  
x2/nstate<0>/x2/nstate<0>_SETF          2     3     FB2_15  STD  
state<4>                                2     2     FB2_16  STD  RESET
state<3>                                2     2     FB2_17  STD  RESET
puls/puls_RSTF                          3     4     FB2_18  STD  
x2/pulson_mux0001                       0     0     FB3_5   STD  RESET
en                                      1     8     FB3_6   STD  RESET
count<7>                                1     7     FB3_7   STD  RESET
count<6>                                1     6     FB3_9   STD  RESET
count<5>                                1     5     FB3_10  STD  RESET
count<4>                                1     4     FB3_11  STD  RESET
count<3>                                1     3     FB3_12  STD  RESET
count<2>                                1     2     FB3_13  STD  RESET
count<1>                                1     1     FB3_14  STD  RESET
count<0>                                1     8     FB3_15  STD  RESET
state<2>                                2     2     FB3_16  STD  RESET
state<1>                                2     2     FB3_17  STD  RESET
state<0>                                2     2     FB3_18  STD  RESET
x2/nstate<1>                            2     2     FB4_11  STD  RESET
x2/nstate<0>                            2     2     FB4_12  STD  RESET
puls                                    2     2     FB4_13  STD  RESET
nstate<4>                               2     2     FB4_14  STD  RESET

Signal                                  Total Total Loc     Pwr  Reg Init
Name                                    Pts   Inps          Mode State
nstate<3>                               2     2     FB4_15  STD  RESET
nstate<2>                               2     2     FB4_16  STD  RESET
nstate<1>                               2     2     FB4_17  STD  RESET
nstate<0>                               2     2     FB4_18  STD  RESET

** 7 Inputs **

Signal                                  Loc     Pin  Pin     Pin     
Name                                            No.  Type    Use     
clk                                     FB1_9   5    GCK/I/O GCK
enable                                  FB1_11  6    GCK/I/O I
reset                                   FB2_9   39   GSR/I/O GSR/I
in_signal<1>                            FB3_11  18   I/O     I
in_signal<2>                            FB3_14  19   I/O     I
in_signal<0>                            FB3_15  20   I/O     I
in_signal<3>                            FB3_17  22   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               16/38
Number of signals used by logic mapping into function block:  16
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
$OpTx$BIN_STEP$73     1       1<- /\5   0     FB1_1         (b)     (b)
lmp<0>                2       0   /\1   2     FB1_2   1     I/O     O
nstate<4>/nstate<4>_SETF
                      2       0     0   3     FB1_3         (b)     (b)
nstate<2>/nstate<2>_SETF
                      3       0     0   2     FB1_4         (b)     (b)
lmp<1>                2       0     0   3     FB1_5   2     I/O     O
lmp<2>                2       0     0   3     FB1_6   3     I/O     O
nstate<1>/nstate<1>_SETF
                      3       0     0   2     FB1_7         (b)     (b)
lmp<3>                2       0     0   3     FB1_8   4     I/O     O
nstate<0>/nstate<0>_RSTF
                      3       0     0   2     FB1_9   5     GCK/I/O GCK
x2/nstate<1>/x2/nstate<1>_RSTF__$INT
                      4       0   \/1   0     FB1_10        (b)     (b)
x2/nstate<0>/x2/nstate<0>_RSTF__$INT
                      4       1<- \/2   0     FB1_11  6     GCK/I/O I
nstate<3>/nstate<3>_SETF
                      4       2<- \/3   0     FB1_12        (b)     (b)
$OpTx$$OpTx$FX_DC$18_INV$262
                      4       3<- \/4   0     FB1_13        (b)     (b)
puls/puls_SETF__$INT
                      5       4<- \/4   0     FB1_14  7     GCK/I/O (b)
nstate<1>/nstate<1>_RSTF
                      5       4<- \/4   0     FB1_15  8     I/O     (b)
nstate<0>/nstate<0>_SETF__$INT
                      5       4<- \/4   0     FB1_16        (b)     (b)
nstate<3>/nstate<3>_RSTF__$INT
                      8       4<- \/1   0     FB1_17  9     I/O     (b)
transmitter_OBUF/transmitter_OBUF_SETF
                     11       6<-   0   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: in_signal<0>       7: reset             12: state<4> 
  2: in_signal<1>       8: state<0>          13: transmitter 
  3: in_signal<2>       9: state<1>          14: x2/pulson_mux0001 
  4: in_signal<3>      10: state<2>          15: x2/state<0> 
  5: levin             11: state<3>          16: x2/state<1> 
  6: puls             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
$OpTx$BIN_STEP$73    .....X.XXXXX............................ 6
lmp<0>               X......XXXXX............................ 6
nstate<4>/nstate<4>_SETF 
                     .......XXXXX............................ 5
nstate<2>/nstate<2>_SETF 
                     .......XXX.X............................ 4
lmp<1>               .X.....XXXXX............................ 6
lmp<2>               ..X....XXXXX............................ 6
nstate<1>/nstate<1>_SETF 
                     .......XXXXX............................ 5
lmp<3>               ...X...XXXXX............................ 6
nstate<0>/nstate<0>_RSTF 
                     .......XXXXX............................ 5
x2/nstate<1>/x2/nstate<1>_RSTF__$INT 
                     ....X.X.......XX........................ 4
x2/nstate<0>/x2/nstate<0>_RSTF__$INT 
                     ....X.X.......XX........................ 4
nstate<3>/nstate<3>_SETF 
                     .......XXXXX............................ 5
$OpTx$$OpTx$FX_DC$18_INV$262 
                     .....X.XXXXX............................ 6
puls/puls_SETF__$INT 
                     ....X.X......XXX........................ 5
nstate<1>/nstate<1>_RSTF 
                     .....X.XXXXX............................ 6
nstate<0>/nstate<0>_SETF__$INT 
                     .....X.XXXXX............................ 6
nstate<3>/nstate<3>_RSTF__$INT 
                     .....X.XXXXX............................ 6
transmitter_OBUF/transmitter_OBUF_SETF 
                     XXXX.X.XXXXXX........................... 11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               11/43
Number of signals used by logic mapping into function block:  11
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     
(unused)              0       0     0   5     FB2_6   37    I/O     
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O GSR/I
x2/state<1>           1       0     0   4     FB2_10        (b)     (b)
x2/state<0>           1       0     0   4     FB2_11  40    GTS/I/O (b)
x1/q                  1       0     0   4     FB2_12        (b)     (b)
levin                 1       0     0   4     FB2_13        (b)     (b)
x2/nstate<1>/x2/nstate<1>_SETF
                      2       0     0   3     FB2_14  42    GTS/I/O (b)
x2/nstate<0>/x2/nstate<0>_SETF
                      2       0     0   3     FB2_15  43    I/O     (b)
state<4>              2       0     0   3     FB2_16        (b)     (b)
state<3>              2       0     0   3     FB2_17  44    I/O     (b)
puls/puls_RSTF        3       0     0   2     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: en                 5: nstate<4>          9: x2/pulson_mux0001 
  2: enable             6: x1/q              10: x2/state<0> 
  3: levin              7: x2/nstate<0>      11: x2/state<1> 
  4: nstate<3>          8: x2/nstate<1>     

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
x2/state<1>          .......X................................ 1
x2/state<0>          ......X................................. 1
x1/q                 .X...................................... 1
levin                .....X.................................. 1
x2/nstate<1>/x2/nstate<1>_SETF 
                     ..X......XX............................. 3
x2/nstate<0>/x2/nstate<0>_SETF 
                     ..X......XX............................. 3
state<4>             X...X................................... 2
state<3>             X..X.................................... 2
puls/puls_RSTF       ..X.....XXX............................. 4
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               14/40
Number of signals used by logic mapping into function block:  14
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
(unused)              0       0     0   5     FB3_2   11    I/O     
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
x2/pulson_mux0001     0       0     0   5     FB3_5   12    I/O     (b)
en                    1       0     0   4     FB3_6         (b)     (b)
count<7>              1       0     0   4     FB3_7         (b)     (b)
transmitter           2       0     0   3     FB3_8   13    I/O     O
count<6>              1       0     0   4     FB3_9   14    I/O     (b)
count<5>              1       0     0   4     FB3_10        (b)     (b)
count<4>              1       0     0   4     FB3_11  18    I/O     I
count<3>              1       0     0   4     FB3_12        (b)     (b)
count<2>              1       0     0   4     FB3_13        (b)     (b)
count<1>              1       0     0   4     FB3_14  19    I/O     I
count<0>              1       0     0   4     FB3_15  20    I/O     I
state<2>              2       0     0   3     FB3_16  24    I/O     (b)
state<1>              2       0     0   3     FB3_17  22    I/O     I
state<0>              2       0     0   3     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$BIN_STEP$73   6: count<4>          11: nstate<0> 
  2: count<0>            7: count<5>          12: nstate<1> 
  3: count<1>            8: count<6>          13: nstate<2> 
  4: count<2>            9: count<7>          14: transmitter_OBUF/transmitter_OBUF_SETF 
  5: count<3>           10: en               

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
x2/pulson_mux0001    ........................................ 0
en                   .XXXXXXXX............................... 8
count<7>             .XXXXXXX................................ 7
transmitter          X............X.......................... 2
count<6>             .XXXXXX................................. 6
count<5>             .XXXXX.................................. 5
count<4>             .XXXX................................... 4
count<3>             .XXX.................................... 3
count<2>             .XX..................................... 2
count<1>             .X...................................... 1
count<0>             .XXXXXXXX............................... 8
state<2>             .........X..X........................... 2
state<1>             .........X.X............................ 2
state<0>             .........XX............................. 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               15/39
Number of signals used by logic mapping into function block:  15
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   25    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   26    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   27    I/O     
(unused)              0       0     0   5     FB4_9         (b)     
(unused)              0       0     0   5     FB4_10        (b)     
x2/nstate<1>          2       0     0   3     FB4_11  28    I/O     (b)
x2/nstate<0>          2       0     0   3     FB4_12        (b)     (b)
puls                  2       0     0   3     FB4_13        (b)     (b)
nstate<4>             2       0     0   3     FB4_14  29    I/O     (b)
nstate<3>             2       0     0   3     FB4_15  33    I/O     (b)
nstate<2>             2       0     0   3     FB4_16        (b)     (b)
nstate<1>             2       0     0   3     FB4_17  34    I/O     (b)
nstate<0>             2       0     0   3     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: $OpTx$$OpTx$FX_DC$18_INV$262     6: nstate<2>/nstate<2>_SETF        11: puls/puls_SETF__$INT 
  2: nstate<0>/nstate<0>_RSTF         7: nstate<3>/nstate<3>_RSTF__$INT  12: x2/nstate<0>/x2/nstate<0>_RSTF__$INT 
  3: nstate<0>/nstate<0>_SETF__$INT   8: nstate<3>/nstate<3>_SETF        13: x2/nstate<0>/x2/nstate<0>_SETF 
  4: nstate<1>/nstate<1>_RSTF         9: nstate<4>/nstate<4>_SETF        14: x2/nstate<1>/x2/nstate<1>_RSTF__$INT 
  5: nstate<1>/nstate<1>_SETF        10: puls/puls_RSTF                  15: x2/nstate<1>/x2/nstate<1>_SETF 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
x2/nstate<1>         .............XX......................... 2
x2/nstate<0>         ...........XX........................... 2
puls                 .........XX............................. 2
nstate<4>            X.......X............................... 2
nstate<3>            ......XX................................ 2
nstate<2>            X....X.................................. 2
nstate<1>            ...XX................................... 2
nstate<0>            .XX..................................... 2
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


$OpTx$$OpTx$FX_DC$18_INV$262 <= ((state(4) AND state(3))
	OR (state(1) AND state(0) AND state(4))
	OR (NOT state(1) AND NOT state(2) AND NOT state(0) AND NOT state(4) AND 
	NOT state(3) AND puls)
	OR (state(2) AND state(4)));


$OpTx$BIN_STEP$73 <= (NOT state(1) AND NOT state(2) AND NOT state(0) AND NOT state(4) AND 
	NOT state(3) AND NOT puls);

FTCPE_count0: FTCPE port map (count(0),count_T(0),clk,'0',NOT reset);
count_T(0) <= (count(0) AND count(1) AND count(2) AND count(3) AND 
	count(4) AND count(5) AND count(6) AND count(7));

FTCPE_count1: FTCPE port map (count(1),count(0),clk,NOT reset,'0');

FTCPE_count2: FTCPE port map (count(2),count_T(2),clk,NOT reset,'0');
count_T(2) <= (count(0) AND count(1));

FTCPE_count3: FTCPE port map (count(3),count_T(3),clk,NOT reset,'0');
count_T(3) <= (count(0) AND count(1) AND count(2));

FTCPE_count4: FTCPE port map (count(4),count_T(4),clk,NOT reset,'0');
count_T(4) <= (count(0) AND count(1) AND count(2) AND count(3));

FTCPE_count5: FTCPE port map (count(5),count_T(5),clk,NOT reset,'0');
count_T(5) <= (count(0) AND count(1) AND count(2) AND count(3) AND 
	count(4));

FTCPE_count6: FTCPE port map (count(6),count_T(6),clk,NOT reset,'0');
count_T(6) <= (count(0) AND count(1) AND count(2) AND count(3) AND 
	count(4) AND count(5));

FTCPE_count7: FTCPE port map (count(7),count_T(7),clk,NOT reset,'0');
count_T(7) <= (count(0) AND count(1) AND count(2) AND count(3) AND 
	count(4) AND count(5) AND count(6));

FDCPE_en: FDCPE port map (en,en_D,clk,NOT reset,'0');
en_D <= (count(0) AND count(1) AND count(2) AND count(3) AND 
	count(4) AND count(5) AND count(6) AND count(7));

FDCPE_levin: FDCPE port map (levin,x1/q,clk,'0','0');

FDCPE_lmp0: FDCPE port map (lmp(0),'0','0',lmp_CLR(0),lmp_PRE(0));
lmp_CLR(0) <= (state(1) AND state(2) AND NOT state(0) AND NOT state(4) AND 
	state(3) AND NOT in_signal(0));
lmp_PRE(0) <= (state(1) AND state(2) AND NOT state(0) AND NOT state(4) AND 
	state(3) AND in_signal(0));

FDCPE_lmp1: FDCPE port map (lmp(1),'0','0',lmp_CLR(1),lmp_PRE(1));
lmp_CLR(1) <= (state(1) AND state(2) AND state(0) AND NOT state(4) AND 
	state(3) AND NOT in_signal(1));
lmp_PRE(1) <= (state(1) AND state(2) AND state(0) AND NOT state(4) AND 
	state(3) AND in_signal(1));

FDCPE_lmp2: FDCPE port map (lmp(2),'0','0',lmp_CLR(2),lmp_PRE(2));
lmp_CLR(2) <= (NOT state(1) AND NOT state(2) AND NOT state(0) AND state(4) AND 
	NOT state(3) AND NOT in_signal(2));
lmp_PRE(2) <= (NOT state(1) AND NOT state(2) AND NOT state(0) AND state(4) AND 
	NOT state(3) AND in_signal(2));

FDCPE_lmp3: FDCPE port map (lmp(3),'0','0',lmp_CLR(3),lmp_PRE(3));
lmp_CLR(3) <= (NOT state(1) AND NOT state(2) AND state(0) AND state(4) AND 
	NOT state(3) AND NOT in_signal(3));
lmp_PRE(3) <= (NOT state(1) AND NOT state(2) AND state(0) AND state(4) AND 
	NOT state(3) AND in_signal(3));


nstate(0)/nstate(0)_RSTF <= ((state(0) AND NOT state(4))
	OR (NOT state(1) AND NOT state(2) AND state(0) AND NOT state(3))
	OR (state(1) AND NOT state(2) AND NOT state(0) AND state(4) AND 
	NOT state(3)));


nstate(0)/nstate(0)_SETF__$INT <= ((state(0))
	OR (state(1) AND state(4))
	OR (state(2) AND state(4))
	OR (state(4) AND state(3))
	OR (NOT state(1) AND NOT state(2) AND NOT state(4) AND NOT state(3) AND 
	puls));

FDCPE_nstate0: FDCPE port map (nstate(0),'0','0',nstate(0)/nstate(0)_RSTF,NOT nstate(0)/nstate(0)_SETF__$INT);


nstate(1)/nstate(1)_SETF <= ((state(1) AND NOT state(0) AND NOT state(4))
	OR (NOT state(1) AND state(0) AND NOT state(4))
	OR (NOT state(1) AND NOT state(2) AND state(0) AND NOT state(3)));


nstate(1)/nstate(1)_RSTF <= ((NOT state(1) AND state(2) AND NOT state(0) AND NOT state(4))
	OR (NOT state(1) AND NOT state(0) AND NOT state(4) AND state(3))
	OR (NOT state(1) AND NOT state(0) AND NOT state(4) AND NOT puls)
	OR (NOT state(2) AND NOT state(0) AND state(4) AND NOT state(3))
	OR (state(1) AND state(0) AND NOT state(4)));

FDCPE_nstate1: FDCPE port map (nstate(1),'0','0',nstate(1)/nstate(1)_RSTF,nstate(1)/nstate(1)_SETF);

FDCPE_nstate2: FDCPE port map (nstate(2),'0','0',nstate_CLR(2),nstate(2)/nstate(2)_SETF);
nstate_CLR(2) <= (NOT nstate(2)/nstate(2)_SETF AND 
	NOT $OpTx$$OpTx$FX_DC$18_INV$262);


nstate(2)/nstate(2)_SETF <= ((NOT state(1) AND state(2) AND NOT state(4))
	OR (state(2) AND NOT state(0) AND NOT state(4))
	OR (state(1) AND NOT state(2) AND state(0) AND NOT state(4)));


nstate(3)/nstate(3)_SETF <= ((NOT state(1) AND NOT state(4) AND state(3))
	OR (NOT state(0) AND NOT state(4) AND state(3))
	OR (NOT state(2) AND NOT state(4) AND state(3))
	OR (state(1) AND state(2) AND state(0) AND NOT state(4) AND 
	NOT state(3)));

FDCPE_nstate3: FDCPE port map (nstate(3),'0','0',NOT nstate(3)/nstate(3)_RSTF__$INT,nstate(3)/nstate(3)_SETF);


nstate(3)/nstate(3)_RSTF__$INT <= ((state(2) AND state(4))
	OR (NOT state(0) AND state(3))
	OR (state(4) AND state(3))
	OR (state(1) AND state(0) AND state(4))
	OR (NOT state(1) AND state(3))
	OR (NOT state(2) AND state(3))
	OR (state(1) AND state(2) AND state(0) AND NOT state(3))
	OR (NOT state(1) AND NOT state(2) AND NOT state(0) AND NOT state(4) AND 
	puls));

FDCPE_nstate4: FDCPE port map (nstate(4),'0','0',nstate_CLR(4),nstate(4)/nstate(4)_SETF);
nstate_CLR(4) <= (NOT $OpTx$$OpTx$FX_DC$18_INV$262 AND 
	NOT nstate(4)/nstate(4)_SETF);


nstate(4)/nstate(4)_SETF <= ((NOT state(1) AND NOT state(2) AND state(4) AND NOT state(3))
	OR (state(1) AND state(2) AND state(0) AND NOT state(4) AND 
	state(3)));

FDCPE_puls: FDCPE port map (puls,'0','0',puls/puls_RSTF,NOT puls/puls_SETF__$INT);


puls/puls_RSTF <= ((x2/state(1) AND x2/state(0) AND NOT x2/pulson_mux0001)
	OR (NOT x2/state(1) AND x2/state(0) AND NOT levin)
	OR (NOT x2/state(1) AND NOT x2/state(0) AND NOT x2/pulson_mux0001));


puls/puls_SETF__$INT <= ((reset AND NOT x2/state(1) AND x2/state(0))
	OR (x2/state(1) AND x2/state(0) AND NOT x2/pulson_mux0001)
	OR (NOT x2/state(1) AND NOT x2/state(0) AND NOT x2/pulson_mux0001)
	OR (reset AND x2/state(1) AND NOT x2/state(0) AND NOT levin)
	OR (NOT x2/state(1) AND x2/state(0) AND NOT levin));

FDCPE_state0: FDCPE port map (state(0),nstate(0),clk,NOT reset,'0',en);

FDCPE_state1: FDCPE port map (state(1),nstate(1),clk,NOT reset,'0',en);

FDCPE_state2: FDCPE port map (state(2),nstate(2),clk,NOT reset,'0',en);

FDCPE_state3: FDCPE port map (state(3),nstate(3),clk,NOT reset,'0',en);

FDCPE_state4: FDCPE port map (state(4),nstate(4),clk,NOT reset,'0',en);

FDCPE_transmitter: FDCPE port map (transmitter,'0','0',transmitter_CLR,transmitter_OBUF/transmitter_OBUF_SETF);
transmitter_CLR <= (NOT transmitter_OBUF/transmitter_OBUF_SETF AND 
	NOT $OpTx$BIN_STEP$73);


transmitter_OBUF/transmitter_OBUF_SETF <= ((state(1) AND NOT state(2) AND state(0) AND transmitter)
	OR (NOT state(1) AND NOT state(2) AND state(0) AND NOT state(3) AND 
	in_signal(3))
	OR (state(1) AND state(2) AND NOT state(0) AND NOT state(4) AND 
	state(3) AND in_signal(0))
	OR (NOT state(1) AND NOT state(2) AND NOT state(0) AND state(4) AND 
	NOT state(3) AND in_signal(2))
	OR (NOT state(1) AND NOT state(2) AND NOT state(4) AND NOT state(3) AND 
	transmitter AND puls)
	OR (state(4) AND state(3) AND transmitter)
	OR (NOT state(1) AND state(0) AND NOT state(4))
	OR (state(2) AND state(4) AND transmitter)
	OR (NOT state(2) AND state(0) AND NOT state(4))
	OR (state(0) AND NOT state(4) AND NOT state(3))
	OR (state(0) AND NOT state(4) AND in_signal(1)));

FDCPE_x1/q: FDCPE port map (x1/q,enable,clk,'0','0');


x2/nstate(0)/x2/nstate(0)_SETF <= ((x2/state(1) AND NOT x2/state(0) AND levin)
	OR (NOT x2/state(1) AND NOT x2/state(0) AND NOT levin));

FDCPE_x2/nstate0: FDCPE port map (x2/nstate(0),'0','0',NOT x2/nstate(0)/x2/nstate(0)_RSTF__$INT,x2/nstate(0)/x2/nstate(0)_SETF);


x2/nstate(0)/x2/nstate(0)_RSTF__$INT <= ((reset AND NOT x2/state(1) AND x2/state(0) AND levin)
	OR (reset AND x2/state(1) AND NOT x2/state(0))
	OR (x2/state(1) AND NOT x2/state(0) AND levin)
	OR (NOT x2/state(1) AND NOT x2/state(0) AND NOT levin));


x2/nstate(1)/x2/nstate(1)_SETF <= ((x2/state(1) AND NOT x2/state(0) AND levin)
	OR (NOT x2/state(1) AND x2/state(0) AND NOT levin));

FDCPE_x2/nstate1: FDCPE port map (x2/nstate(1),'0','0',NOT x2/nstate(1)/x2/nstate(1)_RSTF__$INT,x2/nstate(1)/x2/nstate(1)_SETF);


x2/nstate(1)/x2/nstate(1)_RSTF__$INT <= ((reset AND x2/state(1) AND NOT x2/state(0))
	OR (reset AND NOT x2/state(1) AND x2/state(0))
	OR (x2/state(1) AND NOT x2/state(0) AND levin)
	OR (NOT x2/state(1) AND x2/state(0) AND NOT levin));

FDCPE_x2/pulson_mux0001: FDCPE port map (x2/pulson_mux0001,'0','0','0',NOT reset);

FDCPE_x2/state0: FDCPE port map (x2/state(0),x2/nstate(0),clk,'0','0');

FDCPE_x2/state1: FDCPE port map (x2/state(1),x2/nstate(1),clk,'0','0');

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9572XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 lmp<0>                           23 GND                           
  2 lmp<1>                           24 KPR                           
  3 lmp<2>                           25 KPR                           
  4 lmp<3>                           26 KPR                           
  5 clk                              27 KPR                           
  6 enable                           28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 KPR                           
 12 KPR                              34 KPR                           
 13 transmitter                      35 KPR                           
 14 KPR                              36 KPR                           
 15 TDI                              37 KPR                           
 16 TMS                              38 KPR                           
 17 TCK                              39 reset                         
 18 in_signal<1>                     40 KPR                           
 19 in_signal<2>                     41 VCC                           
 20 in_signal<0>                     42 KPR                           
 21 VCC                              43 KPR                           
 22 in_signal<3>                     44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-5-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
