{
    "description": "Only LUT benchmarks where LUT > 100",
    "tool": "yosys",
    "yosys": 
        {
            "yosys_path": "yosys/install/bin/yosys",
            "yosys_template_script": "scripts/synth/yosys/yosys_template_synth_rs_optional.ys",
            "verific": true,
            "synth_rs" : 
                {
                    "-tech": "genesis",
                    "-goal": "area",
                    "-no_dsp": true,
                    "-no_bram": true,
                    "-verilog" : "${TOP_MODULE}"
                }
        },
    "vivado": 
        {
            "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl"
        },
    "diamond":
        {
            "diamond_template_script": "scripts/synth/diamond/diamond_template.tcl"
        },
    "num_process": 8,
    "timeout": 21600,
    "benchmarks": [
        {
            "name": "b04",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b04/rtl",
            "top_module": "b04"
        },
        {
            "name": "b05",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b05/rtl",
            "top_module": "b05"
        },
        {
            "name": "b11",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b11/rtl",
            "top_module": "b11"
        },
        {
            "name": "b12",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b12/rtl",
            "top_module": "b12"
        },
        {
            "name": "b14",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b14/rtl",
            "top_module": "b14"
        },
        {
            "name": "b15",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b15/rtl",
            "top_module": "b15"
        },
        {
            "name": "b17",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b17/rtl",
            "top_module": "b17"
        },
        {
            "name": "b18",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/itc99/b18/rtl",
            "top_module": "b18"
        },
        {
            "name": "b20",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b20/rtl",
            "top_module": "b20"
        },
        {
            "name": "b21",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b21/rtl",
            "top_module": "b21"
        },
        {
            "name": "b22",
            "rtl_path": "RTL_Benchmark/VHDL/itc99-poli/i99t/b22/rtl",
            "top_module": "b22"
        }
    ]
}
