Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Sep  8 11:45:54 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Alg_Test1_wrapper_timing_summary_routed.rpt -pb Alg_Test1_wrapper_timing_summary_routed.pb -rpx Alg_Test1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Alg_Test1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   61          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (18)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.107        0.000                      0                  530        0.160        0.000                      0                  530       41.160        0.000                       0                   219  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.107        0.000                      0                  404        0.160        0.000                      0                  404       41.160        0.000                       0                   219  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             79.138        0.000                      0                  126        0.678        0.000                      0                  126  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.107ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.666ns (19.871%)  route 2.686ns (80.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X10Y35         LUT2 (Prop_lut2_I1_O)        0.148     7.250 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          1.277     8.527    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X10Y32         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.443    88.138    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X10Y32         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[15]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.728    87.634    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[15]
  -------------------------------------------------------------------
                         required time                         87.634    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                 79.107    

Slack (MET) :             79.107ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.666ns (19.871%)  route 2.686ns (80.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X10Y35         LUT2 (Prop_lut2_I1_O)        0.148     7.250 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          1.277     8.527    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X10Y32         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.443    88.138    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X10Y32         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[5]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.728    87.634    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[5]
  -------------------------------------------------------------------
                         required time                         87.634    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                 79.107    

Slack (MET) :             79.107ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.666ns (19.871%)  route 2.686ns (80.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X10Y35         LUT2 (Prop_lut2_I1_O)        0.148     7.250 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          1.277     8.527    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X10Y32         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.443    88.138    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X10Y32         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[7]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.728    87.634    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[7]
  -------------------------------------------------------------------
                         required time                         87.634    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                 79.107    

Slack (MET) :             79.107ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.666ns (19.871%)  route 2.686ns (80.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X10Y35         LUT2 (Prop_lut2_I1_O)        0.148     7.250 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          1.277     8.527    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X10Y32         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.443    88.138    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X10Y32         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[9]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.728    87.634    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[9]
  -------------------------------------------------------------------
                         required time                         87.634    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                 79.107    

Slack (MET) :             79.202ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.666ns (19.871%)  route 2.686ns (80.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X10Y35         LUT2 (Prop_lut2_I1_O)        0.148     7.250 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          1.277     8.527    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.443    88.138    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X11Y32         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[11]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X11Y32         FDRE (Setup_fdre_C_R)       -0.633    87.729    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[11]
  -------------------------------------------------------------------
                         required time                         87.729    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                 79.202    

Slack (MET) :             79.202ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.352ns  (logic 0.666ns (19.871%)  route 2.686ns (80.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X10Y35         LUT2 (Prop_lut2_I1_O)        0.148     7.250 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          1.277     8.527    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X11Y32         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.443    88.138    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X11Y32         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[13]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X11Y32         FDRE (Setup_fdre_C_R)       -0.633    87.729    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[13]
  -------------------------------------------------------------------
                         required time                         87.729    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                 79.202    

Slack (MET) :             79.375ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.666ns (21.599%)  route 2.417ns (78.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X10Y35         LUT2 (Prop_lut2_I1_O)        0.148     7.250 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          1.009     8.258    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.443    88.138    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X14Y33         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[10]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X14Y33         FDRE (Setup_fdre_C_R)       -0.728    87.634    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[10]
  -------------------------------------------------------------------
                         required time                         87.634    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                 79.375    

Slack (MET) :             79.375ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.666ns (21.599%)  route 2.417ns (78.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X10Y35         LUT2 (Prop_lut2_I1_O)        0.148     7.250 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          1.009     8.258    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.443    88.138    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X14Y33         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[12]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X14Y33         FDRE (Setup_fdre_C_R)       -0.728    87.634    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[12]
  -------------------------------------------------------------------
                         required time                         87.634    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                 79.375    

Slack (MET) :             79.375ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.666ns (21.599%)  route 2.417ns (78.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X10Y35         LUT2 (Prop_lut2_I1_O)        0.148     7.250 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          1.009     8.258    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.443    88.138    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X14Y33         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[14]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X14Y33         FDRE (Setup_fdre_C_R)       -0.728    87.634    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[14]
  -------------------------------------------------------------------
                         required time                         87.634    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                 79.375    

Slack (MET) :             79.375ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.666ns (21.599%)  route 2.417ns (78.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 88.138 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X10Y35         LUT2 (Prop_lut2_I1_O)        0.148     7.250 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1/O
                         net (fo=16, routed)          1.009     8.258    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o[15]_i_1_n_0
    SLICE_X14Y33         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.443    88.138    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X14Y33         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[6]/C
                         clock pessimism              0.259    88.397    
                         clock uncertainty           -0.035    88.362    
    SLICE_X14Y33         FDRE (Setup_fdre_C_R)       -0.728    87.634    Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[6]
  -------------------------------------------------------------------
                         required time                         87.634    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                 79.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Read_When_Push_0/U0/o_TX_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.681%)  route 0.117ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.588     1.492    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y33          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/o_TX_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Alg_Test1_i/Read_When_Push_0/U0/o_TX_data_reg[4]/Q
                         net (fo=1, routed)           0.117     1.749    Alg_Test1_i/UART_TXmod_0/U0/i_TX_Byte[4]
    SLICE_X2Y34          FDRE                                         r  Alg_Test1_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.860     2.009    Alg_Test1_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y34          FDRE                                         r  Alg_Test1_i/UART_TXmod_0/U0/r_TX_Data_reg[4]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.060     1.590    Alg_Test1_i/UART_TXmod_0/U0/r_TX_Data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/A_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.981%)  route 0.130ns (48.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.591     1.495    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X3Y36          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     1.636 r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[19]/Q
                         net (fo=2, routed)           0.130     1.766    Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[19]
    SLICE_X4Y37          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.860     2.009    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y37          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[19]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X4Y37          FDCE (Hold_fdce_C_D)         0.072     1.602    Alg_Test1_i/Read_When_Push_0/U0/A_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Read_When_Push_0/U0/o_TX_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/UART_TXmod_0/U0/r_TX_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.488%)  route 0.150ns (51.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.588     1.492    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y33          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/o_TX_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Alg_Test1_i/Read_When_Push_0/U0/o_TX_data_reg[0]/Q
                         net (fo=1, routed)           0.150     1.782    Alg_Test1_i/UART_TXmod_0/U0/i_TX_Byte[0]
    SLICE_X2Y34          FDRE                                         r  Alg_Test1_i/UART_TXmod_0/U0/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.860     2.009    Alg_Test1_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y34          FDRE                                         r  Alg_Test1_i/UART_TXmod_0/U0/r_TX_Data_reg[0]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.085     1.615    Alg_Test1_i/UART_TXmod_0/U0/r_TX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.900%)  route 0.121ns (46.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.590     1.494    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X5Y37          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141     1.635 r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[20]/Q
                         net (fo=3, routed)           0.121     1.755    Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[20]
    SLICE_X7Y36          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.859     2.008    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X7Y36          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[20]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.075     1.583    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.329%)  route 0.119ns (45.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.590     1.494    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X5Y37          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141     1.635 r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[21]/Q
                         net (fo=3, routed)           0.119     1.753    Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[21]
    SLICE_X7Y36          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.859     2.008    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X7Y36          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[21]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X7Y36          FDCE (Hold_fdce_C_D)         0.071     1.579    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.633%)  route 0.108ns (43.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.587     1.491    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X5Y32          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDCE (Prop_fdce_C_Q)         0.141     1.632 r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[0]/Q
                         net (fo=3, routed)           0.108     1.740    Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[0]
    SLICE_X4Y32          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.856     2.005    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X4Y32          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[0]/C
                         clock pessimism             -0.501     1.504    
    SLICE_X4Y32          FDCE (Hold_fdce_C_D)         0.057     1.561    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.589     1.493    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X5Y34          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141     1.634 r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[9]/Q
                         net (fo=3, routed)           0.111     1.745    Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[9]
    SLICE_X6Y35          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.859     2.008    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X6Y35          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[9]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.053     1.561    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.407%)  route 0.123ns (46.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.589     1.493    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X5Y35          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.141     1.634 r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[13]/Q
                         net (fo=3, routed)           0.123     1.757    Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[13]
    SLICE_X6Y35          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.859     2.008    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X6Y35          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[13]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.063     1.571    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.361%)  route 0.123ns (46.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.589     1.493    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X5Y35          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.141     1.634 r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[14]/Q
                         net (fo=3, routed)           0.123     1.757    Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[14]
    SLICE_X6Y35          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.859     2.008    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X6Y35          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[14]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.063     1.571    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Read_When_Push_0/U0/o_TX_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/UART_TXmod_0/U0/r_TX_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.853%)  route 0.119ns (48.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.588     1.492    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y33          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/o_TX_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.128     1.620 r  Alg_Test1_i/Read_When_Push_0/U0/o_TX_data_reg[1]/Q
                         net (fo=1, routed)           0.119     1.738    Alg_Test1_i/UART_TXmod_0/U0/i_TX_Byte[1]
    SLICE_X2Y34          FDRE                                         r  Alg_Test1_i/UART_TXmod_0/U0/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.860     2.009    Alg_Test1_i/UART_TXmod_0/U0/sysclk
    SLICE_X2Y34          FDRE                                         r  Alg_Test1_i/UART_TXmod_0/U0/r_TX_Data_reg[1]/C
                         clock pessimism             -0.479     1.530    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.022     1.552    Alg_Test1_i/UART_TXmod_0/U0/r_TX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y32    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X4Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X7Y35    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X7Y35    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X7Y35    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X7Y35    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X7Y37    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X7Y37    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y32    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X2Y32    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X7Y35    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X7Y35    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X7Y35    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X7Y35    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y32    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y32    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X4Y36    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X7Y35    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X7Y35    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X7Y35    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X7Y35    Alg_Test1_i/RW_ROUTER_0/U0/A_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.138ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.642ns (17.247%)  route 3.080ns (82.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X10Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.226 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=56, routed)          1.672     8.897    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X4Y32          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.509    88.204    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X4Y32          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[0]/C
                         clock pessimism              0.272    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X4Y32          FDCE (Recov_fdce_C_CLR)     -0.405    88.036    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[0]
  -------------------------------------------------------------------
                         required time                         88.036    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 79.138    

Slack (MET) :             79.138ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.642ns (17.247%)  route 3.080ns (82.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X10Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.226 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=56, routed)          1.672     8.897    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X4Y32          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.509    88.204    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X4Y32          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[1]/C
                         clock pessimism              0.272    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X4Y32          FDCE (Recov_fdce_C_CLR)     -0.405    88.036    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[1]
  -------------------------------------------------------------------
                         required time                         88.036    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 79.138    

Slack (MET) :             79.138ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.642ns (17.247%)  route 3.080ns (82.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X10Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.226 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=56, routed)          1.672     8.897    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X4Y32          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.509    88.204    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X4Y32          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[2]/C
                         clock pessimism              0.272    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X4Y32          FDCE (Recov_fdce_C_CLR)     -0.405    88.036    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[2]
  -------------------------------------------------------------------
                         required time                         88.036    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 79.138    

Slack (MET) :             79.138ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.642ns (17.247%)  route 3.080ns (82.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X10Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.226 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=56, routed)          1.672     8.897    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X4Y32          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.509    88.204    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X4Y32          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[3]/C
                         clock pessimism              0.272    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X4Y32          FDCE (Recov_fdce_C_CLR)     -0.405    88.036    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[3]
  -------------------------------------------------------------------
                         required time                         88.036    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 79.138    

Slack (MET) :             79.138ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.642ns (17.247%)  route 3.080ns (82.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X10Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.226 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=56, routed)          1.672     8.897    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X4Y32          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.509    88.204    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X4Y32          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[4]/C
                         clock pessimism              0.272    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X4Y32          FDCE (Recov_fdce_C_CLR)     -0.405    88.036    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[4]
  -------------------------------------------------------------------
                         required time                         88.036    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 79.138    

Slack (MET) :             79.138ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.642ns (17.247%)  route 3.080ns (82.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X10Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.226 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=56, routed)          1.672     8.897    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X4Y32          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.509    88.204    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X4Y32          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[5]/C
                         clock pessimism              0.272    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X4Y32          FDCE (Recov_fdce_C_CLR)     -0.405    88.036    Alg_Test1_i/Write_All_Adresses_0/U0/A_reg[5]
  -------------------------------------------------------------------
                         required time                         88.036    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 79.138    

Slack (MET) :             79.143ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.642ns (17.267%)  route 3.076ns (82.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X10Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.226 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=56, routed)          1.667     8.893    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X5Y32          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.509    88.204    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X5Y32          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[0]/C
                         clock pessimism              0.272    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X5Y32          FDCE (Recov_fdce_C_CLR)     -0.405    88.036    Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         88.036    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 79.143    

Slack (MET) :             79.143ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.642ns (17.267%)  route 3.076ns (82.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X10Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.226 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=56, routed)          1.667     8.893    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X5Y32          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.509    88.204    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X5Y32          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[1]/C
                         clock pessimism              0.272    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X5Y32          FDCE (Recov_fdce_C_CLR)     -0.405    88.036    Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         88.036    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 79.143    

Slack (MET) :             79.143ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.642ns (17.267%)  route 3.076ns (82.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X10Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.226 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=56, routed)          1.667     8.893    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X5Y32          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.509    88.204    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X5Y32          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[2]/C
                         clock pessimism              0.272    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X5Y32          FDCE (Recov_fdce_C_CLR)     -0.405    88.036    Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         88.036    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 79.143    

Slack (MET) :             79.143ns  (required time - arrival time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.642ns (17.267%)  route 3.076ns (82.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 88.204 - 83.330 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.631     5.175    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.518     5.693 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          1.409     7.102    Alg_Test1_i/Write_All_Adresses_0/U0/reset_n
    SLICE_X10Y35         LUT1 (Prop_lut1_I0_O)        0.124     7.226 f  Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2/O
                         net (fo=56, routed)          1.667     8.893    Alg_Test1_i/Write_All_Adresses_0/U0/write_complete_i_2_n_0
    SLICE_X5Y32          FDCE                                         f  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.509    88.204    Alg_Test1_i/Write_All_Adresses_0/U0/sysclk
    SLICE_X5Y32          FDCE                                         r  Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[3]/C
                         clock pessimism              0.272    88.476    
                         clock uncertainty           -0.035    88.441    
    SLICE_X5Y32          FDCE (Recov_fdce_C_CLR)     -0.405    88.036    Alg_Test1_i/Write_All_Adresses_0/U0/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         88.036    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                 79.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.476%)  route 0.415ns (66.524%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.590     1.494    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.202     1.859    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.904 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.214     2.118    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X3Y37          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.862     2.011    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X3Y37          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[20]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X3Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.440    Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.476%)  route 0.415ns (66.524%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.590     1.494    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.202     1.859    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.904 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.214     2.118    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X3Y37          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.862     2.011    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X3Y37          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[21]/C
                         clock pessimism             -0.479     1.532    
    SLICE_X3Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.440    Alg_Test1_i/Read_When_Push_0/U0/addr_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/A_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.113%)  route 0.442ns (67.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.590     1.494    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.202     1.859    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.904 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.240     2.144    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X4Y37          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/A_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.860     2.009    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y37          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[16]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X4Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.417    Alg_Test1_i/Read_When_Push_0/U0/A_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/A_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.113%)  route 0.442ns (67.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.590     1.494    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.202     1.859    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.904 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.240     2.144    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X4Y37          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/A_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.860     2.009    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y37          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[17]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X4Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.417    Alg_Test1_i/Read_When_Push_0/U0/A_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/A_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.113%)  route 0.442ns (67.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.590     1.494    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.202     1.859    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.904 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.240     2.144    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X4Y37          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/A_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.860     2.009    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y37          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[18]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X4Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.417    Alg_Test1_i/Read_When_Push_0/U0/A_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/A_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.113%)  route 0.442ns (67.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.590     1.494    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.202     1.859    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.904 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.240     2.144    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X4Y37          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/A_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.860     2.009    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y37          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[19]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X4Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.417    Alg_Test1_i/Read_When_Push_0/U0/A_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/A_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.113%)  route 0.442ns (67.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.590     1.494    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.202     1.859    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.904 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.240     2.144    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X4Y37          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/A_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.860     2.009    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y37          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[20]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X4Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.417    Alg_Test1_i/Read_When_Push_0/U0/A_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/A_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.113%)  route 0.442ns (67.887%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.590     1.494    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.202     1.859    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.904 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.240     2.144    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X4Y37          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/A_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.860     2.009    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y37          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/A_reg[21]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X4Y37          FDCE (Remov_fdce_C_CLR)     -0.092     1.417    Alg_Test1_i/Read_When_Push_0/U0/A_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/led1_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.207ns (35.048%)  route 0.384ns (64.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.590     1.494    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.202     1.859    Alg_Test1_i/RW_ROUTER_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.043     1.902 f  Alg_Test1_i/RW_ROUTER_0/U0/led1_i_1/O
                         net (fo=18, routed)          0.182     2.084    Alg_Test1_i/RW_ROUTER_0/U0/p_0_in
    SLICE_X4Y38          FDCE                                         f  Alg_Test1_i/RW_ROUTER_0/U0/led1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.862     2.011    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X4Y38          FDCE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/led1_reg/C
                         clock pessimism             -0.500     1.511    
    SLICE_X4Y38          FDCE (Remov_fdce_C_CLR)     -0.158     1.353    Alg_Test1_i/RW_ROUTER_0/U0/led1_reg
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.733ns  (arrival time - required time)
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.209ns (29.712%)  route 0.494ns (70.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.590     1.494    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.202     1.859    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.904 f  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          0.293     2.197    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X2Y35          FDCE                                         f  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.861     2.010    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X2Y35          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X2Y35          FDCE (Remov_fdce_C_CLR)     -0.067     1.464    Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.733    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.389ns  (logic 4.038ns (38.867%)  route 6.351ns (61.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.629     5.173    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X2Y32          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[4]/Q
                         net (fo=1, routed)           6.351    12.042    A_OBUF[4]
    A14                  OBUF (Prop_obuf_I_O)         3.520    15.562 r  A_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.562    A[4]
    A14                                                               r  A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.880ns  (logic 4.021ns (40.697%)  route 5.859ns (59.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.629     5.173    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X2Y32          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.518     5.691 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[2]/Q
                         net (fo=1, routed)           5.859    11.550    A_OBUF[2]
    A15                  OBUF (Prop_obuf_I_O)         3.503    15.053 r  A_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.053    A[2]
    A15                                                               r  A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.537ns  (logic 4.154ns (43.554%)  route 5.383ns (56.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.629     5.173    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X2Y32          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478     5.651 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[1]/Q
                         net (fo=1, routed)           5.383    11.034    A_OBUF[1]
    H1                   OBUF (Prop_obuf_I_O)         3.676    14.710 r  A_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.710    A[1]
    H1                                                                r  A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.185ns  (logic 4.153ns (45.218%)  route 5.032ns (54.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.629     5.173    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X2Y32          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478     5.651 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[5]/Q
                         net (fo=1, routed)           5.032    10.683    A_OBUF[5]
    J3                   OBUF (Prop_obuf_I_O)         3.675    14.358 r  A_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.358    A[5]
    J3                                                                r  A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.998ns  (logic 4.108ns (45.654%)  route 4.890ns (54.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.630     5.174    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X4Y36          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[9]/Q
                         net (fo=1, routed)           4.890    10.483    A_OBUF[9]
    L2                   OBUF (Prop_obuf_I_O)         3.689    14.172 r  A_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.172    A[9]
    L2                                                                r  A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.954ns  (logic 3.961ns (44.238%)  route 4.993ns (55.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.630     5.174    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X4Y36          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[6]/Q
                         net (fo=1, routed)           4.993    10.623    A_OBUF[6]
    J1                   OBUF (Prop_obuf_I_O)         3.505    14.128 r  A_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.128    A[6]
    J1                                                                r  A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.843ns  (logic 3.977ns (44.977%)  route 4.866ns (55.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.630     5.174    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X4Y36          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[8]/Q
                         net (fo=1, routed)           4.866    10.496    A_OBUF[8]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.017 r  A_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.017    A[8]
    L1                                                                r  A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.829ns  (logic 4.180ns (47.342%)  route 4.649ns (52.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.629     5.173    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X2Y32          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.478     5.651 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[3]/Q
                         net (fo=1, routed)           4.649    10.300    A_OBUF[3]
    B15                  OBUF (Prop_obuf_I_O)         3.702    14.002 r  A_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.002    A[3]
    B15                                                               r  A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.765ns  (logic 4.105ns (46.840%)  route 4.659ns (53.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.630     5.174    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X7Y35          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.419     5.593 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[13]/Q
                         net (fo=1, routed)           4.659    10.252    A_OBUF[13]
    M2                   OBUF (Prop_obuf_I_O)         3.686    13.939 r  A_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.939    A[13]
    M2                                                                r  A[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/A_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.746ns  (logic 3.967ns (45.361%)  route 4.779ns (54.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.630     5.174    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X4Y36          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.456     5.630 r  Alg_Test1_i/RW_ROUTER_0/U0/A_reg[10]/Q
                         net (fo=1, routed)           4.779    10.409    A_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.511    13.920 r  A_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.920    A[10]
    M1                                                                r  A[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/WE_n_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.423ns  (logic 0.209ns (14.684%)  route 1.214ns (85.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.590     1.494    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164     1.658 f  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/Q
                         net (fo=48, routed)          0.202     1.859    Alg_Test1_i/Read_When_Push_0/U0/reset_n
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.904 r  Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1/O
                         net (fo=53, routed)          1.013     2.917    Alg_Test1_i/Read_When_Push_0/U0/A[21]_i_1_n_0
    SLICE_X7Y32          LDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/WE_n_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.367ns (79.919%)  route 0.343ns (20.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.591     1.495    Alg_Test1_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y35          FDRE                                         r  Alg_Test1_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Alg_Test1_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.343     1.979    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.205 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.205    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.133ns  (logic 1.005ns (47.118%)  route 1.128ns (52.882%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.559     1.463    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X15Y31         FDPE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.591 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[13]/Q
                         net (fo=1, routed)           1.128     2.719    gen_iobuf[13].iobuf_inst/T
    U3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.596 r  gen_iobuf[13].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.596    DQ[13]
    U3                                                                r  DQ[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 0.965ns (42.629%)  route 1.299ns (57.371%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.563     1.467    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X15Y37         FDPE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.608 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[2]/Q
                         net (fo=1, routed)           1.299     2.906    gen_iobuf[2].iobuf_inst/T
    V2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.730 r  gen_iobuf[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.730    DQ[2]
    V2                                                                r  DQ[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 0.965ns (42.119%)  route 1.326ns (57.881%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.559     1.463    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X15Y31         FDPE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.604 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[8]/Q
                         net (fo=1, routed)           1.326     2.930    gen_iobuf[8].iobuf_inst/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.754 r  gen_iobuf[8].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.754    DQ[8]
    V5                                                                r  DQ[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.301ns  (logic 1.375ns (59.770%)  route 0.926ns (40.230%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.560     1.464    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X10Y32         FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_o_reg[9]/Q
                         net (fo=1, routed)           0.926     2.553    gen_iobuf[9].iobuf_inst/I
    W4                   OBUFT (Prop_obuft_I_O)       1.211     3.765 r  gen_iobuf[9].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.765    DQ[9]
    W4                                                                r  DQ[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.006ns (43.506%)  route 1.306ns (56.494%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.559     1.463    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X15Y31         FDPE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDPE (Prop_fdpe_C_Q)         0.128     1.591 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[11]/Q
                         net (fo=1, routed)           1.306     2.897    gen_iobuf[11].iobuf_inst/T
    U2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.775 r  gen_iobuf[11].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.775    DQ[11]
    U2                                                                r  DQ[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 0.965ns (41.540%)  route 1.358ns (58.460%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.561     1.465    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X15Y33         FDPE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDPE (Prop_fdpe_C_Q)         0.141     1.606 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[4]/Q
                         net (fo=1, routed)           1.358     2.964    gen_iobuf[4].iobuf_inst/T
    V3                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.788 r  gen_iobuf[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.788    DQ[4]
    V3                                                                r  DQ[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 0.965ns (41.540%)  route 1.358ns (58.460%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.564     1.468    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X15Y38         FDPE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y38         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[0]/Q
                         net (fo=1, routed)           1.358     2.967    gen_iobuf[0].iobuf_inst/T
    U1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.791 r  gen_iobuf[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.791    DQ[0]
    U1                                                                r  DQ[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DQ[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 0.988ns (42.416%)  route 1.341ns (57.584%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.559     1.463    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X14Y31         FDPE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDPE (Prop_fdpe_C_Q)         0.164     1.627 r  Alg_Test1_i/RW_ROUTER_0/U0/DQ_t_reg[6]/Q
                         net (fo=1, routed)           1.341     2.968    gen_iobuf[6].iobuf_inst/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.792 r  gen_iobuf[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.792    DQ[6]
    V4                                                                r  DQ[6] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Alg_Test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.797ns  (logic 1.587ns (23.349%)  route 5.210ns (76.651%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           4.244     5.707    Alg_Test1_i/Switchmod_0/U0/i_signal
    SLICE_X6Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.831 r  Alg_Test1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.965     6.797    Alg_Test1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X4Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.515     4.880    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X4Y40          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg_lopt_replica/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Alg_Test1_i/Switchmod_0/U0/o_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.503ns  (logic 1.587ns (24.405%)  route 4.916ns (75.595%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           4.244     5.707    Alg_Test1_i/Switchmod_0/U0/i_signal
    SLICE_X6Y36          LUT3 (Prop_lut3_I1_O)        0.124     5.831 r  Alg_Test1_i/Switchmod_0/U0/o_signal_i_1/O
                         net (fo=2, routed)           0.671     6.503    Alg_Test1_i/Switchmod_0/U0/o_signal_i_1_n_0
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.513     4.878    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y37          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/o_signal_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Alg_Test1_i/Switchmod_0/U0/State_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.857ns  (logic 1.613ns (27.538%)  route 4.244ns (72.462%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           4.244     5.707    Alg_Test1_i/Switchmod_0/U0/i_signal
    SLICE_X6Y36          LUT3 (Prop_lut3_I0_O)        0.150     5.857 r  Alg_Test1_i/Switchmod_0/U0/State_i_1/O
                         net (fo=1, routed)           0.000     5.857    Alg_Test1_i/Switchmod_0/U0/State_i_1_n_0
    SLICE_X6Y36          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.512     4.877    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y36          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/State_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            Alg_Test1_i/Switchmod_0/U0/i_signal_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.358ns  (logic 1.463ns (27.303%)  route 3.895ns (72.697%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=3, routed)           3.895     5.358    Alg_Test1_i/Switchmod_0/U0/i_signal
    SLICE_X6Y36          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/i_signal_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.512     4.877    Alg_Test1_i/Switchmod_0/U0/sysclk
    SLICE_X6Y36          FDRE                                         r  Alg_Test1_i/Switchmod_0/U0/i_signal_prev_reg/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/btn1_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.065ns  (logic 1.580ns (31.197%)  route 3.485ns (68.803%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn1_IBUF_inst/O
                         net (fo=3, routed)           3.485     4.941    Alg_Test1_i/Read_When_Push_0/U0/btn1
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.124     5.065 r  Alg_Test1_i/Read_When_Push_0/U0/btn1_prev_i_1/O
                         net (fo=1, routed)           0.000     5.065    Alg_Test1_i/Read_When_Push_0/U0/btn1_prev_i_1_n_0
    SLICE_X0Y35          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/btn1_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.514     4.879    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X0Y35          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/btn1_prev_reg/C

Slack:                    inf
  Source:                 DQ[14]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.878ns  (logic 1.477ns (30.270%)  route 3.402ns (69.730%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  DQ[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[14].iobuf_inst/IO
    U7                   IBUF (Prop_ibuf_I_O)         1.477     1.477 r  gen_iobuf[14].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.402     4.878    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[14]
    SLICE_X6Y34          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.511     4.876    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X6Y34          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[14]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.693ns  (logic 1.580ns (33.671%)  route 3.113ns (66.329%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn1_IBUF_inst/O
                         net (fo=3, routed)           3.113     4.569    Alg_Test1_i/Read_When_Push_0/U0/btn1
    SLICE_X2Y35          LUT3 (Prop_lut3_I2_O)        0.124     4.693 r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.693    Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state[1]_i_1_n_0
    SLICE_X2Y35          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.514     4.879    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X2Y35          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.682ns  (logic 1.580ns (33.750%)  route 3.102ns (66.250%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  btn1_IBUF_inst/O
                         net (fo=3, routed)           3.102     4.558    Alg_Test1_i/Read_When_Push_0/U0/btn1
    SLICE_X2Y35          LUT4 (Prop_lut4_I1_O)        0.124     4.682 r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.682    Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state[0]_i_1_n_0
    SLICE_X2Y35          FDPE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.514     4.879    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X2Y35          FDPE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 DQ[10]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 1.465ns (31.635%)  route 3.166ns (68.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  DQ[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[10].iobuf_inst/IO
    U5                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  gen_iobuf[10].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.166     4.631    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[10]
    SLICE_X4Y31          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.507     4.872    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y31          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[10]/C

Slack:                    inf
  Source:                 DQ[8]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.591ns  (logic 1.450ns (31.576%)  route 3.141ns (68.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  DQ[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[8].iobuf_inst/IO
    V5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  gen_iobuf[8].iobuf_inst/IBUF/O
                         net (fo=1, routed)           3.141     4.591    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[8]
    SLICE_X5Y31          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         1.507     4.872    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X5Y31          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Alg_Test1_i/Read_When_Push_0/U0/WE_n_reg/G
                            (positive level-sensitive latch)
  Destination:            Alg_Test1_i/RW_ROUTER_0/U0/WE_n_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.211ns (47.800%)  route 0.230ns (52.200%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          LDCE                         0.000     0.000 r  Alg_Test1_i/Read_When_Push_0/U0/WE_n_reg/G
    SLICE_X7Y32          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  Alg_Test1_i/Read_When_Push_0/U0/WE_n_reg/Q
                         net (fo=1, routed)           0.230     0.393    Alg_Test1_i/RW_ROUTER_0/U0/WE_n_read
    SLICE_X8Y32          LUT3 (Prop_lut3_I0_O)        0.048     0.441 r  Alg_Test1_i/RW_ROUTER_0/U0/WE_n_i_1/O
                         net (fo=1, routed)           0.000     0.441    Alg_Test1_i/RW_ROUTER_0/U0/WE_n_i_1_n_0
    SLICE_X8Y32          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/WE_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.828     1.977    Alg_Test1_i/RW_ROUTER_0/U0/sysclk
    SLICE_X8Y32          FDRE                                         r  Alg_Test1_i/RW_ROUTER_0/U0/WE_n_reg/C

Slack:                    inf
  Source:                 DQ[11]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.216ns (14.491%)  route 1.276ns (85.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  DQ[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[11].iobuf_inst/IO
    U2                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  gen_iobuf[11].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.276     1.492    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[11]
    SLICE_X4Y31          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.855     2.004    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y31          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[11]/C

Slack:                    inf
  Source:                 DQ[4]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.222ns (14.690%)  route 1.286ns (85.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V3                                                0.000     0.000 r  DQ[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[4].iobuf_inst/IO
    V3                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  gen_iobuf[4].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.286     1.508    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[4]
    SLICE_X6Y34          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.858     2.007    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X6Y34          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[4]/C

Slack:                    inf
  Source:                 DQ[7]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.212ns (14.078%)  route 1.297ns (85.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  DQ[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[7].iobuf_inst/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  gen_iobuf[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.297     1.509    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[7]
    SLICE_X5Y31          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.855     2.004    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X5Y31          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[7]/C

Slack:                    inf
  Source:                 DQ[13]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.217ns (14.339%)  route 1.297ns (85.661%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  DQ[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[13].iobuf_inst/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  gen_iobuf[13].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.297     1.514    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[13]
    SLICE_X4Y31          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.855     2.004    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X4Y31          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[13]/C

Slack:                    inf
  Source:                 DQ[1]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.534ns  (logic 0.237ns (15.426%)  route 1.297ns (84.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  DQ[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[1].iobuf_inst/IO
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  gen_iobuf[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.297     1.534    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[1]
    SLICE_X6Y34          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.858     2.007    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X6Y34          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[1]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.269ns (16.999%)  route 1.315ns (83.001%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  btn1_IBUF_inst/O
                         net (fo=3, routed)           1.315     1.539    Alg_Test1_i/Read_When_Push_0/U0/btn1
    SLICE_X2Y35          LUT4 (Prop_lut4_I1_O)        0.045     1.584 r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.584    Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state[0]_i_1_n_0
    SLICE_X2Y35          FDPE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.861     2.010    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X2Y35          FDPE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.269ns (16.956%)  route 1.319ns (83.044%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  btn1_IBUF_inst/O
                         net (fo=3, routed)           1.319     1.543    Alg_Test1_i/Read_When_Push_0/U0/btn1
    SLICE_X2Y35          LUT3 (Prop_lut3_I2_O)        0.045     1.588 r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.588    Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state[1]_i_1_n_0
    SLICE_X2Y35          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.861     2.010    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X2Y35          FDCE                                         r  Alg_Test1_i/Read_When_Push_0/U0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 DQ[2]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.588ns  (logic 0.223ns (14.015%)  route 1.366ns (85.985%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  DQ[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[2].iobuf_inst/IO
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  gen_iobuf[2].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.366     1.588    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[2]
    SLICE_X1Y33          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.859     2.008    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X1Y33          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[2]/C

Slack:                    inf
  Source:                 DQ[9]
                            (input port)
  Destination:            Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.224ns (14.069%)  route 1.366ns (85.931%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W4                                                0.000     0.000 r  DQ[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    gen_iobuf[9].iobuf_inst/IO
    W4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  gen_iobuf[9].iobuf_inst/IBUF/O
                         net (fo=1, routed)           1.366     1.589    Alg_Test1_i/Read_When_Push_0/U0/DQ_i[9]
    SLICE_X5Y31          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=218, routed)         0.855     2.004    Alg_Test1_i/Read_When_Push_0/U0/sysclk
    SLICE_X5Y31          FDRE                                         r  Alg_Test1_i/Read_When_Push_0/U0/data_buf_reg[9]/C





