include/rpl_init.inc [topology=1->2, 1->3]
Warnings:
Note	####	Sending passwords in plain text without SSL/TLS is extremely insecure.
Note	####	Storing MySQL user name or password information in the master info repository is not secure and is therefore not recommended. Please consider using the USER and PASSWORD connection options for START SLAVE; see the 'START SLAVE Syntax' in the MySQL Manual for more information.
Warnings:
Note	####	Sending passwords in plain text without SSL/TLS is extremely insecure.
Note	####	Storing MySQL user name or password information in the master info repository is not secure and is therefore not recommended. Please consider using the USER and PASSWORD connection options for START SLAVE; see the 'START SLAVE Syntax' in the MySQL Manual for more information.
CREATE TABLE t1(c1 INT);
include/rpl_sync.inc
[connection server_1]
include/install_semisync_master.inc
CALL mtr.add_suppression(".* Timeout waiting for reply of binlog .*");
####################################################################
# Test Case: check the thread_pool_size of threadpool mode
####################################################################
include/assert.inc [ should be 24]
SET GLOBAL rpl_semi_sync_master_enabled = 0;
set global rpl_semi_sync_master_timeout = 1000;
###################################################################
# Test Case: add slave 2 3
###################################################################
[connection server_2]
include/install_semisync_slave.inc
[connection server_3]
include/install_semisync_slave.inc
[connection server_1]
###################################################################
# the base config and status for quick sync
###################################################################
set global rpl_semi_sync_master_wait_cond_hwm = '2:1';
set global rpl_semi_sync_master_wait_cond_lwm = '1:0';
set global rpl_semi_sync_master_group1 = '2,3:1';
set global rpl_semi_sync_master_group2 = '1,4:1';
set global rpl_semi_sync_master_timeout = 1000;
set global rpl_semi_sync_master_enabled = ON;
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 2:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 0:GROUP_ACTIVE]
create database if not exists abczyy1;
create table if not exists abczyy1.tb1(a int key, b int);
###################################################################
# Test Case 1: with_master group wait no ack
###################################################################
set global rpl_semi_sync_master_group2=NULL;
set global rpl_semi_sync_master_group1='1,3:2';
set global rpl_semi_sync_master_group2='2,4:1';
set global rpl_semi_sync_master_wait_cond_lwm = '0:0';
set global rpl_semi_sync_master_wait_cond_hwm = '2:1';
set global rpl_semi_sync_master_wait_cond_lwm = '1:1';
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
[connection server_3]
SET @original_debug = @@GLOBAL.debug;
SET GLOBAL debug = 'd,rpl_semisync_before_send_ack';
[connection server_1]
insert into abczyy1.tb1(a,b) values(101,101);
include/assert.inc [rpl_semi_sync_master_yes_tx should be 2 + 0]
include/assert.inc [rpl_semi_sync_master_no_tx should be 1 + 1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 2]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_TIMEOUT]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
[connection server_3]
SET DEBUG_SYNC = 'now SIGNAL continue';
SET GLOBAL debug = @original_debug;
[connection server_1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
###################################################################
# Test Case 2: with_master group wait 1 ack but need 2 ack
###################################################################
set global rpl_semi_sync_master_group2=NULL;
set global rpl_semi_sync_master_group1='1,2,3:2';
set global rpl_semi_sync_master_group2='4:1';
set global rpl_semi_sync_master_wait_cond_lwm = '0:0';
set global rpl_semi_sync_master_wait_cond_hwm = '1:0';
set global rpl_semi_sync_master_wait_cond_lwm = '1:0';
include/assert.inc [Rpl_semi_sync_master_active_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 2:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 0:GROUP_UNACTIVE]
[connection server_3]
SET @original_debug = @@GLOBAL.debug;
SET GLOBAL debug = 'd,rpl_semisync_before_send_ack';
[connection server_1]
insert into abczyy1.tb1(a,b) values(102,102);
include/assert.inc [rpl_semi_sync_master_yes_tx should be 2 + 0]
include/assert.inc [rpl_semi_sync_master_no_tx should be 2 + 1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 0]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 2:GROUP_TIMEOUT]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 0:GROUP_UNACTIVE]
[connection server_3]
SET DEBUG_SYNC = 'now SIGNAL continue';
SET GLOBAL debug = @original_debug;
[connection server_1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 2:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 0:GROUP_UNACTIVE]
###################################################################
# Test Case 3: with_master group  need 2 ack, then reply one by one
###################################################################
set global rpl_semi_sync_master_group2=NULL;
set global rpl_semi_sync_master_group1='1,2,3:2';
set global rpl_semi_sync_master_group2='4:1';
set global rpl_semi_sync_master_wait_cond_lwm = '0:0';
set global rpl_semi_sync_master_wait_cond_hwm = '1:0';
set global rpl_semi_sync_master_wait_cond_lwm = '1:1';
include/assert.inc [Rpl_semi_sync_master_active_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 2:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 0:GROUP_UNACTIVE]
[connection server_2]
SET @original_debug = @@GLOBAL.debug;
SET GLOBAL debug = 'd,rpl_semisync_before_send_ack';
[connection server_3]
SET @original_debug = @@GLOBAL.debug;
SET GLOBAL debug = 'd,rpl_semisync_before_send_ack';
[connection server_1]
insert into abczyy1.tb1(a,b) values(103,103);
include/assert.inc [rpl_semi_sync_master_yes_tx should be 2 + 0]
include/assert.inc [rpl_semi_sync_master_no_tx should be 3 + 1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 0]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 2:GROUP_TIMEOUT]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 0:GROUP_UNACTIVE]
[connection server_2]
SET DEBUG_SYNC = 'now SIGNAL continue';
SET GLOBAL debug = @original_debug;
[connection server_1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 2]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 2:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 0:GROUP_UNACTIVE]
[connection server_3]
SET DEBUG_SYNC = 'now SIGNAL continue';
SET GLOBAL debug = @original_debug;
[connection server_1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 2:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 0:GROUP_UNACTIVE]
###################################################################
# Test Case 5: with_master group, the 2th team
###################################################################
set global rpl_semi_sync_master_group2=NULL;
set global rpl_semi_sync_master_group1='2,4:1';
set global rpl_semi_sync_master_group2='1,3:1';
set global rpl_semi_sync_master_wait_cond_lwm = '0:0';
set global rpl_semi_sync_master_wait_cond_hwm = '2:0';
set global rpl_semi_sync_master_wait_cond_lwm = '1:0';
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
[connection server_3]
SET @original_debug = @@GLOBAL.debug;
SET GLOBAL debug = 'd,rpl_semisync_before_send_ack';
[connection server_1]
insert into abczyy1.tb1(a,b) values(105,105);
include/assert.inc [rpl_semi_sync_master_yes_tx should be 2 + 0]
include/assert.inc [rpl_semi_sync_master_no_tx should be 4 + 1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 2]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_TIMEOUT]
[connection server_3]
SET DEBUG_SYNC = 'now SIGNAL continue';
SET GLOBAL debug = @original_debug;
[connection server_1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
###################################################################
# Test Case 6: with_master group, err_flag from 0 to 2
###################################################################
set global rpl_semi_sync_master_group2=NULL;
set global rpl_semi_sync_master_group1='2,4:1';
set global rpl_semi_sync_master_group2='1,3:1';
set global rpl_semi_sync_master_wait_cond_lwm = '0:0';
set global rpl_semi_sync_master_wait_cond_hwm = '2:0';
set global rpl_semi_sync_master_wait_cond_lwm = '1:0';
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
[connection server_3]
SET @original_debug = @@GLOBAL.debug;
SET GLOBAL debug = 'd,rpl_semisync_before_send_ack';
[connection server_1]
insert into abczyy1.tb1(a,b) values(106,106);
include/assert.inc [rpl_semi_sync_master_yes_tx should be 2 + 0]
include/assert.inc [rpl_semi_sync_master_no_tx should be 5 + 1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 2]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_TIMEOUT]
[connection server_3]
SET DEBUG_SYNC = 'now SIGNAL continue';
SET GLOBAL debug = @original_debug;
[connection server_1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
###################################################################
# Test Case 7: with_master group, err_flag from 0 to 1
###################################################################
set global rpl_semi_sync_master_group2=NULL;
set global rpl_semi_sync_master_group1='2,4:1';
set global rpl_semi_sync_master_group2='1,3:1';
set global rpl_semi_sync_master_wait_cond_lwm = '0:0';
set global rpl_semi_sync_master_wait_cond_hwm = '2:0';
set global rpl_semi_sync_master_wait_cond_lwm = '2:0';
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
[connection server_3]
SET @original_debug = @@GLOBAL.debug;
SET GLOBAL debug = 'd,rpl_semisync_before_send_ack';
[connection server_1]
insert into abczyy1.tb1(a,b) values(107,107);
include/assert.inc [rpl_semi_sync_master_yes_tx should be 2 + 0]
include/assert.inc [rpl_semi_sync_master_no_tx should be 6 + 1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_TIMEOUT]
[connection server_3]
SET DEBUG_SYNC = 'now SIGNAL continue';
SET GLOBAL debug = @original_debug;
[connection server_1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
###################################################################
# Test Case 8: with_master group, err_flag from 2 to 1
###################################################################
set global rpl_semi_sync_master_wait_no_slave=OFF;
set global rpl_semi_sync_master_group2=NULL;
set global rpl_semi_sync_master_group1='1,3:2';
set global rpl_semi_sync_master_group2='2,4:1';
set global rpl_semi_sync_master_wait_cond_lwm = '0:0';
set global rpl_semi_sync_master_wait_cond_hwm = '2:0';
set global rpl_semi_sync_master_wait_cond_lwm = '2:1';
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 2]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
[connection server_3]
SET @original_debug = @@GLOBAL.debug;
SET GLOBAL debug = 'd,rpl_semisync_before_send_ack';
[connection server_1]
insert into abczyy1.tb1(a,b) values(108,108);
include/assert.inc [rpl_semi_sync_master_yes_tx should be 2 + 0]
include/assert.inc [rpl_semi_sync_master_no_tx should be 7 + 1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_TIMEOUT]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
[connection server_3]
SET DEBUG_SYNC = 'now SIGNAL continue';
SET GLOBAL debug = @original_debug;
[connection server_1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 2]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
###################################################################
# Test Case 9: with_master group timeout, hwm/lwm stat_master
###################################################################
set global rpl_semi_sync_master_wait_no_slave=ON;
set global rpl_semi_sync_master_group2=NULL;
set global rpl_semi_sync_master_group1='1,3:2';
set global rpl_semi_sync_master_group2='2,4:1';
set global rpl_semi_sync_master_wait_cond_lwm = '0:0';
set global rpl_semi_sync_master_wait_cond_hwm = '2:1';
set global rpl_semi_sync_master_wait_cond_lwm = '1:1';
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
[connection server_3]
SET @original_debug = @@GLOBAL.debug;
SET GLOBAL debug = 'd,rpl_semisync_before_send_ack';
[connection server_1]
insert into abczyy1.tb1(a,b) values(109,109);
include/assert.inc [rpl_semi_sync_master_yes_tx should be 2 + 0]
include/assert.inc [rpl_semi_sync_master_no_tx should be 8 + 1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 2]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_TIMEOUT]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
[connection server_3]
SET DEBUG_SYNC = 'now SIGNAL continue';
SET GLOBAL debug = @original_debug;
[connection server_1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
###################################################################
# Test Case 10: with_master group timeout, hwm/lwm not stat_master
###################################################################
set global rpl_semi_sync_master_wait_no_slave=ON;
set global rpl_semi_sync_master_group2=NULL;
set global rpl_semi_sync_master_group1='1,3:1';
set global rpl_semi_sync_master_group2='2,4:1';
set global rpl_semi_sync_master_wait_cond_lwm = '0:0';
set global rpl_semi_sync_master_wait_cond_hwm = '2:0';
set global rpl_semi_sync_master_wait_cond_lwm = '1:0';
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
[connection server_3]
SET @original_debug = @@GLOBAL.debug;
SET GLOBAL debug = 'd,rpl_semisync_before_send_ack';
[connection server_1]
insert into abczyy1.tb1(a,b) values(110,110);
include/assert.inc [rpl_semi_sync_master_yes_tx should be 2 + 0]
include/assert.inc [rpl_semi_sync_master_no_tx should be 9 + 1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 2]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_TIMEOUT]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
[connection server_3]
SET DEBUG_SYNC = 'now SIGNAL continue';
SET GLOBAL debug = @original_debug;
[connection server_1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
###################################################################
# Test Case 11: with_master group timeout, hwm stat master, lwm not stat_master
###################################################################
set global rpl_semi_sync_master_wait_no_slave=ON;
set global rpl_semi_sync_master_group2=NULL;
set global rpl_semi_sync_master_group1='1,3:2';
set global rpl_semi_sync_master_group2='2,4:1';
set global rpl_semi_sync_master_wait_cond_lwm = '0:0';
set global rpl_semi_sync_master_wait_cond_hwm = '2:1';
set global rpl_semi_sync_master_wait_cond_lwm = '1:0';
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
[connection server_3]
SET @original_debug = @@GLOBAL.debug;
SET GLOBAL debug = 'd,rpl_semisync_before_send_ack';
[connection server_1]
insert into abczyy1.tb1(a,b) values(111,111);
include/assert.inc [rpl_semi_sync_master_yes_tx should be 2 + 0]
include/assert.inc [rpl_semi_sync_master_no_tx should be 10 + 1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 2]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_UNACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
[connection server_3]
SET DEBUG_SYNC = 'now SIGNAL continue';
SET GLOBAL debug = @original_debug;
[connection server_1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
###################################################################
# Test Case 12: with_master group timeout, hwm not stat master, lwm stat_master, need 1 ack
###################################################################
set global rpl_semi_sync_master_wait_no_slave=ON;
set global rpl_semi_sync_master_group2=NULL;
set global rpl_semi_sync_master_group1='1,3:1';
set global rpl_semi_sync_master_group2='2,4:1';
set global rpl_semi_sync_master_wait_cond_lwm = '0:0';
set global rpl_semi_sync_master_wait_cond_hwm = '2:0';
set global rpl_semi_sync_master_wait_cond_lwm = '2:1';
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
[connection server_3]
SET @original_debug = @@GLOBAL.debug;
SET GLOBAL debug = 'd,rpl_semisync_before_send_ack';
[connection server_1]
insert into abczyy1.tb1(a,b) values(112,112);
include/assert.inc [rpl_semi_sync_master_yes_tx should be 2 + 0]
include/assert.inc [rpl_semi_sync_master_no_tx should be 11 + 1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 2]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
[connection server_3]
SET DEBUG_SYNC = 'now SIGNAL continue';
SET GLOBAL debug = @original_debug;
[connection server_1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 2]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 1:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 1:GROUP_ACTIVE]
###################################################################
# Test Case 13: with_master group timeout, hwm not stat master, lwm stat_master, need 2 ack
###################################################################
set global rpl_semi_sync_master_wait_no_slave=ON;
set global rpl_semi_sync_master_group2=NULL;
set global rpl_semi_sync_master_group1='1,2,3:2';
set global rpl_semi_sync_master_group2='4:1';
set global rpl_semi_sync_master_wait_cond_lwm = '0:0';
set global rpl_semi_sync_master_wait_cond_hwm = '1:0';
set global rpl_semi_sync_master_wait_cond_lwm = '1:1';
include/assert.inc [Rpl_semi_sync_master_active_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 2:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 0:GROUP_UNACTIVE]
[connection server_3]
SET @original_debug = @@GLOBAL.debug;
SET GLOBAL debug = 'd,rpl_semisync_before_send_ack';
[connection server_1]
insert into abczyy1.tb1(a,b) values(113,113);
include/assert.inc [rpl_semi_sync_master_yes_tx should be 2 + 0]
include/assert.inc [rpl_semi_sync_master_no_tx should be 12 + 1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 1]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 2]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 2:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 0:GROUP_UNACTIVE]
[connection server_3]
SET DEBUG_SYNC = 'now SIGNAL continue';
SET GLOBAL debug = @original_debug;
[connection server_1]
include/assert.inc [Rpl_semi_sync_master_active_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_current_stat_master_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_current_wait_groups should be 1]
include/assert.inc [Rpl_semi_sync_master_err_flag should be 0]
include/assert.inc [Rpl_semi_sync_master_group1_status should be 2:GROUP_ACTIVE]
include/assert.inc [Rpl_semi_sync_master_group2_status should be 0:GROUP_UNACTIVE]
########################################################################
# Coverage Test
########################################################################
[connection server_1]
set global rpl_semi_sync_master_enabled = OFF;
[connection server_2]
include/uninstall_semisync_slave.inc
[connection server_3]
include/uninstall_semisync_slave.inc
[connection server_1]
[connection server_1]
include/uninstall_semisync_master.inc
[connection server_1]
drop database if exists abczyy1;
DROP TABLE t1;
CALL mtr.add_suppression(".* Timeout waiting for reply of binlog .*");
CALL mtr.add_suppression(".* Failed to allocate memory for ack_array .*");
include/rpl_end.inc
