<profile>

<section name = "Vivado HLS Report for 'atax'" level="0">
<item name = "Date">Wed May 26 17:04:24 2021
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">io1_l1n1n1_l3n1p1</item>
<item name = "Solution">solution</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.419, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">41420, 41420, 41420, 41420, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- lprd_1">4352, 4352, 68, -, -, 64, no</column>
<column name=" + lprd_2">64, 64, 2, 1, 1, 64, yes</column>
<column name="- lp1">32896, 32896, 514, -, -, 64, no</column>
<column name=" + lp2">512, 512, 8, -, -, 64, no</column>
<column name="- lp3_lp4">4102, 4102, 8, 1, 1, 4096, yes</column>
<column name="- lpwr_1">64, 64, 2, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 297, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 355, 349, -</column>
<column name="Memory">12, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 363, -</column>
<column name="Register">0, -, 426, 64, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="atax_fadd_32ns_32bkb_U1">atax_fadd_32ns_32bkb, 0, 2, 227, 214</column>
<column name="atax_fmul_32ns_32cud_U2">atax_fmul_32ns_32cud, 0, 3, 128, 135</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buff_A_U">atax_buff_A, 8, 0, 0, 4096, 32, 1, 131072</column>
<column name="buff_x_U">atax_buff_x, 1, 0, 0, 64, 32, 1, 2048</column>
<column name="tmp1_U">atax_buff_x, 1, 0, 0, 64, 32, 1, 2048</column>
<column name="buff_y_out_U">atax_buff_y_out, 2, 0, 0, 64, 32, 1, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_4_fu_356_p2">+, 0, 0, 15, 7, 1</column>
<column name="i_5_fu_411_p2">+, 0, 0, 15, 7, 1</column>
<column name="i_6_fu_554_p2">+, 0, 0, 15, 7, 1</column>
<column name="i_7_fu_477_p2">+, 0, 0, 15, 7, 1</column>
<column name="indvar_flatten_next_fu_471_p2">+, 0, 0, 20, 13, 1</column>
<column name="j_3_fu_385_p2">+, 0, 0, 15, 7, 1</column>
<column name="j_4_fu_440_p2">+, 0, 0, 15, 7, 1</column>
<column name="j_5_fu_542_p2">+, 0, 0, 15, 7, 1</column>
<column name="tmp_13_fu_395_p2">+, 0, 0, 21, 14, 14</column>
<column name="tmp_17_fu_531_p2">+, 0, 0, 21, 14, 14</column>
<column name="tmp_18_fu_455_p2">+, 0, 0, 21, 14, 14</column>
<column name="ap_block_pp2_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state26_pp2_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_483_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="exitcond3_fu_434_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="exitcond4_fu_405_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="exitcond5_fu_379_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="exitcond6_fu_350_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="exitcond_flatten_fu_465_p2">icmp, 0, 0, 13, 13, 14</column>
<column name="exitcond_fu_548_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="j_2_mid2_fu_489_p3">select, 0, 0, 7, 1, 1</column>
<column name="p_v_fu_497_p3">select, 0, 0, 7, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">93, 19, 1, 19</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter7">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_i_2_phi_fu_293_p4">9, 2, 7, 14</column>
<column name="buff_A_address0">21, 4, 12, 48</column>
<column name="buff_x_address0">15, 3, 6, 18</column>
<column name="buff_y_out_address0">15, 3, 6, 18</column>
<column name="buff_y_out_address1">15, 3, 6, 18</column>
<column name="grp_fu_322_p0">15, 3, 32, 96</column>
<column name="grp_fu_330_p1">15, 3, 32, 96</column>
<column name="i_1_reg_256">9, 2, 7, 14</column>
<column name="i_2_reg_289">9, 2, 7, 14</column>
<column name="i_3_reg_311">9, 2, 7, 14</column>
<column name="i_reg_233">9, 2, 7, 14</column>
<column name="indvar_flatten_reg_278">9, 2, 13, 26</column>
<column name="j_1_reg_267">9, 2, 7, 14</column>
<column name="j_2_reg_300">9, 2, 7, 14</column>
<column name="j_reg_245">9, 2, 7, 14</column>
<column name="tmp1_address0">21, 4, 6, 24</column>
<column name="tmp1_d0">15, 3, 32, 96</column>
<column name="y_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">18, 0, 18, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="buff_x_load_reg_646">32, 0, 32, 0</column>
<column name="buff_y_out_addr_2_reg_675">6, 0, 6, 0</column>
<column name="exitcond5_reg_590">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_651">1, 0, 1, 0</column>
<column name="exitcond_reg_691">1, 0, 1, 0</column>
<column name="i_1_reg_256">7, 0, 7, 0</column>
<column name="i_2_reg_289">7, 0, 7, 0</column>
<column name="i_3_reg_311">7, 0, 7, 0</column>
<column name="i_4_reg_568">7, 0, 7, 0</column>
<column name="i_5_reg_613">7, 0, 7, 0</column>
<column name="i_reg_233">7, 0, 7, 0</column>
<column name="indvar_flatten_reg_278">13, 0, 13, 0</column>
<column name="j_1_reg_267">7, 0, 7, 0</column>
<column name="j_2_reg_300">7, 0, 7, 0</column>
<column name="j_4_reg_631">7, 0, 7, 0</column>
<column name="j_reg_245">7, 0, 7, 0</column>
<column name="p_v_reg_660">7, 0, 7, 0</column>
<column name="reg_334">32, 0, 32, 0</column>
<column name="reg_339">32, 0, 32, 0</column>
<column name="reg_344">32, 0, 32, 0</column>
<column name="tmp1_addr_1_reg_623">6, 0, 6, 0</column>
<column name="tmp_12_cast_reg_585">7, 0, 14, 7</column>
<column name="tmp_17_cast_reg_618">7, 0, 14, 7</column>
<column name="tmp_18_cast_reg_599">14, 0, 64, 50</column>
<column name="tmp_reg_573">7, 0, 64, 57</column>
<column name="buff_y_out_addr_2_reg_675">64, 32, 6, 0</column>
<column name="exitcond_flatten_reg_651">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, atax, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, atax, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, atax, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, atax, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, atax, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, atax, return value</column>
<column name="A_address0">out, 12, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_q0">in, 32, ap_memory, A, array</column>
<column name="x_address0">out, 6, ap_memory, x, array</column>
<column name="x_ce0">out, 1, ap_memory, x, array</column>
<column name="x_q0">in, 32, ap_memory, x, array</column>
<column name="y_out_din">out, 32, ap_fifo, y_out, pointer</column>
<column name="y_out_full_n">in, 1, ap_fifo, y_out, pointer</column>
<column name="y_out_write">out, 1, ap_fifo, y_out, pointer</column>
</table>
</item>
</section>
</profile>
