# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Full_substractor_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:43 on Jul 02,2021
# vcom -reportprogress 300 -93 -work work D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Gates.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# -- Compiling entity AND_3
# -- Compiling architecture Equations of AND_3
# -- Compiling entity XOR_3
# -- Compiling architecture Equations of XOR_3
# -- Compiling entity OR_3
# -- Compiling architecture Equations of OR_3
# End time: 21:32:43 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Full_substractor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:44 on Jul 02,2021
# vcom -reportprogress 300 -93 -work work D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/Full_substractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package Gates
# -- Compiling entity Full_substractor
# -- Compiling architecture arch of Full_substractor
# End time: 21:32:44 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/my_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:32:44 on Jul 02,2021
# vcom -reportprogress 300 -93 -work work D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/my_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity my_tb
# -- Compiling architecture arch of my_tb
# ** Warning: D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/my_tb.vhd(26): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/my_tb.vhd(27): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/my_tb.vhd(28): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/my_tb.vhd(29): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 21:32:44 on Jul 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  my_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" my_tb 
# Start time: 21:32:44 on Jul 02,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_tb(arch)
# Loading work.gates
# Loading work.full_substractor(arch)
# Loading work.inverter(equations)
# Loading work.xor_3(equations)
# Loading work.and_2(equations)
# Loading work.or_3(equations)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Process line__24 at D:/Code For Life/HDL/VHDL/VHDL_Problems/Full Subtractor/my_tb.vhd line 29
# End time: 21:33:11 on Jul 02,2021, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
