@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: BN225 |Writing default property annotation file C:\Users\FHCY\Desktop\study\signal\J3123009048_SLC\synthesis\lzy_fsm_100.sap.
@N: MO225 :"c:\users\fhcy\desktop\study\signal\j3123009048_slc\hdl\lzy_slc.v":124:4:124:9|There are no possible illegal states for state machine state[3:0] (in view: work.lzy_fsm_100(verilog)); safe FSM implementation is not required.
