<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: nds_async_fifo_afe</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_nds_async_fifo_afe'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_nds_async_fifo_afe')">nds_async_fifo_afe</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.08</td>
<td class="s10 cl rt"><a href="mod611.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod611.html#Toggle" > 13.23</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod611.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/acpu_ss/acpu_ss/A45/crippled/andes_ip/macro/nds_async_fifo_afe.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/acpu_ss/acpu_ss/A45/crippled/andes_ip/macro/nds_async_fifo_afe.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod611.html#inst_tag_59557"  onclick="showContent('inst_tag_59557')">config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_ace_a2f</a></td>
<td class="s6 cl rt"> 65.05</td>
<td class="s9 cl rt"><a href="mod611.html#inst_tag_59557_Line" > 97.06</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod611.html#inst_tag_59557_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod611.html#inst_tag_59557_Branch" > 94.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod611.html#inst_tag_59556"  onclick="showContent('inst_tag_59556')">config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_ace_f2a</a></td>
<td class="s6 cl rt"> 65.08</td>
<td class="s9 cl rt"><a href="mod611.html#inst_tag_59556_Line" > 97.06</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod611.html#inst_tag_59556_Toggle" >  3.75</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod611.html#inst_tag_59556_Branch" > 94.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod611.html#inst_tag_59553"  onclick="showContent('inst_tag_59553')">config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_irq_a2f</a></td>
<td class="s6 cl rt"> 68.52</td>
<td class="s10 cl rt"><a href="mod611.html#inst_tag_59553_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod611.html#inst_tag_59553_Toggle" > 11.11</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod611.html#inst_tag_59553_Branch" > 94.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod611.html#inst_tag_59552"  onclick="showContent('inst_tag_59552')">config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_irq_f2a</a></td>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt"><a href="mod611.html#inst_tag_59552_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod611.html#inst_tag_59552_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod611.html#inst_tag_59552_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod611.html#inst_tag_59555"  onclick="showContent('inst_tag_59555')">config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_dma_a2f</a></td>
<td class="s7 cl rt"> 72.22</td>
<td class="s10 cl rt"><a href="mod611.html#inst_tag_59555_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod611.html#inst_tag_59555_Toggle" > 22.22</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod611.html#inst_tag_59555_Branch" > 94.44</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod611.html#inst_tag_59554"  onclick="showContent('inst_tag_59554')">config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_dma_f2a</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod611.html#inst_tag_59554_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod611.html#inst_tag_59554_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod611.html#inst_tag_59554_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_59557'>
<hr>
<a name="inst_tag_59557"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_59557" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_ace_a2f</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.05</td>
<td class="s9 cl rt"><a href="mod611.html#inst_tag_59557_Line" > 97.06</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod611.html#inst_tag_59557_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod611.html#inst_tag_59557_Branch" > 94.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.05</td>
<td class="s9 cl rt"> 97.06</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.66</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod76.html#inst_tag_11982" >soc_fpga_intf_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_59556'>
<hr>
<a name="inst_tag_59556"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_59556" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_ace_f2a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.08</td>
<td class="s9 cl rt"><a href="mod611.html#inst_tag_59556_Line" > 97.06</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod611.html#inst_tag_59556_Toggle" >  3.75</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod611.html#inst_tag_59556_Branch" > 94.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.08</td>
<td class="s9 cl rt"> 97.06</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.75</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod76.html#inst_tag_11982" >soc_fpga_intf_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_59553'>
<hr>
<a name="inst_tag_59553"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_59553" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_irq_a2f</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.52</td>
<td class="s10 cl rt"><a href="mod611.html#inst_tag_59553_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod611.html#inst_tag_59553_Toggle" > 11.11</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod611.html#inst_tag_59553_Branch" > 94.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.52</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 11.11</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod76.html#inst_tag_11982" >soc_fpga_intf_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_59552'>
<hr>
<a name="inst_tag_59552"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_59552" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_irq_f2a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt"><a href="mod611.html#inst_tag_59552_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod611.html#inst_tag_59552_Toggle" > 14.29</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod611.html#inst_tag_59552_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.29</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod76.html#inst_tag_11982" >soc_fpga_intf_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_59555'>
<hr>
<a name="inst_tag_59555"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_59555" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_dma_a2f</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.22</td>
<td class="s10 cl rt"><a href="mod611.html#inst_tag_59555_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod611.html#inst_tag_59555_Toggle" > 22.22</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod611.html#inst_tag_59555_Branch" > 94.44</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.22</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod76.html#inst_tag_11982" >soc_fpga_intf_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_59554'>
<hr>
<a name="inst_tag_59554"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy25.html#tag_urg_inst_59554" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_dma_f2a</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt"><a href="mod611.html#inst_tag_59554_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod611.html#inst_tag_59554_Toggle" > 33.33</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod611.html#inst_tag_59554_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 47.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod76.html#inst_tag_11982" >soc_fpga_intf_u</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_nds_async_fifo_afe'>
<a name="Line"></a>
Line Coverage for Module : <a name="1599442606"></a>
<a href="mod611.html" >nds_async_fifo_afe</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>34</td><td>34</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>87</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>113</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>204</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>223</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
71                      always @(posedge w_clk) begin
72         1/1          	if (wr)
73         1/1          		mem[wr_index] &lt;= wr_data;
                        MISSING_ELSE
74                      end
75                      
76                      always @(posedge w_clk or negedge w_reset_n) begin
77         2/2          	if (!w_reset_n) bin_wr_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
78         1/1          	else            bin_wr_ptr &lt;= next_bin_wr_ptr;
79                      end
80                      
81                      assign   next_bin_wr_ptr = bin_wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
82                      
83                      
84                      assign   next_gray_wr_ptr = (next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:0] ^ {1'b0, next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:1]});
85                      
86                      always @(posedge w_clk or negedge w_reset_n) begin
87         1/1          	if (!w_reset_n)
88         1/1          		gray_wr_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
89                      	else
90         1/1          		gray_wr_ptr &lt;= next_gray_wr_ptr;
91                      end
92                      
93                      always @(posedge w_clk or negedge w_reset_n) begin
94         1/1          	if (!w_reset_n) begin
95         1/1          		gray_rd_ptr_sync1 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
96         1/1          		gray_rd_ptr_sync2 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
97                      	end
98                      	else begin
99         1/1          		gray_rd_ptr_sync1 &lt;= gray_rd_ptr;
100        1/1          		gray_rd_ptr_sync2 &lt;= gray_rd_ptr_sync1;
101                     	end
102                     end
103                     
104                     always @(posedge w_clk or negedge w_reset_n) begin
105        1/1          	if (!w_reset_n)
106        1/1          		full &lt;= 1'b0;
107                     	else
108        1/1          		full &lt;= &amp;next_full;
109                     end
110                     
111                     always @* begin: gen_next_full
112                     	integer		i;
113        1/1          	for(i = POINTER_INDEX_WIDTH - 1; i &gt;= 0; i = i - 1) begin
114        1/1          		if(i==POINTER_INDEX_WIDTH-1 || i==POINTER_INDEX_WIDTH-2)
115        1/1          			next_full[i] = (next_gray_wr_ptr[i] != gray_rd_ptr_sync2[i]);
116                     		else
117        1/1          			next_full[i] = (next_gray_wr_ptr[i] == gray_rd_ptr_sync2[i]);
118                     	end
119                     end
120                     
121                     generate
122                     if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
123                     	assign almost_full = 1'b0;
124                     	assign almost_full_next_bin_wr_ptr  = {(POINTER_INDEX_WIDTH){1'b0}};
125                     end
126                     else if (ALMOST_FULL_THRESHOLD == 1) begin : gen_almost_full_1
127                     	reg					almost_full_r;
128                     	reg	[POINTER_INDEX_WIDTH-1:0]	next_almost_full;
129                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_gray_wr_ptr;
130                     
131                     	assign almost_full_next_bin_wr_ptr  = bin_wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
132                     	assign almost_full_next_gray_wr_ptr = (almost_full_next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:0] ^ {1'b0, almost_full_next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:1]});
133                     	always @* begin: gen_next_almost_full
134                     		integer		i;
135                     		for(i = POINTER_INDEX_WIDTH - 1; i &gt;= 0; i = i - 1) begin
136                     			if((i == POINTER_INDEX_WIDTH-1) || (i == POINTER_INDEX_WIDTH-2))
137                     				next_almost_full[i] = (almost_full_next_gray_wr_ptr[i] != gray_rd_ptr_sync2[i]);
138                     			else
139                     				next_almost_full[i] = (almost_full_next_gray_wr_ptr[i] == gray_rd_ptr_sync2[i]);
140                     		end
141                     	end
142                     
143                     	always @(posedge w_clk or negedge w_reset_n) begin
144                     		if (!w_reset_n)
145                     			almost_full_r &lt;= 1'b0;
146                     		else
147                     			almost_full_r &lt;= &amp;next_almost_full;
148                     	end
149                     	assign almost_full = almost_full_r;
150                     end
151                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
152                     	reg					almost_full_r;
153                     	reg					next_almost_full;
154                     	reg	[POINTER_INDEX_WIDTH-1:0]	bin_rd_ptr_sync2;
155                     	assign almost_full_next_bin_wr_ptr  = bin_wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
156                     
157                     	always @(gray_rd_ptr_sync2) begin: gen_bin_rd_ptr_sync2
158                     		integer		i;
159                     		for (i=0; i&lt;POINTER_INDEX_WIDTH; i=i+1)
160                     			bin_rd_ptr_sync2[i] = ^(gray_rd_ptr_sync2&gt;&gt;i);
161                     	end
162                     
163                     	always @* begin
164                     		case({bin_rd_ptr_sync2[IDX_MSB], next_bin_wr_ptr[IDX_MSB], almost_full_next_bin_wr_ptr[IDX_MSB]})
165                     		3'b000,
166                     		3'b111: next_almost_full = 1'b0;
167                     
168                     		3'b010,
169                     		3'b101: next_almost_full = 1'b1;
170                     
171                     		3'b001,
172                     		3'b011,
173                     		3'b110,
174                     		3'b100: next_almost_full = (almost_full_next_bin_wr_ptr[IDX_MSB-1:0] &gt;= bin_rd_ptr_sync2[IDX_MSB-1:0]);
175                     		default: next_almost_full = 1'bx;
176                     		endcase
177                     	end
178                     
179                     	always @(posedge w_clk or negedge w_reset_n) begin
180                     		if (!w_reset_n)
181                     			almost_full_r &lt;= 1'b0;
182                     		else
183                     			almost_full_r &lt;= (~(&amp;next_full)) &amp; next_almost_full;
184                     	end
185                     	assign almost_full = almost_full_r;
186                     end
187                     
188                     endgenerate
189                     
190                     
191                     assign rd_index = bin_rd_ptr[POINTER_INDEX_WIDTH-2:0];
192                     assign rd_data  = mem[rd_index];
193                     
194                     always @(posedge r_clk or negedge r_reset_n) begin
195        2/2          	if (!r_reset_n) bin_rd_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
196        1/1          	else            bin_rd_ptr &lt;= next_bin_rd_ptr;
197                     end
198                     
199                     assign   next_bin_rd_ptr =  bin_rd_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, rd};
200                     
201                     assign   next_gray_rd_ptr = (  next_bin_rd_ptr[POINTER_INDEX_WIDTH-1:0] ^ { 1'b0,   next_bin_rd_ptr[POINTER_INDEX_WIDTH-1:1]});
202                     
203                     always @(posedge r_clk or negedge r_reset_n) begin
204        1/1          	if (!r_reset_n)
205        1/1          		gray_rd_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
206                     	else
207        1/1          		gray_rd_ptr &lt;= next_gray_rd_ptr;
208                     end
209                     
210                     always @(posedge r_clk or negedge r_reset_n) begin
211        1/1          	if (!r_reset_n) begin
212        1/1          		gray_wr_ptr_sync1 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
213        1/1          		gray_wr_ptr_sync2 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
214                     	end
215                     	else begin
216        1/1          		gray_wr_ptr_sync1 &lt;= gray_wr_ptr;
217        1/1          		gray_wr_ptr_sync2 &lt;= gray_wr_ptr_sync1;
218                     	end
219                     end
220                     assign next_empty = (next_gray_rd_ptr[POINTER_INDEX_WIDTH-1:0] == gray_wr_ptr_sync2[POINTER_INDEX_WIDTH-1:0]);
221                     
222                     always @(posedge r_clk or negedge r_reset_n) begin
223        1/1          	if (!r_reset_n)
224        1/1          		empty &lt;= 1'b1;
225                     	else
226        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="233718595"></a>
<a href="mod611.html" >nds_async_fifo_afe ( parameter DATA_WIDTH=13,FIFO_DEPTH=8,ALMOST_FULL_THRESHOLD=0,ALMOST_EMPTY_THRESHOLD=0,POINTER_INDEX_WIDTH=4,IDX_MSB=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 68.52</td>
<td class="s1 cl rt"> 11.11</td>
</tr></table>
<span class=inst><a href="mod611.html#inst_tag_59553_Toggle" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_irq_a2f</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">72</td>
<td class="rt">8</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">36</td>
<td class="rt">5</td>
<td class="rt">13.89 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">36</td>
<td class="rt">3</td>
<td class="rt">8.33  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">72</td>
<td class="rt">8</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">36</td>
<td class="rt">5</td>
<td class="rt">13.89 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">36</td>
<td class="rt">3</td>
<td class="rt">8.33  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="557210850"></a>
<a href="mod611.html" >nds_async_fifo_afe ( parameter DATA_WIDTH=36,FIFO_DEPTH=8,ALMOST_FULL_THRESHOLD=0,ALMOST_EMPTY_THRESHOLD=0,POINTER_INDEX_WIDTH=4,IDX_MSB=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 65.05</td>
<td class="s0 cl rt">  3.66</td>
</tr></table>
<span class=inst><a href="mod611.html#inst_tag_59557_Toggle" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_ace_a2f</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">164</td>
<td class="rt">6</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">82</td>
<td class="rt">4</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">82</td>
<td class="rt">2</td>
<td class="rt">2.44  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">164</td>
<td class="rt">6</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">82</td>
<td class="rt">4</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">82</td>
<td class="rt">2</td>
<td class="rt">2.44  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1454604128"></a>
<a href="mod611.html" >nds_async_fifo_afe ( parameter DATA_WIDTH=16,FIFO_DEPTH=8,ALMOST_FULL_THRESHOLD=0,ALMOST_EMPTY_THRESHOLD=0,POINTER_INDEX_WIDTH=4,IDX_MSB=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 71.43</td>
<td class="s1 cl rt"> 14.29</td>
</tr></table>
<span class=inst><a href="mod611.html#inst_tag_59552_Toggle" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_irq_f2a</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">84</td>
<td class="rt">12</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">42</td>
<td class="rt">7</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">42</td>
<td class="rt">5</td>
<td class="rt">11.90 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">84</td>
<td class="rt">12</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">42</td>
<td class="rt">7</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">42</td>
<td class="rt">5</td>
<td class="rt">11.90 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1570562161"></a>
<a href="mod611.html" >nds_async_fifo_afe ( parameter DATA_WIDTH=4,FIFO_DEPTH=8,ALMOST_FULL_THRESHOLD=0,ALMOST_EMPTY_THRESHOLD=0,POINTER_INDEX_WIDTH=4,IDX_MSB=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 77.78</td>
<td class="s3 cl rt"> 33.33</td>
</tr></table>
<span class=inst><a href="mod611.html#inst_tag_59554_Toggle" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_dma_f2a</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 72.22</td>
<td class="s2 cl rt"> 22.22</td>
</tr></table>
<span class=inst><a href="mod611.html#inst_tag_59555_Toggle" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_dma_a2f</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">7</td>
<td class="rt">38.89 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">5</td>
<td class="rt">27.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">7</td>
<td class="rt">38.89 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">5</td>
<td class="rt">27.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1581904771"></a>
<a href="mod611.html" >nds_async_fifo_afe ( parameter DATA_WIDTH=35,FIFO_DEPTH=8,ALMOST_FULL_THRESHOLD=0,ALMOST_EMPTY_THRESHOLD=0,POINTER_INDEX_WIDTH=4,IDX_MSB=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s6 cl rt"> 65.08</td>
<td class="s0 cl rt">  3.75</td>
</tr></table>
<span class=inst><a href="mod611.html#inst_tag_59556_Toggle" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_ace_f2a</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">160</td>
<td class="rt">6</td>
<td class="rt">3.75  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">80</td>
<td class="rt">4</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2.50  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">160</td>
<td class="rt">6</td>
<td class="rt">3.75  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">80</td>
<td class="rt">4</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2.50  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[34:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[34:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1599442606"></a>
<a href="mod611.html" >nds_async_fifo_afe</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">105</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">204</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">223</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72         	if (wr)
           	<font color = "green">-1-</font>  
73         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77         	if (!w_reset_n) bin_wr_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
78         	else            bin_wr_ptr <= next_bin_wr_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87         	if (!w_reset_n)
           	<font color = "green">-1-</font>  
88         		gray_wr_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
89         	else
90         		gray_wr_ptr <= next_gray_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94         	if (!w_reset_n) begin
           	<font color = "green">-1-</font>  
95         		gray_rd_ptr_sync1 <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
96         		gray_rd_ptr_sync2 <= {(POINTER_INDEX_WIDTH){1'b0}};
97         	end
98         	else begin
99         		gray_rd_ptr_sync1 <= gray_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105        	if (!w_reset_n)
           	<font color = "green">-1-</font>  
106        		full <= 1'b0;
           <font color = "green">		==></font>
107        	else
108        		full <= &next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195        	if (!r_reset_n) bin_rd_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
196        	else            bin_rd_ptr <= next_bin_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
204        	if (!r_reset_n)
           	<font color = "green">-1-</font>  
205        		gray_rd_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
206        	else
207        		gray_rd_ptr <= next_gray_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211        	if (!r_reset_n) begin
           	<font color = "green">-1-</font>  
212        		gray_wr_ptr_sync1 <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
213        		gray_wr_ptr_sync2 <= {(POINTER_INDEX_WIDTH){1'b0}};
214        	end
215        	else begin
216        		gray_wr_ptr_sync1 <= gray_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
223        	if (!r_reset_n)
           	<font color = "green">-1-</font>  
224        		empty <= 1'b1;
           <font color = "green">		==></font>
225        	else
226        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_59557'>
<a name="inst_tag_59557_Line"></a>
<b>Line Coverage for Instance : <a href="mod611.html#inst_tag_59557" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_ace_a2f</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>34</td><td>33</td><td>97.06</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>72</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>87</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>113</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>204</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>223</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
71                      always @(posedge w_clk) begin
72         1/1          	if (wr)
73         <font color = "red">0/1     ==>  		mem[wr_index] &lt;= wr_data;</font>
                        MISSING_ELSE
74                      end
75                      
76                      always @(posedge w_clk or negedge w_reset_n) begin
77         2/2          	if (!w_reset_n) bin_wr_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
78         1/1          	else            bin_wr_ptr &lt;= next_bin_wr_ptr;
79                      end
80                      
81                      assign   next_bin_wr_ptr = bin_wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
82                      
83                      
84                      assign   next_gray_wr_ptr = (next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:0] ^ {1'b0, next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:1]});
85                      
86                      always @(posedge w_clk or negedge w_reset_n) begin
87         1/1          	if (!w_reset_n)
88         1/1          		gray_wr_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
89                      	else
90         1/1          		gray_wr_ptr &lt;= next_gray_wr_ptr;
91                      end
92                      
93                      always @(posedge w_clk or negedge w_reset_n) begin
94         1/1          	if (!w_reset_n) begin
95         1/1          		gray_rd_ptr_sync1 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
96         1/1          		gray_rd_ptr_sync2 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
97                      	end
98                      	else begin
99         1/1          		gray_rd_ptr_sync1 &lt;= gray_rd_ptr;
100        1/1          		gray_rd_ptr_sync2 &lt;= gray_rd_ptr_sync1;
101                     	end
102                     end
103                     
104                     always @(posedge w_clk or negedge w_reset_n) begin
105        1/1          	if (!w_reset_n)
106        1/1          		full &lt;= 1'b0;
107                     	else
108        1/1          		full &lt;= &amp;next_full;
109                     end
110                     
111                     always @* begin: gen_next_full
112                     	integer		i;
113        1/1          	for(i = POINTER_INDEX_WIDTH - 1; i &gt;= 0; i = i - 1) begin
114        1/1          		if(i==POINTER_INDEX_WIDTH-1 || i==POINTER_INDEX_WIDTH-2)
115        1/1          			next_full[i] = (next_gray_wr_ptr[i] != gray_rd_ptr_sync2[i]);
116                     		else
117        1/1          			next_full[i] = (next_gray_wr_ptr[i] == gray_rd_ptr_sync2[i]);
118                     	end
119                     end
120                     
121                     generate
122                     if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
123                     	assign almost_full = 1'b0;
124                     	assign almost_full_next_bin_wr_ptr  = {(POINTER_INDEX_WIDTH){1'b0}};
125                     end
126                     else if (ALMOST_FULL_THRESHOLD == 1) begin : gen_almost_full_1
127                     	reg					almost_full_r;
128                     	reg	[POINTER_INDEX_WIDTH-1:0]	next_almost_full;
129                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_gray_wr_ptr;
130                     
131                     	assign almost_full_next_bin_wr_ptr  = bin_wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
132                     	assign almost_full_next_gray_wr_ptr = (almost_full_next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:0] ^ {1'b0, almost_full_next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:1]});
133                     	always @* begin: gen_next_almost_full
134                     		integer		i;
135                     		for(i = POINTER_INDEX_WIDTH - 1; i &gt;= 0; i = i - 1) begin
136                     			if((i == POINTER_INDEX_WIDTH-1) || (i == POINTER_INDEX_WIDTH-2))
137                     				next_almost_full[i] = (almost_full_next_gray_wr_ptr[i] != gray_rd_ptr_sync2[i]);
138                     			else
139                     				next_almost_full[i] = (almost_full_next_gray_wr_ptr[i] == gray_rd_ptr_sync2[i]);
140                     		end
141                     	end
142                     
143                     	always @(posedge w_clk or negedge w_reset_n) begin
144                     		if (!w_reset_n)
145                     			almost_full_r &lt;= 1'b0;
146                     		else
147                     			almost_full_r &lt;= &amp;next_almost_full;
148                     	end
149                     	assign almost_full = almost_full_r;
150                     end
151                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
152                     	reg					almost_full_r;
153                     	reg					next_almost_full;
154                     	reg	[POINTER_INDEX_WIDTH-1:0]	bin_rd_ptr_sync2;
155                     	assign almost_full_next_bin_wr_ptr  = bin_wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
156                     
157                     	always @(gray_rd_ptr_sync2) begin: gen_bin_rd_ptr_sync2
158                     		integer		i;
159                     		for (i=0; i&lt;POINTER_INDEX_WIDTH; i=i+1)
160                     			bin_rd_ptr_sync2[i] = ^(gray_rd_ptr_sync2&gt;&gt;i);
161                     	end
162                     
163                     	always @* begin
164                     		case({bin_rd_ptr_sync2[IDX_MSB], next_bin_wr_ptr[IDX_MSB], almost_full_next_bin_wr_ptr[IDX_MSB]})
165                     		3'b000,
166                     		3'b111: next_almost_full = 1'b0;
167                     
168                     		3'b010,
169                     		3'b101: next_almost_full = 1'b1;
170                     
171                     		3'b001,
172                     		3'b011,
173                     		3'b110,
174                     		3'b100: next_almost_full = (almost_full_next_bin_wr_ptr[IDX_MSB-1:0] &gt;= bin_rd_ptr_sync2[IDX_MSB-1:0]);
175                     		default: next_almost_full = 1'bx;
176                     		endcase
177                     	end
178                     
179                     	always @(posedge w_clk or negedge w_reset_n) begin
180                     		if (!w_reset_n)
181                     			almost_full_r &lt;= 1'b0;
182                     		else
183                     			almost_full_r &lt;= (~(&amp;next_full)) &amp; next_almost_full;
184                     	end
185                     	assign almost_full = almost_full_r;
186                     end
187                     
188                     endgenerate
189                     
190                     
191                     assign rd_index = bin_rd_ptr[POINTER_INDEX_WIDTH-2:0];
192                     assign rd_data  = mem[rd_index];
193                     
194                     always @(posedge r_clk or negedge r_reset_n) begin
195        2/2          	if (!r_reset_n) bin_rd_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
196        1/1          	else            bin_rd_ptr &lt;= next_bin_rd_ptr;
197                     end
198                     
199                     assign   next_bin_rd_ptr =  bin_rd_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, rd};
200                     
201                     assign   next_gray_rd_ptr = (  next_bin_rd_ptr[POINTER_INDEX_WIDTH-1:0] ^ { 1'b0,   next_bin_rd_ptr[POINTER_INDEX_WIDTH-1:1]});
202                     
203                     always @(posedge r_clk or negedge r_reset_n) begin
204        1/1          	if (!r_reset_n)
205        1/1          		gray_rd_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
206                     	else
207        1/1          		gray_rd_ptr &lt;= next_gray_rd_ptr;
208                     end
209                     
210                     always @(posedge r_clk or negedge r_reset_n) begin
211        1/1          	if (!r_reset_n) begin
212        1/1          		gray_wr_ptr_sync1 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
213        1/1          		gray_wr_ptr_sync2 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
214                     	end
215                     	else begin
216        1/1          		gray_wr_ptr_sync1 &lt;= gray_wr_ptr;
217        1/1          		gray_wr_ptr_sync2 &lt;= gray_wr_ptr_sync1;
218                     	end
219                     end
220                     assign next_empty = (next_gray_rd_ptr[POINTER_INDEX_WIDTH-1:0] == gray_wr_ptr_sync2[POINTER_INDEX_WIDTH-1:0]);
221                     
222                     always @(posedge r_clk or negedge r_reset_n) begin
223        1/1          	if (!r_reset_n)
224        1/1          		empty &lt;= 1'b1;
225                     	else
226        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_59557_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod611.html#inst_tag_59557" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_ace_a2f</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">164</td>
<td class="rt">6</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">82</td>
<td class="rt">4</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">82</td>
<td class="rt">2</td>
<td class="rt">2.44  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">164</td>
<td class="rt">6</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">82</td>
<td class="rt">4</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">82</td>
<td class="rt">2</td>
<td class="rt">2.44  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[35:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_59557_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod611.html#inst_tag_59557" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_ace_a2f</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">105</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">204</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">223</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72         	if (wr)
           	<font color = "red">-1-</font>  
73         		mem[wr_index] <= wr_data;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77         	if (!w_reset_n) bin_wr_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
78         	else            bin_wr_ptr <= next_bin_wr_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87         	if (!w_reset_n)
           	<font color = "green">-1-</font>  
88         		gray_wr_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
89         	else
90         		gray_wr_ptr <= next_gray_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94         	if (!w_reset_n) begin
           	<font color = "green">-1-</font>  
95         		gray_rd_ptr_sync1 <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
96         		gray_rd_ptr_sync2 <= {(POINTER_INDEX_WIDTH){1'b0}};
97         	end
98         	else begin
99         		gray_rd_ptr_sync1 <= gray_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105        	if (!w_reset_n)
           	<font color = "green">-1-</font>  
106        		full <= 1'b0;
           <font color = "green">		==></font>
107        	else
108        		full <= &next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195        	if (!r_reset_n) bin_rd_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
196        	else            bin_rd_ptr <= next_bin_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
204        	if (!r_reset_n)
           	<font color = "green">-1-</font>  
205        		gray_rd_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
206        	else
207        		gray_rd_ptr <= next_gray_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211        	if (!r_reset_n) begin
           	<font color = "green">-1-</font>  
212        		gray_wr_ptr_sync1 <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
213        		gray_wr_ptr_sync2 <= {(POINTER_INDEX_WIDTH){1'b0}};
214        	end
215        	else begin
216        		gray_wr_ptr_sync1 <= gray_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
223        	if (!r_reset_n)
           	<font color = "green">-1-</font>  
224        		empty <= 1'b1;
           <font color = "green">		==></font>
225        	else
226        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_59556'>
<a name="inst_tag_59556_Line"></a>
<b>Line Coverage for Instance : <a href="mod611.html#inst_tag_59556" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_ace_f2a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>34</td><td>33</td><td>97.06</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>72</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>87</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>113</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>204</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>223</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
71                      always @(posedge w_clk) begin
72         1/1          	if (wr)
73         <font color = "red">0/1     ==>  		mem[wr_index] &lt;= wr_data;</font>
                        MISSING_ELSE
74                      end
75                      
76                      always @(posedge w_clk or negedge w_reset_n) begin
77         2/2          	if (!w_reset_n) bin_wr_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
78         1/1          	else            bin_wr_ptr &lt;= next_bin_wr_ptr;
79                      end
80                      
81                      assign   next_bin_wr_ptr = bin_wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
82                      
83                      
84                      assign   next_gray_wr_ptr = (next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:0] ^ {1'b0, next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:1]});
85                      
86                      always @(posedge w_clk or negedge w_reset_n) begin
87         1/1          	if (!w_reset_n)
88         1/1          		gray_wr_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
89                      	else
90         1/1          		gray_wr_ptr &lt;= next_gray_wr_ptr;
91                      end
92                      
93                      always @(posedge w_clk or negedge w_reset_n) begin
94         1/1          	if (!w_reset_n) begin
95         1/1          		gray_rd_ptr_sync1 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
96         1/1          		gray_rd_ptr_sync2 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
97                      	end
98                      	else begin
99         1/1          		gray_rd_ptr_sync1 &lt;= gray_rd_ptr;
100        1/1          		gray_rd_ptr_sync2 &lt;= gray_rd_ptr_sync1;
101                     	end
102                     end
103                     
104                     always @(posedge w_clk or negedge w_reset_n) begin
105        1/1          	if (!w_reset_n)
106        1/1          		full &lt;= 1'b0;
107                     	else
108        1/1          		full &lt;= &amp;next_full;
109                     end
110                     
111                     always @* begin: gen_next_full
112                     	integer		i;
113        1/1          	for(i = POINTER_INDEX_WIDTH - 1; i &gt;= 0; i = i - 1) begin
114        1/1          		if(i==POINTER_INDEX_WIDTH-1 || i==POINTER_INDEX_WIDTH-2)
115        1/1          			next_full[i] = (next_gray_wr_ptr[i] != gray_rd_ptr_sync2[i]);
116                     		else
117        1/1          			next_full[i] = (next_gray_wr_ptr[i] == gray_rd_ptr_sync2[i]);
118                     	end
119                     end
120                     
121                     generate
122                     if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
123                     	assign almost_full = 1'b0;
124                     	assign almost_full_next_bin_wr_ptr  = {(POINTER_INDEX_WIDTH){1'b0}};
125                     end
126                     else if (ALMOST_FULL_THRESHOLD == 1) begin : gen_almost_full_1
127                     	reg					almost_full_r;
128                     	reg	[POINTER_INDEX_WIDTH-1:0]	next_almost_full;
129                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_gray_wr_ptr;
130                     
131                     	assign almost_full_next_bin_wr_ptr  = bin_wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
132                     	assign almost_full_next_gray_wr_ptr = (almost_full_next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:0] ^ {1'b0, almost_full_next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:1]});
133                     	always @* begin: gen_next_almost_full
134                     		integer		i;
135                     		for(i = POINTER_INDEX_WIDTH - 1; i &gt;= 0; i = i - 1) begin
136                     			if((i == POINTER_INDEX_WIDTH-1) || (i == POINTER_INDEX_WIDTH-2))
137                     				next_almost_full[i] = (almost_full_next_gray_wr_ptr[i] != gray_rd_ptr_sync2[i]);
138                     			else
139                     				next_almost_full[i] = (almost_full_next_gray_wr_ptr[i] == gray_rd_ptr_sync2[i]);
140                     		end
141                     	end
142                     
143                     	always @(posedge w_clk or negedge w_reset_n) begin
144                     		if (!w_reset_n)
145                     			almost_full_r &lt;= 1'b0;
146                     		else
147                     			almost_full_r &lt;= &amp;next_almost_full;
148                     	end
149                     	assign almost_full = almost_full_r;
150                     end
151                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
152                     	reg					almost_full_r;
153                     	reg					next_almost_full;
154                     	reg	[POINTER_INDEX_WIDTH-1:0]	bin_rd_ptr_sync2;
155                     	assign almost_full_next_bin_wr_ptr  = bin_wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
156                     
157                     	always @(gray_rd_ptr_sync2) begin: gen_bin_rd_ptr_sync2
158                     		integer		i;
159                     		for (i=0; i&lt;POINTER_INDEX_WIDTH; i=i+1)
160                     			bin_rd_ptr_sync2[i] = ^(gray_rd_ptr_sync2&gt;&gt;i);
161                     	end
162                     
163                     	always @* begin
164                     		case({bin_rd_ptr_sync2[IDX_MSB], next_bin_wr_ptr[IDX_MSB], almost_full_next_bin_wr_ptr[IDX_MSB]})
165                     		3'b000,
166                     		3'b111: next_almost_full = 1'b0;
167                     
168                     		3'b010,
169                     		3'b101: next_almost_full = 1'b1;
170                     
171                     		3'b001,
172                     		3'b011,
173                     		3'b110,
174                     		3'b100: next_almost_full = (almost_full_next_bin_wr_ptr[IDX_MSB-1:0] &gt;= bin_rd_ptr_sync2[IDX_MSB-1:0]);
175                     		default: next_almost_full = 1'bx;
176                     		endcase
177                     	end
178                     
179                     	always @(posedge w_clk or negedge w_reset_n) begin
180                     		if (!w_reset_n)
181                     			almost_full_r &lt;= 1'b0;
182                     		else
183                     			almost_full_r &lt;= (~(&amp;next_full)) &amp; next_almost_full;
184                     	end
185                     	assign almost_full = almost_full_r;
186                     end
187                     
188                     endgenerate
189                     
190                     
191                     assign rd_index = bin_rd_ptr[POINTER_INDEX_WIDTH-2:0];
192                     assign rd_data  = mem[rd_index];
193                     
194                     always @(posedge r_clk or negedge r_reset_n) begin
195        2/2          	if (!r_reset_n) bin_rd_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
196        1/1          	else            bin_rd_ptr &lt;= next_bin_rd_ptr;
197                     end
198                     
199                     assign   next_bin_rd_ptr =  bin_rd_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, rd};
200                     
201                     assign   next_gray_rd_ptr = (  next_bin_rd_ptr[POINTER_INDEX_WIDTH-1:0] ^ { 1'b0,   next_bin_rd_ptr[POINTER_INDEX_WIDTH-1:1]});
202                     
203                     always @(posedge r_clk or negedge r_reset_n) begin
204        1/1          	if (!r_reset_n)
205        1/1          		gray_rd_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
206                     	else
207        1/1          		gray_rd_ptr &lt;= next_gray_rd_ptr;
208                     end
209                     
210                     always @(posedge r_clk or negedge r_reset_n) begin
211        1/1          	if (!r_reset_n) begin
212        1/1          		gray_wr_ptr_sync1 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
213        1/1          		gray_wr_ptr_sync2 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
214                     	end
215                     	else begin
216        1/1          		gray_wr_ptr_sync1 &lt;= gray_wr_ptr;
217        1/1          		gray_wr_ptr_sync2 &lt;= gray_wr_ptr_sync1;
218                     	end
219                     end
220                     assign next_empty = (next_gray_rd_ptr[POINTER_INDEX_WIDTH-1:0] == gray_wr_ptr_sync2[POINTER_INDEX_WIDTH-1:0]);
221                     
222                     always @(posedge r_clk or negedge r_reset_n) begin
223        1/1          	if (!r_reset_n)
224        1/1          		empty &lt;= 1'b1;
225                     	else
226        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_59556_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod611.html#inst_tag_59556" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_ace_f2a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">160</td>
<td class="rt">6</td>
<td class="rt">3.75  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">80</td>
<td class="rt">4</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2.50  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">160</td>
<td class="rt">6</td>
<td class="rt">3.75  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">80</td>
<td class="rt">4</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">80</td>
<td class="rt">2</td>
<td class="rt">2.50  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[34:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[34:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_59556_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod611.html#inst_tag_59556" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_ace_f2a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">105</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">204</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">223</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72         	if (wr)
           	<font color = "red">-1-</font>  
73         		mem[wr_index] <= wr_data;
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77         	if (!w_reset_n) bin_wr_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
78         	else            bin_wr_ptr <= next_bin_wr_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87         	if (!w_reset_n)
           	<font color = "green">-1-</font>  
88         		gray_wr_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
89         	else
90         		gray_wr_ptr <= next_gray_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94         	if (!w_reset_n) begin
           	<font color = "green">-1-</font>  
95         		gray_rd_ptr_sync1 <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
96         		gray_rd_ptr_sync2 <= {(POINTER_INDEX_WIDTH){1'b0}};
97         	end
98         	else begin
99         		gray_rd_ptr_sync1 <= gray_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105        	if (!w_reset_n)
           	<font color = "green">-1-</font>  
106        		full <= 1'b0;
           <font color = "green">		==></font>
107        	else
108        		full <= &next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195        	if (!r_reset_n) bin_rd_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
196        	else            bin_rd_ptr <= next_bin_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
204        	if (!r_reset_n)
           	<font color = "green">-1-</font>  
205        		gray_rd_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
206        	else
207        		gray_rd_ptr <= next_gray_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211        	if (!r_reset_n) begin
           	<font color = "green">-1-</font>  
212        		gray_wr_ptr_sync1 <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
213        		gray_wr_ptr_sync2 <= {(POINTER_INDEX_WIDTH){1'b0}};
214        	end
215        	else begin
216        		gray_wr_ptr_sync1 <= gray_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
223        	if (!r_reset_n)
           	<font color = "green">-1-</font>  
224        		empty <= 1'b1;
           <font color = "green">		==></font>
225        	else
226        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_59553'>
<a name="inst_tag_59553_Line"></a>
<b>Line Coverage for Instance : <a href="mod611.html#inst_tag_59553" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_irq_a2f</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>34</td><td>34</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>87</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>113</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>204</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>223</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
71                      always @(posedge w_clk) begin
72         1/1          	if (wr)
73         1/1          		mem[wr_index] &lt;= wr_data;
                   <font color = "red">==>  MISSING_ELSE</font>
74                      end
75                      
76                      always @(posedge w_clk or negedge w_reset_n) begin
77         2/2          	if (!w_reset_n) bin_wr_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
78         1/1          	else            bin_wr_ptr &lt;= next_bin_wr_ptr;
79                      end
80                      
81                      assign   next_bin_wr_ptr = bin_wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
82                      
83                      
84                      assign   next_gray_wr_ptr = (next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:0] ^ {1'b0, next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:1]});
85                      
86                      always @(posedge w_clk or negedge w_reset_n) begin
87         1/1          	if (!w_reset_n)
88         1/1          		gray_wr_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
89                      	else
90         1/1          		gray_wr_ptr &lt;= next_gray_wr_ptr;
91                      end
92                      
93                      always @(posedge w_clk or negedge w_reset_n) begin
94         1/1          	if (!w_reset_n) begin
95         1/1          		gray_rd_ptr_sync1 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
96         1/1          		gray_rd_ptr_sync2 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
97                      	end
98                      	else begin
99         1/1          		gray_rd_ptr_sync1 &lt;= gray_rd_ptr;
100        1/1          		gray_rd_ptr_sync2 &lt;= gray_rd_ptr_sync1;
101                     	end
102                     end
103                     
104                     always @(posedge w_clk or negedge w_reset_n) begin
105        1/1          	if (!w_reset_n)
106        1/1          		full &lt;= 1'b0;
107                     	else
108        1/1          		full &lt;= &amp;next_full;
109                     end
110                     
111                     always @* begin: gen_next_full
112                     	integer		i;
113        1/1          	for(i = POINTER_INDEX_WIDTH - 1; i &gt;= 0; i = i - 1) begin
114        1/1          		if(i==POINTER_INDEX_WIDTH-1 || i==POINTER_INDEX_WIDTH-2)
115        1/1          			next_full[i] = (next_gray_wr_ptr[i] != gray_rd_ptr_sync2[i]);
116                     		else
117        1/1          			next_full[i] = (next_gray_wr_ptr[i] == gray_rd_ptr_sync2[i]);
118                     	end
119                     end
120                     
121                     generate
122                     if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
123                     	assign almost_full = 1'b0;
124                     	assign almost_full_next_bin_wr_ptr  = {(POINTER_INDEX_WIDTH){1'b0}};
125                     end
126                     else if (ALMOST_FULL_THRESHOLD == 1) begin : gen_almost_full_1
127                     	reg					almost_full_r;
128                     	reg	[POINTER_INDEX_WIDTH-1:0]	next_almost_full;
129                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_gray_wr_ptr;
130                     
131                     	assign almost_full_next_bin_wr_ptr  = bin_wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
132                     	assign almost_full_next_gray_wr_ptr = (almost_full_next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:0] ^ {1'b0, almost_full_next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:1]});
133                     	always @* begin: gen_next_almost_full
134                     		integer		i;
135                     		for(i = POINTER_INDEX_WIDTH - 1; i &gt;= 0; i = i - 1) begin
136                     			if((i == POINTER_INDEX_WIDTH-1) || (i == POINTER_INDEX_WIDTH-2))
137                     				next_almost_full[i] = (almost_full_next_gray_wr_ptr[i] != gray_rd_ptr_sync2[i]);
138                     			else
139                     				next_almost_full[i] = (almost_full_next_gray_wr_ptr[i] == gray_rd_ptr_sync2[i]);
140                     		end
141                     	end
142                     
143                     	always @(posedge w_clk or negedge w_reset_n) begin
144                     		if (!w_reset_n)
145                     			almost_full_r &lt;= 1'b0;
146                     		else
147                     			almost_full_r &lt;= &amp;next_almost_full;
148                     	end
149                     	assign almost_full = almost_full_r;
150                     end
151                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
152                     	reg					almost_full_r;
153                     	reg					next_almost_full;
154                     	reg	[POINTER_INDEX_WIDTH-1:0]	bin_rd_ptr_sync2;
155                     	assign almost_full_next_bin_wr_ptr  = bin_wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
156                     
157                     	always @(gray_rd_ptr_sync2) begin: gen_bin_rd_ptr_sync2
158                     		integer		i;
159                     		for (i=0; i&lt;POINTER_INDEX_WIDTH; i=i+1)
160                     			bin_rd_ptr_sync2[i] = ^(gray_rd_ptr_sync2&gt;&gt;i);
161                     	end
162                     
163                     	always @* begin
164                     		case({bin_rd_ptr_sync2[IDX_MSB], next_bin_wr_ptr[IDX_MSB], almost_full_next_bin_wr_ptr[IDX_MSB]})
165                     		3'b000,
166                     		3'b111: next_almost_full = 1'b0;
167                     
168                     		3'b010,
169                     		3'b101: next_almost_full = 1'b1;
170                     
171                     		3'b001,
172                     		3'b011,
173                     		3'b110,
174                     		3'b100: next_almost_full = (almost_full_next_bin_wr_ptr[IDX_MSB-1:0] &gt;= bin_rd_ptr_sync2[IDX_MSB-1:0]);
175                     		default: next_almost_full = 1'bx;
176                     		endcase
177                     	end
178                     
179                     	always @(posedge w_clk or negedge w_reset_n) begin
180                     		if (!w_reset_n)
181                     			almost_full_r &lt;= 1'b0;
182                     		else
183                     			almost_full_r &lt;= (~(&amp;next_full)) &amp; next_almost_full;
184                     	end
185                     	assign almost_full = almost_full_r;
186                     end
187                     
188                     endgenerate
189                     
190                     
191                     assign rd_index = bin_rd_ptr[POINTER_INDEX_WIDTH-2:0];
192                     assign rd_data  = mem[rd_index];
193                     
194                     always @(posedge r_clk or negedge r_reset_n) begin
195        2/2          	if (!r_reset_n) bin_rd_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
196        1/1          	else            bin_rd_ptr &lt;= next_bin_rd_ptr;
197                     end
198                     
199                     assign   next_bin_rd_ptr =  bin_rd_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, rd};
200                     
201                     assign   next_gray_rd_ptr = (  next_bin_rd_ptr[POINTER_INDEX_WIDTH-1:0] ^ { 1'b0,   next_bin_rd_ptr[POINTER_INDEX_WIDTH-1:1]});
202                     
203                     always @(posedge r_clk or negedge r_reset_n) begin
204        1/1          	if (!r_reset_n)
205        1/1          		gray_rd_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
206                     	else
207        1/1          		gray_rd_ptr &lt;= next_gray_rd_ptr;
208                     end
209                     
210                     always @(posedge r_clk or negedge r_reset_n) begin
211        1/1          	if (!r_reset_n) begin
212        1/1          		gray_wr_ptr_sync1 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
213        1/1          		gray_wr_ptr_sync2 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
214                     	end
215                     	else begin
216        1/1          		gray_wr_ptr_sync1 &lt;= gray_wr_ptr;
217        1/1          		gray_wr_ptr_sync2 &lt;= gray_wr_ptr_sync1;
218                     	end
219                     end
220                     assign next_empty = (next_gray_rd_ptr[POINTER_INDEX_WIDTH-1:0] == gray_wr_ptr_sync2[POINTER_INDEX_WIDTH-1:0]);
221                     
222                     always @(posedge r_clk or negedge r_reset_n) begin
223        1/1          	if (!r_reset_n)
224        1/1          		empty &lt;= 1'b1;
225                     	else
226        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_59553_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod611.html#inst_tag_59553" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_irq_a2f</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">72</td>
<td class="rt">8</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">36</td>
<td class="rt">5</td>
<td class="rt">13.89 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">36</td>
<td class="rt">3</td>
<td class="rt">8.33  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">72</td>
<td class="rt">8</td>
<td class="rt">11.11 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">36</td>
<td class="rt">5</td>
<td class="rt">13.89 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">36</td>
<td class="rt">3</td>
<td class="rt">8.33  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_59553_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod611.html#inst_tag_59553" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_irq_a2f</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">105</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">204</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">223</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72         	if (wr)
           	<font color = "red">-1-</font>  
73         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77         	if (!w_reset_n) bin_wr_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
78         	else            bin_wr_ptr <= next_bin_wr_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87         	if (!w_reset_n)
           	<font color = "green">-1-</font>  
88         		gray_wr_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
89         	else
90         		gray_wr_ptr <= next_gray_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94         	if (!w_reset_n) begin
           	<font color = "green">-1-</font>  
95         		gray_rd_ptr_sync1 <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
96         		gray_rd_ptr_sync2 <= {(POINTER_INDEX_WIDTH){1'b0}};
97         	end
98         	else begin
99         		gray_rd_ptr_sync1 <= gray_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105        	if (!w_reset_n)
           	<font color = "green">-1-</font>  
106        		full <= 1'b0;
           <font color = "green">		==></font>
107        	else
108        		full <= &next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195        	if (!r_reset_n) bin_rd_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
196        	else            bin_rd_ptr <= next_bin_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
204        	if (!r_reset_n)
           	<font color = "green">-1-</font>  
205        		gray_rd_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
206        	else
207        		gray_rd_ptr <= next_gray_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211        	if (!r_reset_n) begin
           	<font color = "green">-1-</font>  
212        		gray_wr_ptr_sync1 <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
213        		gray_wr_ptr_sync2 <= {(POINTER_INDEX_WIDTH){1'b0}};
214        	end
215        	else begin
216        		gray_wr_ptr_sync1 <= gray_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
223        	if (!r_reset_n)
           	<font color = "green">-1-</font>  
224        		empty <= 1'b1;
           <font color = "green">		==></font>
225        	else
226        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_59552'>
<a name="inst_tag_59552_Line"></a>
<b>Line Coverage for Instance : <a href="mod611.html#inst_tag_59552" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_irq_f2a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>34</td><td>34</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>87</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>113</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>204</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>223</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
71                      always @(posedge w_clk) begin
72         1/1          	if (wr)
73         1/1          		mem[wr_index] &lt;= wr_data;
                        MISSING_ELSE
74                      end
75                      
76                      always @(posedge w_clk or negedge w_reset_n) begin
77         2/2          	if (!w_reset_n) bin_wr_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
78         1/1          	else            bin_wr_ptr &lt;= next_bin_wr_ptr;
79                      end
80                      
81                      assign   next_bin_wr_ptr = bin_wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
82                      
83                      
84                      assign   next_gray_wr_ptr = (next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:0] ^ {1'b0, next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:1]});
85                      
86                      always @(posedge w_clk or negedge w_reset_n) begin
87         1/1          	if (!w_reset_n)
88         1/1          		gray_wr_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
89                      	else
90         1/1          		gray_wr_ptr &lt;= next_gray_wr_ptr;
91                      end
92                      
93                      always @(posedge w_clk or negedge w_reset_n) begin
94         1/1          	if (!w_reset_n) begin
95         1/1          		gray_rd_ptr_sync1 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
96         1/1          		gray_rd_ptr_sync2 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
97                      	end
98                      	else begin
99         1/1          		gray_rd_ptr_sync1 &lt;= gray_rd_ptr;
100        1/1          		gray_rd_ptr_sync2 &lt;= gray_rd_ptr_sync1;
101                     	end
102                     end
103                     
104                     always @(posedge w_clk or negedge w_reset_n) begin
105        1/1          	if (!w_reset_n)
106        1/1          		full &lt;= 1'b0;
107                     	else
108        1/1          		full &lt;= &amp;next_full;
109                     end
110                     
111                     always @* begin: gen_next_full
112                     	integer		i;
113        1/1          	for(i = POINTER_INDEX_WIDTH - 1; i &gt;= 0; i = i - 1) begin
114        1/1          		if(i==POINTER_INDEX_WIDTH-1 || i==POINTER_INDEX_WIDTH-2)
115        1/1          			next_full[i] = (next_gray_wr_ptr[i] != gray_rd_ptr_sync2[i]);
116                     		else
117        1/1          			next_full[i] = (next_gray_wr_ptr[i] == gray_rd_ptr_sync2[i]);
118                     	end
119                     end
120                     
121                     generate
122                     if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
123                     	assign almost_full = 1'b0;
124                     	assign almost_full_next_bin_wr_ptr  = {(POINTER_INDEX_WIDTH){1'b0}};
125                     end
126                     else if (ALMOST_FULL_THRESHOLD == 1) begin : gen_almost_full_1
127                     	reg					almost_full_r;
128                     	reg	[POINTER_INDEX_WIDTH-1:0]	next_almost_full;
129                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_gray_wr_ptr;
130                     
131                     	assign almost_full_next_bin_wr_ptr  = bin_wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
132                     	assign almost_full_next_gray_wr_ptr = (almost_full_next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:0] ^ {1'b0, almost_full_next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:1]});
133                     	always @* begin: gen_next_almost_full
134                     		integer		i;
135                     		for(i = POINTER_INDEX_WIDTH - 1; i &gt;= 0; i = i - 1) begin
136                     			if((i == POINTER_INDEX_WIDTH-1) || (i == POINTER_INDEX_WIDTH-2))
137                     				next_almost_full[i] = (almost_full_next_gray_wr_ptr[i] != gray_rd_ptr_sync2[i]);
138                     			else
139                     				next_almost_full[i] = (almost_full_next_gray_wr_ptr[i] == gray_rd_ptr_sync2[i]);
140                     		end
141                     	end
142                     
143                     	always @(posedge w_clk or negedge w_reset_n) begin
144                     		if (!w_reset_n)
145                     			almost_full_r &lt;= 1'b0;
146                     		else
147                     			almost_full_r &lt;= &amp;next_almost_full;
148                     	end
149                     	assign almost_full = almost_full_r;
150                     end
151                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
152                     	reg					almost_full_r;
153                     	reg					next_almost_full;
154                     	reg	[POINTER_INDEX_WIDTH-1:0]	bin_rd_ptr_sync2;
155                     	assign almost_full_next_bin_wr_ptr  = bin_wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
156                     
157                     	always @(gray_rd_ptr_sync2) begin: gen_bin_rd_ptr_sync2
158                     		integer		i;
159                     		for (i=0; i&lt;POINTER_INDEX_WIDTH; i=i+1)
160                     			bin_rd_ptr_sync2[i] = ^(gray_rd_ptr_sync2&gt;&gt;i);
161                     	end
162                     
163                     	always @* begin
164                     		case({bin_rd_ptr_sync2[IDX_MSB], next_bin_wr_ptr[IDX_MSB], almost_full_next_bin_wr_ptr[IDX_MSB]})
165                     		3'b000,
166                     		3'b111: next_almost_full = 1'b0;
167                     
168                     		3'b010,
169                     		3'b101: next_almost_full = 1'b1;
170                     
171                     		3'b001,
172                     		3'b011,
173                     		3'b110,
174                     		3'b100: next_almost_full = (almost_full_next_bin_wr_ptr[IDX_MSB-1:0] &gt;= bin_rd_ptr_sync2[IDX_MSB-1:0]);
175                     		default: next_almost_full = 1'bx;
176                     		endcase
177                     	end
178                     
179                     	always @(posedge w_clk or negedge w_reset_n) begin
180                     		if (!w_reset_n)
181                     			almost_full_r &lt;= 1'b0;
182                     		else
183                     			almost_full_r &lt;= (~(&amp;next_full)) &amp; next_almost_full;
184                     	end
185                     	assign almost_full = almost_full_r;
186                     end
187                     
188                     endgenerate
189                     
190                     
191                     assign rd_index = bin_rd_ptr[POINTER_INDEX_WIDTH-2:0];
192                     assign rd_data  = mem[rd_index];
193                     
194                     always @(posedge r_clk or negedge r_reset_n) begin
195        2/2          	if (!r_reset_n) bin_rd_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
196        1/1          	else            bin_rd_ptr &lt;= next_bin_rd_ptr;
197                     end
198                     
199                     assign   next_bin_rd_ptr =  bin_rd_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, rd};
200                     
201                     assign   next_gray_rd_ptr = (  next_bin_rd_ptr[POINTER_INDEX_WIDTH-1:0] ^ { 1'b0,   next_bin_rd_ptr[POINTER_INDEX_WIDTH-1:1]});
202                     
203                     always @(posedge r_clk or negedge r_reset_n) begin
204        1/1          	if (!r_reset_n)
205        1/1          		gray_rd_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
206                     	else
207        1/1          		gray_rd_ptr &lt;= next_gray_rd_ptr;
208                     end
209                     
210                     always @(posedge r_clk or negedge r_reset_n) begin
211        1/1          	if (!r_reset_n) begin
212        1/1          		gray_wr_ptr_sync1 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
213        1/1          		gray_wr_ptr_sync2 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
214                     	end
215                     	else begin
216        1/1          		gray_wr_ptr_sync1 &lt;= gray_wr_ptr;
217        1/1          		gray_wr_ptr_sync2 &lt;= gray_wr_ptr_sync1;
218                     	end
219                     end
220                     assign next_empty = (next_gray_rd_ptr[POINTER_INDEX_WIDTH-1:0] == gray_wr_ptr_sync2[POINTER_INDEX_WIDTH-1:0]);
221                     
222                     always @(posedge r_clk or negedge r_reset_n) begin
223        1/1          	if (!r_reset_n)
224        1/1          		empty &lt;= 1'b1;
225                     	else
226        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_59552_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod611.html#inst_tag_59552" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_irq_f2a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">84</td>
<td class="rt">12</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">42</td>
<td class="rt">7</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">42</td>
<td class="rt">5</td>
<td class="rt">11.90 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">84</td>
<td class="rt">12</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">42</td>
<td class="rt">7</td>
<td class="rt">16.67 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">42</td>
<td class="rt">5</td>
<td class="rt">11.90 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_59552_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod611.html#inst_tag_59552" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_irq_f2a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">105</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">204</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">223</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72         	if (wr)
           	<font color = "green">-1-</font>  
73         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77         	if (!w_reset_n) bin_wr_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
78         	else            bin_wr_ptr <= next_bin_wr_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87         	if (!w_reset_n)
           	<font color = "green">-1-</font>  
88         		gray_wr_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
89         	else
90         		gray_wr_ptr <= next_gray_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94         	if (!w_reset_n) begin
           	<font color = "green">-1-</font>  
95         		gray_rd_ptr_sync1 <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
96         		gray_rd_ptr_sync2 <= {(POINTER_INDEX_WIDTH){1'b0}};
97         	end
98         	else begin
99         		gray_rd_ptr_sync1 <= gray_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105        	if (!w_reset_n)
           	<font color = "green">-1-</font>  
106        		full <= 1'b0;
           <font color = "green">		==></font>
107        	else
108        		full <= &next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195        	if (!r_reset_n) bin_rd_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
196        	else            bin_rd_ptr <= next_bin_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
204        	if (!r_reset_n)
           	<font color = "green">-1-</font>  
205        		gray_rd_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
206        	else
207        		gray_rd_ptr <= next_gray_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211        	if (!r_reset_n) begin
           	<font color = "green">-1-</font>  
212        		gray_wr_ptr_sync1 <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
213        		gray_wr_ptr_sync2 <= {(POINTER_INDEX_WIDTH){1'b0}};
214        	end
215        	else begin
216        		gray_wr_ptr_sync1 <= gray_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
223        	if (!r_reset_n)
           	<font color = "green">-1-</font>  
224        		empty <= 1'b1;
           <font color = "green">		==></font>
225        	else
226        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_59555'>
<a name="inst_tag_59555_Line"></a>
<b>Line Coverage for Instance : <a href="mod611.html#inst_tag_59555" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_dma_a2f</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>34</td><td>34</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>87</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>113</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>204</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>223</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
71                      always @(posedge w_clk) begin
72         1/1          	if (wr)
73         1/1          		mem[wr_index] &lt;= wr_data;
                   <font color = "red">==>  MISSING_ELSE</font>
74                      end
75                      
76                      always @(posedge w_clk or negedge w_reset_n) begin
77         2/2          	if (!w_reset_n) bin_wr_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
78         1/1          	else            bin_wr_ptr &lt;= next_bin_wr_ptr;
79                      end
80                      
81                      assign   next_bin_wr_ptr = bin_wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
82                      
83                      
84                      assign   next_gray_wr_ptr = (next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:0] ^ {1'b0, next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:1]});
85                      
86                      always @(posedge w_clk or negedge w_reset_n) begin
87         1/1          	if (!w_reset_n)
88         1/1          		gray_wr_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
89                      	else
90         1/1          		gray_wr_ptr &lt;= next_gray_wr_ptr;
91                      end
92                      
93                      always @(posedge w_clk or negedge w_reset_n) begin
94         1/1          	if (!w_reset_n) begin
95         1/1          		gray_rd_ptr_sync1 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
96         1/1          		gray_rd_ptr_sync2 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
97                      	end
98                      	else begin
99         1/1          		gray_rd_ptr_sync1 &lt;= gray_rd_ptr;
100        1/1          		gray_rd_ptr_sync2 &lt;= gray_rd_ptr_sync1;
101                     	end
102                     end
103                     
104                     always @(posedge w_clk or negedge w_reset_n) begin
105        1/1          	if (!w_reset_n)
106        1/1          		full &lt;= 1'b0;
107                     	else
108        1/1          		full &lt;= &amp;next_full;
109                     end
110                     
111                     always @* begin: gen_next_full
112                     	integer		i;
113        1/1          	for(i = POINTER_INDEX_WIDTH - 1; i &gt;= 0; i = i - 1) begin
114        1/1          		if(i==POINTER_INDEX_WIDTH-1 || i==POINTER_INDEX_WIDTH-2)
115        1/1          			next_full[i] = (next_gray_wr_ptr[i] != gray_rd_ptr_sync2[i]);
116                     		else
117        1/1          			next_full[i] = (next_gray_wr_ptr[i] == gray_rd_ptr_sync2[i]);
118                     	end
119                     end
120                     
121                     generate
122                     if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
123                     	assign almost_full = 1'b0;
124                     	assign almost_full_next_bin_wr_ptr  = {(POINTER_INDEX_WIDTH){1'b0}};
125                     end
126                     else if (ALMOST_FULL_THRESHOLD == 1) begin : gen_almost_full_1
127                     	reg					almost_full_r;
128                     	reg	[POINTER_INDEX_WIDTH-1:0]	next_almost_full;
129                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_gray_wr_ptr;
130                     
131                     	assign almost_full_next_bin_wr_ptr  = bin_wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
132                     	assign almost_full_next_gray_wr_ptr = (almost_full_next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:0] ^ {1'b0, almost_full_next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:1]});
133                     	always @* begin: gen_next_almost_full
134                     		integer		i;
135                     		for(i = POINTER_INDEX_WIDTH - 1; i &gt;= 0; i = i - 1) begin
136                     			if((i == POINTER_INDEX_WIDTH-1) || (i == POINTER_INDEX_WIDTH-2))
137                     				next_almost_full[i] = (almost_full_next_gray_wr_ptr[i] != gray_rd_ptr_sync2[i]);
138                     			else
139                     				next_almost_full[i] = (almost_full_next_gray_wr_ptr[i] == gray_rd_ptr_sync2[i]);
140                     		end
141                     	end
142                     
143                     	always @(posedge w_clk or negedge w_reset_n) begin
144                     		if (!w_reset_n)
145                     			almost_full_r &lt;= 1'b0;
146                     		else
147                     			almost_full_r &lt;= &amp;next_almost_full;
148                     	end
149                     	assign almost_full = almost_full_r;
150                     end
151                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
152                     	reg					almost_full_r;
153                     	reg					next_almost_full;
154                     	reg	[POINTER_INDEX_WIDTH-1:0]	bin_rd_ptr_sync2;
155                     	assign almost_full_next_bin_wr_ptr  = bin_wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
156                     
157                     	always @(gray_rd_ptr_sync2) begin: gen_bin_rd_ptr_sync2
158                     		integer		i;
159                     		for (i=0; i&lt;POINTER_INDEX_WIDTH; i=i+1)
160                     			bin_rd_ptr_sync2[i] = ^(gray_rd_ptr_sync2&gt;&gt;i);
161                     	end
162                     
163                     	always @* begin
164                     		case({bin_rd_ptr_sync2[IDX_MSB], next_bin_wr_ptr[IDX_MSB], almost_full_next_bin_wr_ptr[IDX_MSB]})
165                     		3'b000,
166                     		3'b111: next_almost_full = 1'b0;
167                     
168                     		3'b010,
169                     		3'b101: next_almost_full = 1'b1;
170                     
171                     		3'b001,
172                     		3'b011,
173                     		3'b110,
174                     		3'b100: next_almost_full = (almost_full_next_bin_wr_ptr[IDX_MSB-1:0] &gt;= bin_rd_ptr_sync2[IDX_MSB-1:0]);
175                     		default: next_almost_full = 1'bx;
176                     		endcase
177                     	end
178                     
179                     	always @(posedge w_clk or negedge w_reset_n) begin
180                     		if (!w_reset_n)
181                     			almost_full_r &lt;= 1'b0;
182                     		else
183                     			almost_full_r &lt;= (~(&amp;next_full)) &amp; next_almost_full;
184                     	end
185                     	assign almost_full = almost_full_r;
186                     end
187                     
188                     endgenerate
189                     
190                     
191                     assign rd_index = bin_rd_ptr[POINTER_INDEX_WIDTH-2:0];
192                     assign rd_data  = mem[rd_index];
193                     
194                     always @(posedge r_clk or negedge r_reset_n) begin
195        2/2          	if (!r_reset_n) bin_rd_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
196        1/1          	else            bin_rd_ptr &lt;= next_bin_rd_ptr;
197                     end
198                     
199                     assign   next_bin_rd_ptr =  bin_rd_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, rd};
200                     
201                     assign   next_gray_rd_ptr = (  next_bin_rd_ptr[POINTER_INDEX_WIDTH-1:0] ^ { 1'b0,   next_bin_rd_ptr[POINTER_INDEX_WIDTH-1:1]});
202                     
203                     always @(posedge r_clk or negedge r_reset_n) begin
204        1/1          	if (!r_reset_n)
205        1/1          		gray_rd_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
206                     	else
207        1/1          		gray_rd_ptr &lt;= next_gray_rd_ptr;
208                     end
209                     
210                     always @(posedge r_clk or negedge r_reset_n) begin
211        1/1          	if (!r_reset_n) begin
212        1/1          		gray_wr_ptr_sync1 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
213        1/1          		gray_wr_ptr_sync2 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
214                     	end
215                     	else begin
216        1/1          		gray_wr_ptr_sync1 &lt;= gray_wr_ptr;
217        1/1          		gray_wr_ptr_sync2 &lt;= gray_wr_ptr_sync1;
218                     	end
219                     end
220                     assign next_empty = (next_gray_rd_ptr[POINTER_INDEX_WIDTH-1:0] == gray_wr_ptr_sync2[POINTER_INDEX_WIDTH-1:0]);
221                     
222                     always @(posedge r_clk or negedge r_reset_n) begin
223        1/1          	if (!r_reset_n)
224        1/1          		empty &lt;= 1'b1;
225                     	else
226        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_59555_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod611.html#inst_tag_59555" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_dma_a2f</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">8</td>
<td class="rt">22.22 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">5</td>
<td class="rt">27.78 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">3</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">8</td>
<td class="rt">22.22 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">5</td>
<td class="rt">27.78 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">3</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_59555_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod611.html#inst_tag_59555" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_dma_a2f</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">18</td>
<td class="rt">17</td>
<td class="rt">94.44 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">105</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">204</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">223</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72         	if (wr)
           	<font color = "red">-1-</font>  
73         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "red">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77         	if (!w_reset_n) bin_wr_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
78         	else            bin_wr_ptr <= next_bin_wr_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87         	if (!w_reset_n)
           	<font color = "green">-1-</font>  
88         		gray_wr_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
89         	else
90         		gray_wr_ptr <= next_gray_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94         	if (!w_reset_n) begin
           	<font color = "green">-1-</font>  
95         		gray_rd_ptr_sync1 <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
96         		gray_rd_ptr_sync2 <= {(POINTER_INDEX_WIDTH){1'b0}};
97         	end
98         	else begin
99         		gray_rd_ptr_sync1 <= gray_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105        	if (!w_reset_n)
           	<font color = "green">-1-</font>  
106        		full <= 1'b0;
           <font color = "green">		==></font>
107        	else
108        		full <= &next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195        	if (!r_reset_n) bin_rd_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
196        	else            bin_rd_ptr <= next_bin_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
204        	if (!r_reset_n)
           	<font color = "green">-1-</font>  
205        		gray_rd_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
206        	else
207        		gray_rd_ptr <= next_gray_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211        	if (!r_reset_n) begin
           	<font color = "green">-1-</font>  
212        		gray_wr_ptr_sync1 <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
213        		gray_wr_ptr_sync2 <= {(POINTER_INDEX_WIDTH){1'b0}};
214        	end
215        	else begin
216        		gray_wr_ptr_sync1 <= gray_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
223        	if (!r_reset_n)
           	<font color = "green">-1-</font>  
224        		empty <= 1'b1;
           <font color = "green">		==></font>
225        	else
226        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_59554'>
<a name="inst_tag_59554_Line"></a>
<b>Line Coverage for Instance : <a href="mod611.html#inst_tag_59554" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_dma_f2a</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>34</td><td>34</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>87</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>94</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>105</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>113</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>195</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>204</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>211</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>223</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
71                      always @(posedge w_clk) begin
72         1/1          	if (wr)
73         1/1          		mem[wr_index] &lt;= wr_data;
                        MISSING_ELSE
74                      end
75                      
76                      always @(posedge w_clk or negedge w_reset_n) begin
77         2/2          	if (!w_reset_n) bin_wr_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
78         1/1          	else            bin_wr_ptr &lt;= next_bin_wr_ptr;
79                      end
80                      
81                      assign   next_bin_wr_ptr = bin_wr_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
82                      
83                      
84                      assign   next_gray_wr_ptr = (next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:0] ^ {1'b0, next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:1]});
85                      
86                      always @(posedge w_clk or negedge w_reset_n) begin
87         1/1          	if (!w_reset_n)
88         1/1          		gray_wr_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
89                      	else
90         1/1          		gray_wr_ptr &lt;= next_gray_wr_ptr;
91                      end
92                      
93                      always @(posedge w_clk or negedge w_reset_n) begin
94         1/1          	if (!w_reset_n) begin
95         1/1          		gray_rd_ptr_sync1 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
96         1/1          		gray_rd_ptr_sync2 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
97                      	end
98                      	else begin
99         1/1          		gray_rd_ptr_sync1 &lt;= gray_rd_ptr;
100        1/1          		gray_rd_ptr_sync2 &lt;= gray_rd_ptr_sync1;
101                     	end
102                     end
103                     
104                     always @(posedge w_clk or negedge w_reset_n) begin
105        1/1          	if (!w_reset_n)
106        1/1          		full &lt;= 1'b0;
107                     	else
108        1/1          		full &lt;= &amp;next_full;
109                     end
110                     
111                     always @* begin: gen_next_full
112                     	integer		i;
113        1/1          	for(i = POINTER_INDEX_WIDTH - 1; i &gt;= 0; i = i - 1) begin
114        1/1          		if(i==POINTER_INDEX_WIDTH-1 || i==POINTER_INDEX_WIDTH-2)
115        1/1          			next_full[i] = (next_gray_wr_ptr[i] != gray_rd_ptr_sync2[i]);
116                     		else
117        1/1          			next_full[i] = (next_gray_wr_ptr[i] == gray_rd_ptr_sync2[i]);
118                     	end
119                     end
120                     
121                     generate
122                     if (ALMOST_FULL_THRESHOLD == 0) begin : gen_almost_full_0
123                     	assign almost_full = 1'b0;
124                     	assign almost_full_next_bin_wr_ptr  = {(POINTER_INDEX_WIDTH){1'b0}};
125                     end
126                     else if (ALMOST_FULL_THRESHOLD == 1) begin : gen_almost_full_1
127                     	reg					almost_full_r;
128                     	reg	[POINTER_INDEX_WIDTH-1:0]	next_almost_full;
129                     	wire	[POINTER_INDEX_WIDTH-1:0]	almost_full_next_gray_wr_ptr;
130                     
131                     	assign almost_full_next_bin_wr_ptr  = bin_wr_ptr + {{(POINTER_INDEX_WIDTH-2){1'b0}}, wr, ~wr};
132                     	assign almost_full_next_gray_wr_ptr = (almost_full_next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:0] ^ {1'b0, almost_full_next_bin_wr_ptr[POINTER_INDEX_WIDTH-1:1]});
133                     	always @* begin: gen_next_almost_full
134                     		integer		i;
135                     		for(i = POINTER_INDEX_WIDTH - 1; i &gt;= 0; i = i - 1) begin
136                     			if((i == POINTER_INDEX_WIDTH-1) || (i == POINTER_INDEX_WIDTH-2))
137                     				next_almost_full[i] = (almost_full_next_gray_wr_ptr[i] != gray_rd_ptr_sync2[i]);
138                     			else
139                     				next_almost_full[i] = (almost_full_next_gray_wr_ptr[i] == gray_rd_ptr_sync2[i]);
140                     		end
141                     	end
142                     
143                     	always @(posedge w_clk or negedge w_reset_n) begin
144                     		if (!w_reset_n)
145                     			almost_full_r &lt;= 1'b0;
146                     		else
147                     			almost_full_r &lt;= &amp;next_almost_full;
148                     	end
149                     	assign almost_full = almost_full_r;
150                     end
151                     else if (ALMOST_FULL_THRESHOLD &lt; FIFO_DEPTH) begin : gen_almost_full_n
152                     	reg					almost_full_r;
153                     	reg					next_almost_full;
154                     	reg	[POINTER_INDEX_WIDTH-1:0]	bin_rd_ptr_sync2;
155                     	assign almost_full_next_bin_wr_ptr  = bin_wr_ptr + ALMOST_FULL_THRESHOLD[POINTER_INDEX_WIDTH-1:0] + {{(POINTER_INDEX_WIDTH-1){1'b0}}, wr};
156                     
157                     	always @(gray_rd_ptr_sync2) begin: gen_bin_rd_ptr_sync2
158                     		integer		i;
159                     		for (i=0; i&lt;POINTER_INDEX_WIDTH; i=i+1)
160                     			bin_rd_ptr_sync2[i] = ^(gray_rd_ptr_sync2&gt;&gt;i);
161                     	end
162                     
163                     	always @* begin
164                     		case({bin_rd_ptr_sync2[IDX_MSB], next_bin_wr_ptr[IDX_MSB], almost_full_next_bin_wr_ptr[IDX_MSB]})
165                     		3'b000,
166                     		3'b111: next_almost_full = 1'b0;
167                     
168                     		3'b010,
169                     		3'b101: next_almost_full = 1'b1;
170                     
171                     		3'b001,
172                     		3'b011,
173                     		3'b110,
174                     		3'b100: next_almost_full = (almost_full_next_bin_wr_ptr[IDX_MSB-1:0] &gt;= bin_rd_ptr_sync2[IDX_MSB-1:0]);
175                     		default: next_almost_full = 1'bx;
176                     		endcase
177                     	end
178                     
179                     	always @(posedge w_clk or negedge w_reset_n) begin
180                     		if (!w_reset_n)
181                     			almost_full_r &lt;= 1'b0;
182                     		else
183                     			almost_full_r &lt;= (~(&amp;next_full)) &amp; next_almost_full;
184                     	end
185                     	assign almost_full = almost_full_r;
186                     end
187                     
188                     endgenerate
189                     
190                     
191                     assign rd_index = bin_rd_ptr[POINTER_INDEX_WIDTH-2:0];
192                     assign rd_data  = mem[rd_index];
193                     
194                     always @(posedge r_clk or negedge r_reset_n) begin
195        2/2          	if (!r_reset_n) bin_rd_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
196        1/1          	else            bin_rd_ptr &lt;= next_bin_rd_ptr;
197                     end
198                     
199                     assign   next_bin_rd_ptr =  bin_rd_ptr + {{(POINTER_INDEX_WIDTH-1){1'b0}}, rd};
200                     
201                     assign   next_gray_rd_ptr = (  next_bin_rd_ptr[POINTER_INDEX_WIDTH-1:0] ^ { 1'b0,   next_bin_rd_ptr[POINTER_INDEX_WIDTH-1:1]});
202                     
203                     always @(posedge r_clk or negedge r_reset_n) begin
204        1/1          	if (!r_reset_n)
205        1/1          		gray_rd_ptr &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
206                     	else
207        1/1          		gray_rd_ptr &lt;= next_gray_rd_ptr;
208                     end
209                     
210                     always @(posedge r_clk or negedge r_reset_n) begin
211        1/1          	if (!r_reset_n) begin
212        1/1          		gray_wr_ptr_sync1 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
213        1/1          		gray_wr_ptr_sync2 &lt;= {(POINTER_INDEX_WIDTH){1'b0}};
214                     	end
215                     	else begin
216        1/1          		gray_wr_ptr_sync1 &lt;= gray_wr_ptr;
217        1/1          		gray_wr_ptr_sync2 &lt;= gray_wr_ptr_sync1;
218                     	end
219                     end
220                     assign next_empty = (next_gray_rd_ptr[POINTER_INDEX_WIDTH-1:0] == gray_wr_ptr_sync2[POINTER_INDEX_WIDTH-1:0]);
221                     
222                     always @(posedge r_clk or negedge r_reset_n) begin
223        1/1          	if (!r_reset_n)
224        1/1          		empty &lt;= 1'b1;
225                     	else
226        1/1          		empty &lt;= next_empty;
</pre>
<hr>
<a name="inst_tag_59554_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod611.html#inst_tag_59554" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_dma_f2a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">7</td>
<td class="rt">38.89 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">5</td>
<td class="rt">27.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">7</td>
<td class="rt">38.89 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">5</td>
<td class="rt">27.78 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>w_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_reset_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>w_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>r_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_data[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>empty</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>almost_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_59554_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod611.html#inst_tag_59554" >config_ss_tb.DUT.soc_fpga_intf_u.async_fifo_dma_f2a</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">18</td>
<td class="rt">18</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">87</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">94</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">105</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">195</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">204</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">211</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">223</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72         	if (wr)
           	<font color = "green">-1-</font>  
73         		mem[wr_index] <= wr_data;
           <font color = "green">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77         	if (!w_reset_n) bin_wr_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
78         	else            bin_wr_ptr <= next_bin_wr_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
87         	if (!w_reset_n)
           	<font color = "green">-1-</font>  
88         		gray_wr_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
89         	else
90         		gray_wr_ptr <= next_gray_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
94         	if (!w_reset_n) begin
           	<font color = "green">-1-</font>  
95         		gray_rd_ptr_sync1 <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
96         		gray_rd_ptr_sync2 <= {(POINTER_INDEX_WIDTH){1'b0}};
97         	end
98         	else begin
99         		gray_rd_ptr_sync1 <= gray_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
105        	if (!w_reset_n)
           	<font color = "green">-1-</font>  
106        		full <= 1'b0;
           <font color = "green">		==></font>
107        	else
108        		full <= &next_full;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
195        	if (!r_reset_n) bin_rd_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           	<font color = "green">-1-</font>  
           <font color = "green">	==></font>
196        	else            bin_rd_ptr <= next_bin_rd_ptr;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
204        	if (!r_reset_n)
           	<font color = "green">-1-</font>  
205        		gray_rd_ptr <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
206        	else
207        		gray_rd_ptr <= next_gray_rd_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
211        	if (!r_reset_n) begin
           	<font color = "green">-1-</font>  
212        		gray_wr_ptr_sync1 <= {(POINTER_INDEX_WIDTH){1'b0}};
           <font color = "green">		==></font>
213        		gray_wr_ptr_sync2 <= {(POINTER_INDEX_WIDTH){1'b0}};
214        	end
215        	else begin
216        		gray_wr_ptr_sync1 <= gray_wr_ptr;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
223        	if (!r_reset_n)
           	<font color = "green">-1-</font>  
224        		empty <= 1'b1;
           <font color = "green">		==></font>
225        	else
226        		empty <= next_empty;
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_59552">
    <li>
      <a href="#inst_tag_59552_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_59552_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_59552_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_59553">
    <li>
      <a href="#inst_tag_59553_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_59553_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_59553_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_59554">
    <li>
      <a href="#inst_tag_59554_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_59554_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_59554_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_59555">
    <li>
      <a href="#inst_tag_59555_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_59555_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_59555_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_59556">
    <li>
      <a href="#inst_tag_59556_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_59556_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_59556_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_59557">
    <li>
      <a href="#inst_tag_59557_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_59557_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_59557_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_nds_async_fifo_afe">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
