

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_20_3'
================================================================
* Date:           Thu Oct 20 18:56:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft_256
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1333|     1333|  13.330 us|  13.330 us|  1333|  1333|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_float_s_fu_144  |sin_or_cos_float_s  |       19|       19|  0.190 us|  0.190 us|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_3  |     1331|     1331|        53|          5|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     61|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   25|    3080|   4125|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    318|    -|
|Register         |        -|    -|     768|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   25|    3848|   4600|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   11|       3|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |dmul_64ns_64ns_64_7_max_dsp_1_U30       |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|   342|   586|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U27  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|   205|   390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U28       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|   143|   321|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U29          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|     0|     0|    0|
    |grp_sin_or_cos_float_s_fu_144           |sin_or_cos_float_s                  |        0|   9|  2390|  2828|    0|
    |sitodp_32ns_64_6_no_dsp_1_U31           |sitodp_32ns_64_6_no_dsp_1           |        0|   0|     0|     0|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                    |        0|  25|  3080|  4125|    0|
    +----------------------------------------+------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln20_fu_245_p2   |         +|   0|  0|  14|           9|           1|
    |add_ln21_fu_226_p2   |         +|   0|  0|  23|          16|          16|
    |icmp_ln20_fu_217_p2  |      icmp|   0|  0|  11|           9|          10|
    |ifzero_fu_250_p2     |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  61|          44|          39|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |add5_fu_70                            |   9|          2|   32|         64|
    |ap_NS_fsm                             |  31|          6|    1|          6|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_add5_load            |   9|          2|   32|         64|
    |ap_sig_allocacmp_n_2                  |   9|          2|    9|         18|
    |ap_sig_allocacmp_phi_mul_load         |   9|          2|   16|         32|
    |ap_sig_allocacmp_sub6_load            |   9|          2|   32|         64|
    |grp_fu_160_opcode                     |  14|          3|    2|          6|
    |grp_fu_160_p0                         |  14|          3|   32|         96|
    |grp_fu_160_p1                         |  14|          3|   32|         96|
    |grp_fu_164_p1                         |  14|          3|   32|         96|
    |grp_fu_171_p0                         |  14|          3|   64|        192|
    |grp_fu_171_p1                         |  14|          3|   64|        192|
    |grp_sin_or_cos_float_s_fu_144_do_cos  |  14|          3|    1|          3|
    |n_fu_78                               |   9|          2|    9|         18|
    |phi_mul_fu_66                         |   9|          2|   16|         32|
    |sub6_fu_74                            |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 318|         69|  419|       1069|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add5_fu_70                                  |  32|   0|   32|          0|
    |add_ln21_reg_331                            |  16|   0|   16|          0|
    |ap_CS_fsm                                   |   5|   0|    5|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg            |   1|   0|    1|          0|
    |conv_reg_345                                |  64|   0|   64|          0|
    |div_reg_355                                 |  64|   0|   64|          0|
    |grp_sin_or_cos_float_s_fu_144_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln20_reg_327                           |   1|   0|    1|          0|
    |ifzero_reg_341                              |   1|   0|    1|          0|
    |index_reg_360                               |  32|   0|   32|          0|
    |mul1_reg_385                                |  32|   0|   32|          0|
    |mul2_reg_395                                |  32|   0|   32|          0|
    |mul_reg_350                                 |  64|   0|   64|          0|
    |n_2_reg_321                                 |   9|   0|    9|          0|
    |n_fu_78                                     |   9|   0|    9|          0|
    |phi_mul_fu_66                               |  16|   0|   16|          0|
    |reg_180                                     |  32|   0|   32|          0|
    |sub6_fu_74                                  |  32|   0|   32|          0|
    |sum_i_addr_reg_405                          |   8|   0|    8|          0|
    |temp_load_reg_370                           |  32|   0|   32|          0|
    |tmp_reg_375                                 |  32|   0|   32|          0|
    |tmp_s_reg_380                               |  32|   0|   32|          0|
    |zext_ln18_cast_reg_315                      |   8|   0|   64|         56|
    |icmp_ln20_reg_327                           |  64|  32|    1|          0|
    |ifzero_reg_341                              |  64|  32|    1|          0|
    |n_2_reg_321                                 |  64|  32|    9|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 768|  96|  643|         56|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------+-----+-----+------------+------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_3|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_3|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_3|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_3|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_3|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_20_3|  return value|
|sum_i_load      |   in|   32|     ap_none|                    sum_i_load|        scalar|
|sum_r_load      |   in|   32|     ap_none|                    sum_r_load|        scalar|
|sum_i_address0  |  out|    8|   ap_memory|                         sum_i|         array|
|sum_i_ce0       |  out|    1|   ap_memory|                         sum_i|         array|
|sum_i_we0       |  out|    1|   ap_memory|                         sum_i|         array|
|sum_i_d0        |  out|   32|   ap_memory|                         sum_i|         array|
|zext_ln18       |   in|    8|     ap_none|                     zext_ln18|        scalar|
|sum_r_address0  |  out|    8|   ap_memory|                         sum_r|         array|
|sum_r_ce0       |  out|    1|   ap_memory|                         sum_r|         array|
|sum_r_we0       |  out|    1|   ap_memory|                         sum_r|         array|
|sum_r_d0        |  out|   32|   ap_memory|                         sum_r|         array|
|zext_ln21       |   in|    8|     ap_none|                     zext_ln21|        scalar|
|temp_address0   |  out|    8|   ap_memory|                          temp|         array|
|temp_ce0        |  out|    1|   ap_memory|                          temp|         array|
|temp_q0         |   in|   32|   ap_memory|                          temp|         array|
+----------------+-----+-----+------------+------------------------------+--------------+

