Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/17.0/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off proj1 -c proj1 --vector_source="C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/Waveform7.vwf" --testbench_file="C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/qsim/Waveform7.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Nov 16 00:33:56 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off proj1 -c proj1 --vector_source=C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/Waveform7.vwf --testbench_file=C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/qsim/Waveform7.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

201005): Ignoring output pin "ss2[0]" in vector source file when writing test bench files

Completed successfully. 

**** Generating the timing simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/qsim/" proj1 -c proj1

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Thu Nov 16 00:33:57 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=off --flatten_buses=off --timescale=1ps --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/qsim/ proj1 -c proj1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file proj1_7_1200mv_85c_slow.vho in folder "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file proj1_7_1200mv_0c_slow.vho in folder "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file proj1_min_1200mv_0c_fast.vho in folder "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file proj1.vho in folder "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file proj1_7_1200mv_85c_vhd_slow.sdo in folder "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file proj1_7_1200mv_0c_vhd_slow.sdo in folder "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file proj1_min_1200mv_0c_vhd_fast.sdo in folder "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/qsim//" for EDA simulation tool
Info (204019): Generated file proj1_vhd.sdo in folder "C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4714 megabytes
    Info: Processing ended: Thu Nov 16 00:34:01 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/qsim/proj1.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/17.0/modelsim_ase/win32aloem//vsim -c -do proj1.do

Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do proj1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:01 on Nov 16,2023
# vcom -work work proj1.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity testArquitetura
# -- Compiling architecture structure of testArquitetura

# End time: 00:34:02 on Nov 16,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:34:02 on Nov 16,2023
# vcom -work work Waveform7.vwf.vht 
# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity testArquitetura_vhd_vec_tst
# -- Compiling architecture testArquitetura_arch of testArquitetura_vhd_vec_tst
# End time: 00:34:02 on Nov 16,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -sdfmax testArquitetura_vhd_vec_tst/i1=proj1_vhd.sdo -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.testArquitetura_vhd_vec_tst 
# Start time: 00:34:02 on Nov 16,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testarquitetura_vhd_vec_tst(testarquitetura_arch)
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.testarquitetura(structure)
# Loading work.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading altera.dffeas(vital_dffeas)
# Loading instances from proj1_vhd.sdo
# Loading timing data from proj1_vhd.sdo
# ** Warning: Design size of 621928 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /testarquitetura_vhd_vec_tst File: Waveform7.vwf.vht
# after#35

# Simulation time: 194828 ps

# Simulation time: 194828 ps

# Simulation time: 194828 ps

# End time: 00:34:11 on Nov 16,2023, Elapsed time: 0:00:09
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/Waveform7.vwf...

Reading C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/qsim/proj1.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/welly/Documents/GitHub/LT38A/projeto01/quartus/simulation/qsim/proj1_20231116003411.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.