{"vcs1":{"timestamp_begin":1730895769.523089252, "rt":2.12, "ut":0.23, "st":0.23}}
{"vcselab":{"timestamp_begin":1730895771.723445486, "rt":1.59, "ut":0.24, "st":0.19}}
{"link":{"timestamp_begin":1730895773.390133962, "rt":0.28, "ut":0.10, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730895768.891972882}
{"VCS_COMP_START_TIME": 1730895768.891972882}
{"VCS_COMP_END_TIME": 1730895776.111903793}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 329488}}
{"stitch_vcselab": {"peak_mem": 215156}}
