# Synopsys Constraint Checker(syntax only), version mapact, Build 1920R, built Nov 17 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Sun Nov 03 16:26:22 2019


##### DESIGN INFO #######################################################

Top View:                "top_level_counter"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                              Requested     Requested     Clock        Clock                   Clock
Clock                              Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------
skewedClock|sQ0_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     146  
skewedClock|sQ1_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     146  
skewedClock|sQ2_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_3     146  
top_level_counter|CLK              100.0 MHz     10.000        inferred     Inferred_clkgroup_0     13   
=========================================================================================================
