# ğŸ‘‹ Hi there, Iâ€™m Talla Narayana Swami

Iâ€™m a passionate electronics and VLSI enthusiast, currently focusing on **Digital Design and Verification** using industry tools like **Cadence** and **Vivado**.

---

## ğŸ‘€ Interests

- VLSI Design â€“ mainly Digital Front-End
- RTL Design using Verilog/SystemVerilog
- Functional Verification
- FPGA Implementation and Simulation with Vivado

---

## ğŸŒ± Current Learning

I'm actively learning:
- Front-End Digital Design flows
- Verification methodologies
- Cadence simulation environments
- Moto to Upload every day, except 1 or 2 days per month if unavoidable.
- Real-world problem solving through platforms like **VDL Bits**

---



- âœ… Verilog source code  
- ğŸ§ª Testbench for simulation  
- ğŸ“ˆ Simulation outputs  
- ğŸ–¼ Screenshot of the original question (if available)  

> ğŸ“ Target: Upload every day, except 1 or 2 days per month if unavoidable.

---

## ğŸ“« Contact Me

- ğŸ“§ Email: [swami.8talla@gmail.com](mailto:swami.8talla@gmail.com)    
- ğŸ˜„ Pronouns: Swami  
- ğŸ•‰ï¸ Fun fact: *Life is little. Enjoy every moment â€” but always be in your limits.*  
  **#RadheKrishna #Rahe-Radhe**

---

## ğŸ§  Pro Tip

Use `Ctrl + F` to search through any of the files or questions in the repository quickly.

---

<!---
t-swami/t-swami is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
--->
