<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="pfb_multichannel" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="din_data_i0" src_type="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="din_data_i0" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="din_data_q0" src_type="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="din_data_q0" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="din_data_i1" src_type="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="din_data_i1" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="din_data_q1" src_type="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="din_data_q1" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="4" access_type="r" src_name="din_data_i2" src_type="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="din_data_i2" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="din_data_q2" src_type="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="din_data_q2" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="din_data_i3" src_type="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="din_data_i3" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="7" access_type="r" src_name="din_data_q3" src_type="stream&lt;ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="din_data_q3" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="8" access_type="w" src_name="dout_data_0" src_type="stream&lt;ap_fixed&lt;32, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="dout_data_0" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="9" access_type="w" src_name="dout_data_1" src_type="stream&lt;ap_fixed&lt;32, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="dout_data_1" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="10" access_type="w" src_name="dout_data_2" src_type="stream&lt;ap_fixed&lt;32, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="dout_data_2" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="11" access_type="w" src_name="dout_data_3" src_type="stream&lt;ap_fixed&lt;32, 1, AP_TRN, AP_WRAP, 0&gt;, 0&gt;&amp;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="AXI-Stream" hw_name="dout_data_3" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both"/>
        </hw>
      </arg>
      <arg id="12" access_type="r" src_name="coeff" src_type="ap_fixed&lt;16, 1, AP_TRN, AP_WRAP, 0&gt; const *" src_isptr="1" src_bitwidth="16" src_size_or_depth="4096">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="control_r" hw_bitwidth="16" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
