# FP_Arithmetic
This project implements floating-point arithmetic functional units using SystemVerilog HDL. The designs can later be synthesized into FPGA-compatible IP cores.  
