// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module findScaleSpaceExtrem (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        gauss_pyr_0_val_V_address0,
        gauss_pyr_0_val_V_ce0,
        gauss_pyr_0_val_V_q0,
        gauss_pyr_0_val_V_address1,
        gauss_pyr_0_val_V_ce1,
        gauss_pyr_0_val_V_q1,
        gauss_pyr_1_val_V_address0,
        gauss_pyr_1_val_V_ce0,
        gauss_pyr_1_val_V_q0,
        gauss_pyr_1_val_V_address1,
        gauss_pyr_1_val_V_ce1,
        gauss_pyr_1_val_V_q1,
        gauss_pyr_2_val_V_address0,
        gauss_pyr_2_val_V_ce0,
        gauss_pyr_2_val_V_q0,
        gauss_pyr_2_val_V_address1,
        gauss_pyr_2_val_V_ce1,
        gauss_pyr_2_val_V_q1,
        gauss_pyr_3_val_V_address0,
        gauss_pyr_3_val_V_ce0,
        gauss_pyr_3_val_V_q0,
        gauss_pyr_3_val_V_address1,
        gauss_pyr_3_val_V_ce1,
        gauss_pyr_3_val_V_q1,
        gauss_pyr_4_val_V_address0,
        gauss_pyr_4_val_V_ce0,
        gauss_pyr_4_val_V_q0,
        gauss_pyr_4_val_V_address1,
        gauss_pyr_4_val_V_ce1,
        gauss_pyr_4_val_V_q1,
        gauss_pyr_5_val_V_address0,
        gauss_pyr_5_val_V_ce0,
        gauss_pyr_5_val_V_q0,
        gauss_pyr_5_val_V_address1,
        gauss_pyr_5_val_V_ce1,
        gauss_pyr_5_val_V_q1,
        gauss_pyr_0_rows_read,
        gauss_pyr_1_rows_read,
        gauss_pyr_2_rows_read,
        gauss_pyr_3_rows_read,
        gauss_pyr_4_rows_read,
        gauss_pyr_5_rows_read,
        gauss_pyr_0_cols_read,
        gauss_pyr_1_cols_read,
        gauss_pyr_2_cols_read,
        gauss_pyr_3_cols_read,
        gauss_pyr_4_cols_read,
        gauss_pyr_5_cols_read,
        dog_pyr_0_val_V_address0,
        dog_pyr_0_val_V_ce0,
        dog_pyr_0_val_V_q0,
        dog_pyr_0_val_V_address1,
        dog_pyr_0_val_V_ce1,
        dog_pyr_0_val_V_q1,
        dog_pyr_1_val_V_address0,
        dog_pyr_1_val_V_ce0,
        dog_pyr_1_val_V_q0,
        dog_pyr_1_val_V_address1,
        dog_pyr_1_val_V_ce1,
        dog_pyr_1_val_V_q1,
        dog_pyr_2_val_V_address0,
        dog_pyr_2_val_V_ce0,
        dog_pyr_2_val_V_q0,
        dog_pyr_2_val_V_address1,
        dog_pyr_2_val_V_ce1,
        dog_pyr_2_val_V_q1,
        dog_pyr_3_val_V_address0,
        dog_pyr_3_val_V_ce0,
        dog_pyr_3_val_V_q0,
        dog_pyr_3_val_V_address1,
        dog_pyr_3_val_V_ce1,
        dog_pyr_3_val_V_q1,
        dog_pyr_4_val_V_address0,
        dog_pyr_4_val_V_ce0,
        dog_pyr_4_val_V_q0,
        dog_pyr_4_val_V_address1,
        dog_pyr_4_val_V_ce1,
        dog_pyr_4_val_V_q1,
        dog_pyr_0_rows_read,
        dog_pyr_0_cols_read,
        octave,
        keypoints_val_pt_x_address0,
        keypoints_val_pt_x_ce0,
        keypoints_val_pt_x_we0,
        keypoints_val_pt_x_d0,
        keypoints_val_pt_y_address0,
        keypoints_val_pt_y_ce0,
        keypoints_val_pt_y_we0,
        keypoints_val_pt_y_d0,
        keypoints_val_angle_V_address0,
        keypoints_val_angle_V_ce0,
        keypoints_val_angle_V_we0,
        keypoints_val_angle_V_d0,
        keypoints_val_sigma_V_address0,
        keypoints_val_sigma_V_ce0,
        keypoints_val_sigma_V_we0,
        keypoints_val_sigma_V_d0,
        keypoints_val_octave_address0,
        keypoints_val_octave_ce0,
        keypoints_val_octave_we0,
        keypoints_val_octave_d0,
        keypoints_val_layer_address0,
        keypoints_val_layer_ce0,
        keypoints_val_layer_we0,
        keypoints_val_layer_d0,
        keypoints_length_read,
        ap_return
);

parameter    ap_ST_fsm_state1 = 73'd1;
parameter    ap_ST_fsm_state2 = 73'd2;
parameter    ap_ST_fsm_state3 = 73'd4;
parameter    ap_ST_fsm_state4 = 73'd8;
parameter    ap_ST_fsm_state5 = 73'd16;
parameter    ap_ST_fsm_state6 = 73'd32;
parameter    ap_ST_fsm_state7 = 73'd64;
parameter    ap_ST_fsm_state8 = 73'd128;
parameter    ap_ST_fsm_state9 = 73'd256;
parameter    ap_ST_fsm_state10 = 73'd512;
parameter    ap_ST_fsm_state11 = 73'd1024;
parameter    ap_ST_fsm_state12 = 73'd2048;
parameter    ap_ST_fsm_state13 = 73'd4096;
parameter    ap_ST_fsm_state14 = 73'd8192;
parameter    ap_ST_fsm_state15 = 73'd16384;
parameter    ap_ST_fsm_state16 = 73'd32768;
parameter    ap_ST_fsm_state17 = 73'd65536;
parameter    ap_ST_fsm_state18 = 73'd131072;
parameter    ap_ST_fsm_state19 = 73'd262144;
parameter    ap_ST_fsm_state20 = 73'd524288;
parameter    ap_ST_fsm_state21 = 73'd1048576;
parameter    ap_ST_fsm_state22 = 73'd2097152;
parameter    ap_ST_fsm_state23 = 73'd4194304;
parameter    ap_ST_fsm_state24 = 73'd8388608;
parameter    ap_ST_fsm_state25 = 73'd16777216;
parameter    ap_ST_fsm_state26 = 73'd33554432;
parameter    ap_ST_fsm_state27 = 73'd67108864;
parameter    ap_ST_fsm_state28 = 73'd134217728;
parameter    ap_ST_fsm_state29 = 73'd268435456;
parameter    ap_ST_fsm_state30 = 73'd536870912;
parameter    ap_ST_fsm_state31 = 73'd1073741824;
parameter    ap_ST_fsm_state32 = 73'd2147483648;
parameter    ap_ST_fsm_state33 = 73'd4294967296;
parameter    ap_ST_fsm_state34 = 73'd8589934592;
parameter    ap_ST_fsm_state35 = 73'd17179869184;
parameter    ap_ST_fsm_state36 = 73'd34359738368;
parameter    ap_ST_fsm_state37 = 73'd68719476736;
parameter    ap_ST_fsm_state38 = 73'd137438953472;
parameter    ap_ST_fsm_state39 = 73'd274877906944;
parameter    ap_ST_fsm_state40 = 73'd549755813888;
parameter    ap_ST_fsm_state41 = 73'd1099511627776;
parameter    ap_ST_fsm_state42 = 73'd2199023255552;
parameter    ap_ST_fsm_state43 = 73'd4398046511104;
parameter    ap_ST_fsm_state44 = 73'd8796093022208;
parameter    ap_ST_fsm_state45 = 73'd17592186044416;
parameter    ap_ST_fsm_state46 = 73'd35184372088832;
parameter    ap_ST_fsm_state47 = 73'd70368744177664;
parameter    ap_ST_fsm_state48 = 73'd140737488355328;
parameter    ap_ST_fsm_state49 = 73'd281474976710656;
parameter    ap_ST_fsm_state50 = 73'd562949953421312;
parameter    ap_ST_fsm_state51 = 73'd1125899906842624;
parameter    ap_ST_fsm_state52 = 73'd2251799813685248;
parameter    ap_ST_fsm_state53 = 73'd4503599627370496;
parameter    ap_ST_fsm_state54 = 73'd9007199254740992;
parameter    ap_ST_fsm_state55 = 73'd18014398509481984;
parameter    ap_ST_fsm_state56 = 73'd36028797018963968;
parameter    ap_ST_fsm_state57 = 73'd72057594037927936;
parameter    ap_ST_fsm_state58 = 73'd144115188075855872;
parameter    ap_ST_fsm_state59 = 73'd288230376151711744;
parameter    ap_ST_fsm_state60 = 73'd576460752303423488;
parameter    ap_ST_fsm_state61 = 73'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 73'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 73'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 73'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 73'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 73'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 73'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 73'd147573952589676412928;
parameter    ap_ST_fsm_pp0_stage0 = 73'd295147905179352825856;
parameter    ap_ST_fsm_pp0_stage1 = 73'd590295810358705651712;
parameter    ap_ST_fsm_state90 = 73'd1180591620717411303424;
parameter    ap_ST_fsm_state91 = 73'd2361183241434822606848;
parameter    ap_ST_fsm_state92 = 73'd4722366482869645213696;
parameter    ap_const_lv64_FFFFFFFFFFFFFFFF = 64'd18446744073709551615;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] gauss_pyr_0_val_V_address0;
output   gauss_pyr_0_val_V_ce0;
input  [31:0] gauss_pyr_0_val_V_q0;
output  [15:0] gauss_pyr_0_val_V_address1;
output   gauss_pyr_0_val_V_ce1;
input  [31:0] gauss_pyr_0_val_V_q1;
output  [15:0] gauss_pyr_1_val_V_address0;
output   gauss_pyr_1_val_V_ce0;
input  [25:0] gauss_pyr_1_val_V_q0;
output  [15:0] gauss_pyr_1_val_V_address1;
output   gauss_pyr_1_val_V_ce1;
input  [25:0] gauss_pyr_1_val_V_q1;
output  [15:0] gauss_pyr_2_val_V_address0;
output   gauss_pyr_2_val_V_ce0;
input  [25:0] gauss_pyr_2_val_V_q0;
output  [15:0] gauss_pyr_2_val_V_address1;
output   gauss_pyr_2_val_V_ce1;
input  [25:0] gauss_pyr_2_val_V_q1;
output  [15:0] gauss_pyr_3_val_V_address0;
output   gauss_pyr_3_val_V_ce0;
input  [25:0] gauss_pyr_3_val_V_q0;
output  [15:0] gauss_pyr_3_val_V_address1;
output   gauss_pyr_3_val_V_ce1;
input  [25:0] gauss_pyr_3_val_V_q1;
output  [15:0] gauss_pyr_4_val_V_address0;
output   gauss_pyr_4_val_V_ce0;
input  [25:0] gauss_pyr_4_val_V_q0;
output  [15:0] gauss_pyr_4_val_V_address1;
output   gauss_pyr_4_val_V_ce1;
input  [25:0] gauss_pyr_4_val_V_q1;
output  [15:0] gauss_pyr_5_val_V_address0;
output   gauss_pyr_5_val_V_ce0;
input  [25:0] gauss_pyr_5_val_V_q0;
output  [15:0] gauss_pyr_5_val_V_address1;
output   gauss_pyr_5_val_V_ce1;
input  [25:0] gauss_pyr_5_val_V_q1;
input  [31:0] gauss_pyr_0_rows_read;
input  [31:0] gauss_pyr_1_rows_read;
input  [31:0] gauss_pyr_2_rows_read;
input  [31:0] gauss_pyr_3_rows_read;
input  [31:0] gauss_pyr_4_rows_read;
input  [31:0] gauss_pyr_5_rows_read;
input  [31:0] gauss_pyr_0_cols_read;
input  [31:0] gauss_pyr_1_cols_read;
input  [31:0] gauss_pyr_2_cols_read;
input  [31:0] gauss_pyr_3_cols_read;
input  [31:0] gauss_pyr_4_cols_read;
input  [31:0] gauss_pyr_5_cols_read;
output  [15:0] dog_pyr_0_val_V_address0;
output   dog_pyr_0_val_V_ce0;
input  [31:0] dog_pyr_0_val_V_q0;
output  [15:0] dog_pyr_0_val_V_address1;
output   dog_pyr_0_val_V_ce1;
input  [31:0] dog_pyr_0_val_V_q1;
output  [15:0] dog_pyr_1_val_V_address0;
output   dog_pyr_1_val_V_ce0;
input  [31:0] dog_pyr_1_val_V_q0;
output  [15:0] dog_pyr_1_val_V_address1;
output   dog_pyr_1_val_V_ce1;
input  [31:0] dog_pyr_1_val_V_q1;
output  [15:0] dog_pyr_2_val_V_address0;
output   dog_pyr_2_val_V_ce0;
input  [31:0] dog_pyr_2_val_V_q0;
output  [15:0] dog_pyr_2_val_V_address1;
output   dog_pyr_2_val_V_ce1;
input  [31:0] dog_pyr_2_val_V_q1;
output  [15:0] dog_pyr_3_val_V_address0;
output   dog_pyr_3_val_V_ce0;
input  [31:0] dog_pyr_3_val_V_q0;
output  [15:0] dog_pyr_3_val_V_address1;
output   dog_pyr_3_val_V_ce1;
input  [31:0] dog_pyr_3_val_V_q1;
output  [15:0] dog_pyr_4_val_V_address0;
output   dog_pyr_4_val_V_ce0;
input  [31:0] dog_pyr_4_val_V_q0;
output  [15:0] dog_pyr_4_val_V_address1;
output   dog_pyr_4_val_V_ce1;
input  [31:0] dog_pyr_4_val_V_q1;
input  [31:0] dog_pyr_0_rows_read;
input  [31:0] dog_pyr_0_cols_read;
input  [30:0] octave;
output  [8:0] keypoints_val_pt_x_address0;
output   keypoints_val_pt_x_ce0;
output   keypoints_val_pt_x_we0;
output  [15:0] keypoints_val_pt_x_d0;
output  [8:0] keypoints_val_pt_y_address0;
output   keypoints_val_pt_y_ce0;
output   keypoints_val_pt_y_we0;
output  [15:0] keypoints_val_pt_y_d0;
output  [8:0] keypoints_val_angle_V_address0;
output   keypoints_val_angle_V_ce0;
output   keypoints_val_angle_V_we0;
output  [31:0] keypoints_val_angle_V_d0;
output  [8:0] keypoints_val_sigma_V_address0;
output   keypoints_val_sigma_V_ce0;
output   keypoints_val_sigma_V_we0;
output  [31:0] keypoints_val_sigma_V_d0;
output  [8:0] keypoints_val_octave_address0;
output   keypoints_val_octave_ce0;
output   keypoints_val_octave_we0;
output  [7:0] keypoints_val_octave_d0;
output  [8:0] keypoints_val_layer_address0;
output   keypoints_val_layer_ce0;
output   keypoints_val_layer_we0;
output  [7:0] keypoints_val_layer_d0;
input  [31:0] keypoints_length_read;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] dog_pyr_0_val_V_address0;
reg dog_pyr_0_val_V_ce0;
reg dog_pyr_0_val_V_ce1;
reg[15:0] dog_pyr_1_val_V_address0;
reg dog_pyr_1_val_V_ce0;
reg dog_pyr_1_val_V_ce1;
reg[15:0] dog_pyr_2_val_V_address0;
reg dog_pyr_2_val_V_ce0;
reg dog_pyr_2_val_V_ce1;
reg[15:0] dog_pyr_3_val_V_address0;
reg dog_pyr_3_val_V_ce0;
reg dog_pyr_3_val_V_ce1;
reg[15:0] dog_pyr_4_val_V_address0;
reg dog_pyr_4_val_V_ce0;
reg dog_pyr_4_val_V_ce1;
reg keypoints_val_pt_x_ce0;
reg keypoints_val_pt_x_we0;
reg keypoints_val_pt_y_ce0;
reg keypoints_val_pt_y_we0;
reg keypoints_val_angle_V_ce0;
reg keypoints_val_angle_V_we0;
reg keypoints_val_sigma_V_ce0;
reg keypoints_val_sigma_V_we0;
reg keypoints_val_octave_ce0;
reg keypoints_val_octave_we0;
reg keypoints_val_layer_ce0;
reg keypoints_val_layer_we0;

(* fsm_encoding = "none" *) reg   [72:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] mask_table1686_address0;
reg    mask_table1686_ce0;
wire   [22:0] mask_table1686_q0;
wire   [4:0] one_half_table2682_address0;
reg    one_half_table2682_ce0;
wire   [23:0] one_half_table2682_q0;
reg   [5:0] p_Val2_48_reg_1248;
reg   [5:0] p_Val2_48_reg_1248_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state69_pp0_stage0_iter0;
wire    ap_block_state71_pp0_stage0_iter1;
wire    ap_block_state73_pp0_stage0_iter2;
wire    ap_block_state75_pp0_stage0_iter3;
wire    ap_block_state77_pp0_stage0_iter4;
wire    ap_block_state79_pp0_stage0_iter5;
wire    ap_block_state81_pp0_stage0_iter6;
wire    ap_block_state83_pp0_stage0_iter7;
wire    ap_block_state85_pp0_stage0_iter8;
wire    ap_block_state87_pp0_stage0_iter9;
wire    ap_block_state89_pp0_stage0_iter10;
wire    ap_block_pp0_stage0_11001;
reg   [5:0] p_Val2_48_reg_1248_pp0_iter2_reg;
reg   [5:0] p_Val2_48_reg_1248_pp0_iter3_reg;
reg   [5:0] p_Val2_48_reg_1248_pp0_iter4_reg;
reg   [5:0] p_Val2_48_reg_1248_pp0_iter5_reg;
reg   [5:0] p_Val2_48_reg_1248_pp0_iter6_reg;
reg   [5:0] p_Val2_48_reg_1248_pp0_iter7_reg;
reg   [5:0] p_Val2_48_reg_1248_pp0_iter8_reg;
reg   [31:0] reg_1372;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state33;
reg   [31:0] reg_1376;
reg   [31:0] reg_1380;
reg   [31:0] reg_1384;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state34;
reg   [31:0] reg_1388;
reg   [31:0] reg_1392;
reg   [31:0] reg_1396;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state35;
reg   [31:0] reg_1400;
reg   [31:0] reg_1404;
reg   [31:0] reg_1408;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state36;
reg   [31:0] reg_1412;
reg   [31:0] reg_1416;
reg   [31:0] reg_1420;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state37;
reg   [31:0] reg_1424;
reg   [31:0] reg_1428;
reg   [31:0] reg_1432;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state38;
reg   [31:0] reg_1436;
reg   [31:0] reg_1440;
reg   [31:0] reg_1444;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state39;
reg   [31:0] reg_1448;
reg   [31:0] reg_1452;
reg   [31:0] reg_1456;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state40;
reg   [31:0] reg_1460;
reg   [31:0] reg_1464;
reg   [31:0] reg_1468;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state42;
wire   [31:0] tmp_s_fu_1472_p2;
reg   [31:0] tmp_s_reg_4806;
wire   [31:0] tmp_235_fu_1478_p2;
reg   [31:0] tmp_235_reg_4811;
wire   [2:0] l_fu_1495_p2;
reg   [2:0] l_reg_4819;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond2_fu_1489_p2;
wire   [0:0] sel_tmp26_fu_1501_p2;
reg   [0:0] sel_tmp26_reg_4824;
wire   [0:0] sel_tmp28_fu_1507_p2;
reg   [0:0] sel_tmp28_reg_4880;
wire   [17:0] tmp_152_cast_fu_1526_p3;
reg   [17:0] tmp_152_cast_reg_4939;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_236_fu_1517_p2;
wire   [17:0] tmp_154_cast_fu_1544_p3;
reg   [17:0] tmp_154_cast_reg_4948;
wire   [30:0] r_fu_1552_p2;
reg   [30:0] r_reg_4957;
wire   [17:0] tmp_156_cast_fu_1562_p3;
reg   [17:0] tmp_156_cast_reg_4962;
reg   [15:0] dog_pyr_0_val_V_add_reg_4974;
wire    ap_CS_fsm_state4;
wire   [0:0] tmp_237_fu_1574_p2;
reg   [15:0] dog_pyr_0_val_V_add_1_reg_4979;
reg   [15:0] dog_pyr_0_val_V_add_2_reg_4984;
reg   [15:0] dog_pyr_1_val_V_add_reg_4989;
reg   [15:0] dog_pyr_1_val_V_add_1_reg_4994;
reg   [15:0] dog_pyr_1_val_V_add_2_reg_4999;
reg   [15:0] dog_pyr_2_val_V_add_reg_5004;
reg   [15:0] dog_pyr_2_val_V_add_1_reg_5009;
reg   [15:0] dog_pyr_2_val_V_add_2_reg_5014;
reg   [15:0] dog_pyr_3_val_V_add_reg_5019;
reg   [15:0] dog_pyr_3_val_V_add_1_reg_5024;
reg   [15:0] dog_pyr_3_val_V_add_2_reg_5029;
reg   [15:0] dog_pyr_4_val_V_add_reg_5034;
reg   [15:0] dog_pyr_4_val_V_add_1_reg_5039;
reg   [15:0] dog_pyr_4_val_V_add_2_reg_5044;
wire   [17:0] tmp_1024_fu_1673_p2;
reg   [17:0] tmp_1024_reg_5055;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_239_fu_1657_p2;
wire   [0:0] tmp_240_fu_1663_p2;
reg   [15:0] dog_pyr_0_val_V_add_3_reg_5061;
reg   [15:0] dog_pyr_4_val_V_add_3_reg_5081;
reg   [15:0] dog_pyr_0_val_V_add_4_reg_5086;
reg   [15:0] dog_pyr_0_val_V_add_5_reg_5091;
reg   [15:0] dog_pyr_1_val_V_add_4_reg_5096;
reg   [15:0] dog_pyr_1_val_V_add_5_reg_5101;
reg   [15:0] dog_pyr_2_val_V_add_4_reg_5106;
reg   [15:0] dog_pyr_2_val_V_add_5_reg_5111;
reg   [15:0] dog_pyr_3_val_V_add_4_reg_5116;
reg   [15:0] dog_pyr_3_val_V_add_5_reg_5121;
reg   [15:0] dog_pyr_4_val_V_add_4_reg_5126;
reg   [15:0] dog_pyr_4_val_V_add_5_reg_5131;
wire   [17:0] tmp_1026_fu_1743_p2;
reg   [17:0] tmp_1026_reg_5139;
wire   [0:0] tmp_241_fu_1733_p2;
reg   [15:0] dog_pyr_0_val_V_add_6_reg_5145;
reg   [15:0] dog_pyr_4_val_V_add_6_reg_5165;
reg   [15:0] dog_pyr_0_val_V_add_7_reg_5170;
reg   [15:0] dog_pyr_0_val_V_add_8_reg_5175;
reg   [15:0] dog_pyr_1_val_V_add_7_reg_5180;
reg   [15:0] dog_pyr_1_val_V_add_8_reg_5185;
reg   [15:0] dog_pyr_2_val_V_add_7_reg_5190;
reg   [15:0] dog_pyr_2_val_V_add_8_reg_5195;
reg   [15:0] dog_pyr_3_val_V_add_7_reg_5200;
reg   [15:0] dog_pyr_3_val_V_add_8_reg_5205;
reg   [15:0] dog_pyr_4_val_V_add_7_reg_5210;
reg   [15:0] dog_pyr_4_val_V_add_8_reg_5215;
wire   [17:0] tmp_1029_fu_2301_p2;
reg   [17:0] tmp_1029_reg_5298;
wire    ap_CS_fsm_state32;
wire   [0:0] tmp_1027_fu_2289_p3;
reg   [15:0] dog_pyr_0_val_V_add_9_reg_5304;
reg   [15:0] dog_pyr_4_val_V_add_9_reg_5324;
reg   [15:0] dog_pyr_0_val_V_add_10_reg_5329;
reg   [15:0] dog_pyr_0_val_V_add_11_reg_5334;
reg   [15:0] dog_pyr_1_val_V_add_10_reg_5339;
reg   [15:0] dog_pyr_1_val_V_add_11_reg_5344;
reg   [15:0] dog_pyr_2_val_V_add_10_reg_5349;
reg   [15:0] dog_pyr_2_val_V_add_11_reg_5354;
reg   [15:0] dog_pyr_3_val_V_add_10_reg_5359;
reg   [15:0] dog_pyr_3_val_V_add_11_reg_5364;
reg   [15:0] dog_pyr_4_val_V_add_10_reg_5369;
reg   [15:0] dog_pyr_4_val_V_add_11_reg_5374;
reg   [15:0] dog_pyr_0_val_V_add_12_reg_5382;
wire   [0:0] tmp_271_fu_2361_p2;
wire   [17:0] tmp_170_fu_2391_p2;
reg   [17:0] tmp_170_reg_5387;
wire   [17:0] tmp_171_fu_2396_p2;
reg   [17:0] tmp_171_reg_5392;
reg   [15:0] dog_pyr_4_val_V_add_12_reg_5412;
reg   [15:0] dog_pyr_0_val_V_add_13_reg_5417;
reg   [15:0] dog_pyr_0_val_V_add_14_reg_5422;
reg   [15:0] dog_pyr_1_val_V_add_13_reg_5427;
reg   [15:0] dog_pyr_1_val_V_add_14_reg_5432;
reg   [15:0] dog_pyr_2_val_V_add_13_reg_5437;
reg   [15:0] dog_pyr_2_val_V_add_14_reg_5442;
reg   [15:0] dog_pyr_3_val_V_add_13_reg_5447;
reg   [15:0] dog_pyr_3_val_V_add_14_reg_5452;
reg   [15:0] dog_pyr_4_val_V_add_13_reg_5457;
reg   [15:0] dog_pyr_4_val_V_add_14_reg_5462;
wire    ap_CS_fsm_state59;
reg   [31:0] layer_1_reg_5575;
wire    ap_CS_fsm_state60;
wire    grp_adjustLocalExtrema_fu_1288_ap_idle;
wire    grp_adjustLocalExtrema_fu_1288_ap_ready;
wire    grp_adjustLocalExtrema_fu_1288_ap_done;
reg   [31:0] r0_1_reg_5581;
reg   [31:0] c0_1_reg_5586;
reg   [15:0] kpt_pt_x_reg_5591;
reg   [15:0] kpt_pt_y_reg_5597;
reg   [31:0] kpt_sigma_V_reg_5603;
reg   [31:0] kpt_response_V_reg_5611;
reg   [7:0] kpt_octave_reg_5616;
reg   [7:0] kpt_layer_reg_5622;
wire   [31:0] p_s_fu_3015_p4;
reg   [31:0] p_s_reg_5628;
wire    ap_CS_fsm_state61;
wire   [49:0] tmp_1033_fu_3059_p1;
reg   [49:0] tmp_1033_reg_5633;
wire   [0:0] tmp_297_fu_3063_p2;
reg   [0:0] tmp_297_reg_5639;
reg   [0:0] is_neg_reg_5644;
wire   [31:0] tmp_301_fu_3080_p8;
reg   [31:0] tmp_301_reg_5650;
wire   [31:0] tmp_302_fu_3092_p8;
reg   [31:0] tmp_302_reg_5655;
wire   [7:0] tmp_1036_fu_3141_p1;
reg   [7:0] tmp_1036_reg_5660;
wire    ap_CS_fsm_state62;
wire   [31:0] tmp32_V_5_fu_3207_p3;
reg   [31:0] tmp32_V_5_reg_5665;
wire   [31:0] tmp32_V_20_fu_3215_p1;
reg   [31:0] tmp32_V_20_reg_5670;
wire    ap_CS_fsm_state64;
reg   [7:0] p_Result_s_reg_5675;
wire   [31:0] x_assign_fu_3271_p3;
reg   [31:0] x_assign_reg_5680;
wire    ap_CS_fsm_state65;
wire   [31:0] t_V_11_fu_3278_p1;
reg   [31:0] t_V_11_reg_5685;
wire   [0:0] tmp_i_i_fu_3292_p2;
reg   [0:0] tmp_i_i_reg_5691;
wire   [0:0] tmp_1685_i_i_fu_3298_p2;
reg   [0:0] tmp_1685_i_i_reg_5697;
reg   [0:0] p_Result_104_reg_5712;
wire    ap_CS_fsm_state66;
wire   [31:0] p_Val2_45_fu_3528_p3;
reg   [31:0] p_Val2_45_reg_5717;
wire   [31:0] p_Val2_95_fu_3541_p3;
reg   [31:0] p_Val2_95_reg_5723;
wire    ap_CS_fsm_state67;
reg   [31:0] mag_thr_V_reg_5728;
wire    ap_CS_fsm_state68;
wire    grp_calcOrientationHist_fu_1260_ap_idle;
wire    grp_calcOrientationHist_fu_1260_ap_ready;
wire    grp_calcOrientationHist_fu_1260_ap_done;
wire   [0:0] exitcond_fu_3568_p2;
reg   [0:0] exitcond_reg_5733;
wire   [5:0] j_fu_3574_p2;
reg   [5:0] j_reg_5737;
reg    ap_enable_reg_pp0_iter0;
wire   [31:0] hist_V_q0;
reg   [31:0] hist_V_load_reg_5748;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state70_pp0_stage1_iter0;
wire    ap_block_state72_pp0_stage1_iter1;
wire    ap_block_state74_pp0_stage1_iter2;
wire    ap_block_state76_pp0_stage1_iter3;
wire    ap_block_state78_pp0_stage1_iter4;
wire    ap_block_state80_pp0_stage1_iter5;
wire    ap_block_state82_pp0_stage1_iter6;
wire    ap_block_state84_pp0_stage1_iter7;
wire    ap_block_state86_pp0_stage1_iter8;
wire    ap_block_state88_pp0_stage1_iter9;
wire    ap_block_pp0_stage1_11001;
wire   [0:0] tmp_308_fu_3605_p2;
reg   [0:0] tmp_308_reg_5755;
reg   [0:0] tmp_308_reg_5755_pp0_iter1_reg;
reg   [0:0] tmp_308_reg_5755_pp0_iter2_reg;
reg   [0:0] tmp_308_reg_5755_pp0_iter3_reg;
reg   [0:0] tmp_308_reg_5755_pp0_iter4_reg;
reg   [0:0] tmp_308_reg_5755_pp0_iter5_reg;
reg   [0:0] tmp_308_reg_5755_pp0_iter6_reg;
reg   [0:0] tmp_308_reg_5755_pp0_iter7_reg;
reg   [0:0] tmp_308_reg_5755_pp0_iter8_reg;
reg   [0:0] tmp_308_reg_5755_pp0_iter9_reg;
reg  signed [31:0] p_Val2_88_reg_5764;
reg    ap_enable_reg_pp0_iter1;
wire   [0:0] tmp_310_fu_3628_p2;
reg   [0:0] tmp_310_reg_5770;
reg   [0:0] tmp_310_reg_5770_pp0_iter2_reg;
reg   [0:0] tmp_310_reg_5770_pp0_iter3_reg;
reg   [0:0] tmp_310_reg_5770_pp0_iter4_reg;
reg   [0:0] tmp_310_reg_5770_pp0_iter5_reg;
reg   [0:0] tmp_310_reg_5770_pp0_iter6_reg;
reg   [0:0] tmp_310_reg_5770_pp0_iter7_reg;
reg   [0:0] tmp_310_reg_5770_pp0_iter8_reg;
reg   [0:0] tmp_310_reg_5770_pp0_iter9_reg;
wire   [0:0] tmp_312_fu_3638_p2;
reg   [0:0] tmp_312_reg_5779;
reg   [0:0] tmp_312_reg_5779_pp0_iter2_reg;
reg   [0:0] tmp_312_reg_5779_pp0_iter3_reg;
reg   [0:0] tmp_312_reg_5779_pp0_iter4_reg;
reg   [0:0] tmp_312_reg_5779_pp0_iter5_reg;
reg   [0:0] tmp_312_reg_5779_pp0_iter6_reg;
reg   [0:0] tmp_312_reg_5779_pp0_iter7_reg;
reg   [0:0] tmp_312_reg_5779_pp0_iter8_reg;
reg   [0:0] tmp_312_reg_5779_pp0_iter9_reg;
wire   [0:0] tmp_315_fu_3660_p2;
reg   [0:0] tmp_315_reg_5783;
reg   [0:0] tmp_315_reg_5783_pp0_iter2_reg;
wire   [0:0] is_neg_1_fu_3665_p3;
reg   [0:0] is_neg_1_reg_5788;
reg   [0:0] is_neg_1_reg_5788_pp0_iter2_reg;
wire   [31:0] p_Val2_90_fu_3679_p3;
reg   [31:0] p_Val2_90_reg_5793;
wire   [32:0] p_Val2_76_cast_fu_3687_p1;
reg   [32:0] p_Val2_76_cast_reg_5798;
wire   [31:0] num_zeros_1_fu_3717_p1;
reg   [31:0] num_zeros_1_reg_5804;
wire   [33:0] r_V_fu_3742_p2;
reg   [33:0] r_V_reg_5809;
wire   [0:0] tmp_320_fu_3748_p2;
reg   [0:0] tmp_320_reg_5814;
reg   [0:0] tmp_320_reg_5814_pp0_iter2_reg;
reg   [0:0] tmp_320_reg_5814_pp0_iter3_reg;
reg   [0:0] is_neg_2_reg_5819;
reg   [0:0] is_neg_2_reg_5819_pp0_iter2_reg;
reg   [0:0] is_neg_2_reg_5819_pp0_iter3_reg;
wire   [31:0] msb_idx_1_fu_3762_p2;
reg   [31:0] msb_idx_1_reg_5825;
reg   [31:0] msb_idx_1_reg_5825_pp0_iter3_reg;
wire   [31:0] tmp32_V_11_fu_3878_p3;
reg   [31:0] tmp32_V_11_reg_5830;
wire  signed [34:0] p_Val2_92_fu_3899_p3;
reg  signed [34:0] p_Val2_92_reg_5835;
wire   [31:0] msb_idx_3_fu_3986_p2;
reg   [31:0] msb_idx_3_reg_5841;
reg   [31:0] msb_idx_3_reg_5841_pp0_iter3_reg;
wire   [30:0] tmp_1071_fu_3992_p1;
reg   [30:0] tmp_1071_reg_5846;
reg   [0:0] tmp_1072_reg_5851;
wire   [31:0] tmp32_V_17_fu_4110_p3;
reg   [31:0] tmp32_V_17_reg_5856;
wire   [31:0] tmp32_V_21_fu_4118_p1;
reg   [31:0] tmp32_V_21_reg_5861;
reg   [7:0] p_Result_8_reg_5866;
wire   [31:0] p_03_i1_fu_4176_p3;
reg   [31:0] p_03_i1_reg_5871;
wire   [31:0] tmp32_V_22_fu_4183_p1;
reg   [31:0] tmp32_V_22_reg_5876;
reg   [7:0] p_Result_13_reg_5881;
wire   [31:0] p_03_i2_fu_4241_p3;
reg   [31:0] p_03_i2_reg_5886;
wire   [31:0] grp_fu_1335_p2;
reg   [31:0] v_assign_reg_5891;
reg   [0:0] isneg_reg_5896;
wire   [51:0] tmp_1088_fu_4278_p1;
reg   [51:0] tmp_1088_reg_5902;
wire   [0:0] tmp_331_fu_4282_p2;
reg   [0:0] tmp_331_reg_5907;
wire   [0:0] tmp_332_fu_4294_p2;
reg   [0:0] tmp_332_reg_5913;
wire  signed [11:0] sh_amt_fu_4312_p3;
reg  signed [11:0] sh_amt_reg_5919;
wire   [0:0] tmp_335_fu_4320_p2;
reg   [0:0] tmp_335_reg_5925;
wire   [0:0] icmp32_fu_4336_p2;
reg   [0:0] icmp32_reg_5931;
wire   [31:0] storemerge4_fu_4574_p3;
reg   [31:0] storemerge4_reg_5936;
wire  signed [40:0] r_V_s_fu_4585_p2;
reg  signed [40:0] r_V_s_reg_5941;
reg   [0:0] tmp_1094_reg_5946;
wire   [31:0] tmp_1097_fu_4641_p1;
reg   [31:0] tmp_1097_reg_5952;
wire   [31:0] tmp_1098_fu_4645_p1;
reg   [31:0] tmp_1098_reg_5957;
wire   [30:0] c_fu_4682_p2;
wire    ap_CS_fsm_state92;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state69;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg   [5:0] hist_V_address0;
reg    hist_V_ce0;
reg    hist_V_we0;
wire   [5:0] hist_V_address1;
reg    hist_V_ce1;
wire   [31:0] hist_V_q1;
wire    grp_calcOrientationHist_fu_1260_ap_start;
wire   [15:0] grp_calcOrientationHist_fu_1260_img_0_val_V_address0;
wire    grp_calcOrientationHist_fu_1260_img_0_val_V_ce0;
wire   [15:0] grp_calcOrientationHist_fu_1260_img_0_val_V_address1;
wire    grp_calcOrientationHist_fu_1260_img_0_val_V_ce1;
wire   [15:0] grp_calcOrientationHist_fu_1260_img_1_val_V_address0;
wire    grp_calcOrientationHist_fu_1260_img_1_val_V_ce0;
wire   [15:0] grp_calcOrientationHist_fu_1260_img_1_val_V_address1;
wire    grp_calcOrientationHist_fu_1260_img_1_val_V_ce1;
wire   [15:0] grp_calcOrientationHist_fu_1260_img_2_val_V_address0;
wire    grp_calcOrientationHist_fu_1260_img_2_val_V_ce0;
wire   [15:0] grp_calcOrientationHist_fu_1260_img_2_val_V_address1;
wire    grp_calcOrientationHist_fu_1260_img_2_val_V_ce1;
wire   [15:0] grp_calcOrientationHist_fu_1260_img_3_val_V_address0;
wire    grp_calcOrientationHist_fu_1260_img_3_val_V_ce0;
wire   [15:0] grp_calcOrientationHist_fu_1260_img_3_val_V_address1;
wire    grp_calcOrientationHist_fu_1260_img_3_val_V_ce1;
wire   [15:0] grp_calcOrientationHist_fu_1260_img_4_val_V_address0;
wire    grp_calcOrientationHist_fu_1260_img_4_val_V_ce0;
wire   [15:0] grp_calcOrientationHist_fu_1260_img_4_val_V_address1;
wire    grp_calcOrientationHist_fu_1260_img_4_val_V_ce1;
wire   [15:0] grp_calcOrientationHist_fu_1260_img_5_val_V_address0;
wire    grp_calcOrientationHist_fu_1260_img_5_val_V_ce0;
wire   [15:0] grp_calcOrientationHist_fu_1260_img_5_val_V_address1;
wire    grp_calcOrientationHist_fu_1260_img_5_val_V_ce1;
wire   [5:0] grp_calcOrientationHist_fu_1260_hist_V_address0;
wire    grp_calcOrientationHist_fu_1260_hist_V_ce0;
wire    grp_calcOrientationHist_fu_1260_hist_V_we0;
wire   [31:0] grp_calcOrientationHist_fu_1260_hist_V_d0;
wire   [31:0] grp_calcOrientationHist_fu_1260_ap_return;
wire    grp_adjustLocalExtrema_fu_1288_ap_start;
wire   [15:0] grp_adjustLocalExtrema_fu_1288_dog_pyr_0_val_V_address0;
wire    grp_adjustLocalExtrema_fu_1288_dog_pyr_0_val_V_ce0;
wire   [15:0] grp_adjustLocalExtrema_fu_1288_dog_pyr_0_val_V_address1;
wire    grp_adjustLocalExtrema_fu_1288_dog_pyr_0_val_V_ce1;
wire   [15:0] grp_adjustLocalExtrema_fu_1288_dog_pyr_1_val_V_address0;
wire    grp_adjustLocalExtrema_fu_1288_dog_pyr_1_val_V_ce0;
wire   [15:0] grp_adjustLocalExtrema_fu_1288_dog_pyr_1_val_V_address1;
wire    grp_adjustLocalExtrema_fu_1288_dog_pyr_1_val_V_ce1;
wire   [15:0] grp_adjustLocalExtrema_fu_1288_dog_pyr_2_val_V_address0;
wire    grp_adjustLocalExtrema_fu_1288_dog_pyr_2_val_V_ce0;
wire   [15:0] grp_adjustLocalExtrema_fu_1288_dog_pyr_2_val_V_address1;
wire    grp_adjustLocalExtrema_fu_1288_dog_pyr_2_val_V_ce1;
wire   [15:0] grp_adjustLocalExtrema_fu_1288_dog_pyr_3_val_V_address0;
wire    grp_adjustLocalExtrema_fu_1288_dog_pyr_3_val_V_ce0;
wire   [15:0] grp_adjustLocalExtrema_fu_1288_dog_pyr_3_val_V_address1;
wire    grp_adjustLocalExtrema_fu_1288_dog_pyr_3_val_V_ce1;
wire   [15:0] grp_adjustLocalExtrema_fu_1288_dog_pyr_4_val_V_address0;
wire    grp_adjustLocalExtrema_fu_1288_dog_pyr_4_val_V_ce0;
wire   [15:0] grp_adjustLocalExtrema_fu_1288_dog_pyr_4_val_V_address1;
wire    grp_adjustLocalExtrema_fu_1288_dog_pyr_4_val_V_ce1;
wire   [0:0] grp_adjustLocalExtrema_fu_1288_ap_return_0;
wire   [31:0] grp_adjustLocalExtrema_fu_1288_ap_return_1;
wire   [31:0] grp_adjustLocalExtrema_fu_1288_ap_return_2;
wire   [31:0] grp_adjustLocalExtrema_fu_1288_ap_return_3;
wire   [15:0] grp_adjustLocalExtrema_fu_1288_ap_return_4;
wire   [15:0] grp_adjustLocalExtrema_fu_1288_ap_return_5;
wire   [31:0] grp_adjustLocalExtrema_fu_1288_ap_return_6;
wire   [31:0] grp_adjustLocalExtrema_fu_1288_ap_return_7;
wire   [7:0] grp_adjustLocalExtrema_fu_1288_ap_return_8;
wire   [7:0] grp_adjustLocalExtrema_fu_1288_ap_return_9;
reg   [2:0] layer_reg_1197;
reg   [30:0] r0_reg_1209;
reg   [30:0] c0_reg_1221;
reg   [31:0] ap_phi_mux_val_V_phi_fu_1236_p6;
reg   [31:0] val_V_reg_1233;
reg   [5:0] ap_phi_mux_p_Val2_48_phi_fu_1252_p4;
wire    ap_block_pp0_stage0;
reg    grp_calcOrientationHist_fu_1260_ap_start_reg;
reg    grp_adjustLocalExtrema_fu_1288_ap_start_reg;
wire   [63:0] tmp_157_cast_fu_1588_p1;
wire   [63:0] tmp_158_cast_fu_1602_p1;
wire   [63:0] tmp_159_cast_fu_1616_p1;
wire   [63:0] tmp_160_cast_fu_1684_p1;
wire   [63:0] tmp_161_cast_fu_1697_p1;
wire   [63:0] tmp_162_cast_fu_1710_p1;
wire   [63:0] tmp_163_cast_fu_1754_p1;
wire   [63:0] tmp_164_cast_fu_1767_p1;
wire   [63:0] tmp_165_cast_fu_1780_p1;
wire   [63:0] tmp_166_cast_fu_2312_p1;
wire   [63:0] tmp_167_cast_fu_2325_p1;
wire   [63:0] tmp_168_cast_fu_2338_p1;
wire   [63:0] tmp_169_cast_fu_2382_p1;
wire   [63:0] tmp_170_cast_fu_2401_p1;
wire   [63:0] tmp_171_cast_fu_2409_p1;
wire   [63:0] tmp_1686_i_i_fu_3314_p1;
wire   [63:0] tmp_307_fu_3580_p1;
wire   [63:0] tmp_309_fu_3610_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] tmp_311_fu_3633_p1;
wire  signed [63:0] tmp_i_fu_4667_p1;
reg   [31:0] keypoints_length_fu_370;
wire   [31:0] vector_length_write_s_fu_4661_p2;
reg   [7:0] kpt_layer_1_fu_374;
wire   [0:0] tmp_252_fu_2941_p1;
wire    ap_CS_fsm_state90;
reg   [7:0] kpt_octave_1_fu_378;
reg   [15:0] kpt_pt_x_1_fu_382;
reg   [15:0] kpt_pt_y_1_fu_386;
reg   [31:0] kpt_sigma_V_1_fu_390;
reg   [31:0] kpt_response_V_1_fu_394;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
reg   [31:0] grp_fu_1339_p0;
wire    ap_CS_fsm_state63;
wire   [31:0] r0_cast_fu_1513_p1;
wire   [9:0] tmp_1016_fu_1522_p1;
wire   [9:0] tmp_1017_fu_1534_p1;
wire   [9:0] tmp_1018_fu_1538_p2;
wire   [9:0] tmp_1019_fu_1558_p1;
wire   [31:0] c0_cast_fu_1570_p1;
wire   [17:0] tmp_1020_fu_1579_p1;
wire   [17:0] tmp_157_fu_1583_p2;
wire   [17:0] tmp_158_fu_1597_p2;
wire   [17:0] tmp_159_fu_1611_p2;
wire   [31:0] p_Val2_41_fu_1625_p2;
wire   [0:0] tmp_1022_fu_1641_p3;
reg   [31:0] p_Result_99_fu_1631_p4;
wire   [31:0] agg_result_V_i_i_fu_1649_p3;
wire   [17:0] tmp_1023_fu_1669_p1;
wire   [17:0] tmp_160_fu_1679_p2;
wire   [17:0] tmp_161_fu_1693_p2;
wire   [17:0] tmp_162_fu_1706_p2;
wire   [31:0] sel_tmp27_fu_1719_p3;
wire   [31:0] dog_pyr_val_V_load_p_fu_1726_p3;
wire   [17:0] tmp_1025_fu_1739_p1;
wire   [17:0] tmp_163_fu_1749_p2;
wire   [17:0] tmp_164_fu_1763_p2;
wire   [17:0] tmp_165_fu_1776_p2;
wire   [31:0] sel_tmp37_fu_1789_p3;
wire   [31:0] dog_pyr_val_V_load_1_fu_1796_p3;
wire   [31:0] sel_tmp47_fu_1809_p3;
wire   [31:0] dog_pyr_val_V_load_2_fu_1816_p3;
wire   [31:0] sel_tmp57_fu_1829_p3;
wire   [31:0] dog_pyr_val_V_load_3_fu_1836_p3;
wire   [31:0] sel_tmp67_fu_1849_p3;
wire   [31:0] dog_pyr_val_V_load_4_fu_1856_p3;
wire   [31:0] sel_tmp77_fu_1869_p3;
wire   [31:0] dog_pyr_val_V_load_5_fu_1876_p3;
wire   [31:0] sel_tmp87_fu_1889_p3;
wire   [31:0] dog_pyr_val_V_load_6_fu_1896_p3;
wire   [31:0] sel_tmp97_fu_1909_p3;
wire   [31:0] dog_pyr_val_V_load_7_fu_1916_p3;
wire   [31:0] sel_tmp107_fu_1929_p3;
wire   [31:0] dog_pyr_val_V_load_8_fu_1936_p3;
wire   [31:0] sel_tmp117_fu_1949_p3;
wire   [31:0] dog_pyr_val_V_load_9_fu_1956_p3;
wire   [31:0] sel_tmp127_fu_1969_p3;
wire   [31:0] dog_pyr_val_V_load_1_1_fu_1976_p3;
wire   [31:0] sel_tmp137_fu_1989_p3;
wire   [31:0] dog_pyr_val_V_load_1_2_fu_1996_p3;
wire   [31:0] sel_tmp147_fu_2009_p3;
wire   [31:0] dog_pyr_val_V_load_1_3_fu_2016_p3;
wire   [31:0] sel_tmp157_fu_2029_p3;
wire   [31:0] dog_pyr_val_V_load_1_4_fu_2036_p3;
wire   [31:0] sel_tmp167_fu_2049_p3;
wire   [31:0] dog_pyr_val_V_load_1_5_fu_2056_p3;
wire   [31:0] sel_tmp177_fu_2069_p3;
wire   [31:0] dog_pyr_val_V_load_1_6_fu_2076_p3;
wire   [31:0] sel_tmp187_fu_2089_p3;
wire   [31:0] dog_pyr_val_V_load_1_7_fu_2096_p3;
wire   [31:0] sel_tmp197_fu_2109_p3;
wire   [31:0] dog_pyr_val_V_load_1_8_fu_2116_p3;
wire   [31:0] sel_tmp207_fu_2129_p3;
wire   [31:0] dog_pyr_val_V_load_1_9_fu_2136_p3;
wire   [31:0] sel_tmp217_fu_2149_p3;
wire   [31:0] dog_pyr_val_V_load_1_10_fu_2156_p3;
wire   [31:0] sel_tmp227_fu_2169_p3;
wire   [31:0] dog_pyr_val_V_load_2_1_fu_2176_p3;
wire   [31:0] sel_tmp237_fu_2189_p3;
wire   [31:0] dog_pyr_val_V_load_2_2_fu_2196_p3;
wire   [31:0] sel_tmp247_fu_2209_p3;
wire   [31:0] dog_pyr_val_V_load_2_3_fu_2216_p3;
wire   [31:0] sel_tmp257_fu_2229_p3;
wire   [31:0] dog_pyr_val_V_load_2_4_fu_2236_p3;
wire   [31:0] sel_tmp267_fu_2249_p3;
wire   [31:0] dog_pyr_val_V_load_2_5_fu_2256_p3;
wire    ap_CS_fsm_state31;
wire   [31:0] sel_tmp277_fu_2269_p3;
wire   [31:0] dog_pyr_val_V_load_2_6_fu_2276_p3;
wire   [17:0] tmp_1028_fu_2297_p1;
wire   [17:0] tmp_166_fu_2307_p2;
wire   [17:0] tmp_167_fu_2321_p2;
wire   [17:0] tmp_168_fu_2334_p2;
wire   [31:0] sel_tmp32_fu_2347_p3;
wire   [31:0] dog_pyr_val_V_load_2_7_fu_2354_p3;
wire   [17:0] tmp_1030_fu_2367_p1;
wire   [17:0] tmp_1031_fu_2371_p2;
wire   [17:0] tmp_169_fu_2377_p2;
wire   [31:0] sel_tmp42_fu_2417_p3;
wire   [31:0] dog_pyr_val_V_load_2_8_fu_2424_p3;
wire   [31:0] sel_tmp52_fu_2437_p3;
wire   [31:0] dog_pyr_val_V_load_2_9_fu_2444_p3;
wire   [31:0] sel_tmp62_fu_2457_p3;
wire   [31:0] dog_pyr_val_V_load_2_10_fu_2464_p3;
wire   [31:0] sel_tmp72_fu_2477_p3;
wire   [31:0] dog_pyr_val_V_load_3_1_fu_2484_p3;
wire   [31:0] sel_tmp82_fu_2497_p3;
wire   [31:0] dog_pyr_val_V_load_3_2_fu_2504_p3;
wire   [31:0] sel_tmp92_fu_2517_p3;
wire   [31:0] dog_pyr_val_V_load_3_3_fu_2524_p3;
wire   [31:0] sel_tmp102_fu_2537_p3;
wire   [31:0] dog_pyr_val_V_load_3_4_fu_2544_p3;
wire   [31:0] sel_tmp112_fu_2557_p3;
wire   [31:0] dog_pyr_val_V_load_3_5_fu_2564_p3;
wire   [31:0] sel_tmp122_fu_2577_p3;
wire   [31:0] dog_pyr_val_V_load_3_6_fu_2584_p3;
wire   [31:0] sel_tmp132_fu_2597_p3;
wire   [31:0] dog_pyr_val_V_load_3_7_fu_2604_p3;
wire   [31:0] sel_tmp142_fu_2617_p3;
wire   [31:0] dog_pyr_val_V_load_3_8_fu_2624_p3;
wire   [31:0] sel_tmp152_fu_2637_p3;
wire   [31:0] dog_pyr_val_V_load_3_9_fu_2644_p3;
wire   [31:0] sel_tmp162_fu_2657_p3;
wire   [31:0] dog_pyr_val_V_load_3_10_fu_2664_p3;
wire   [31:0] sel_tmp172_fu_2677_p3;
wire   [31:0] dog_pyr_val_V_load_4_1_fu_2684_p3;
wire   [31:0] sel_tmp182_fu_2697_p3;
wire   [31:0] dog_pyr_val_V_load_4_2_fu_2704_p3;
wire   [31:0] sel_tmp192_fu_2717_p3;
wire   [31:0] dog_pyr_val_V_load_4_3_fu_2724_p3;
wire   [31:0] sel_tmp202_fu_2737_p3;
wire   [31:0] dog_pyr_val_V_load_4_4_fu_2744_p3;
wire   [31:0] sel_tmp212_fu_2757_p3;
wire   [31:0] dog_pyr_val_V_load_4_5_fu_2764_p3;
wire   [31:0] sel_tmp222_fu_2777_p3;
wire   [31:0] dog_pyr_val_V_load_4_6_fu_2784_p3;
wire   [31:0] sel_tmp232_fu_2797_p3;
wire   [31:0] dog_pyr_val_V_load_4_7_fu_2804_p3;
wire   [31:0] sel_tmp242_fu_2817_p3;
wire   [31:0] dog_pyr_val_V_load_4_8_fu_2824_p3;
wire   [31:0] sel_tmp252_fu_2837_p3;
wire   [31:0] dog_pyr_val_V_load_4_9_fu_2844_p3;
wire   [31:0] sel_tmp262_fu_2857_p3;
wire   [31:0] dog_pyr_val_V_load_4_10_fu_2864_p3;
wire   [31:0] sel_tmp272_fu_2877_p3;
wire   [31:0] dog_pyr_val_V_load_5_1_fu_2884_p3;
wire    ap_CS_fsm_state58;
wire   [31:0] sel_tmp282_fu_2897_p3;
wire   [31:0] dog_pyr_val_V_load_5_2_fu_2904_p3;
wire   [30:0] tmp_1032_fu_2987_p1;
wire   [46:0] p_shl3_fu_2998_p3;
wire   [47:0] p_shl2_fu_2990_p3;
wire  signed [47:0] p_shl3_cast_fu_3005_p1;
wire   [47:0] p_Val2_s_fu_3009_p2;
wire  signed [49:0] p_shl_fu_3025_p3;
wire  signed [47:0] p_shl4_fu_3037_p3;
wire  signed [50:0] p_shl_cast_fu_3033_p1;
wire  signed [50:0] p_shl4_cast_fu_3049_p1;
wire   [50:0] p_Val2_28_fu_3053_p2;
wire  signed [49:0] p_shl4_cast1_fu_3045_p1;
wire   [2:0] tmp_1050_fu_3077_p1;
wire   [49:0] tmp_332_cast_fu_3104_p2;
wire   [49:0] p_Val2_76_fu_3109_p3;
wire   [63:0] p_Val2_68_cast_fu_3115_p1;
reg   [63:0] p_Result_100_fu_3119_p4;
reg   [63:0] tmp_298_fu_3129_p3;
wire   [31:0] num_zeros_fu_3137_p1;
wire   [31:0] msb_idx_fu_3145_p2;
wire   [26:0] tmp_1037_fu_3151_p4;
wire   [31:0] tmp32_V_fu_3167_p1;
wire   [31:0] tmp_299_fu_3171_p2;
wire   [5:0] tmp_1039_fu_3183_p1;
wire   [5:0] tmp_1040_fu_3187_p2;
wire   [63:0] tmp_1041_fu_3193_p1;
wire   [63:0] tmp_1042_fu_3197_p2;
wire   [0:0] icmp_fu_3161_p2;
wire   [31:0] tmp32_V_3_fu_3177_p2;
wire   [31:0] tmp32_V_4_fu_3203_p1;
wire   [31:0] grp_fu_1339_p1;
wire   [0:0] tmp_300_fu_3229_p2;
wire   [7:0] tmp_254_fu_3234_p2;
wire   [7:0] tmp_255_fu_3239_p1;
wire   [7:0] p_Repl2_34_trunc_fu_3243_p2;
wire   [8:0] tmp_256_fu_3249_p3;
wire   [31:0] p_Result_101_fu_3256_p5;
wire   [31:0] f_fu_3267_p1;
wire   [7:0] loc_V_fu_3282_p4;
wire   [4:0] index_V_fu_3304_p4;
wire   [0:0] p_Result_s_198_fu_3320_p3;
wire   [31:0] one_half_i_i_cast_fu_3335_p1;
wire   [31:0] p_Val2_43_fu_3339_p2;
wire   [22:0] loc_V_8_fu_3344_p1;
wire   [22:0] tmp_1688_i_i_fu_3348_p2;
wire   [8:0] tmp_fu_3360_p4;
wire   [22:0] xs_sig_V_fu_3354_p2;
wire   [31:0] p_Result_102_fu_3327_p3;
wire   [31:0] p_Result_103_fu_3370_p3;
wire   [31:0] sel_tmp287_v_fu_3378_p3;
wire   [0:0] sel_tmp288_fu_3389_p2;
wire   [0:0] sel_tmp289_fu_3394_p2;
wire   [31:0] sel_tmp287_fu_3385_p1;
wire   [31:0] x_assign_s_fu_3399_p3;
wire   [31:0] p_Val2_84_fu_3406_p1;
wire   [22:0] loc_V_10_fu_3428_p1;
wire   [24:0] tmp_1701_i_i_i_fu_3432_p4;
wire   [7:0] loc_V_9_fu_3418_p4;
wire   [8:0] tmp_i_i_i_i_cast_fu_3446_p1;
wire   [8:0] sh_assign_fu_3450_p2;
wire   [7:0] tmp_1702_i_i_i_fu_3464_p2;
wire   [0:0] isNeg_fu_3456_p3;
wire  signed [8:0] tmp_1702_i_i_i_cast_fu_3470_p1;
wire  signed [8:0] sh_assign_4_fu_3474_p3;
wire  signed [31:0] sh_assign_6_i_i_i_ca_fu_3482_p1;
wire  signed [24:0] sh_assign_6_i_i_i_ca_1_fu_3486_p1;
wire   [78:0] tmp_1701_i_i_i_cast9_fu_3442_p1;
wire   [78:0] tmp_1703_i_i_i_fu_3490_p1;
wire   [24:0] tmp_1704_i_i_i_fu_3494_p2;
wire   [0:0] tmp_1049_fu_3506_p3;
wire   [78:0] tmp_1705_i_i_i_fu_3500_p2;
wire   [31:0] tmp_176_fu_3514_p1;
wire   [31:0] tmp_177_fu_3518_p4;
wire   [31:0] p_Val2_i_i_i_fu_3536_p2;
wire  signed [31:0] p_Val2_30_fu_3552_p1;
wire   [47:0] p_Val2_30_fu_3552_p2;
wire   [0:0] tmp_304_fu_3585_p2;
wire   [5:0] tmp_305_fu_3591_p2;
wire   [5:0] left_fu_3597_p3;
wire   [0:0] tmp_306_fu_3615_p2;
wire  signed [31:0] tmp_310_fu_3628_p1;
wire   [5:0] right_fu_3621_p3;
wire  signed [31:0] tmp_312_fu_3638_p1;
wire  signed [31:0] tmp_313_fu_3643_p0;
wire  signed [32:0] tmp_313_fu_3643_p1;
wire  signed [32:0] tmp_314_fu_3647_p1;
wire   [32:0] p_Val2_31_fu_3650_p2;
wire  signed [31:0] tmp_315_fu_3660_p0;
wire   [31:0] tmp_1051_fu_3656_p1;
wire   [31:0] tmp_354_cast_fu_3673_p2;
reg   [32:0] p_Result_105_fu_3691_p4;
wire   [63:0] p_Result_106_fu_3701_p3;
reg   [63:0] tmp_316_fu_3709_p3;
wire  signed [32:0] p_Val2_33_fu_3721_p2;
wire  signed [32:0] p_Val2_34_fu_3727_p3;
wire  signed [33:0] tmp_365_cast_fu_3734_p1;
wire  signed [33:0] tmp_366_cast_fu_3738_p1;
wire   [0:0] tmp_1055_fu_3771_p3;
wire   [30:0] tmp_1054_fu_3767_p1;
wire   [30:0] msb_idx_2_fu_3779_p3;
wire   [25:0] tmp_1056_fu_3787_p4;
wire   [30:0] tmp_317_fu_3803_p2;
wire   [31:0] tmp_358_cast_fu_3809_p1;
wire   [5:0] tmp_1057_fu_3818_p1;
wire   [0:0] tmp_1058_fu_3822_p2;
reg   [32:0] tmp_1060_fu_3834_p4;
wire   [5:0] tmp_1061_fu_3843_p2;
wire   [5:0] tmp_1059_fu_3828_p2;
wire   [5:0] tmp_1063_fu_3856_p3;
wire   [32:0] tmp_1062_fu_3849_p3;
wire   [32:0] tmp_1064_fu_3864_p1;
wire   [32:0] tmp_1065_fu_3868_p2;
wire   [0:0] icmp24_fu_3797_p2;
wire   [31:0] tmp32_V_8_fu_3813_p2;
wire   [31:0] tmp32_V_10_fu_3874_p1;
wire   [34:0] p_Val2_35_fu_3886_p3;
wire   [34:0] tmp_321_fu_3893_p2;
wire  signed [1:0] tmp_322_fu_3906_p4;
wire  signed [63:0] p_Result_10_fu_3916_p1;
reg   [63:0] tmp_323_fu_3920_p3;
reg   [32:0] p_Result_11_fu_3938_p4;
reg   [63:0] p_Result_108_fu_3948_p5;
reg   [63:0] tmp_325_fu_3960_p3;
wire   [31:0] tmp_1070_fu_3968_p1;
wire   [31:0] tmp_1069_fu_3928_p1;
wire   [0:0] tmp_324_fu_3932_p2;
wire   [31:0] NZeros_fu_3972_p2;
wire   [31:0] num_zeros_2_fu_3978_p3;
wire   [30:0] msb_idx_4_fu_4007_p3;
wire   [25:0] tmp_1073_fu_4013_p4;
wire   [30:0] tmp_326_fu_4032_p2;
wire   [31:0] tmp32_V_14_fu_4029_p1;
wire   [31:0] tmp_373_cast_fu_4038_p1;
wire   [6:0] tmp_1075_fu_4048_p1;
wire  signed [96:0] p_Val2_81_cast_fu_4004_p1;
wire   [0:0] tmp_1076_fu_4052_p2;
reg   [96:0] tmp_1078_fu_4064_p4;
wire   [6:0] tmp_1079_fu_4074_p2;
wire   [6:0] tmp_1077_fu_4058_p2;
wire   [6:0] tmp_1081_fu_4088_p3;
wire   [96:0] tmp_1080_fu_4080_p3;
wire   [96:0] tmp_1082_fu_4096_p1;
wire   [96:0] tmp_1083_fu_4100_p2;
wire   [0:0] icmp29_fu_4023_p2;
wire   [31:0] tmp32_V_15_fu_4042_p2;
wire   [31:0] tmp32_V_16_fu_4106_p1;
wire   [0:0] tmp_318_fu_4132_p2;
wire   [7:0] tmp_cast_cast_fu_4140_p3;
wire   [7:0] tmp_1067_fu_4137_p1;
wire   [7:0] p_Repl2_37_trunc_fu_4148_p2;
wire   [8:0] tmp_319_fu_4154_p3;
wire   [31:0] p_Result_107_fu_4161_p5;
wire   [31:0] f_3_fu_4172_p1;
wire   [0:0] tmp_327_fu_4197_p2;
wire   [7:0] tmp12_cast_cast_fu_4205_p3;
wire   [7:0] tmp_1085_fu_4202_p1;
wire   [7:0] p_Repl2_41_trunc_fu_4213_p2;
wire   [8:0] tmp_328_fu_4219_p3;
wire   [31:0] p_Result_109_fu_4226_p5;
wire   [31:0] f_5_fu_4237_p1;
wire   [63:0] d_assign_fu_1342_p1;
wire   [63:0] ireg_V_fu_4248_p1;
wire   [10:0] exp_tmp_V_fu_4264_p4;
wire   [62:0] tmp_1086_fu_4252_p1;
wire   [11:0] tmp_329_fu_4274_p1;
wire   [11:0] F2_fu_4288_p2;
wire   [11:0] tmp_333_fu_4300_p2;
wire   [11:0] tmp_334_fu_4306_p2;
wire   [6:0] tmp_1090_fu_4326_p4;
wire   [52:0] tmp_330_fu_4342_p3;
wire   [53:0] p_Result_110_fu_4349_p1;
wire   [53:0] man_V_3_fu_4353_p2;
wire   [53:0] man_V_4_fu_4359_p3;
wire  signed [31:0] sh_amt_cast_fu_4366_p1;
wire   [53:0] tmp_337_fu_4378_p1;
wire   [53:0] tmp_338_fu_4382_p2;
wire   [31:0] tmp_1089_fu_4369_p1;
wire   [0:0] sel_tmp1_fu_4405_p2;
wire   [0:0] sel_tmp6_demorgan_fu_4415_p2;
wire   [0:0] sel_tmp6_fu_4419_p2;
wire   [0:0] tmp_336_fu_4373_p2;
wire   [0:0] sel_tmp7_fu_4425_p2;
wire   [0:0] sel_tmp8_fu_4430_p2;
wire   [0:0] sel_tmp21_demorgan_fu_4448_p2;
wire   [0:0] sel_tmp21_fu_4453_p2;
wire   [0:0] sel_tmp22_fu_4459_p2;
wire   [31:0] tmp_339_fu_4399_p2;
wire   [31:0] tmp_1091_fu_4388_p1;
wire   [0:0] sel_tmp15_fu_4442_p2;
wire   [0:0] sel_tmp9_fu_4436_p2;
wire   [31:0] storemerge_fu_4392_p3;
wire   [0:0] sel_tmp2_fu_4410_p2;
wire   [0:0] or_cond_fu_4472_p2;
wire   [31:0] newSel_fu_4464_p3;
wire   [31:0] newSel13_fu_4478_p3;
wire   [0:0] or_cond1_fu_4486_p2;
wire   [0:0] or_cond2_fu_4500_p2;
wire   [31:0] newSel14_fu_4492_p3;
wire   [21:0] tmp_340_fu_4514_p3;
wire   [31:0] tmp_397_cast_fu_4522_p1;
wire   [31:0] p_Val2_47_fu_4506_p3;
wire   [31:0] p_Val2_38_fu_4526_p2;
wire   [30:0] tmp_1092_fu_4532_p1;
wire   [0:0] tmp_341_fu_4550_p2;
wire   [30:0] p_Val2_53_cast_fu_4556_p2;
wire   [30:0] p_Val2_265_Val2_s_fu_4562_p3;
wire   [0:0] tmp_1093_fu_4536_p3;
wire   [31:0] p_Val2_s_199_fu_4544_p2;
wire   [31:0] p_Val2_265_Val2_1_fu_4570_p1;
wire  signed [31:0] r_V_s_fu_4585_p1;
wire  signed [40:0] mul_fu_4602_p1;
wire   [82:0] mul_fu_4602_p2;
wire   [82:0] neg_mul_fu_4608_p2;
wire   [35:0] tmp_1095_fu_4614_p4;
wire   [35:0] tmp_1096_fu_4624_p4;
wire   [35:0] p_v_v_fu_4634_p3;
wire   [31:0] neg_ti_fu_4649_p2;
wire  signed [31:0] vector_length_write_s_fu_4661_p1;
wire  signed [31:0] tmp_i_fu_4667_p0;
wire   [0:0] tmp_242_fu_1803_p2;
wire   [0:0] tmp_243_fu_1823_p2;
wire   [0:0] tmp_244_fu_1843_p2;
wire   [0:0] tmp_245_fu_1863_p2;
wire   [0:0] tmp_246_fu_1883_p2;
wire   [0:0] tmp_247_fu_1903_p2;
wire   [0:0] tmp_248_fu_1923_p2;
wire   [0:0] tmp_249_fu_1943_p2;
wire   [0:0] tmp_250_fu_1963_p2;
wire   [0:0] tmp_251_fu_1983_p2;
wire   [0:0] tmp_253_fu_2003_p2;
wire   [0:0] tmp_257_fu_2023_p2;
wire   [0:0] tmp_258_fu_2043_p2;
wire   [0:0] tmp_259_fu_2063_p2;
wire   [0:0] tmp_260_fu_2083_p2;
wire   [0:0] tmp_261_fu_2103_p2;
wire   [0:0] tmp_262_fu_2123_p2;
wire   [0:0] tmp_263_fu_2143_p2;
wire   [0:0] tmp_264_fu_2163_p2;
wire   [0:0] tmp_265_fu_2183_p2;
wire   [0:0] tmp_266_fu_2203_p2;
wire   [0:0] tmp_267_fu_2223_p2;
wire   [0:0] tmp_268_fu_2243_p2;
wire   [0:0] tmp_269_fu_2263_p2;
wire   [0:0] tmp_270_fu_2283_p2;
wire   [0:0] tmp_272_fu_2431_p2;
wire   [0:0] tmp_273_fu_2451_p2;
wire   [0:0] tmp_274_fu_2471_p2;
wire   [0:0] tmp_275_fu_2491_p2;
wire   [0:0] tmp_276_fu_2511_p2;
wire   [0:0] tmp_277_fu_2531_p2;
wire   [0:0] tmp_278_fu_2551_p2;
wire   [0:0] tmp_279_fu_2571_p2;
wire   [0:0] tmp_280_fu_2591_p2;
wire   [0:0] tmp_281_fu_2611_p2;
wire   [0:0] tmp_282_fu_2631_p2;
wire   [0:0] tmp_283_fu_2651_p2;
wire   [0:0] tmp_284_fu_2671_p2;
wire   [0:0] tmp_285_fu_2691_p2;
wire   [0:0] tmp_286_fu_2711_p2;
wire   [0:0] tmp_287_fu_2731_p2;
wire   [0:0] tmp_288_fu_2751_p2;
wire   [0:0] tmp_289_fu_2771_p2;
wire   [0:0] tmp_290_fu_2791_p2;
wire   [0:0] tmp_291_fu_2811_p2;
wire   [0:0] tmp_292_fu_2831_p2;
wire   [0:0] tmp_293_fu_2851_p2;
wire   [0:0] tmp_294_fu_2871_p2;
wire   [0:0] tmp_295_fu_2891_p2;
wire   [0:0] tmp_296_fu_2911_p2;
reg   [72:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 73'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 grp_calcOrientationHist_fu_1260_ap_start_reg = 1'b0;
#0 grp_adjustLocalExtrema_fu_1288_ap_start_reg = 1'b0;
end

calcOrientationHi6jw #(
    .DataWidth( 23 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
mask_table1686_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mask_table1686_address0),
    .ce0(mask_table1686_ce0),
    .q0(mask_table1686_q0)
);

calcOrientationHi7jG #(
    .DataWidth( 24 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
one_half_table2682_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(one_half_table2682_address0),
    .ce0(one_half_table2682_ce0),
    .q0(one_half_table2682_q0)
);

findScaleSpaceExtbbk #(
    .DataWidth( 32 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
hist_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(hist_V_address0),
    .ce0(hist_V_ce0),
    .we0(hist_V_we0),
    .d0(grp_calcOrientationHist_fu_1260_hist_V_d0),
    .q0(hist_V_q0),
    .address1(hist_V_address1),
    .ce1(hist_V_ce1),
    .q1(hist_V_q1)
);

calcOrientationHist grp_calcOrientationHist_fu_1260(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_calcOrientationHist_fu_1260_ap_start),
    .ap_done(grp_calcOrientationHist_fu_1260_ap_done),
    .ap_idle(grp_calcOrientationHist_fu_1260_ap_idle),
    .ap_ready(grp_calcOrientationHist_fu_1260_ap_ready),
    .img_0_val_V_address0(grp_calcOrientationHist_fu_1260_img_0_val_V_address0),
    .img_0_val_V_ce0(grp_calcOrientationHist_fu_1260_img_0_val_V_ce0),
    .img_0_val_V_q0(gauss_pyr_0_val_V_q0),
    .img_0_val_V_address1(grp_calcOrientationHist_fu_1260_img_0_val_V_address1),
    .img_0_val_V_ce1(grp_calcOrientationHist_fu_1260_img_0_val_V_ce1),
    .img_0_val_V_q1(gauss_pyr_0_val_V_q1),
    .img_1_val_V_address0(grp_calcOrientationHist_fu_1260_img_1_val_V_address0),
    .img_1_val_V_ce0(grp_calcOrientationHist_fu_1260_img_1_val_V_ce0),
    .img_1_val_V_q0(gauss_pyr_1_val_V_q0),
    .img_1_val_V_address1(grp_calcOrientationHist_fu_1260_img_1_val_V_address1),
    .img_1_val_V_ce1(grp_calcOrientationHist_fu_1260_img_1_val_V_ce1),
    .img_1_val_V_q1(gauss_pyr_1_val_V_q1),
    .img_2_val_V_address0(grp_calcOrientationHist_fu_1260_img_2_val_V_address0),
    .img_2_val_V_ce0(grp_calcOrientationHist_fu_1260_img_2_val_V_ce0),
    .img_2_val_V_q0(gauss_pyr_2_val_V_q0),
    .img_2_val_V_address1(grp_calcOrientationHist_fu_1260_img_2_val_V_address1),
    .img_2_val_V_ce1(grp_calcOrientationHist_fu_1260_img_2_val_V_ce1),
    .img_2_val_V_q1(gauss_pyr_2_val_V_q1),
    .img_3_val_V_address0(grp_calcOrientationHist_fu_1260_img_3_val_V_address0),
    .img_3_val_V_ce0(grp_calcOrientationHist_fu_1260_img_3_val_V_ce0),
    .img_3_val_V_q0(gauss_pyr_3_val_V_q0),
    .img_3_val_V_address1(grp_calcOrientationHist_fu_1260_img_3_val_V_address1),
    .img_3_val_V_ce1(grp_calcOrientationHist_fu_1260_img_3_val_V_ce1),
    .img_3_val_V_q1(gauss_pyr_3_val_V_q1),
    .img_4_val_V_address0(grp_calcOrientationHist_fu_1260_img_4_val_V_address0),
    .img_4_val_V_ce0(grp_calcOrientationHist_fu_1260_img_4_val_V_ce0),
    .img_4_val_V_q0(gauss_pyr_4_val_V_q0),
    .img_4_val_V_address1(grp_calcOrientationHist_fu_1260_img_4_val_V_address1),
    .img_4_val_V_ce1(grp_calcOrientationHist_fu_1260_img_4_val_V_ce1),
    .img_4_val_V_q1(gauss_pyr_4_val_V_q1),
    .img_5_val_V_address0(grp_calcOrientationHist_fu_1260_img_5_val_V_address0),
    .img_5_val_V_ce0(grp_calcOrientationHist_fu_1260_img_5_val_V_ce0),
    .img_5_val_V_q0(gauss_pyr_5_val_V_q0),
    .img_5_val_V_address1(grp_calcOrientationHist_fu_1260_img_5_val_V_address1),
    .img_5_val_V_ce1(grp_calcOrientationHist_fu_1260_img_5_val_V_ce1),
    .img_5_val_V_q1(gauss_pyr_5_val_V_q1),
    .img_val_V_offset(layer_1_reg_5575),
    .img_rows_read(tmp_301_reg_5650),
    .img_cols_read(tmp_302_reg_5655),
    .r0(r0_1_reg_5581),
    .c0(c0_1_reg_5586),
    .radius(p_Val2_95_reg_5723),
    .sigma_V(p_s_reg_5628),
    .hist_V_address0(grp_calcOrientationHist_fu_1260_hist_V_address0),
    .hist_V_ce0(grp_calcOrientationHist_fu_1260_hist_V_ce0),
    .hist_V_we0(grp_calcOrientationHist_fu_1260_hist_V_we0),
    .hist_V_d0(grp_calcOrientationHist_fu_1260_hist_V_d0),
    .ap_return(grp_calcOrientationHist_fu_1260_ap_return)
);

adjustLocalExtrema grp_adjustLocalExtrema_fu_1288(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_adjustLocalExtrema_fu_1288_ap_start),
    .ap_done(grp_adjustLocalExtrema_fu_1288_ap_done),
    .ap_idle(grp_adjustLocalExtrema_fu_1288_ap_idle),
    .ap_ready(grp_adjustLocalExtrema_fu_1288_ap_ready),
    .dog_pyr_0_val_V_address0(grp_adjustLocalExtrema_fu_1288_dog_pyr_0_val_V_address0),
    .dog_pyr_0_val_V_ce0(grp_adjustLocalExtrema_fu_1288_dog_pyr_0_val_V_ce0),
    .dog_pyr_0_val_V_q0(dog_pyr_0_val_V_q0),
    .dog_pyr_0_val_V_address1(grp_adjustLocalExtrema_fu_1288_dog_pyr_0_val_V_address1),
    .dog_pyr_0_val_V_ce1(grp_adjustLocalExtrema_fu_1288_dog_pyr_0_val_V_ce1),
    .dog_pyr_0_val_V_q1(dog_pyr_0_val_V_q1),
    .dog_pyr_1_val_V_address0(grp_adjustLocalExtrema_fu_1288_dog_pyr_1_val_V_address0),
    .dog_pyr_1_val_V_ce0(grp_adjustLocalExtrema_fu_1288_dog_pyr_1_val_V_ce0),
    .dog_pyr_1_val_V_q0(dog_pyr_1_val_V_q0),
    .dog_pyr_1_val_V_address1(grp_adjustLocalExtrema_fu_1288_dog_pyr_1_val_V_address1),
    .dog_pyr_1_val_V_ce1(grp_adjustLocalExtrema_fu_1288_dog_pyr_1_val_V_ce1),
    .dog_pyr_1_val_V_q1(dog_pyr_1_val_V_q1),
    .dog_pyr_2_val_V_address0(grp_adjustLocalExtrema_fu_1288_dog_pyr_2_val_V_address0),
    .dog_pyr_2_val_V_ce0(grp_adjustLocalExtrema_fu_1288_dog_pyr_2_val_V_ce0),
    .dog_pyr_2_val_V_q0(dog_pyr_2_val_V_q0),
    .dog_pyr_2_val_V_address1(grp_adjustLocalExtrema_fu_1288_dog_pyr_2_val_V_address1),
    .dog_pyr_2_val_V_ce1(grp_adjustLocalExtrema_fu_1288_dog_pyr_2_val_V_ce1),
    .dog_pyr_2_val_V_q1(dog_pyr_2_val_V_q1),
    .dog_pyr_3_val_V_address0(grp_adjustLocalExtrema_fu_1288_dog_pyr_3_val_V_address0),
    .dog_pyr_3_val_V_ce0(grp_adjustLocalExtrema_fu_1288_dog_pyr_3_val_V_ce0),
    .dog_pyr_3_val_V_q0(dog_pyr_3_val_V_q0),
    .dog_pyr_3_val_V_address1(grp_adjustLocalExtrema_fu_1288_dog_pyr_3_val_V_address1),
    .dog_pyr_3_val_V_ce1(grp_adjustLocalExtrema_fu_1288_dog_pyr_3_val_V_ce1),
    .dog_pyr_3_val_V_q1(dog_pyr_3_val_V_q1),
    .dog_pyr_4_val_V_address0(grp_adjustLocalExtrema_fu_1288_dog_pyr_4_val_V_address0),
    .dog_pyr_4_val_V_ce0(grp_adjustLocalExtrema_fu_1288_dog_pyr_4_val_V_ce0),
    .dog_pyr_4_val_V_q0(dog_pyr_4_val_V_q0),
    .dog_pyr_4_val_V_address1(grp_adjustLocalExtrema_fu_1288_dog_pyr_4_val_V_address1),
    .dog_pyr_4_val_V_ce1(grp_adjustLocalExtrema_fu_1288_dog_pyr_4_val_V_ce1),
    .dog_pyr_4_val_V_q1(dog_pyr_4_val_V_q1),
    .dog_pyr_0_rows_read(dog_pyr_0_rows_read),
    .dog_pyr_0_cols_read(dog_pyr_0_cols_read),
    .octave(octave),
    .layer_read(layer_reg_1197),
    .r_read(r0_reg_1209),
    .c_read(c0_reg_1221),
    .kpt_pt_x_read(kpt_pt_x_1_fu_382),
    .kpt_pt_y_read(kpt_pt_y_1_fu_386),
    .kpt_sigma_V_read(kpt_sigma_V_1_fu_390),
    .kpt_response_V_read(kpt_response_V_1_fu_394),
    .kpt_octave_read(kpt_octave_1_fu_378),
    .kpt_layer_read(kpt_layer_1_fu_374),
    .ap_return_0(grp_adjustLocalExtrema_fu_1288_ap_return_0),
    .ap_return_1(grp_adjustLocalExtrema_fu_1288_ap_return_1),
    .ap_return_2(grp_adjustLocalExtrema_fu_1288_ap_return_2),
    .ap_return_3(grp_adjustLocalExtrema_fu_1288_ap_return_3),
    .ap_return_4(grp_adjustLocalExtrema_fu_1288_ap_return_4),
    .ap_return_5(grp_adjustLocalExtrema_fu_1288_ap_return_5),
    .ap_return_6(grp_adjustLocalExtrema_fu_1288_ap_return_6),
    .ap_return_7(grp_adjustLocalExtrema_fu_1288_ap_return_7),
    .ap_return_8(grp_adjustLocalExtrema_fu_1288_ap_return_8),
    .ap_return_9(grp_adjustLocalExtrema_fu_1288_ap_return_9)
);

SIFT2_Core_fdiv_3g8j #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_fdiv_3g8j_U944(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_03_i1_reg_5871),
    .din1(p_03_i2_reg_5886),
    .ce(1'b1),
    .dout(grp_fu_1335_p2)
);

SIFT2_Core_uitofpXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_uitofpXh4_U945(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1339_p0),
    .ce(1'b1),
    .dout(grp_fu_1339_p1)
);

SIFT2_Core_fpext_hbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
SIFT2_Core_fpext_hbi_U946(
    .din0(v_assign_reg_5891),
    .dout(d_assign_fu_1342_p1)
);

SIFT2_Core_mux_63VhK_x_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_63VhK_x_x_U947(
    .din0(gauss_pyr_0_rows_read),
    .din1(gauss_pyr_1_rows_read),
    .din2(gauss_pyr_2_rows_read),
    .din3(gauss_pyr_3_rows_read),
    .din4(gauss_pyr_4_rows_read),
    .din5(gauss_pyr_5_rows_read),
    .din6(tmp_1050_fu_3077_p1),
    .dout(tmp_301_fu_3080_p8)
);

SIFT2_Core_mux_63VhK_x_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
SIFT2_Core_mux_63VhK_x_x_U948(
    .din0(gauss_pyr_0_cols_read),
    .din1(gauss_pyr_1_cols_read),
    .din2(gauss_pyr_2_cols_read),
    .din3(gauss_pyr_3_cols_read),
    .din4(gauss_pyr_4_cols_read),
    .din5(gauss_pyr_5_cols_read),
    .din6(tmp_1050_fu_3077_p1),
    .dout(tmp_302_fu_3092_p8)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state69) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((grp_calcOrientationHist_fu_1260_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state69)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state69);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end else if (((grp_calcOrientationHist_fu_1260_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_adjustLocalExtrema_fu_1288_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state59)) begin
            grp_adjustLocalExtrema_fu_1288_ap_start_reg <= 1'b1;
        end else if ((grp_adjustLocalExtrema_fu_1288_ap_ready == 1'b1)) begin
            grp_adjustLocalExtrema_fu_1288_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_calcOrientationHist_fu_1260_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state67)) begin
            grp_calcOrientationHist_fu_1260_ap_start_reg <= 1'b1;
        end else if ((grp_calcOrientationHist_fu_1260_ap_ready == 1'b1)) begin
            grp_calcOrientationHist_fu_1260_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        c0_reg_1221 <= c_fu_4682_p2;
    end else if (((tmp_236_fu_1517_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        c0_reg_1221 <= 31'd5;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_312_reg_5779_pp0_iter9_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter9_reg == 1'd1) & (tmp_308_reg_5755_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        keypoints_length_fu_370 <= vector_length_write_s_fu_4661_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        keypoints_length_fu_370 <= keypoints_length_read;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        kpt_layer_1_fu_374 <= kpt_layer_reg_5622;
    end else if (((grp_adjustLocalExtrema_fu_1288_ap_done == 1'b1) & (tmp_252_fu_2941_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state60))) begin
        kpt_layer_1_fu_374 <= grp_adjustLocalExtrema_fu_1288_ap_return_9;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        kpt_octave_1_fu_378 <= kpt_octave_reg_5616;
    end else if (((grp_adjustLocalExtrema_fu_1288_ap_done == 1'b1) & (tmp_252_fu_2941_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state60))) begin
        kpt_octave_1_fu_378 <= grp_adjustLocalExtrema_fu_1288_ap_return_8;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        kpt_pt_x_1_fu_382 <= kpt_pt_x_reg_5591;
    end else if (((grp_adjustLocalExtrema_fu_1288_ap_done == 1'b1) & (tmp_252_fu_2941_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state60))) begin
        kpt_pt_x_1_fu_382 <= grp_adjustLocalExtrema_fu_1288_ap_return_4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        kpt_pt_y_1_fu_386 <= kpt_pt_y_reg_5597;
    end else if (((grp_adjustLocalExtrema_fu_1288_ap_done == 1'b1) & (tmp_252_fu_2941_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state60))) begin
        kpt_pt_y_1_fu_386 <= grp_adjustLocalExtrema_fu_1288_ap_return_5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        kpt_response_V_1_fu_394 <= kpt_response_V_reg_5611;
    end else if (((grp_adjustLocalExtrema_fu_1288_ap_done == 1'b1) & (tmp_252_fu_2941_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state60))) begin
        kpt_response_V_1_fu_394 <= grp_adjustLocalExtrema_fu_1288_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        kpt_sigma_V_1_fu_390 <= kpt_sigma_V_reg_5603;
    end else if (((grp_adjustLocalExtrema_fu_1288_ap_done == 1'b1) & (tmp_252_fu_2941_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state60))) begin
        kpt_sigma_V_1_fu_390 <= grp_adjustLocalExtrema_fu_1288_ap_return_6;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_236_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        layer_reg_1197 <= l_reg_4819;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        layer_reg_1197 <= 3'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_reg_5733 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_48_reg_1248 <= j_reg_5737;
    end else if (((grp_calcOrientationHist_fu_1260_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
        p_Val2_48_reg_1248 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_237_fu_1574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        r0_reg_1209 <= r_reg_4957;
    end else if (((exitcond2_fu_1489_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        r0_reg_1209 <= 31'd5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        if ((~(layer_reg_1197 == 3'd2) & ~(layer_reg_1197 == 3'd1))) begin
            val_V_reg_1233 <= dog_pyr_3_val_V_q0;
        end else if ((layer_reg_1197 == 3'd2)) begin
            val_V_reg_1233 <= dog_pyr_2_val_V_q0;
        end else if ((layer_reg_1197 == 3'd1)) begin
            val_V_reg_1233 <= dog_pyr_1_val_V_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_adjustLocalExtrema_fu_1288_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state60))) begin
        c0_1_reg_5586 <= grp_adjustLocalExtrema_fu_1288_ap_return_3;
        kpt_layer_reg_5622 <= grp_adjustLocalExtrema_fu_1288_ap_return_9;
        kpt_octave_reg_5616 <= grp_adjustLocalExtrema_fu_1288_ap_return_8;
        kpt_pt_x_reg_5591 <= grp_adjustLocalExtrema_fu_1288_ap_return_4;
        kpt_pt_y_reg_5597 <= grp_adjustLocalExtrema_fu_1288_ap_return_5;
        kpt_response_V_reg_5611 <= grp_adjustLocalExtrema_fu_1288_ap_return_7;
        kpt_sigma_V_reg_5603 <= grp_adjustLocalExtrema_fu_1288_ap_return_6;
        layer_1_reg_5575 <= grp_adjustLocalExtrema_fu_1288_ap_return_1;
        r0_1_reg_5581 <= grp_adjustLocalExtrema_fu_1288_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp26_reg_4824 == 1'd1) & (sel_tmp28_reg_4880 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        dog_pyr_0_val_V_add_10_reg_5329 <= tmp_167_cast_fu_2325_p1;
        dog_pyr_0_val_V_add_11_reg_5334 <= tmp_168_cast_fu_2338_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp26_reg_4824 == 1'd1) & (tmp_271_fu_2361_p2 == 1'd0) & (sel_tmp28_reg_4880 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        dog_pyr_0_val_V_add_12_reg_5382 <= tmp_169_cast_fu_2382_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp26_reg_4824 == 1'd1) & (sel_tmp28_reg_4880 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        dog_pyr_0_val_V_add_13_reg_5417 <= tmp_170_cast_fu_2401_p1;
        dog_pyr_0_val_V_add_14_reg_5422 <= tmp_171_cast_fu_2409_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_237_fu_1574_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        dog_pyr_0_val_V_add_1_reg_4979 <= tmp_158_cast_fu_1602_p1;
        dog_pyr_0_val_V_add_2_reg_4984 <= tmp_159_cast_fu_1616_p1;
        dog_pyr_0_val_V_add_reg_4974 <= tmp_157_cast_fu_1588_p1;
        dog_pyr_1_val_V_add_1_reg_4994 <= tmp_158_cast_fu_1602_p1;
        dog_pyr_1_val_V_add_2_reg_4999 <= tmp_159_cast_fu_1616_p1;
        dog_pyr_1_val_V_add_reg_4989 <= tmp_157_cast_fu_1588_p1;
        dog_pyr_2_val_V_add_1_reg_5009 <= tmp_158_cast_fu_1602_p1;
        dog_pyr_2_val_V_add_2_reg_5014 <= tmp_159_cast_fu_1616_p1;
        dog_pyr_2_val_V_add_reg_5004 <= tmp_157_cast_fu_1588_p1;
        dog_pyr_3_val_V_add_1_reg_5024 <= tmp_158_cast_fu_1602_p1;
        dog_pyr_3_val_V_add_2_reg_5029 <= tmp_159_cast_fu_1616_p1;
        dog_pyr_3_val_V_add_reg_5019 <= tmp_157_cast_fu_1588_p1;
        dog_pyr_4_val_V_add_1_reg_5039 <= tmp_158_cast_fu_1602_p1;
        dog_pyr_4_val_V_add_2_reg_5044 <= tmp_159_cast_fu_1616_p1;
        dog_pyr_4_val_V_add_reg_5034 <= tmp_157_cast_fu_1588_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_240_fu_1663_p2 == 1'd1) & (tmp_239_fu_1657_p2 == 1'd1) & (sel_tmp26_reg_4824 == 1'd1) & (sel_tmp28_reg_4880 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        dog_pyr_0_val_V_add_3_reg_5061 <= tmp_160_cast_fu_1684_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp26_reg_4824 == 1'd1) & (sel_tmp28_reg_4880 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        dog_pyr_0_val_V_add_4_reg_5086 <= tmp_161_cast_fu_1697_p1;
        dog_pyr_0_val_V_add_5_reg_5091 <= tmp_162_cast_fu_1710_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp26_reg_4824 == 1'd1) & (tmp_241_fu_1733_p2 == 1'd0) & (sel_tmp28_reg_4880 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        dog_pyr_0_val_V_add_6_reg_5145 <= tmp_163_cast_fu_1754_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp26_reg_4824 == 1'd1) & (sel_tmp28_reg_4880 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        dog_pyr_0_val_V_add_7_reg_5170 <= tmp_164_cast_fu_1767_p1;
        dog_pyr_0_val_V_add_8_reg_5175 <= tmp_165_cast_fu_1780_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1027_fu_2289_p3 == 1'd1) & (sel_tmp26_reg_4824 == 1'd1) & (sel_tmp28_reg_4880 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        dog_pyr_0_val_V_add_9_reg_5304 <= tmp_166_cast_fu_2312_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        dog_pyr_1_val_V_add_10_reg_5339 <= tmp_167_cast_fu_2325_p1;
        dog_pyr_1_val_V_add_11_reg_5344 <= tmp_168_cast_fu_2338_p1;
        dog_pyr_2_val_V_add_10_reg_5349 <= tmp_167_cast_fu_2325_p1;
        dog_pyr_2_val_V_add_11_reg_5354 <= tmp_168_cast_fu_2338_p1;
        dog_pyr_3_val_V_add_10_reg_5359 <= tmp_167_cast_fu_2325_p1;
        dog_pyr_3_val_V_add_11_reg_5364 <= tmp_168_cast_fu_2338_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        dog_pyr_1_val_V_add_13_reg_5427 <= tmp_170_cast_fu_2401_p1;
        dog_pyr_1_val_V_add_14_reg_5432 <= tmp_171_cast_fu_2409_p1;
        dog_pyr_2_val_V_add_13_reg_5437 <= tmp_170_cast_fu_2401_p1;
        dog_pyr_2_val_V_add_14_reg_5442 <= tmp_171_cast_fu_2409_p1;
        dog_pyr_3_val_V_add_13_reg_5447 <= tmp_170_cast_fu_2401_p1;
        dog_pyr_3_val_V_add_14_reg_5452 <= tmp_171_cast_fu_2409_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        dog_pyr_1_val_V_add_4_reg_5096 <= tmp_161_cast_fu_1697_p1;
        dog_pyr_1_val_V_add_5_reg_5101 <= tmp_162_cast_fu_1710_p1;
        dog_pyr_2_val_V_add_4_reg_5106 <= tmp_161_cast_fu_1697_p1;
        dog_pyr_2_val_V_add_5_reg_5111 <= tmp_162_cast_fu_1710_p1;
        dog_pyr_3_val_V_add_4_reg_5116 <= tmp_161_cast_fu_1697_p1;
        dog_pyr_3_val_V_add_5_reg_5121 <= tmp_162_cast_fu_1710_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        dog_pyr_1_val_V_add_7_reg_5180 <= tmp_164_cast_fu_1767_p1;
        dog_pyr_1_val_V_add_8_reg_5185 <= tmp_165_cast_fu_1780_p1;
        dog_pyr_2_val_V_add_7_reg_5190 <= tmp_164_cast_fu_1767_p1;
        dog_pyr_2_val_V_add_8_reg_5195 <= tmp_165_cast_fu_1780_p1;
        dog_pyr_3_val_V_add_7_reg_5200 <= tmp_164_cast_fu_1767_p1;
        dog_pyr_3_val_V_add_8_reg_5205 <= tmp_165_cast_fu_1780_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp28_reg_4880 == 1'd0) & (sel_tmp26_reg_4824 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        dog_pyr_4_val_V_add_10_reg_5369 <= tmp_167_cast_fu_2325_p1;
        dog_pyr_4_val_V_add_11_reg_5374 <= tmp_168_cast_fu_2338_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_271_fu_2361_p2 == 1'd0) & (sel_tmp28_reg_4880 == 1'd0) & (sel_tmp26_reg_4824 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        dog_pyr_4_val_V_add_12_reg_5412 <= tmp_169_cast_fu_2382_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp28_reg_4880 == 1'd0) & (sel_tmp26_reg_4824 == 1'd0) & (1'b1 == ap_CS_fsm_state34))) begin
        dog_pyr_4_val_V_add_13_reg_5457 <= tmp_170_cast_fu_2401_p1;
        dog_pyr_4_val_V_add_14_reg_5462 <= tmp_171_cast_fu_2409_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_240_fu_1663_p2 == 1'd1) & (tmp_239_fu_1657_p2 == 1'd1) & (sel_tmp28_reg_4880 == 1'd0) & (sel_tmp26_reg_4824 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        dog_pyr_4_val_V_add_3_reg_5081 <= tmp_160_cast_fu_1684_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp28_reg_4880 == 1'd0) & (sel_tmp26_reg_4824 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        dog_pyr_4_val_V_add_4_reg_5126 <= tmp_161_cast_fu_1697_p1;
        dog_pyr_4_val_V_add_5_reg_5131 <= tmp_162_cast_fu_1710_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_241_fu_1733_p2 == 1'd0) & (sel_tmp28_reg_4880 == 1'd0) & (sel_tmp26_reg_4824 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        dog_pyr_4_val_V_add_6_reg_5165 <= tmp_163_cast_fu_1754_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp28_reg_4880 == 1'd0) & (sel_tmp26_reg_4824 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        dog_pyr_4_val_V_add_7_reg_5210 <= tmp_164_cast_fu_1767_p1;
        dog_pyr_4_val_V_add_8_reg_5215 <= tmp_165_cast_fu_1780_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1027_fu_2289_p3 == 1'd1) & (sel_tmp28_reg_4880 == 1'd0) & (sel_tmp26_reg_4824 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        dog_pyr_4_val_V_add_9_reg_5324 <= tmp_166_cast_fu_2312_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_reg_5733 <= exitcond_fu_3568_p2;
        msb_idx_1_reg_5825_pp0_iter3_reg <= msb_idx_1_reg_5825;
        msb_idx_3_reg_5841_pp0_iter3_reg <= msb_idx_3_reg_5841;
        p_Val2_48_reg_1248_pp0_iter1_reg <= p_Val2_48_reg_1248;
        p_Val2_48_reg_1248_pp0_iter2_reg <= p_Val2_48_reg_1248_pp0_iter1_reg;
        p_Val2_48_reg_1248_pp0_iter3_reg <= p_Val2_48_reg_1248_pp0_iter2_reg;
        p_Val2_48_reg_1248_pp0_iter4_reg <= p_Val2_48_reg_1248_pp0_iter3_reg;
        p_Val2_48_reg_1248_pp0_iter5_reg <= p_Val2_48_reg_1248_pp0_iter4_reg;
        p_Val2_48_reg_1248_pp0_iter6_reg <= p_Val2_48_reg_1248_pp0_iter5_reg;
        p_Val2_48_reg_1248_pp0_iter7_reg <= p_Val2_48_reg_1248_pp0_iter6_reg;
        p_Val2_48_reg_1248_pp0_iter8_reg <= p_Val2_48_reg_1248_pp0_iter7_reg;
        tmp_310_reg_5770_pp0_iter2_reg <= tmp_310_reg_5770;
        tmp_310_reg_5770_pp0_iter3_reg <= tmp_310_reg_5770_pp0_iter2_reg;
        tmp_310_reg_5770_pp0_iter4_reg <= tmp_310_reg_5770_pp0_iter3_reg;
        tmp_310_reg_5770_pp0_iter5_reg <= tmp_310_reg_5770_pp0_iter4_reg;
        tmp_310_reg_5770_pp0_iter6_reg <= tmp_310_reg_5770_pp0_iter5_reg;
        tmp_310_reg_5770_pp0_iter7_reg <= tmp_310_reg_5770_pp0_iter6_reg;
        tmp_310_reg_5770_pp0_iter8_reg <= tmp_310_reg_5770_pp0_iter7_reg;
        tmp_310_reg_5770_pp0_iter9_reg <= tmp_310_reg_5770_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        hist_V_load_reg_5748 <= hist_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_312_reg_5779_pp0_iter7_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter7_reg == 1'd1) & (tmp_308_reg_5755_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp32_reg_5931 <= icmp32_fu_4336_p2;
        isneg_reg_5896 <= ireg_V_fu_4248_p1[32'd63];
        sh_amt_reg_5919 <= sh_amt_fu_4312_p3;
        tmp_1088_reg_5902 <= tmp_1088_fu_4278_p1;
        tmp_331_reg_5907 <= tmp_331_fu_4282_p2;
        tmp_332_reg_5913 <= tmp_332_fu_4294_p2;
        tmp_335_reg_5925 <= tmp_335_fu_4320_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_312_fu_3638_p2 == 1'd1) & (tmp_310_reg_5770 == 1'd1) & (tmp_308_reg_5755 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        is_neg_1_reg_5788 <= p_Val2_31_fu_3650_p2[32'd32];
        is_neg_2_reg_5819 <= r_V_fu_3742_p2[32'd33];
        num_zeros_1_reg_5804 <= num_zeros_1_fu_3717_p1;
        p_Val2_76_cast_reg_5798[31 : 0] <= p_Val2_76_cast_fu_3687_p1[31 : 0];
        p_Val2_90_reg_5793 <= p_Val2_90_fu_3679_p3;
        r_V_reg_5809 <= r_V_fu_3742_p2;
        tmp_315_reg_5783 <= tmp_315_fu_3660_p2;
        tmp_320_reg_5814 <= tmp_320_fu_3748_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        is_neg_1_reg_5788_pp0_iter2_reg <= is_neg_1_reg_5788;
        is_neg_2_reg_5819_pp0_iter2_reg <= is_neg_2_reg_5819;
        is_neg_2_reg_5819_pp0_iter3_reg <= is_neg_2_reg_5819_pp0_iter2_reg;
        tmp_308_reg_5755_pp0_iter1_reg <= tmp_308_reg_5755;
        tmp_308_reg_5755_pp0_iter2_reg <= tmp_308_reg_5755_pp0_iter1_reg;
        tmp_308_reg_5755_pp0_iter3_reg <= tmp_308_reg_5755_pp0_iter2_reg;
        tmp_308_reg_5755_pp0_iter4_reg <= tmp_308_reg_5755_pp0_iter3_reg;
        tmp_308_reg_5755_pp0_iter5_reg <= tmp_308_reg_5755_pp0_iter4_reg;
        tmp_308_reg_5755_pp0_iter6_reg <= tmp_308_reg_5755_pp0_iter5_reg;
        tmp_308_reg_5755_pp0_iter7_reg <= tmp_308_reg_5755_pp0_iter6_reg;
        tmp_308_reg_5755_pp0_iter8_reg <= tmp_308_reg_5755_pp0_iter7_reg;
        tmp_308_reg_5755_pp0_iter9_reg <= tmp_308_reg_5755_pp0_iter8_reg;
        tmp_312_reg_5779_pp0_iter2_reg <= tmp_312_reg_5779;
        tmp_312_reg_5779_pp0_iter3_reg <= tmp_312_reg_5779_pp0_iter2_reg;
        tmp_312_reg_5779_pp0_iter4_reg <= tmp_312_reg_5779_pp0_iter3_reg;
        tmp_312_reg_5779_pp0_iter5_reg <= tmp_312_reg_5779_pp0_iter4_reg;
        tmp_312_reg_5779_pp0_iter6_reg <= tmp_312_reg_5779_pp0_iter5_reg;
        tmp_312_reg_5779_pp0_iter7_reg <= tmp_312_reg_5779_pp0_iter6_reg;
        tmp_312_reg_5779_pp0_iter8_reg <= tmp_312_reg_5779_pp0_iter7_reg;
        tmp_312_reg_5779_pp0_iter9_reg <= tmp_312_reg_5779_pp0_iter8_reg;
        tmp_315_reg_5783_pp0_iter2_reg <= tmp_315_reg_5783;
        tmp_320_reg_5814_pp0_iter2_reg <= tmp_320_reg_5814;
        tmp_320_reg_5814_pp0_iter3_reg <= tmp_320_reg_5814_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        is_neg_reg_5644 <= p_Val2_28_fu_3053_p2[32'd50];
        p_s_reg_5628 <= {{p_Val2_s_fu_3009_p2[47:16]}};
        tmp_1033_reg_5633[49 : 16] <= tmp_1033_fu_3059_p1[49 : 16];
        tmp_297_reg_5639 <= tmp_297_fu_3063_p2;
        tmp_301_reg_5650 <= tmp_301_fu_3080_p8;
        tmp_302_reg_5655 <= tmp_302_fu_3092_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_5737 <= j_fu_3574_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_1489_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        l_reg_4819 <= l_fu_1495_p2;
        sel_tmp26_reg_4824 <= sel_tmp26_fu_1501_p2;
        sel_tmp28_reg_4880 <= sel_tmp28_fu_1507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_calcOrientationHist_fu_1260_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
        mag_thr_V_reg_5728 <= {{p_Val2_30_fu_3552_p2[47:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_312_reg_5779 == 1'd1) & (tmp_310_reg_5770 == 1'd1) & (tmp_315_reg_5783 == 1'd0) & (tmp_308_reg_5755_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        msb_idx_1_reg_5825 <= msb_idx_1_fu_3762_p2;
        tmp32_V_11_reg_5830 <= tmp32_V_11_fu_3878_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_312_reg_5779 == 1'd1) & (tmp_310_reg_5770 == 1'd1) & (tmp_320_reg_5814 == 1'd0) & (tmp_308_reg_5755_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        msb_idx_3_reg_5841 <= msb_idx_3_fu_3986_p2;
        p_Val2_92_reg_5835[34 : 1] <= p_Val2_92_fu_3899_p3[34 : 1];
        tmp_1071_reg_5846 <= tmp_1071_fu_3992_p1;
        tmp_1072_reg_5851 <= msb_idx_3_fu_3986_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_312_reg_5779_pp0_iter2_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter3_reg == 1'd1) & (tmp_308_reg_5755_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_03_i1_reg_5871 <= p_03_i1_fu_4176_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_312_reg_5779_pp0_iter3_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter3_reg == 1'd1) & (tmp_308_reg_5755_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_03_i2_reg_5886 <= p_03_i2_fu_4241_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        p_Result_104_reg_5712 <= p_Val2_84_fu_3406_p1[32'd31];
        p_Val2_45_reg_5717 <= p_Val2_45_fu_3528_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_312_reg_5779_pp0_iter2_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter3_reg == 1'd1) & (tmp_320_reg_5814_pp0_iter2_reg == 1'd0) & (tmp_308_reg_5755_pp0_iter2_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Result_13_reg_5881 <= {{tmp32_V_22_fu_4183_p1[30:23]}};
        tmp32_V_22_reg_5876 <= tmp32_V_22_fu_4183_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_312_reg_5779_pp0_iter2_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter2_reg == 1'd1) & (tmp_315_reg_5783_pp0_iter2_reg == 1'd0) & (tmp_308_reg_5755_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Result_8_reg_5866 <= {{tmp32_V_21_fu_4118_p1[30:23]}};
        tmp32_V_21_reg_5861 <= tmp32_V_21_fu_4118_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_297_reg_5639 == 1'd0) & (1'b1 == ap_CS_fsm_state64))) begin
        p_Result_s_reg_5675 <= {{tmp32_V_20_fu_3215_p1[30:23]}};
        tmp32_V_20_reg_5670 <= tmp32_V_20_fu_3215_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_308_reg_5755 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_88_reg_5764 <= hist_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        p_Val2_95_reg_5723 <= p_Val2_95_fu_3541_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_312_reg_5779_pp0_iter8_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter8_reg == 1'd1) & (tmp_308_reg_5755_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_V_s_reg_5941 <= r_V_s_fu_4585_p2;
        tmp_1094_reg_5946 <= r_V_s_fu_4585_p2[32'd40];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_236_fu_1517_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        r_reg_4957 <= r_fu_1552_p2;
        tmp_152_cast_reg_4939[17 : 8] <= tmp_152_cast_fu_1526_p3[17 : 8];
        tmp_154_cast_reg_4948[17 : 8] <= tmp_154_cast_fu_1544_p3[17 : 8];
        tmp_156_cast_reg_4962[17 : 8] <= tmp_156_cast_fu_1562_p3[17 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state6))) begin
        reg_1372 <= dog_pyr_3_val_V_q0;
        reg_1376 <= dog_pyr_1_val_V_q0;
        reg_1380 <= dog_pyr_2_val_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_1384 <= dog_pyr_3_val_V_q0;
        reg_1388 <= dog_pyr_1_val_V_q0;
        reg_1392 <= dog_pyr_2_val_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state8))) begin
        reg_1396 <= dog_pyr_3_val_V_q0;
        reg_1400 <= dog_pyr_1_val_V_q0;
        reg_1404 <= dog_pyr_2_val_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_1408 <= dog_pyr_3_val_V_q0;
        reg_1412 <= dog_pyr_1_val_V_q0;
        reg_1416 <= dog_pyr_2_val_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_1420 <= dog_pyr_3_val_V_q0;
        reg_1424 <= dog_pyr_1_val_V_q0;
        reg_1428 <= dog_pyr_2_val_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_1432 <= dog_pyr_3_val_V_q0;
        reg_1436 <= dog_pyr_1_val_V_q0;
        reg_1440 <= dog_pyr_2_val_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_1444 <= dog_pyr_3_val_V_q0;
        reg_1448 <= dog_pyr_1_val_V_q0;
        reg_1452 <= dog_pyr_2_val_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_1456 <= dog_pyr_3_val_V_q0;
        reg_1460 <= dog_pyr_1_val_V_q0;
        reg_1464 <= dog_pyr_2_val_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state15))) begin
        reg_1468 <= dog_pyr_2_val_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_312_reg_5779_pp0_iter7_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter8_reg == 1'd1) & (tmp_308_reg_5755_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        storemerge4_reg_5936 <= storemerge4_fu_4574_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        t_V_11_reg_5685 <= t_V_11_fu_3278_p1;
        tmp_1685_i_i_reg_5697 <= tmp_1685_i_i_fu_3298_p2;
        tmp_i_i_reg_5691 <= tmp_i_i_fu_3292_p2;
        x_assign_reg_5680 <= x_assign_fu_3271_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_312_reg_5779 == 1'd1) & (tmp_310_reg_5770_pp0_iter2_reg == 1'd1) & (tmp_320_reg_5814 == 1'd0) & (tmp_308_reg_5755_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp32_V_17_reg_5856 <= tmp32_V_17_fu_4110_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_297_reg_5639 == 1'd0) & (1'b1 == ap_CS_fsm_state62))) begin
        tmp32_V_5_reg_5665 <= tmp32_V_5_fu_3207_p3;
        tmp_1036_reg_5660 <= tmp_1036_fu_3141_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_240_fu_1663_p2 == 1'd1) & (tmp_239_fu_1657_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp_1024_reg_5055 <= tmp_1024_fu_1673_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_241_fu_1733_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_1026_reg_5139 <= tmp_1026_fu_1743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1027_fu_2289_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        tmp_1029_reg_5298 <= tmp_1029_fu_2301_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_312_reg_5779_pp0_iter8_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter9_reg == 1'd1) & (tmp_1094_reg_5946 == 1'd1) & (tmp_308_reg_5755_pp0_iter8_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_1097_reg_5952 <= tmp_1097_fu_4641_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_312_reg_5779_pp0_iter8_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter9_reg == 1'd1) & (tmp_308_reg_5755_pp0_iter8_reg == 1'd0) & (tmp_1094_reg_5946 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_1098_reg_5957 <= tmp_1098_fu_4645_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_271_fu_2361_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        tmp_170_reg_5387 <= tmp_170_fu_2391_p2;
        tmp_171_reg_5392 <= tmp_171_fu_2396_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_235_reg_4811 <= tmp_235_fu_1478_p2;
        tmp_s_reg_4806 <= tmp_s_fu_1472_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (exitcond_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_308_reg_5755 <= tmp_308_fu_3605_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_308_reg_5755 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_310_reg_5770 <= tmp_310_fu_3628_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_310_reg_5770 == 1'd1) & (tmp_308_reg_5755 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_312_reg_5779 <= tmp_312_fu_3638_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (tmp_312_reg_5779_pp0_iter6_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter7_reg == 1'd1) & (tmp_308_reg_5755_pp0_iter6_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v_assign_reg_5891 <= grp_fu_1335_p2;
    end
end

always @ (*) begin
    if ((exitcond_fu_3568_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state69 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state69 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((exitcond2_fu_1489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_Val2_48_phi_fu_1252_p4 = j_reg_5737;
    end else begin
        ap_phi_mux_p_Val2_48_phi_fu_1252_p4 = p_Val2_48_reg_1248;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        if ((~(layer_reg_1197 == 3'd2) & ~(layer_reg_1197 == 3'd1))) begin
            ap_phi_mux_val_V_phi_fu_1236_p6 = dog_pyr_3_val_V_q0;
        end else if ((layer_reg_1197 == 3'd2)) begin
            ap_phi_mux_val_V_phi_fu_1236_p6 = dog_pyr_2_val_V_q0;
        end else if ((layer_reg_1197 == 3'd1)) begin
            ap_phi_mux_val_V_phi_fu_1236_p6 = dog_pyr_1_val_V_q0;
        end else begin
            ap_phi_mux_val_V_phi_fu_1236_p6 = 'bx;
        end
    end else begin
        ap_phi_mux_val_V_phi_fu_1236_p6 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond2_fu_1489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        dog_pyr_0_val_V_address0 = dog_pyr_0_val_V_add_14_reg_5422;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        dog_pyr_0_val_V_address0 = dog_pyr_0_val_V_add_11_reg_5334;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        dog_pyr_0_val_V_address0 = dog_pyr_0_val_V_add_13_reg_5417;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        dog_pyr_0_val_V_address0 = dog_pyr_0_val_V_add_10_reg_5329;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        dog_pyr_0_val_V_address0 = dog_pyr_0_val_V_add_12_reg_5382;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        dog_pyr_0_val_V_address0 = dog_pyr_0_val_V_add_9_reg_5304;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        dog_pyr_0_val_V_address0 = dog_pyr_0_val_V_add_8_reg_5175;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state29))) begin
        dog_pyr_0_val_V_address0 = dog_pyr_0_val_V_add_2_reg_4984;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        dog_pyr_0_val_V_address0 = dog_pyr_0_val_V_add_5_reg_5091;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        dog_pyr_0_val_V_address0 = dog_pyr_0_val_V_add_7_reg_5170;
    end else if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state26))) begin
        dog_pyr_0_val_V_address0 = dog_pyr_0_val_V_add_1_reg_4979;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        dog_pyr_0_val_V_address0 = dog_pyr_0_val_V_add_4_reg_5086;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        dog_pyr_0_val_V_address0 = dog_pyr_0_val_V_add_6_reg_5145;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state23))) begin
        dog_pyr_0_val_V_address0 = dog_pyr_0_val_V_add_reg_4974;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        dog_pyr_0_val_V_address0 = dog_pyr_0_val_V_add_3_reg_5061;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        dog_pyr_0_val_V_address0 = grp_adjustLocalExtrema_fu_1288_dog_pyr_0_val_V_address0;
    end else begin
        dog_pyr_0_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state23))) begin
        dog_pyr_0_val_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        dog_pyr_0_val_V_ce0 = grp_adjustLocalExtrema_fu_1288_dog_pyr_0_val_V_ce0;
    end else begin
        dog_pyr_0_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        dog_pyr_0_val_V_ce1 = grp_adjustLocalExtrema_fu_1288_dog_pyr_0_val_V_ce1;
    end else begin
        dog_pyr_0_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        dog_pyr_1_val_V_address0 = dog_pyr_1_val_V_add_14_reg_5432;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        dog_pyr_1_val_V_address0 = dog_pyr_1_val_V_add_11_reg_5344;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        dog_pyr_1_val_V_address0 = dog_pyr_1_val_V_add_13_reg_5427;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        dog_pyr_1_val_V_address0 = dog_pyr_1_val_V_add_10_reg_5339;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        dog_pyr_1_val_V_address0 = tmp_169_cast_fu_2382_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        dog_pyr_1_val_V_address0 = tmp_166_cast_fu_2312_p1;
    end else if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state23))) begin
        dog_pyr_1_val_V_address0 = dog_pyr_1_val_V_add_reg_4989;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dog_pyr_1_val_V_address0 = dog_pyr_1_val_V_add_8_reg_5185;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state11))) begin
        dog_pyr_1_val_V_address0 = dog_pyr_1_val_V_add_2_reg_4999;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dog_pyr_1_val_V_address0 = dog_pyr_1_val_V_add_5_reg_5101;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        dog_pyr_1_val_V_address0 = dog_pyr_1_val_V_add_7_reg_5180;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state8))) begin
        dog_pyr_1_val_V_address0 = dog_pyr_1_val_V_add_1_reg_4994;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dog_pyr_1_val_V_address0 = dog_pyr_1_val_V_add_4_reg_5096;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dog_pyr_1_val_V_address0 = tmp_163_cast_fu_1754_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dog_pyr_1_val_V_address0 = tmp_160_cast_fu_1684_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dog_pyr_1_val_V_address0 = tmp_157_cast_fu_1588_p1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        dog_pyr_1_val_V_address0 = grp_adjustLocalExtrema_fu_1288_dog_pyr_1_val_V_address0;
    end else begin
        dog_pyr_1_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state23))) begin
        dog_pyr_1_val_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        dog_pyr_1_val_V_ce0 = grp_adjustLocalExtrema_fu_1288_dog_pyr_1_val_V_ce0;
    end else begin
        dog_pyr_1_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        dog_pyr_1_val_V_ce1 = grp_adjustLocalExtrema_fu_1288_dog_pyr_1_val_V_ce1;
    end else begin
        dog_pyr_1_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        dog_pyr_2_val_V_address0 = dog_pyr_2_val_V_add_14_reg_5442;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        dog_pyr_2_val_V_address0 = dog_pyr_2_val_V_add_11_reg_5354;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        dog_pyr_2_val_V_address0 = dog_pyr_2_val_V_add_13_reg_5437;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        dog_pyr_2_val_V_address0 = dog_pyr_2_val_V_add_10_reg_5349;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        dog_pyr_2_val_V_address0 = tmp_169_cast_fu_2382_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        dog_pyr_2_val_V_address0 = tmp_166_cast_fu_2312_p1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state14))) begin
        dog_pyr_2_val_V_address0 = dog_pyr_2_val_V_add_reg_5004;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dog_pyr_2_val_V_address0 = dog_pyr_2_val_V_add_8_reg_5195;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state11))) begin
        dog_pyr_2_val_V_address0 = dog_pyr_2_val_V_add_2_reg_5014;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dog_pyr_2_val_V_address0 = dog_pyr_2_val_V_add_5_reg_5111;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        dog_pyr_2_val_V_address0 = dog_pyr_2_val_V_add_7_reg_5190;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state8))) begin
        dog_pyr_2_val_V_address0 = dog_pyr_2_val_V_add_1_reg_5009;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dog_pyr_2_val_V_address0 = dog_pyr_2_val_V_add_4_reg_5106;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dog_pyr_2_val_V_address0 = tmp_163_cast_fu_1754_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dog_pyr_2_val_V_address0 = tmp_160_cast_fu_1684_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dog_pyr_2_val_V_address0 = tmp_157_cast_fu_1588_p1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        dog_pyr_2_val_V_address0 = grp_adjustLocalExtrema_fu_1288_dog_pyr_2_val_V_address0;
    end else begin
        dog_pyr_2_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state14))) begin
        dog_pyr_2_val_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        dog_pyr_2_val_V_ce0 = grp_adjustLocalExtrema_fu_1288_dog_pyr_2_val_V_ce0;
    end else begin
        dog_pyr_2_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        dog_pyr_2_val_V_ce1 = grp_adjustLocalExtrema_fu_1288_dog_pyr_2_val_V_ce1;
    end else begin
        dog_pyr_2_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        dog_pyr_3_val_V_address0 = dog_pyr_3_val_V_add_14_reg_5452;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        dog_pyr_3_val_V_address0 = dog_pyr_3_val_V_add_11_reg_5364;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        dog_pyr_3_val_V_address0 = dog_pyr_3_val_V_add_13_reg_5447;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        dog_pyr_3_val_V_address0 = dog_pyr_3_val_V_add_10_reg_5359;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        dog_pyr_3_val_V_address0 = tmp_169_cast_fu_2382_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        dog_pyr_3_val_V_address0 = tmp_166_cast_fu_2312_p1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state14))) begin
        dog_pyr_3_val_V_address0 = dog_pyr_3_val_V_add_reg_5019;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dog_pyr_3_val_V_address0 = dog_pyr_3_val_V_add_8_reg_5205;
    end else if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state11))) begin
        dog_pyr_3_val_V_address0 = dog_pyr_3_val_V_add_2_reg_5029;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dog_pyr_3_val_V_address0 = dog_pyr_3_val_V_add_5_reg_5121;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        dog_pyr_3_val_V_address0 = dog_pyr_3_val_V_add_7_reg_5200;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state8))) begin
        dog_pyr_3_val_V_address0 = dog_pyr_3_val_V_add_1_reg_5024;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dog_pyr_3_val_V_address0 = dog_pyr_3_val_V_add_4_reg_5116;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dog_pyr_3_val_V_address0 = tmp_163_cast_fu_1754_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dog_pyr_3_val_V_address0 = tmp_160_cast_fu_1684_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dog_pyr_3_val_V_address0 = tmp_157_cast_fu_1588_p1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        dog_pyr_3_val_V_address0 = grp_adjustLocalExtrema_fu_1288_dog_pyr_3_val_V_address0;
    end else begin
        dog_pyr_3_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state14))) begin
        dog_pyr_3_val_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        dog_pyr_3_val_V_ce0 = grp_adjustLocalExtrema_fu_1288_dog_pyr_3_val_V_ce0;
    end else begin
        dog_pyr_3_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        dog_pyr_3_val_V_ce1 = grp_adjustLocalExtrema_fu_1288_dog_pyr_3_val_V_ce1;
    end else begin
        dog_pyr_3_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        dog_pyr_4_val_V_address0 = dog_pyr_4_val_V_add_14_reg_5462;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        dog_pyr_4_val_V_address0 = dog_pyr_4_val_V_add_11_reg_5374;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        dog_pyr_4_val_V_address0 = dog_pyr_4_val_V_add_13_reg_5457;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        dog_pyr_4_val_V_address0 = dog_pyr_4_val_V_add_10_reg_5369;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        dog_pyr_4_val_V_address0 = dog_pyr_4_val_V_add_12_reg_5412;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        dog_pyr_4_val_V_address0 = dog_pyr_4_val_V_add_9_reg_5324;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dog_pyr_4_val_V_address0 = dog_pyr_4_val_V_add_8_reg_5215;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state20))) begin
        dog_pyr_4_val_V_address0 = dog_pyr_4_val_V_add_2_reg_5044;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        dog_pyr_4_val_V_address0 = dog_pyr_4_val_V_add_5_reg_5131;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        dog_pyr_4_val_V_address0 = dog_pyr_4_val_V_add_7_reg_5210;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state17))) begin
        dog_pyr_4_val_V_address0 = dog_pyr_4_val_V_add_1_reg_5039;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dog_pyr_4_val_V_address0 = dog_pyr_4_val_V_add_4_reg_5126;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        dog_pyr_4_val_V_address0 = dog_pyr_4_val_V_add_6_reg_5165;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state14))) begin
        dog_pyr_4_val_V_address0 = dog_pyr_4_val_V_add_reg_5034;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        dog_pyr_4_val_V_address0 = dog_pyr_4_val_V_add_3_reg_5081;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        dog_pyr_4_val_V_address0 = grp_adjustLocalExtrema_fu_1288_dog_pyr_4_val_V_address0;
    end else begin
        dog_pyr_4_val_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state14))) begin
        dog_pyr_4_val_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        dog_pyr_4_val_V_ce0 = grp_adjustLocalExtrema_fu_1288_dog_pyr_4_val_V_ce0;
    end else begin
        dog_pyr_4_val_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        dog_pyr_4_val_V_ce1 = grp_adjustLocalExtrema_fu_1288_dog_pyr_4_val_V_ce1;
    end else begin
        dog_pyr_4_val_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_1339_p0 = tmp32_V_17_reg_5856;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_1339_p0 = tmp32_V_11_reg_5830;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_fu_1339_p0 = tmp32_V_5_reg_5665;
    end else begin
        grp_fu_1339_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1))) begin
        hist_V_address0 = tmp_309_fu_3610_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        hist_V_address0 = tmp_307_fu_3580_p1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        hist_V_address0 = grp_calcOrientationHist_fu_1260_hist_V_address0;
    end else begin
        hist_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        hist_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        hist_V_ce0 = grp_calcOrientationHist_fu_1260_hist_V_ce0;
    end else begin
        hist_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hist_V_ce1 = 1'b1;
    end else begin
        hist_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        hist_V_we0 = grp_calcOrientationHist_fu_1260_hist_V_we0;
    end else begin
        hist_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        keypoints_val_angle_V_ce0 = 1'b1;
    end else begin
        keypoints_val_angle_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_312_reg_5779_pp0_iter9_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter9_reg == 1'd1) & (tmp_308_reg_5755_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        keypoints_val_angle_V_we0 = 1'b1;
    end else begin
        keypoints_val_angle_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        keypoints_val_layer_ce0 = 1'b1;
    end else begin
        keypoints_val_layer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_312_reg_5779_pp0_iter9_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter9_reg == 1'd1) & (tmp_308_reg_5755_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        keypoints_val_layer_we0 = 1'b1;
    end else begin
        keypoints_val_layer_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        keypoints_val_octave_ce0 = 1'b1;
    end else begin
        keypoints_val_octave_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_312_reg_5779_pp0_iter9_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter9_reg == 1'd1) & (tmp_308_reg_5755_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        keypoints_val_octave_we0 = 1'b1;
    end else begin
        keypoints_val_octave_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        keypoints_val_pt_x_ce0 = 1'b1;
    end else begin
        keypoints_val_pt_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_312_reg_5779_pp0_iter9_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter9_reg == 1'd1) & (tmp_308_reg_5755_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        keypoints_val_pt_x_we0 = 1'b1;
    end else begin
        keypoints_val_pt_x_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        keypoints_val_pt_y_ce0 = 1'b1;
    end else begin
        keypoints_val_pt_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_312_reg_5779_pp0_iter9_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter9_reg == 1'd1) & (tmp_308_reg_5755_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        keypoints_val_pt_y_we0 = 1'b1;
    end else begin
        keypoints_val_pt_y_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        keypoints_val_sigma_V_ce0 = 1'b1;
    end else begin
        keypoints_val_sigma_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_312_reg_5779_pp0_iter9_reg == 1'd1) & (tmp_310_reg_5770_pp0_iter9_reg == 1'd1) & (tmp_308_reg_5755_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        keypoints_val_sigma_V_we0 = 1'b1;
    end else begin
        keypoints_val_sigma_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        mask_table1686_ce0 = 1'b1;
    end else begin
        mask_table1686_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        one_half_table2682_ce0 = 1'b1;
    end else begin
        one_half_table2682_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond2_fu_1489_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((tmp_236_fu_1517_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_237_fu_1574_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((tmp_239_fu_1657_p2 == 1'd1) & (tmp_240_fu_1663_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else if (((tmp_240_fu_1663_p2 == 1'd1) & (tmp_239_fu_1657_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((tmp_241_fu_1733_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((tmp_242_fu_1803_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((tmp_243_fu_1823_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((tmp_244_fu_1843_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((tmp_245_fu_1863_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((tmp_246_fu_1883_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((tmp_247_fu_1903_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((tmp_248_fu_1923_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((tmp_249_fu_1943_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((tmp_250_fu_1963_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((tmp_251_fu_1983_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((tmp_253_fu_2003_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((tmp_257_fu_2023_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((tmp_258_fu_2043_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((tmp_259_fu_2063_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((tmp_260_fu_2083_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((tmp_261_fu_2103_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((tmp_262_fu_2123_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((tmp_263_fu_2143_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((tmp_264_fu_2163_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((tmp_265_fu_2183_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((tmp_266_fu_2203_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((tmp_267_fu_2223_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((tmp_268_fu_2243_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((tmp_269_fu_2263_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((tmp_270_fu_2283_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((tmp_1027_fu_2289_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((tmp_271_fu_2361_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((tmp_272_fu_2431_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((tmp_273_fu_2451_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((tmp_274_fu_2471_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((tmp_275_fu_2491_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((tmp_276_fu_2511_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((tmp_277_fu_2531_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state40 : begin
            if (((tmp_278_fu_2551_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((tmp_279_fu_2571_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((tmp_280_fu_2591_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            if (((tmp_281_fu_2611_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            if (((tmp_282_fu_2631_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((tmp_283_fu_2651_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((tmp_284_fu_2671_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((tmp_285_fu_2691_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((tmp_286_fu_2711_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state49 : begin
            if (((tmp_287_fu_2731_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state50 : begin
            if (((tmp_288_fu_2751_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state51 : begin
            if (((tmp_289_fu_2771_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            if (((tmp_290_fu_2791_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state53 : begin
            if (((tmp_291_fu_2811_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state54 : begin
            if (((tmp_292_fu_2831_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state55 : begin
            if (((tmp_293_fu_2851_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state56 : begin
            if (((tmp_294_fu_2871_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state57 : begin
            if (((tmp_295_fu_2891_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state58 : begin
            if (((tmp_296_fu_2911_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            if (((grp_adjustLocalExtrema_fu_1288_ap_done == 1'b1) & (tmp_252_fu_2941_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state60))) begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end else if (((grp_adjustLocalExtrema_fu_1288_ap_done == 1'b1) & (tmp_252_fu_2941_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state60))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            if (((grp_calcOrientationHist_fu_1260_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond_fu_3568_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond_fu_3568_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (ap_enable_reg_pp0_iter9 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_4288_p2 = (12'd1075 - tmp_329_fu_4274_p1);

assign NZeros_fu_3972_p2 = (tmp_1070_fu_3968_p1 + tmp_1069_fu_3928_p1);

assign agg_result_V_i_i_fu_1649_p3 = ((tmp_1022_fu_1641_p3[0:0] === 1'b1) ? p_Result_99_fu_1631_p4 : ap_phi_mux_val_V_phi_fu_1236_p6);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd72];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return = keypoints_length_fu_370;

assign c0_cast_fu_1570_p1 = c0_reg_1221;

assign c_fu_4682_p2 = (c0_reg_1221 + 31'd1);

assign dog_pyr_0_val_V_address1 = grp_adjustLocalExtrema_fu_1288_dog_pyr_0_val_V_address1;

assign dog_pyr_1_val_V_address1 = grp_adjustLocalExtrema_fu_1288_dog_pyr_1_val_V_address1;

assign dog_pyr_2_val_V_address1 = grp_adjustLocalExtrema_fu_1288_dog_pyr_2_val_V_address1;

assign dog_pyr_3_val_V_address1 = grp_adjustLocalExtrema_fu_1288_dog_pyr_3_val_V_address1;

assign dog_pyr_4_val_V_address1 = grp_adjustLocalExtrema_fu_1288_dog_pyr_4_val_V_address1;

assign dog_pyr_val_V_load_1_10_fu_2156_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1388 : sel_tmp217_fu_2149_p3);

assign dog_pyr_val_V_load_1_1_fu_1976_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1384 : sel_tmp127_fu_1969_p3);

assign dog_pyr_val_V_load_1_2_fu_1996_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1396 : sel_tmp137_fu_1989_p3);

assign dog_pyr_val_V_load_1_3_fu_2016_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1408 : sel_tmp147_fu_2009_p3);

assign dog_pyr_val_V_load_1_4_fu_2036_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1420 : sel_tmp157_fu_2029_p3);

assign dog_pyr_val_V_load_1_5_fu_2056_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1432 : sel_tmp167_fu_2049_p3);

assign dog_pyr_val_V_load_1_6_fu_2076_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1444 : sel_tmp177_fu_2069_p3);

assign dog_pyr_val_V_load_1_7_fu_2096_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1456 : sel_tmp187_fu_2089_p3);

assign dog_pyr_val_V_load_1_8_fu_2116_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1376 : sel_tmp197_fu_2109_p3);

assign dog_pyr_val_V_load_1_9_fu_2136_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : sel_tmp207_fu_2129_p3);

assign dog_pyr_val_V_load_1_fu_1796_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : sel_tmp37_fu_1789_p3);

assign dog_pyr_val_V_load_2_10_fu_2464_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : sel_tmp62_fu_2457_p3);

assign dog_pyr_val_V_load_2_1_fu_2176_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1400 : sel_tmp227_fu_2169_p3);

assign dog_pyr_val_V_load_2_2_fu_2196_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1412 : sel_tmp237_fu_2189_p3);

assign dog_pyr_val_V_load_2_3_fu_2216_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1424 : sel_tmp247_fu_2209_p3);

assign dog_pyr_val_V_load_2_4_fu_2236_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1436 : sel_tmp257_fu_2229_p3);

assign dog_pyr_val_V_load_2_5_fu_2256_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1448 : sel_tmp267_fu_2249_p3);

assign dog_pyr_val_V_load_2_6_fu_2276_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1460 : sel_tmp277_fu_2269_p3);

assign dog_pyr_val_V_load_2_7_fu_2354_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : sel_tmp32_fu_2347_p3);

assign dog_pyr_val_V_load_2_8_fu_2424_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : sel_tmp42_fu_2417_p3);

assign dog_pyr_val_V_load_2_9_fu_2444_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : sel_tmp52_fu_2437_p3);

assign dog_pyr_val_V_load_2_fu_1816_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : sel_tmp47_fu_1809_p3);

assign dog_pyr_val_V_load_3_10_fu_2664_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1420 : sel_tmp162_fu_2657_p3);

assign dog_pyr_val_V_load_3_1_fu_2484_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : sel_tmp72_fu_2477_p3);

assign dog_pyr_val_V_load_3_2_fu_2504_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : sel_tmp82_fu_2497_p3);

assign dog_pyr_val_V_load_3_3_fu_2524_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : sel_tmp92_fu_2517_p3);

assign dog_pyr_val_V_load_3_4_fu_2544_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : sel_tmp102_fu_2537_p3);

assign dog_pyr_val_V_load_3_5_fu_2564_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1372 : sel_tmp112_fu_2557_p3);

assign dog_pyr_val_V_load_3_6_fu_2584_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_3_val_V_q0 : sel_tmp122_fu_2577_p3);

assign dog_pyr_val_V_load_3_7_fu_2604_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1384 : sel_tmp132_fu_2597_p3);

assign dog_pyr_val_V_load_3_8_fu_2624_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1396 : sel_tmp142_fu_2617_p3);

assign dog_pyr_val_V_load_3_9_fu_2644_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1408 : sel_tmp152_fu_2637_p3);

assign dog_pyr_val_V_load_3_fu_1836_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : sel_tmp57_fu_1829_p3);

assign dog_pyr_val_V_load_4_10_fu_2864_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1436 : sel_tmp262_fu_2857_p3);

assign dog_pyr_val_V_load_4_1_fu_2684_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1432 : sel_tmp172_fu_2677_p3);

assign dog_pyr_val_V_load_4_2_fu_2704_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1444 : sel_tmp182_fu_2697_p3);

assign dog_pyr_val_V_load_4_3_fu_2724_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1456 : sel_tmp192_fu_2717_p3);

assign dog_pyr_val_V_load_4_4_fu_2744_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1376 : sel_tmp202_fu_2737_p3);

assign dog_pyr_val_V_load_4_5_fu_2764_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : sel_tmp212_fu_2757_p3);

assign dog_pyr_val_V_load_4_6_fu_2784_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1388 : sel_tmp222_fu_2777_p3);

assign dog_pyr_val_V_load_4_7_fu_2804_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1400 : sel_tmp232_fu_2797_p3);

assign dog_pyr_val_V_load_4_8_fu_2824_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1412 : sel_tmp242_fu_2817_p3);

assign dog_pyr_val_V_load_4_9_fu_2844_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1424 : sel_tmp252_fu_2837_p3);

assign dog_pyr_val_V_load_4_fu_1856_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : sel_tmp67_fu_1849_p3);

assign dog_pyr_val_V_load_5_1_fu_2884_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1448 : sel_tmp272_fu_2877_p3);

assign dog_pyr_val_V_load_5_2_fu_2904_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1460 : sel_tmp282_fu_2897_p3);

assign dog_pyr_val_V_load_5_fu_1876_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : sel_tmp77_fu_1869_p3);

assign dog_pyr_val_V_load_6_fu_1896_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : sel_tmp87_fu_1889_p3);

assign dog_pyr_val_V_load_7_fu_1916_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : sel_tmp97_fu_1909_p3);

assign dog_pyr_val_V_load_8_fu_1936_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? reg_1372 : sel_tmp107_fu_1929_p3);

assign dog_pyr_val_V_load_9_fu_1956_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_3_val_V_q0 : sel_tmp117_fu_1949_p3);

assign dog_pyr_val_V_load_p_fu_1726_p3 = ((sel_tmp28_reg_4880[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : sel_tmp27_fu_1719_p3);

assign exitcond2_fu_1489_p2 = ((layer_reg_1197 == 3'd4) ? 1'b1 : 1'b0);

assign exitcond_fu_3568_p2 = ((ap_phi_mux_p_Val2_48_phi_fu_1252_p4 == 6'd36) ? 1'b1 : 1'b0);

assign exp_tmp_V_fu_4264_p4 = {{ireg_V_fu_4248_p1[62:52]}};

assign f_3_fu_4172_p1 = p_Result_107_fu_4161_p5;

assign f_5_fu_4237_p1 = p_Result_109_fu_4226_p5;

assign f_fu_3267_p1 = p_Result_101_fu_3256_p5;

assign gauss_pyr_0_val_V_address0 = grp_calcOrientationHist_fu_1260_img_0_val_V_address0;

assign gauss_pyr_0_val_V_address1 = grp_calcOrientationHist_fu_1260_img_0_val_V_address1;

assign gauss_pyr_0_val_V_ce0 = grp_calcOrientationHist_fu_1260_img_0_val_V_ce0;

assign gauss_pyr_0_val_V_ce1 = grp_calcOrientationHist_fu_1260_img_0_val_V_ce1;

assign gauss_pyr_1_val_V_address0 = grp_calcOrientationHist_fu_1260_img_1_val_V_address0;

assign gauss_pyr_1_val_V_address1 = grp_calcOrientationHist_fu_1260_img_1_val_V_address1;

assign gauss_pyr_1_val_V_ce0 = grp_calcOrientationHist_fu_1260_img_1_val_V_ce0;

assign gauss_pyr_1_val_V_ce1 = grp_calcOrientationHist_fu_1260_img_1_val_V_ce1;

assign gauss_pyr_2_val_V_address0 = grp_calcOrientationHist_fu_1260_img_2_val_V_address0;

assign gauss_pyr_2_val_V_address1 = grp_calcOrientationHist_fu_1260_img_2_val_V_address1;

assign gauss_pyr_2_val_V_ce0 = grp_calcOrientationHist_fu_1260_img_2_val_V_ce0;

assign gauss_pyr_2_val_V_ce1 = grp_calcOrientationHist_fu_1260_img_2_val_V_ce1;

assign gauss_pyr_3_val_V_address0 = grp_calcOrientationHist_fu_1260_img_3_val_V_address0;

assign gauss_pyr_3_val_V_address1 = grp_calcOrientationHist_fu_1260_img_3_val_V_address1;

assign gauss_pyr_3_val_V_ce0 = grp_calcOrientationHist_fu_1260_img_3_val_V_ce0;

assign gauss_pyr_3_val_V_ce1 = grp_calcOrientationHist_fu_1260_img_3_val_V_ce1;

assign gauss_pyr_4_val_V_address0 = grp_calcOrientationHist_fu_1260_img_4_val_V_address0;

assign gauss_pyr_4_val_V_address1 = grp_calcOrientationHist_fu_1260_img_4_val_V_address1;

assign gauss_pyr_4_val_V_ce0 = grp_calcOrientationHist_fu_1260_img_4_val_V_ce0;

assign gauss_pyr_4_val_V_ce1 = grp_calcOrientationHist_fu_1260_img_4_val_V_ce1;

assign gauss_pyr_5_val_V_address0 = grp_calcOrientationHist_fu_1260_img_5_val_V_address0;

assign gauss_pyr_5_val_V_address1 = grp_calcOrientationHist_fu_1260_img_5_val_V_address1;

assign gauss_pyr_5_val_V_ce0 = grp_calcOrientationHist_fu_1260_img_5_val_V_ce0;

assign gauss_pyr_5_val_V_ce1 = grp_calcOrientationHist_fu_1260_img_5_val_V_ce1;

assign grp_adjustLocalExtrema_fu_1288_ap_start = grp_adjustLocalExtrema_fu_1288_ap_start_reg;

assign grp_calcOrientationHist_fu_1260_ap_start = grp_calcOrientationHist_fu_1260_ap_start_reg;

assign hist_V_address1 = tmp_311_fu_3633_p1;

assign icmp24_fu_3797_p2 = ((tmp_1056_fu_3787_p4 == 26'd0) ? 1'b1 : 1'b0);

assign icmp29_fu_4023_p2 = ((tmp_1073_fu_4013_p4 == 26'd0) ? 1'b1 : 1'b0);

assign icmp32_fu_4336_p2 = ((tmp_1090_fu_4326_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_3161_p2 = ((tmp_1037_fu_3151_p4 == 27'd0) ? 1'b1 : 1'b0);

assign index_V_fu_3304_p4 = {{t_V_11_fu_3278_p1[27:23]}};

assign ireg_V_fu_4248_p1 = d_assign_fu_1342_p1;

assign isNeg_fu_3456_p3 = sh_assign_fu_3450_p2[32'd8];

assign is_neg_1_fu_3665_p3 = p_Val2_31_fu_3650_p2[32'd32];

assign j_fu_3574_p2 = (ap_phi_mux_p_Val2_48_phi_fu_1252_p4 + 6'd1);

assign keypoints_val_angle_V_address0 = tmp_i_fu_4667_p1;

assign keypoints_val_angle_V_d0 = ((tmp_1094_reg_5946[0:0] === 1'b1) ? neg_ti_fu_4649_p2 : tmp_1098_reg_5957);

assign keypoints_val_layer_address0 = tmp_i_fu_4667_p1;

assign keypoints_val_layer_d0 = kpt_layer_reg_5622;

assign keypoints_val_octave_address0 = tmp_i_fu_4667_p1;

assign keypoints_val_octave_d0 = kpt_octave_reg_5616;

assign keypoints_val_pt_x_address0 = tmp_i_fu_4667_p1;

assign keypoints_val_pt_x_d0 = kpt_pt_x_reg_5591;

assign keypoints_val_pt_y_address0 = tmp_i_fu_4667_p1;

assign keypoints_val_pt_y_d0 = kpt_pt_y_reg_5597;

assign keypoints_val_sigma_V_address0 = tmp_i_fu_4667_p1;

assign keypoints_val_sigma_V_d0 = kpt_sigma_V_reg_5603;

assign l_fu_1495_p2 = (layer_reg_1197 + 3'd1);

assign left_fu_3597_p3 = ((tmp_304_fu_3585_p2[0:0] === 1'b1) ? tmp_305_fu_3591_p2 : 6'd35);

assign loc_V_10_fu_3428_p1 = p_Val2_84_fu_3406_p1[22:0];

assign loc_V_8_fu_3344_p1 = p_Val2_43_fu_3339_p2[22:0];

assign loc_V_9_fu_3418_p4 = {{p_Val2_84_fu_3406_p1[30:23]}};

assign loc_V_fu_3282_p4 = {{t_V_11_fu_3278_p1[30:23]}};

assign man_V_3_fu_4353_p2 = (54'd0 - p_Result_110_fu_4349_p1);

assign man_V_4_fu_4359_p3 = ((isneg_reg_5896[0:0] === 1'b1) ? man_V_3_fu_4353_p2 : p_Result_110_fu_4349_p1);

assign mask_table1686_address0 = tmp_1686_i_i_fu_3314_p1;

assign msb_idx_1_fu_3762_p2 = (32'd32 - num_zeros_1_reg_5804);

assign msb_idx_2_fu_3779_p3 = ((tmp_1055_fu_3771_p3[0:0] === 1'b1) ? 31'd0 : tmp_1054_fu_3767_p1);

assign msb_idx_3_fu_3986_p2 = (32'd96 - num_zeros_2_fu_3978_p3);

assign msb_idx_4_fu_4007_p3 = ((tmp_1072_reg_5851[0:0] === 1'b1) ? 31'd0 : tmp_1071_reg_5846);

assign msb_idx_fu_3145_p2 = (num_zeros_fu_3137_p1 ^ 32'd63);

assign mul_fu_4602_p1 = r_V_s_reg_5941;

assign mul_fu_4602_p2 = ($signed({{1'b0}, {83'd3909374676537}}) * $signed(mul_fu_4602_p1));

assign neg_mul_fu_4608_p2 = (83'd0 - mul_fu_4602_p2);

assign neg_ti_fu_4649_p2 = (32'd0 - tmp_1097_reg_5952);

assign newSel13_fu_4478_p3 = ((sel_tmp9_fu_4436_p2[0:0] === 1'b1) ? storemerge_fu_4392_p3 : tmp_1089_fu_4369_p1);

assign newSel14_fu_4492_p3 = ((or_cond_fu_4472_p2[0:0] === 1'b1) ? newSel_fu_4464_p3 : newSel13_fu_4478_p3);

assign newSel_fu_4464_p3 = ((sel_tmp22_fu_4459_p2[0:0] === 1'b1) ? tmp_339_fu_4399_p2 : tmp_1091_fu_4388_p1);

assign num_zeros_1_fu_3717_p1 = tmp_316_fu_3709_p3[31:0];

assign num_zeros_2_fu_3978_p3 = ((tmp_324_fu_3932_p2[0:0] === 1'b1) ? NZeros_fu_3972_p2 : tmp_1069_fu_3928_p1);

assign num_zeros_fu_3137_p1 = tmp_298_fu_3129_p3[31:0];

assign one_half_i_i_cast_fu_3335_p1 = one_half_table2682_q0;

assign one_half_table2682_address0 = tmp_1686_i_i_fu_3314_p1;

assign or_cond1_fu_4486_p2 = (sel_tmp9_fu_4436_p2 | sel_tmp2_fu_4410_p2);

assign or_cond2_fu_4500_p2 = (or_cond_fu_4472_p2 | or_cond1_fu_4486_p2);

assign or_cond_fu_4472_p2 = (sel_tmp22_fu_4459_p2 | sel_tmp15_fu_4442_p2);

assign p_03_i1_fu_4176_p3 = ((tmp_315_reg_5783_pp0_iter2_reg[0:0] === 1'b1) ? 32'd0 : f_3_fu_4172_p1);

assign p_03_i2_fu_4241_p3 = ((tmp_320_reg_5814_pp0_iter3_reg[0:0] === 1'b1) ? 32'd0 : f_5_fu_4237_p1);

assign p_Repl2_34_trunc_fu_3243_p2 = (tmp_254_fu_3234_p2 + tmp_255_fu_3239_p1);

assign p_Repl2_37_trunc_fu_4148_p2 = (tmp_cast_cast_fu_4140_p3 + tmp_1067_fu_4137_p1);

assign p_Repl2_41_trunc_fu_4213_p2 = (tmp12_cast_cast_fu_4205_p3 + tmp_1085_fu_4202_p1);

integer ap_tvar_int_0;

always @ (p_Val2_68_cast_fu_3115_p1) begin
    for (ap_tvar_int_0 = 64 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 63 - 0) begin
            p_Result_100_fu_3119_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_100_fu_3119_p4[ap_tvar_int_0] = p_Val2_68_cast_fu_3115_p1[63 - ap_tvar_int_0];
        end
    end
end

assign p_Result_101_fu_3256_p5 = {{tmp_256_fu_3249_p3}, {tmp32_V_20_reg_5670[22:0]}};

assign p_Result_102_fu_3327_p3 = {{p_Result_s_198_fu_3320_p3}, {31'd0}};

assign p_Result_103_fu_3370_p3 = {{tmp_fu_3360_p4}, {xs_sig_V_fu_3354_p2}};

integer ap_tvar_int_1;

always @ (p_Val2_76_cast_fu_3687_p1) begin
    for (ap_tvar_int_1 = 33 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 32 - 0) begin
            p_Result_105_fu_3691_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_105_fu_3691_p4[ap_tvar_int_1] = p_Val2_76_cast_fu_3687_p1[32 - ap_tvar_int_1];
        end
    end
end

assign p_Result_106_fu_3701_p3 = {{31'd2147483647}, {p_Result_105_fu_3691_p4}};

assign p_Result_107_fu_4161_p5 = {{tmp_319_fu_4154_p3}, {tmp32_V_21_reg_5861[22:0]}};

integer ap_tvar_int_2;

always @ (p_Result_11_fu_3938_p4) begin
    for (ap_tvar_int_2 = 64 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 63 | ap_tvar_int_2 < 31) begin
            p_Result_108_fu_3948_p5[ap_tvar_int_2] = ap_const_lv64_FFFFFFFFFFFFFFFF[ap_tvar_int_2];
        end else if (63 - ap_tvar_int_2 >= 33) begin
            p_Result_108_fu_3948_p5[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_108_fu_3948_p5[ap_tvar_int_2] = p_Result_11_fu_3938_p4[63 - ap_tvar_int_2];
        end
    end
end

assign p_Result_109_fu_4226_p5 = {{tmp_328_fu_4219_p3}, {tmp32_V_22_reg_5876[22:0]}};

assign p_Result_10_fu_3916_p1 = tmp_322_fu_3906_p4;

assign p_Result_110_fu_4349_p1 = tmp_330_fu_4342_p3;

integer ap_tvar_int_3;

always @ (p_Val2_92_fu_3899_p3) begin
    for (ap_tvar_int_3 = 33 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 32 - 0) begin
            p_Result_11_fu_3938_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_11_fu_3938_p4[ap_tvar_int_3] = p_Val2_92_fu_3899_p3[32 - ap_tvar_int_3];
        end
    end
end

always @ (*) begin
    p_Result_99_fu_1631_p4 = p_Val2_41_fu_1625_p2;
    p_Result_99_fu_1631_p4[32'd31] = |(1'd0);
end

assign p_Result_s_198_fu_3320_p3 = t_V_11_reg_5685[32'd31];

assign p_Val2_265_Val2_1_fu_4570_p1 = p_Val2_265_Val2_s_fu_4562_p3;

assign p_Val2_265_Val2_s_fu_4562_p3 = ((tmp_341_fu_4550_p2[0:0] === 1'b1) ? tmp_1092_fu_4532_p1 : p_Val2_53_cast_fu_4556_p2);

assign p_Val2_28_fu_3053_p2 = ($signed(p_shl_cast_fu_3033_p1) - $signed(p_shl4_cast_fu_3049_p1));

assign p_Val2_30_fu_3552_p1 = grp_calcOrientationHist_fu_1260_ap_return;

assign p_Val2_30_fu_3552_p2 = ($signed({{1'b0}, {48'd52428}}) * $signed(p_Val2_30_fu_3552_p1));

assign p_Val2_31_fu_3650_p2 = ($signed(tmp_313_fu_3643_p1) - $signed(tmp_314_fu_3647_p1));

assign p_Val2_33_fu_3721_p2 = ($signed(tmp_313_fu_3643_p1) + $signed(tmp_314_fu_3647_p1));

assign p_Val2_34_fu_3727_p3 = {{hist_V_load_reg_5748}, {1'd0}};

assign p_Val2_35_fu_3886_p3 = {{r_V_reg_5809}, {1'd0}};

assign p_Val2_38_fu_4526_p2 = (tmp_397_cast_fu_4522_p1 - p_Val2_47_fu_4506_p3);

assign p_Val2_41_fu_1625_p2 = (32'd0 - ap_phi_mux_val_V_phi_fu_1236_p6);

assign p_Val2_43_fu_3339_p2 = (t_V_11_reg_5685 + one_half_i_i_cast_fu_3335_p1);

assign p_Val2_45_fu_3528_p3 = ((isNeg_fu_3456_p3[0:0] === 1'b1) ? tmp_176_fu_3514_p1 : tmp_177_fu_3518_p4);

assign p_Val2_47_fu_4506_p3 = ((or_cond2_fu_4500_p2[0:0] === 1'b1) ? newSel14_fu_4492_p3 : 32'd0);

assign p_Val2_53_cast_fu_4556_p2 = ($signed(31'd2145124352) + $signed(tmp_1092_fu_4532_p1));

assign p_Val2_68_cast_fu_3115_p1 = p_Val2_76_fu_3109_p3;

assign p_Val2_76_cast_fu_3687_p1 = p_Val2_90_fu_3679_p3;

assign p_Val2_76_fu_3109_p3 = ((is_neg_reg_5644[0:0] === 1'b1) ? tmp_332_cast_fu_3104_p2 : tmp_1033_reg_5633);

assign p_Val2_81_cast_fu_4004_p1 = p_Val2_92_reg_5835;

assign p_Val2_84_fu_3406_p1 = x_assign_s_fu_3399_p3;

assign p_Val2_90_fu_3679_p3 = ((is_neg_1_fu_3665_p3[0:0] === 1'b1) ? tmp_354_cast_fu_3673_p2 : tmp_1051_fu_3656_p1);

assign p_Val2_92_fu_3899_p3 = ((is_neg_2_reg_5819[0:0] === 1'b1) ? tmp_321_fu_3893_p2 : p_Val2_35_fu_3886_p3);

assign p_Val2_95_fu_3541_p3 = ((p_Result_104_reg_5712[0:0] === 1'b1) ? p_Val2_i_i_i_fu_3536_p2 : p_Val2_45_reg_5717);

assign p_Val2_i_i_i_fu_3536_p2 = (32'd0 - p_Val2_45_reg_5717);

assign p_Val2_s_199_fu_4544_p2 = (32'd2359296 + p_Val2_38_fu_4526_p2);

assign p_Val2_s_fu_3009_p2 = ($signed(p_shl2_fu_2990_p3) - $signed(p_shl3_cast_fu_3005_p1));

assign p_s_fu_3015_p4 = {{p_Val2_s_fu_3009_p2[47:16]}};

assign p_shl2_fu_2990_p3 = {{tmp_1032_fu_2987_p1}, {17'd0}};

assign p_shl3_cast_fu_3005_p1 = $signed(p_shl3_fu_2998_p3);

assign p_shl3_fu_2998_p3 = {{kpt_sigma_V_reg_5603}, {15'd0}};

assign p_shl4_cast1_fu_3045_p1 = p_shl4_fu_3037_p3;

assign p_shl4_cast_fu_3049_p1 = p_shl4_fu_3037_p3;

assign p_shl4_fu_3037_p3 = {{p_s_fu_3015_p4}, {16'd0}};

assign p_shl_cast_fu_3033_p1 = p_shl_fu_3025_p3;

assign p_shl_fu_3025_p3 = {{p_s_fu_3015_p4}, {18'd0}};

assign p_v_v_fu_4634_p3 = ((tmp_1094_reg_5946[0:0] === 1'b1) ? tmp_1095_fu_4614_p4 : tmp_1096_fu_4624_p4);

assign r0_cast_fu_1513_p1 = r0_reg_1209;

assign r_V_fu_3742_p2 = ($signed(tmp_365_cast_fu_3734_p1) - $signed(tmp_366_cast_fu_3738_p1));

assign r_V_s_fu_4585_p1 = storemerge4_reg_5936;

assign r_V_s_fu_4585_p2 = ($signed({{1'b0}, {41'd360}}) * $signed(r_V_s_fu_4585_p1));

assign r_fu_1552_p2 = (31'd1 + r0_reg_1209);

assign right_fu_3621_p3 = ((tmp_306_fu_3615_p2[0:0] === 1'b1) ? j_reg_5737 : 6'd0);

assign sel_tmp102_fu_2537_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : dog_pyr_3_val_V_q0);

assign sel_tmp107_fu_1929_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? reg_1380 : dog_pyr_4_val_V_q0);

assign sel_tmp112_fu_2557_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? reg_1380 : dog_pyr_4_val_V_q0);

assign sel_tmp117_fu_1949_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : dog_pyr_4_val_V_q0);

assign sel_tmp122_fu_2577_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_2_val_V_q0 : dog_pyr_4_val_V_q0);

assign sel_tmp127_fu_1969_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? reg_1392 : dog_pyr_4_val_V_q0);

assign sel_tmp132_fu_2597_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? reg_1392 : dog_pyr_4_val_V_q0);

assign sel_tmp137_fu_1989_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? reg_1404 : dog_pyr_4_val_V_q0);

assign sel_tmp142_fu_2617_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? reg_1404 : dog_pyr_4_val_V_q0);

assign sel_tmp147_fu_2009_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? reg_1416 : dog_pyr_4_val_V_q0);

assign sel_tmp152_fu_2637_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? reg_1416 : dog_pyr_4_val_V_q0);

assign sel_tmp157_fu_2029_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? reg_1428 : dog_pyr_4_val_V_q0);

assign sel_tmp15_fu_4442_p2 = (tmp_336_fu_4373_p2 & sel_tmp7_fu_4425_p2);

assign sel_tmp162_fu_2657_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? reg_1428 : dog_pyr_4_val_V_q0);

assign sel_tmp167_fu_2049_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? reg_1440 : dog_pyr_4_val_V_q0);

assign sel_tmp172_fu_2677_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? reg_1440 : dog_pyr_4_val_V_q0);

assign sel_tmp177_fu_2069_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? reg_1452 : dog_pyr_4_val_V_q0);

assign sel_tmp182_fu_2697_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? reg_1452 : dog_pyr_4_val_V_q0);

assign sel_tmp187_fu_2089_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? reg_1464 : dog_pyr_4_val_V_q0);

assign sel_tmp192_fu_2717_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? reg_1464 : dog_pyr_4_val_V_q0);

assign sel_tmp197_fu_2109_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1380);

assign sel_tmp1_fu_4405_p2 = (tmp_331_reg_5907 ^ 1'd1);

assign sel_tmp202_fu_2737_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1380);

assign sel_tmp207_fu_2129_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1468);

assign sel_tmp212_fu_2757_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1468);

assign sel_tmp217_fu_2149_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1392);

assign sel_tmp21_demorgan_fu_4448_p2 = (tmp_332_reg_5913 | sel_tmp6_demorgan_fu_4415_p2);

assign sel_tmp21_fu_4453_p2 = (sel_tmp21_demorgan_fu_4448_p2 ^ 1'd1);

assign sel_tmp222_fu_2777_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1392);

assign sel_tmp227_fu_2169_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1404);

assign sel_tmp22_fu_4459_p2 = (sel_tmp21_fu_4453_p2 & icmp32_reg_5931);

assign sel_tmp232_fu_2797_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1404);

assign sel_tmp237_fu_2189_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1416);

assign sel_tmp242_fu_2817_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1416);

assign sel_tmp247_fu_2209_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1428);

assign sel_tmp252_fu_2837_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1428);

assign sel_tmp257_fu_2229_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1440);

assign sel_tmp262_fu_2857_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1440);

assign sel_tmp267_fu_2249_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1452);

assign sel_tmp26_fu_1501_p2 = ((layer_reg_1197 == 3'd1) ? 1'b1 : 1'b0);

assign sel_tmp272_fu_2877_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1452);

assign sel_tmp277_fu_2269_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1464);

assign sel_tmp27_fu_1719_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : dog_pyr_3_val_V_q0);

assign sel_tmp282_fu_2897_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_0_val_V_q0 : reg_1464);

assign sel_tmp287_fu_3385_p1 = sel_tmp287_v_fu_3378_p3;

assign sel_tmp287_v_fu_3378_p3 = ((tmp_i_i_reg_5691[0:0] === 1'b1) ? p_Result_102_fu_3327_p3 : p_Result_103_fu_3370_p3);

assign sel_tmp288_fu_3389_p2 = (tmp_i_i_reg_5691 ^ 1'd1);

assign sel_tmp289_fu_3394_p2 = (tmp_1685_i_i_reg_5697 & sel_tmp288_fu_3389_p2);

assign sel_tmp28_fu_1507_p2 = ((layer_reg_1197 == 3'd2) ? 1'b1 : 1'b0);

assign sel_tmp2_fu_4410_p2 = (tmp_335_reg_5925 & sel_tmp1_fu_4405_p2);

assign sel_tmp32_fu_2347_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : dog_pyr_3_val_V_q0);

assign sel_tmp37_fu_1789_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : dog_pyr_3_val_V_q0);

assign sel_tmp42_fu_2417_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : dog_pyr_3_val_V_q0);

assign sel_tmp47_fu_1809_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : dog_pyr_3_val_V_q0);

assign sel_tmp52_fu_2437_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : dog_pyr_3_val_V_q0);

assign sel_tmp57_fu_1829_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : dog_pyr_3_val_V_q0);

assign sel_tmp62_fu_2457_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : dog_pyr_3_val_V_q0);

assign sel_tmp67_fu_1849_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : dog_pyr_3_val_V_q0);

assign sel_tmp6_demorgan_fu_4415_p2 = (tmp_335_reg_5925 | tmp_331_reg_5907);

assign sel_tmp6_fu_4419_p2 = (sel_tmp6_demorgan_fu_4415_p2 ^ 1'd1);

assign sel_tmp72_fu_2477_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : dog_pyr_3_val_V_q0);

assign sel_tmp77_fu_1869_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : dog_pyr_3_val_V_q0);

assign sel_tmp7_fu_4425_p2 = (tmp_332_reg_5913 & sel_tmp6_fu_4419_p2);

assign sel_tmp82_fu_2497_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : dog_pyr_3_val_V_q0);

assign sel_tmp87_fu_1889_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : dog_pyr_3_val_V_q0);

assign sel_tmp8_fu_4430_p2 = (tmp_336_fu_4373_p2 ^ 1'd1);

assign sel_tmp92_fu_2517_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : dog_pyr_3_val_V_q0);

assign sel_tmp97_fu_1909_p3 = ((sel_tmp26_reg_4824[0:0] === 1'b1) ? dog_pyr_1_val_V_q0 : dog_pyr_3_val_V_q0);

assign sel_tmp9_fu_4436_p2 = (sel_tmp8_fu_4430_p2 & sel_tmp7_fu_4425_p2);

assign sh_amt_cast_fu_4366_p1 = sh_amt_reg_5919;

assign sh_amt_fu_4312_p3 = ((tmp_332_fu_4294_p2[0:0] === 1'b1) ? tmp_333_fu_4300_p2 : tmp_334_fu_4306_p2);

assign sh_assign_4_fu_3474_p3 = ((isNeg_fu_3456_p3[0:0] === 1'b1) ? tmp_1702_i_i_i_cast_fu_3470_p1 : sh_assign_fu_3450_p2);

assign sh_assign_6_i_i_i_ca_1_fu_3486_p1 = sh_assign_4_fu_3474_p3;

assign sh_assign_6_i_i_i_ca_fu_3482_p1 = sh_assign_4_fu_3474_p3;

assign sh_assign_fu_3450_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i_cast_fu_3446_p1));

assign storemerge4_fu_4574_p3 = ((tmp_1093_fu_4536_p3[0:0] === 1'b1) ? p_Val2_s_199_fu_4544_p2 : p_Val2_265_Val2_1_fu_4570_p1);

assign storemerge_fu_4392_p3 = ((isneg_reg_5896[0:0] === 1'b1) ? 32'd4294967295 : 32'd0);

assign t_V_11_fu_3278_p1 = x_assign_fu_3271_p3;

assign tmp12_cast_cast_fu_4205_p3 = ((tmp_327_fu_4197_p2[0:0] === 1'b1) ? 8'd112 : 8'd111);

assign tmp32_V_10_fu_3874_p1 = tmp_1065_fu_3868_p2[31:0];

assign tmp32_V_11_fu_3878_p3 = ((icmp24_fu_3797_p2[0:0] === 1'b1) ? tmp32_V_8_fu_3813_p2 : tmp32_V_10_fu_3874_p1);

assign tmp32_V_14_fu_4029_p1 = p_Val2_92_reg_5835[31:0];

assign tmp32_V_15_fu_4042_p2 = tmp32_V_14_fu_4029_p1 << tmp_373_cast_fu_4038_p1;

assign tmp32_V_16_fu_4106_p1 = tmp_1083_fu_4100_p2[31:0];

assign tmp32_V_17_fu_4110_p3 = ((icmp29_fu_4023_p2[0:0] === 1'b1) ? tmp32_V_15_fu_4042_p2 : tmp32_V_16_fu_4106_p1);

assign tmp32_V_20_fu_3215_p1 = grp_fu_1339_p1;

assign tmp32_V_21_fu_4118_p1 = grp_fu_1339_p1;

assign tmp32_V_22_fu_4183_p1 = grp_fu_1339_p1;

assign tmp32_V_3_fu_3177_p2 = tmp32_V_fu_3167_p1 << tmp_299_fu_3171_p2;

assign tmp32_V_4_fu_3203_p1 = tmp_1042_fu_3197_p2[31:0];

assign tmp32_V_5_fu_3207_p3 = ((icmp_fu_3161_p2[0:0] === 1'b1) ? tmp32_V_3_fu_3177_p2 : tmp32_V_4_fu_3203_p1);

assign tmp32_V_8_fu_3813_p2 = p_Val2_90_reg_5793 << tmp_358_cast_fu_3809_p1;

assign tmp32_V_fu_3167_p1 = p_Val2_76_fu_3109_p3[31:0];

assign tmp_1016_fu_1522_p1 = r0_reg_1209[9:0];

assign tmp_1017_fu_1534_p1 = r0_reg_1209[9:0];

assign tmp_1018_fu_1538_p2 = ($signed(10'd1023) + $signed(tmp_1017_fu_1534_p1));

assign tmp_1019_fu_1558_p1 = r_fu_1552_p2[9:0];

assign tmp_1020_fu_1579_p1 = c0_reg_1221[17:0];

assign tmp_1022_fu_1641_p3 = ap_phi_mux_val_V_phi_fu_1236_p6[32'd31];

assign tmp_1023_fu_1669_p1 = c0_reg_1221[17:0];

assign tmp_1024_fu_1673_p2 = ($signed(18'd262143) + $signed(tmp_1023_fu_1669_p1));

assign tmp_1025_fu_1739_p1 = c0_reg_1221[17:0];

assign tmp_1026_fu_1743_p2 = (18'd1 + tmp_1025_fu_1739_p1);

assign tmp_1027_fu_2289_p3 = val_V_reg_1233[32'd31];

assign tmp_1028_fu_2297_p1 = c0_reg_1221[17:0];

assign tmp_1029_fu_2301_p2 = ($signed(18'd262143) + $signed(tmp_1028_fu_2297_p1));

assign tmp_1030_fu_2367_p1 = c0_reg_1221[17:0];

assign tmp_1031_fu_2371_p2 = (18'd1 + tmp_1030_fu_2367_p1);

assign tmp_1032_fu_2987_p1 = kpt_sigma_V_reg_5603[30:0];

assign tmp_1033_fu_3059_p1 = p_Val2_28_fu_3053_p2[49:0];

assign tmp_1036_fu_3141_p1 = tmp_298_fu_3129_p3[7:0];

assign tmp_1037_fu_3151_p4 = {{msb_idx_fu_3145_p2[31:5]}};

assign tmp_1039_fu_3183_p1 = msb_idx_fu_3145_p2[5:0];

assign tmp_1040_fu_3187_p2 = ($signed(6'd33) + $signed(tmp_1039_fu_3183_p1));

assign tmp_1041_fu_3193_p1 = tmp_1040_fu_3187_p2;

assign tmp_1042_fu_3197_p2 = p_Val2_68_cast_fu_3115_p1 >> tmp_1041_fu_3193_p1;

assign tmp_1049_fu_3506_p3 = tmp_1704_i_i_i_fu_3494_p2[32'd24];

assign tmp_1050_fu_3077_p1 = layer_1_reg_5575[2:0];

assign tmp_1051_fu_3656_p1 = p_Val2_31_fu_3650_p2[31:0];

assign tmp_1054_fu_3767_p1 = msb_idx_1_fu_3762_p2[30:0];

assign tmp_1055_fu_3771_p3 = msb_idx_1_fu_3762_p2[32'd31];

assign tmp_1056_fu_3787_p4 = {{msb_idx_2_fu_3779_p3[30:5]}};

assign tmp_1057_fu_3818_p1 = msb_idx_2_fu_3779_p3[5:0];

assign tmp_1058_fu_3822_p2 = ((msb_idx_2_fu_3779_p3 < 31'd31) ? 1'b1 : 1'b0);

assign tmp_1059_fu_3828_p2 = ($signed(6'd33) + $signed(tmp_1057_fu_3818_p1));

integer ap_tvar_int_4;

always @ (p_Val2_76_cast_reg_5798) begin
    for (ap_tvar_int_4 = 33 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 32 - 0) begin
            tmp_1060_fu_3834_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            tmp_1060_fu_3834_p4[ap_tvar_int_4] = p_Val2_76_cast_reg_5798[32 - ap_tvar_int_4];
        end
    end
end

assign tmp_1061_fu_3843_p2 = (tmp_1057_fu_3818_p1 ^ 6'd63);

assign tmp_1062_fu_3849_p3 = ((tmp_1058_fu_3822_p2[0:0] === 1'b1) ? tmp_1060_fu_3834_p4 : p_Val2_76_cast_reg_5798);

assign tmp_1063_fu_3856_p3 = ((tmp_1058_fu_3822_p2[0:0] === 1'b1) ? tmp_1061_fu_3843_p2 : tmp_1059_fu_3828_p2);

assign tmp_1064_fu_3864_p1 = tmp_1063_fu_3856_p3;

assign tmp_1065_fu_3868_p2 = tmp_1062_fu_3849_p3 >> tmp_1064_fu_3864_p1;

assign tmp_1067_fu_4137_p1 = msb_idx_1_reg_5825_pp0_iter3_reg[7:0];

assign tmp_1069_fu_3928_p1 = tmp_323_fu_3920_p3[31:0];

assign tmp_1070_fu_3968_p1 = tmp_325_fu_3960_p3[31:0];

assign tmp_1071_fu_3992_p1 = msb_idx_3_fu_3986_p2[30:0];

assign tmp_1073_fu_4013_p4 = {{msb_idx_4_fu_4007_p3[30:5]}};

assign tmp_1075_fu_4048_p1 = msb_idx_4_fu_4007_p3[6:0];

assign tmp_1076_fu_4052_p2 = ((msb_idx_4_fu_4007_p3 < 31'd31) ? 1'b1 : 1'b0);

assign tmp_1077_fu_4058_p2 = ($signed(7'd97) + $signed(tmp_1075_fu_4048_p1));

integer ap_tvar_int_5;

always @ (p_Val2_81_cast_fu_4004_p1) begin
    for (ap_tvar_int_5 = 97 - 1; ap_tvar_int_5 >= 0; ap_tvar_int_5 = ap_tvar_int_5 - 1) begin
        if (ap_tvar_int_5 > 96 - 0) begin
            tmp_1078_fu_4064_p4[ap_tvar_int_5] = 1'b0;
        end else begin
            tmp_1078_fu_4064_p4[ap_tvar_int_5] = p_Val2_81_cast_fu_4004_p1[96 - ap_tvar_int_5];
        end
    end
end

assign tmp_1079_fu_4074_p2 = (tmp_1075_fu_4048_p1 ^ 7'd127);

assign tmp_1080_fu_4080_p3 = ((tmp_1076_fu_4052_p2[0:0] === 1'b1) ? tmp_1078_fu_4064_p4 : p_Val2_81_cast_fu_4004_p1);

assign tmp_1081_fu_4088_p3 = ((tmp_1076_fu_4052_p2[0:0] === 1'b1) ? tmp_1079_fu_4074_p2 : tmp_1077_fu_4058_p2);

assign tmp_1082_fu_4096_p1 = tmp_1081_fu_4088_p3;

assign tmp_1083_fu_4100_p2 = tmp_1080_fu_4080_p3 >> tmp_1082_fu_4096_p1;

assign tmp_1085_fu_4202_p1 = msb_idx_3_reg_5841_pp0_iter3_reg[7:0];

assign tmp_1086_fu_4252_p1 = ireg_V_fu_4248_p1[62:0];

assign tmp_1088_fu_4278_p1 = ireg_V_fu_4248_p1[51:0];

assign tmp_1089_fu_4369_p1 = man_V_4_fu_4359_p3[31:0];

assign tmp_1090_fu_4326_p4 = {{sh_amt_fu_4312_p3[11:5]}};

assign tmp_1091_fu_4388_p1 = tmp_338_fu_4382_p2[31:0];

assign tmp_1092_fu_4532_p1 = p_Val2_38_fu_4526_p2[30:0];

assign tmp_1093_fu_4536_p3 = p_Val2_38_fu_4526_p2[32'd31];

assign tmp_1095_fu_4614_p4 = {{neg_mul_fu_4608_p2[82:47]}};

assign tmp_1096_fu_4624_p4 = {{mul_fu_4602_p2[82:47]}};

assign tmp_1097_fu_4641_p1 = p_v_v_fu_4634_p3[31:0];

assign tmp_1098_fu_4645_p1 = p_v_v_fu_4634_p3[31:0];

assign tmp_152_cast_fu_1526_p3 = {{tmp_1016_fu_1522_p1}, {8'd0}};

assign tmp_154_cast_fu_1544_p3 = {{tmp_1018_fu_1538_p2}, {8'd0}};

assign tmp_156_cast_fu_1562_p3 = {{tmp_1019_fu_1558_p1}, {8'd0}};

assign tmp_157_cast_fu_1588_p1 = tmp_157_fu_1583_p2;

assign tmp_157_fu_1583_p2 = (tmp_152_cast_reg_4939 + tmp_1020_fu_1579_p1);

assign tmp_158_cast_fu_1602_p1 = tmp_158_fu_1597_p2;

assign tmp_158_fu_1597_p2 = (tmp_154_cast_reg_4948 + tmp_1020_fu_1579_p1);

assign tmp_159_cast_fu_1616_p1 = tmp_159_fu_1611_p2;

assign tmp_159_fu_1611_p2 = (tmp_156_cast_reg_4962 + tmp_1020_fu_1579_p1);

assign tmp_160_cast_fu_1684_p1 = tmp_160_fu_1679_p2;

assign tmp_160_fu_1679_p2 = (tmp_152_cast_reg_4939 + tmp_1024_fu_1673_p2);

assign tmp_161_cast_fu_1697_p1 = tmp_161_fu_1693_p2;

assign tmp_161_fu_1693_p2 = (tmp_154_cast_reg_4948 + tmp_1024_reg_5055);

assign tmp_162_cast_fu_1710_p1 = tmp_162_fu_1706_p2;

assign tmp_162_fu_1706_p2 = (tmp_156_cast_reg_4962 + tmp_1024_reg_5055);

assign tmp_163_cast_fu_1754_p1 = tmp_163_fu_1749_p2;

assign tmp_163_fu_1749_p2 = (tmp_152_cast_reg_4939 + tmp_1026_fu_1743_p2);

assign tmp_164_cast_fu_1767_p1 = tmp_164_fu_1763_p2;

assign tmp_164_fu_1763_p2 = (tmp_154_cast_reg_4948 + tmp_1026_reg_5139);

assign tmp_165_cast_fu_1780_p1 = tmp_165_fu_1776_p2;

assign tmp_165_fu_1776_p2 = (tmp_156_cast_reg_4962 + tmp_1026_reg_5139);

assign tmp_166_cast_fu_2312_p1 = tmp_166_fu_2307_p2;

assign tmp_166_fu_2307_p2 = (tmp_152_cast_reg_4939 + tmp_1029_fu_2301_p2);

assign tmp_167_cast_fu_2325_p1 = tmp_167_fu_2321_p2;

assign tmp_167_fu_2321_p2 = (tmp_154_cast_reg_4948 + tmp_1029_reg_5298);

assign tmp_1685_i_i_fu_3298_p2 = ((loc_V_fu_3282_p4 > 8'd150) ? 1'b1 : 1'b0);

assign tmp_1686_i_i_fu_3314_p1 = index_V_fu_3304_p4;

assign tmp_1688_i_i_fu_3348_p2 = (mask_table1686_q0 ^ 23'd8388607);

assign tmp_168_cast_fu_2338_p1 = tmp_168_fu_2334_p2;

assign tmp_168_fu_2334_p2 = (tmp_156_cast_reg_4962 + tmp_1029_reg_5298);

assign tmp_169_cast_fu_2382_p1 = tmp_169_fu_2377_p2;

assign tmp_169_fu_2377_p2 = (tmp_152_cast_reg_4939 + tmp_1031_fu_2371_p2);

assign tmp_1701_i_i_i_cast9_fu_3442_p1 = tmp_1701_i_i_i_fu_3432_p4;

assign tmp_1701_i_i_i_fu_3432_p4 = {{{{1'd1}, {loc_V_10_fu_3428_p1}}}, {1'd0}};

assign tmp_1702_i_i_i_cast_fu_3470_p1 = $signed(tmp_1702_i_i_i_fu_3464_p2);

assign tmp_1702_i_i_i_fu_3464_p2 = (8'd127 - loc_V_9_fu_3418_p4);

assign tmp_1703_i_i_i_fu_3490_p1 = $unsigned(sh_assign_6_i_i_i_ca_fu_3482_p1);

assign tmp_1704_i_i_i_fu_3494_p2 = tmp_1701_i_i_i_fu_3432_p4 >> sh_assign_6_i_i_i_ca_1_fu_3486_p1;

assign tmp_1705_i_i_i_fu_3500_p2 = tmp_1701_i_i_i_cast9_fu_3442_p1 << tmp_1703_i_i_i_fu_3490_p1;

assign tmp_170_cast_fu_2401_p1 = tmp_170_reg_5387;

assign tmp_170_fu_2391_p2 = (tmp_154_cast_reg_4948 + tmp_1031_fu_2371_p2);

assign tmp_171_cast_fu_2409_p1 = tmp_171_reg_5392;

assign tmp_171_fu_2396_p2 = (tmp_156_cast_reg_4962 + tmp_1031_fu_2371_p2);

assign tmp_176_fu_3514_p1 = tmp_1049_fu_3506_p3;

assign tmp_177_fu_3518_p4 = {{tmp_1705_i_i_i_fu_3500_p2[55:24]}};

assign tmp_235_fu_1478_p2 = ($signed(dog_pyr_0_cols_read) + $signed(32'd4294967291));

assign tmp_236_fu_1517_p2 = (($signed(r0_cast_fu_1513_p1) < $signed(tmp_s_reg_4806)) ? 1'b1 : 1'b0);

assign tmp_237_fu_1574_p2 = (($signed(c0_cast_fu_1570_p1) < $signed(tmp_235_reg_4811)) ? 1'b1 : 1'b0);

assign tmp_239_fu_1657_p2 = (($signed(agg_result_V_i_i_fu_1649_p3) > $signed(32'd65536)) ? 1'b1 : 1'b0);

assign tmp_240_fu_1663_p2 = (($signed(ap_phi_mux_val_V_phi_fu_1236_p6) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign tmp_241_fu_1733_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_p_fu_1726_p3)) ? 1'b1 : 1'b0);

assign tmp_242_fu_1803_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_1_fu_1796_p3)) ? 1'b1 : 1'b0);

assign tmp_243_fu_1823_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_2_fu_1816_p3)) ? 1'b1 : 1'b0);

assign tmp_244_fu_1843_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_3_fu_1836_p3)) ? 1'b1 : 1'b0);

assign tmp_245_fu_1863_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_4_fu_1856_p3)) ? 1'b1 : 1'b0);

assign tmp_246_fu_1883_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_5_fu_1876_p3)) ? 1'b1 : 1'b0);

assign tmp_247_fu_1903_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_6_fu_1896_p3)) ? 1'b1 : 1'b0);

assign tmp_248_fu_1923_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_7_fu_1916_p3)) ? 1'b1 : 1'b0);

assign tmp_249_fu_1943_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_8_fu_1936_p3)) ? 1'b1 : 1'b0);

assign tmp_250_fu_1963_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_9_fu_1956_p3)) ? 1'b1 : 1'b0);

assign tmp_251_fu_1983_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_1_1_fu_1976_p3)) ? 1'b1 : 1'b0);

assign tmp_252_fu_2941_p1 = grp_adjustLocalExtrema_fu_1288_ap_return_0;

assign tmp_253_fu_2003_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_1_2_fu_1996_p3)) ? 1'b1 : 1'b0);

assign tmp_254_fu_3234_p2 = ($signed(8'd158) - $signed(tmp_1036_reg_5660));

assign tmp_255_fu_3239_p1 = tmp_300_fu_3229_p2;

assign tmp_256_fu_3249_p3 = {{is_neg_reg_5644}, {p_Repl2_34_trunc_fu_3243_p2}};

assign tmp_257_fu_2023_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_1_3_fu_2016_p3)) ? 1'b1 : 1'b0);

assign tmp_258_fu_2043_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_1_4_fu_2036_p3)) ? 1'b1 : 1'b0);

assign tmp_259_fu_2063_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_1_5_fu_2056_p3)) ? 1'b1 : 1'b0);

assign tmp_260_fu_2083_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_1_6_fu_2076_p3)) ? 1'b1 : 1'b0);

assign tmp_261_fu_2103_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_1_7_fu_2096_p3)) ? 1'b1 : 1'b0);

assign tmp_262_fu_2123_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_1_8_fu_2116_p3)) ? 1'b1 : 1'b0);

assign tmp_263_fu_2143_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_1_9_fu_2136_p3)) ? 1'b1 : 1'b0);

assign tmp_264_fu_2163_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_1_10_fu_2156_p3)) ? 1'b1 : 1'b0);

assign tmp_265_fu_2183_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_2_1_fu_2176_p3)) ? 1'b1 : 1'b0);

assign tmp_266_fu_2203_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_2_2_fu_2196_p3)) ? 1'b1 : 1'b0);

assign tmp_267_fu_2223_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_2_3_fu_2216_p3)) ? 1'b1 : 1'b0);

assign tmp_268_fu_2243_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_2_4_fu_2236_p3)) ? 1'b1 : 1'b0);

assign tmp_269_fu_2263_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_2_5_fu_2256_p3)) ? 1'b1 : 1'b0);

assign tmp_270_fu_2283_p2 = (($signed(val_V_reg_1233) < $signed(dog_pyr_val_V_load_2_6_fu_2276_p3)) ? 1'b1 : 1'b0);

assign tmp_271_fu_2361_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_2_7_fu_2354_p3)) ? 1'b1 : 1'b0);

assign tmp_272_fu_2431_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_2_8_fu_2424_p3)) ? 1'b1 : 1'b0);

assign tmp_273_fu_2451_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_2_9_fu_2444_p3)) ? 1'b1 : 1'b0);

assign tmp_274_fu_2471_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_2_10_fu_2464_p3)) ? 1'b1 : 1'b0);

assign tmp_275_fu_2491_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_3_1_fu_2484_p3)) ? 1'b1 : 1'b0);

assign tmp_276_fu_2511_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_3_2_fu_2504_p3)) ? 1'b1 : 1'b0);

assign tmp_277_fu_2531_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_3_3_fu_2524_p3)) ? 1'b1 : 1'b0);

assign tmp_278_fu_2551_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_3_4_fu_2544_p3)) ? 1'b1 : 1'b0);

assign tmp_279_fu_2571_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_3_5_fu_2564_p3)) ? 1'b1 : 1'b0);

assign tmp_280_fu_2591_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_3_6_fu_2584_p3)) ? 1'b1 : 1'b0);

assign tmp_281_fu_2611_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_3_7_fu_2604_p3)) ? 1'b1 : 1'b0);

assign tmp_282_fu_2631_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_3_8_fu_2624_p3)) ? 1'b1 : 1'b0);

assign tmp_283_fu_2651_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_3_9_fu_2644_p3)) ? 1'b1 : 1'b0);

assign tmp_284_fu_2671_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_3_10_fu_2664_p3)) ? 1'b1 : 1'b0);

assign tmp_285_fu_2691_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_4_1_fu_2684_p3)) ? 1'b1 : 1'b0);

assign tmp_286_fu_2711_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_4_2_fu_2704_p3)) ? 1'b1 : 1'b0);

assign tmp_287_fu_2731_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_4_3_fu_2724_p3)) ? 1'b1 : 1'b0);

assign tmp_288_fu_2751_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_4_4_fu_2744_p3)) ? 1'b1 : 1'b0);

assign tmp_289_fu_2771_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_4_5_fu_2764_p3)) ? 1'b1 : 1'b0);

assign tmp_290_fu_2791_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_4_6_fu_2784_p3)) ? 1'b1 : 1'b0);

assign tmp_291_fu_2811_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_4_7_fu_2804_p3)) ? 1'b1 : 1'b0);

assign tmp_292_fu_2831_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_4_8_fu_2824_p3)) ? 1'b1 : 1'b0);

assign tmp_293_fu_2851_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_4_9_fu_2844_p3)) ? 1'b1 : 1'b0);

assign tmp_294_fu_2871_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_4_10_fu_2864_p3)) ? 1'b1 : 1'b0);

assign tmp_295_fu_2891_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_5_1_fu_2884_p3)) ? 1'b1 : 1'b0);

assign tmp_296_fu_2911_p2 = (($signed(val_V_reg_1233) > $signed(dog_pyr_val_V_load_5_2_fu_2904_p3)) ? 1'b1 : 1'b0);

assign tmp_297_fu_3063_p2 = ((p_shl_fu_3025_p3 == p_shl4_cast1_fu_3045_p1) ? 1'b1 : 1'b0);


always @ (p_Result_100_fu_3119_p4) begin
    if (p_Result_100_fu_3119_p4[0] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd0;
    end else if (p_Result_100_fu_3119_p4[1] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd1;
    end else if (p_Result_100_fu_3119_p4[2] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd2;
    end else if (p_Result_100_fu_3119_p4[3] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd3;
    end else if (p_Result_100_fu_3119_p4[4] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd4;
    end else if (p_Result_100_fu_3119_p4[5] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd5;
    end else if (p_Result_100_fu_3119_p4[6] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd6;
    end else if (p_Result_100_fu_3119_p4[7] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd7;
    end else if (p_Result_100_fu_3119_p4[8] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd8;
    end else if (p_Result_100_fu_3119_p4[9] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd9;
    end else if (p_Result_100_fu_3119_p4[10] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd10;
    end else if (p_Result_100_fu_3119_p4[11] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd11;
    end else if (p_Result_100_fu_3119_p4[12] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd12;
    end else if (p_Result_100_fu_3119_p4[13] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd13;
    end else if (p_Result_100_fu_3119_p4[14] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd14;
    end else if (p_Result_100_fu_3119_p4[15] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd15;
    end else if (p_Result_100_fu_3119_p4[16] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd16;
    end else if (p_Result_100_fu_3119_p4[17] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd17;
    end else if (p_Result_100_fu_3119_p4[18] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd18;
    end else if (p_Result_100_fu_3119_p4[19] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd19;
    end else if (p_Result_100_fu_3119_p4[20] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd20;
    end else if (p_Result_100_fu_3119_p4[21] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd21;
    end else if (p_Result_100_fu_3119_p4[22] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd22;
    end else if (p_Result_100_fu_3119_p4[23] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd23;
    end else if (p_Result_100_fu_3119_p4[24] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd24;
    end else if (p_Result_100_fu_3119_p4[25] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd25;
    end else if (p_Result_100_fu_3119_p4[26] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd26;
    end else if (p_Result_100_fu_3119_p4[27] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd27;
    end else if (p_Result_100_fu_3119_p4[28] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd28;
    end else if (p_Result_100_fu_3119_p4[29] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd29;
    end else if (p_Result_100_fu_3119_p4[30] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd30;
    end else if (p_Result_100_fu_3119_p4[31] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd31;
    end else if (p_Result_100_fu_3119_p4[32] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd32;
    end else if (p_Result_100_fu_3119_p4[33] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd33;
    end else if (p_Result_100_fu_3119_p4[34] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd34;
    end else if (p_Result_100_fu_3119_p4[35] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd35;
    end else if (p_Result_100_fu_3119_p4[36] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd36;
    end else if (p_Result_100_fu_3119_p4[37] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd37;
    end else if (p_Result_100_fu_3119_p4[38] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd38;
    end else if (p_Result_100_fu_3119_p4[39] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd39;
    end else if (p_Result_100_fu_3119_p4[40] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd40;
    end else if (p_Result_100_fu_3119_p4[41] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd41;
    end else if (p_Result_100_fu_3119_p4[42] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd42;
    end else if (p_Result_100_fu_3119_p4[43] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd43;
    end else if (p_Result_100_fu_3119_p4[44] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd44;
    end else if (p_Result_100_fu_3119_p4[45] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd45;
    end else if (p_Result_100_fu_3119_p4[46] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd46;
    end else if (p_Result_100_fu_3119_p4[47] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd47;
    end else if (p_Result_100_fu_3119_p4[48] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd48;
    end else if (p_Result_100_fu_3119_p4[49] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd49;
    end else if (p_Result_100_fu_3119_p4[50] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd50;
    end else if (p_Result_100_fu_3119_p4[51] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd51;
    end else if (p_Result_100_fu_3119_p4[52] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd52;
    end else if (p_Result_100_fu_3119_p4[53] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd53;
    end else if (p_Result_100_fu_3119_p4[54] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd54;
    end else if (p_Result_100_fu_3119_p4[55] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd55;
    end else if (p_Result_100_fu_3119_p4[56] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd56;
    end else if (p_Result_100_fu_3119_p4[57] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd57;
    end else if (p_Result_100_fu_3119_p4[58] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd58;
    end else if (p_Result_100_fu_3119_p4[59] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd59;
    end else if (p_Result_100_fu_3119_p4[60] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd60;
    end else if (p_Result_100_fu_3119_p4[61] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd61;
    end else if (p_Result_100_fu_3119_p4[62] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd62;
    end else if (p_Result_100_fu_3119_p4[63] == 1'b1) begin
        tmp_298_fu_3129_p3 = 64'd63;
    end else begin
        tmp_298_fu_3129_p3 = 64'd64;
    end
end

assign tmp_299_fu_3171_p2 = (32'd31 - msb_idx_fu_3145_p2);

assign tmp_300_fu_3229_p2 = ((p_Result_s_reg_5675 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_304_fu_3585_p2 = ((p_Val2_48_reg_1248 != 6'd0) ? 1'b1 : 1'b0);

assign tmp_305_fu_3591_p2 = ($signed(p_Val2_48_reg_1248) + $signed(6'd63));

assign tmp_306_fu_3615_p2 = ((p_Val2_48_reg_1248 < 6'd35) ? 1'b1 : 1'b0);

assign tmp_307_fu_3580_p1 = ap_phi_mux_p_Val2_48_phi_fu_1252_p4;

assign tmp_308_fu_3605_p2 = (($signed(hist_V_q0) < $signed(mag_thr_V_reg_5728)) ? 1'b1 : 1'b0);

assign tmp_309_fu_3610_p1 = left_fu_3597_p3;

assign tmp_310_fu_3628_p1 = hist_V_q0;

assign tmp_310_fu_3628_p2 = (($signed(hist_V_load_reg_5748) > $signed(tmp_310_fu_3628_p1)) ? 1'b1 : 1'b0);

assign tmp_311_fu_3633_p1 = right_fu_3621_p3;

assign tmp_312_fu_3638_p1 = hist_V_q1;

assign tmp_312_fu_3638_p2 = (($signed(hist_V_load_reg_5748) > $signed(tmp_312_fu_3638_p1)) ? 1'b1 : 1'b0);

assign tmp_313_fu_3643_p0 = hist_V_q1;

assign tmp_313_fu_3643_p1 = tmp_313_fu_3643_p0;

assign tmp_314_fu_3647_p1 = p_Val2_88_reg_5764;

assign tmp_315_fu_3660_p0 = hist_V_q1;

assign tmp_315_fu_3660_p2 = ((tmp_315_fu_3660_p0 == p_Val2_88_reg_5764) ? 1'b1 : 1'b0);


always @ (p_Result_106_fu_3701_p3) begin
    if (p_Result_106_fu_3701_p3[0] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd0;
    end else if (p_Result_106_fu_3701_p3[1] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd1;
    end else if (p_Result_106_fu_3701_p3[2] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd2;
    end else if (p_Result_106_fu_3701_p3[3] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd3;
    end else if (p_Result_106_fu_3701_p3[4] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd4;
    end else if (p_Result_106_fu_3701_p3[5] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd5;
    end else if (p_Result_106_fu_3701_p3[6] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd6;
    end else if (p_Result_106_fu_3701_p3[7] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd7;
    end else if (p_Result_106_fu_3701_p3[8] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd8;
    end else if (p_Result_106_fu_3701_p3[9] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd9;
    end else if (p_Result_106_fu_3701_p3[10] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd10;
    end else if (p_Result_106_fu_3701_p3[11] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd11;
    end else if (p_Result_106_fu_3701_p3[12] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd12;
    end else if (p_Result_106_fu_3701_p3[13] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd13;
    end else if (p_Result_106_fu_3701_p3[14] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd14;
    end else if (p_Result_106_fu_3701_p3[15] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd15;
    end else if (p_Result_106_fu_3701_p3[16] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd16;
    end else if (p_Result_106_fu_3701_p3[17] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd17;
    end else if (p_Result_106_fu_3701_p3[18] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd18;
    end else if (p_Result_106_fu_3701_p3[19] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd19;
    end else if (p_Result_106_fu_3701_p3[20] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd20;
    end else if (p_Result_106_fu_3701_p3[21] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd21;
    end else if (p_Result_106_fu_3701_p3[22] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd22;
    end else if (p_Result_106_fu_3701_p3[23] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd23;
    end else if (p_Result_106_fu_3701_p3[24] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd24;
    end else if (p_Result_106_fu_3701_p3[25] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd25;
    end else if (p_Result_106_fu_3701_p3[26] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd26;
    end else if (p_Result_106_fu_3701_p3[27] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd27;
    end else if (p_Result_106_fu_3701_p3[28] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd28;
    end else if (p_Result_106_fu_3701_p3[29] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd29;
    end else if (p_Result_106_fu_3701_p3[30] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd30;
    end else if (p_Result_106_fu_3701_p3[31] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd31;
    end else if (p_Result_106_fu_3701_p3[32] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd32;
    end else if (p_Result_106_fu_3701_p3[33] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd33;
    end else if (p_Result_106_fu_3701_p3[34] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd34;
    end else if (p_Result_106_fu_3701_p3[35] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd35;
    end else if (p_Result_106_fu_3701_p3[36] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd36;
    end else if (p_Result_106_fu_3701_p3[37] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd37;
    end else if (p_Result_106_fu_3701_p3[38] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd38;
    end else if (p_Result_106_fu_3701_p3[39] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd39;
    end else if (p_Result_106_fu_3701_p3[40] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd40;
    end else if (p_Result_106_fu_3701_p3[41] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd41;
    end else if (p_Result_106_fu_3701_p3[42] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd42;
    end else if (p_Result_106_fu_3701_p3[43] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd43;
    end else if (p_Result_106_fu_3701_p3[44] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd44;
    end else if (p_Result_106_fu_3701_p3[45] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd45;
    end else if (p_Result_106_fu_3701_p3[46] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd46;
    end else if (p_Result_106_fu_3701_p3[47] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd47;
    end else if (p_Result_106_fu_3701_p3[48] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd48;
    end else if (p_Result_106_fu_3701_p3[49] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd49;
    end else if (p_Result_106_fu_3701_p3[50] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd50;
    end else if (p_Result_106_fu_3701_p3[51] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd51;
    end else if (p_Result_106_fu_3701_p3[52] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd52;
    end else if (p_Result_106_fu_3701_p3[53] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd53;
    end else if (p_Result_106_fu_3701_p3[54] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd54;
    end else if (p_Result_106_fu_3701_p3[55] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd55;
    end else if (p_Result_106_fu_3701_p3[56] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd56;
    end else if (p_Result_106_fu_3701_p3[57] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd57;
    end else if (p_Result_106_fu_3701_p3[58] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd58;
    end else if (p_Result_106_fu_3701_p3[59] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd59;
    end else if (p_Result_106_fu_3701_p3[60] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd60;
    end else if (p_Result_106_fu_3701_p3[61] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd61;
    end else if (p_Result_106_fu_3701_p3[62] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd62;
    end else if (p_Result_106_fu_3701_p3[63] == 1'b1) begin
        tmp_316_fu_3709_p3 = 64'd63;
    end else begin
        tmp_316_fu_3709_p3 = 64'd64;
    end
end

assign tmp_317_fu_3803_p2 = (31'd31 - msb_idx_2_fu_3779_p3);

assign tmp_318_fu_4132_p2 = ((p_Result_8_reg_5866 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_319_fu_4154_p3 = {{is_neg_1_reg_5788_pp0_iter2_reg}, {p_Repl2_37_trunc_fu_4148_p2}};

assign tmp_320_fu_3748_p2 = ((p_Val2_33_fu_3721_p2 == p_Val2_34_fu_3727_p3) ? 1'b1 : 1'b0);

assign tmp_321_fu_3893_p2 = (35'd0 - p_Val2_35_fu_3886_p3);

assign tmp_322_fu_3906_p4 = {{p_Val2_92_fu_3899_p3[34:33]}};

always @ (p_Result_10_fu_3916_p1) begin
    if (p_Result_10_fu_3916_p1[63] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd0;
    end else if (p_Result_10_fu_3916_p1[62] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd1;
    end else if (p_Result_10_fu_3916_p1[61] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd2;
    end else if (p_Result_10_fu_3916_p1[60] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd3;
    end else if (p_Result_10_fu_3916_p1[59] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd4;
    end else if (p_Result_10_fu_3916_p1[58] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd5;
    end else if (p_Result_10_fu_3916_p1[57] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd6;
    end else if (p_Result_10_fu_3916_p1[56] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd7;
    end else if (p_Result_10_fu_3916_p1[55] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd8;
    end else if (p_Result_10_fu_3916_p1[54] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd9;
    end else if (p_Result_10_fu_3916_p1[53] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd10;
    end else if (p_Result_10_fu_3916_p1[52] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd11;
    end else if (p_Result_10_fu_3916_p1[51] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd12;
    end else if (p_Result_10_fu_3916_p1[50] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd13;
    end else if (p_Result_10_fu_3916_p1[49] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd14;
    end else if (p_Result_10_fu_3916_p1[48] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd15;
    end else if (p_Result_10_fu_3916_p1[47] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd16;
    end else if (p_Result_10_fu_3916_p1[46] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd17;
    end else if (p_Result_10_fu_3916_p1[45] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd18;
    end else if (p_Result_10_fu_3916_p1[44] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd19;
    end else if (p_Result_10_fu_3916_p1[43] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd20;
    end else if (p_Result_10_fu_3916_p1[42] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd21;
    end else if (p_Result_10_fu_3916_p1[41] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd22;
    end else if (p_Result_10_fu_3916_p1[40] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd23;
    end else if (p_Result_10_fu_3916_p1[39] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd24;
    end else if (p_Result_10_fu_3916_p1[38] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd25;
    end else if (p_Result_10_fu_3916_p1[37] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd26;
    end else if (p_Result_10_fu_3916_p1[36] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd27;
    end else if (p_Result_10_fu_3916_p1[35] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd28;
    end else if (p_Result_10_fu_3916_p1[34] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd29;
    end else if (p_Result_10_fu_3916_p1[33] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd30;
    end else if (p_Result_10_fu_3916_p1[32] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd31;
    end else if (p_Result_10_fu_3916_p1[31] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd32;
    end else if (p_Result_10_fu_3916_p1[30] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd33;
    end else if (p_Result_10_fu_3916_p1[29] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd34;
    end else if (p_Result_10_fu_3916_p1[28] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd35;
    end else if (p_Result_10_fu_3916_p1[27] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd36;
    end else if (p_Result_10_fu_3916_p1[26] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd37;
    end else if (p_Result_10_fu_3916_p1[25] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd38;
    end else if (p_Result_10_fu_3916_p1[24] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd39;
    end else if (p_Result_10_fu_3916_p1[23] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd40;
    end else if (p_Result_10_fu_3916_p1[22] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd41;
    end else if (p_Result_10_fu_3916_p1[21] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd42;
    end else if (p_Result_10_fu_3916_p1[20] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd43;
    end else if (p_Result_10_fu_3916_p1[19] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd44;
    end else if (p_Result_10_fu_3916_p1[18] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd45;
    end else if (p_Result_10_fu_3916_p1[17] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd46;
    end else if (p_Result_10_fu_3916_p1[16] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd47;
    end else if (p_Result_10_fu_3916_p1[15] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd48;
    end else if (p_Result_10_fu_3916_p1[14] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd49;
    end else if (p_Result_10_fu_3916_p1[13] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd50;
    end else if (p_Result_10_fu_3916_p1[12] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd51;
    end else if (p_Result_10_fu_3916_p1[11] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd52;
    end else if (p_Result_10_fu_3916_p1[10] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd53;
    end else if (p_Result_10_fu_3916_p1[9] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd54;
    end else if (p_Result_10_fu_3916_p1[8] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd55;
    end else if (p_Result_10_fu_3916_p1[7] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd56;
    end else if (p_Result_10_fu_3916_p1[6] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd57;
    end else if (p_Result_10_fu_3916_p1[5] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd58;
    end else if (p_Result_10_fu_3916_p1[4] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd59;
    end else if (p_Result_10_fu_3916_p1[3] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd60;
    end else if (p_Result_10_fu_3916_p1[2] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd61;
    end else if (p_Result_10_fu_3916_p1[1] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd62;
    end else if (p_Result_10_fu_3916_p1[0] == 1'b1) begin
        tmp_323_fu_3920_p3 = 64'd63;
    end else begin
        tmp_323_fu_3920_p3 = 64'd64;
    end
end

assign tmp_324_fu_3932_p2 = ((tmp_322_fu_3906_p4 == 2'd0) ? 1'b1 : 1'b0);

always @ (p_Result_108_fu_3948_p5) begin
    if (p_Result_108_fu_3948_p5[63] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd0;
    end else if (p_Result_108_fu_3948_p5[62] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd1;
    end else if (p_Result_108_fu_3948_p5[61] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd2;
    end else if (p_Result_108_fu_3948_p5[60] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd3;
    end else if (p_Result_108_fu_3948_p5[59] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd4;
    end else if (p_Result_108_fu_3948_p5[58] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd5;
    end else if (p_Result_108_fu_3948_p5[57] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd6;
    end else if (p_Result_108_fu_3948_p5[56] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd7;
    end else if (p_Result_108_fu_3948_p5[55] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd8;
    end else if (p_Result_108_fu_3948_p5[54] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd9;
    end else if (p_Result_108_fu_3948_p5[53] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd10;
    end else if (p_Result_108_fu_3948_p5[52] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd11;
    end else if (p_Result_108_fu_3948_p5[51] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd12;
    end else if (p_Result_108_fu_3948_p5[50] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd13;
    end else if (p_Result_108_fu_3948_p5[49] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd14;
    end else if (p_Result_108_fu_3948_p5[48] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd15;
    end else if (p_Result_108_fu_3948_p5[47] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd16;
    end else if (p_Result_108_fu_3948_p5[46] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd17;
    end else if (p_Result_108_fu_3948_p5[45] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd18;
    end else if (p_Result_108_fu_3948_p5[44] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd19;
    end else if (p_Result_108_fu_3948_p5[43] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd20;
    end else if (p_Result_108_fu_3948_p5[42] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd21;
    end else if (p_Result_108_fu_3948_p5[41] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd22;
    end else if (p_Result_108_fu_3948_p5[40] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd23;
    end else if (p_Result_108_fu_3948_p5[39] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd24;
    end else if (p_Result_108_fu_3948_p5[38] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd25;
    end else if (p_Result_108_fu_3948_p5[37] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd26;
    end else if (p_Result_108_fu_3948_p5[36] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd27;
    end else if (p_Result_108_fu_3948_p5[35] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd28;
    end else if (p_Result_108_fu_3948_p5[34] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd29;
    end else if (p_Result_108_fu_3948_p5[33] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd30;
    end else if (p_Result_108_fu_3948_p5[32] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd31;
    end else if (p_Result_108_fu_3948_p5[31] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd32;
    end else if (p_Result_108_fu_3948_p5[30] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd33;
    end else if (p_Result_108_fu_3948_p5[29] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd34;
    end else if (p_Result_108_fu_3948_p5[28] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd35;
    end else if (p_Result_108_fu_3948_p5[27] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd36;
    end else if (p_Result_108_fu_3948_p5[26] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd37;
    end else if (p_Result_108_fu_3948_p5[25] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd38;
    end else if (p_Result_108_fu_3948_p5[24] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd39;
    end else if (p_Result_108_fu_3948_p5[23] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd40;
    end else if (p_Result_108_fu_3948_p5[22] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd41;
    end else if (p_Result_108_fu_3948_p5[21] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd42;
    end else if (p_Result_108_fu_3948_p5[20] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd43;
    end else if (p_Result_108_fu_3948_p5[19] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd44;
    end else if (p_Result_108_fu_3948_p5[18] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd45;
    end else if (p_Result_108_fu_3948_p5[17] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd46;
    end else if (p_Result_108_fu_3948_p5[16] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd47;
    end else if (p_Result_108_fu_3948_p5[15] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd48;
    end else if (p_Result_108_fu_3948_p5[14] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd49;
    end else if (p_Result_108_fu_3948_p5[13] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd50;
    end else if (p_Result_108_fu_3948_p5[12] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd51;
    end else if (p_Result_108_fu_3948_p5[11] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd52;
    end else if (p_Result_108_fu_3948_p5[10] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd53;
    end else if (p_Result_108_fu_3948_p5[9] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd54;
    end else if (p_Result_108_fu_3948_p5[8] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd55;
    end else if (p_Result_108_fu_3948_p5[7] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd56;
    end else if (p_Result_108_fu_3948_p5[6] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd57;
    end else if (p_Result_108_fu_3948_p5[5] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd58;
    end else if (p_Result_108_fu_3948_p5[4] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd59;
    end else if (p_Result_108_fu_3948_p5[3] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd60;
    end else if (p_Result_108_fu_3948_p5[2] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd61;
    end else if (p_Result_108_fu_3948_p5[1] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd62;
    end else if (p_Result_108_fu_3948_p5[0] == 1'b1) begin
        tmp_325_fu_3960_p3 = 64'd63;
    end else begin
        tmp_325_fu_3960_p3 = 64'd64;
    end
end

assign tmp_326_fu_4032_p2 = (31'd31 - msb_idx_4_fu_4007_p3);

assign tmp_327_fu_4197_p2 = ((p_Result_13_reg_5881 != 8'd158) ? 1'b1 : 1'b0);

assign tmp_328_fu_4219_p3 = {{is_neg_2_reg_5819_pp0_iter3_reg}, {p_Repl2_41_trunc_fu_4213_p2}};

assign tmp_329_fu_4274_p1 = exp_tmp_V_fu_4264_p4;

assign tmp_330_fu_4342_p3 = {{1'd1}, {tmp_1088_reg_5902}};

assign tmp_331_fu_4282_p2 = ((tmp_1086_fu_4252_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_332_cast_fu_3104_p2 = (50'd0 - tmp_1033_reg_5633);

assign tmp_332_fu_4294_p2 = (($signed(F2_fu_4288_p2) > $signed(12'd16)) ? 1'b1 : 1'b0);

assign tmp_333_fu_4300_p2 = ($signed(12'd4080) + $signed(F2_fu_4288_p2));

assign tmp_334_fu_4306_p2 = (12'd16 - F2_fu_4288_p2);

assign tmp_335_fu_4320_p2 = ((F2_fu_4288_p2 == 12'd16) ? 1'b1 : 1'b0);

assign tmp_336_fu_4373_p2 = ((sh_amt_reg_5919 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_337_fu_4378_p1 = $unsigned(sh_amt_cast_fu_4366_p1);

assign tmp_338_fu_4382_p2 = $signed(man_V_4_fu_4359_p3) >>> tmp_337_fu_4378_p1;

assign tmp_339_fu_4399_p2 = tmp_1089_fu_4369_p1 << sh_amt_cast_fu_4366_p1;

assign tmp_340_fu_4514_p3 = {{p_Val2_48_reg_1248_pp0_iter8_reg}, {16'd0}};

assign tmp_341_fu_4550_p2 = (($signed(p_Val2_38_fu_4526_p2) < $signed(32'd2359296)) ? 1'b1 : 1'b0);

assign tmp_354_cast_fu_3673_p2 = (32'd0 - tmp_1051_fu_3656_p1);

assign tmp_358_cast_fu_3809_p1 = tmp_317_fu_3803_p2;

assign tmp_365_cast_fu_3734_p1 = p_Val2_33_fu_3721_p2;

assign tmp_366_cast_fu_3738_p1 = p_Val2_34_fu_3727_p3;

assign tmp_373_cast_fu_4038_p1 = tmp_326_fu_4032_p2;

assign tmp_397_cast_fu_4522_p1 = tmp_340_fu_4514_p3;

assign tmp_cast_cast_fu_4140_p3 = ((tmp_318_fu_4132_p2[0:0] === 1'b1) ? 8'd112 : 8'd111);

assign tmp_fu_3360_p4 = {{p_Val2_43_fu_3339_p2[31:23]}};

assign tmp_i_fu_4667_p0 = keypoints_length_fu_370;

assign tmp_i_fu_4667_p1 = tmp_i_fu_4667_p0;

assign tmp_i_i_fu_3292_p2 = ((loc_V_fu_3282_p4 < 8'd126) ? 1'b1 : 1'b0);

assign tmp_i_i_i_i_cast_fu_3446_p1 = loc_V_9_fu_3418_p4;

assign tmp_s_fu_1472_p2 = ($signed(dog_pyr_0_rows_read) + $signed(32'd4294967291));

assign vector_length_write_s_fu_4661_p1 = keypoints_length_fu_370;

assign vector_length_write_s_fu_4661_p2 = ($signed(32'd1) + $signed(vector_length_write_s_fu_4661_p1));

assign x_assign_fu_3271_p3 = ((tmp_297_reg_5639[0:0] === 1'b1) ? 32'd0 : f_fu_3267_p1);

assign x_assign_s_fu_3399_p3 = ((sel_tmp289_fu_3394_p2[0:0] === 1'b1) ? x_assign_reg_5680 : sel_tmp287_fu_3385_p1);

assign xs_sig_V_fu_3354_p2 = (tmp_1688_i_i_fu_3348_p2 & loc_V_8_fu_3344_p1);

always @ (posedge ap_clk) begin
    tmp_152_cast_reg_4939[7:0] <= 8'b00000000;
    tmp_154_cast_reg_4948[7:0] <= 8'b00000000;
    tmp_156_cast_reg_4962[7:0] <= 8'b00000000;
    tmp_1033_reg_5633[15:0] <= 16'b0000000000000000;
    p_Val2_76_cast_reg_5798[32] <= 1'b0;
    p_Val2_92_reg_5835[0] <= 1'b0;
end

endmodule //findScaleSpaceExtrem
