<profile>

<section name = "Vitis HLS Report for 'mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5'" level="0">
<item name = "Date">Sat Mar  9 23:14:20 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">proj_mm3</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v585t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">13.33 ns, 9.733 ns, 3.60 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11778, 11778, 0.157 ms, 0.157 ms, 11778, 11778, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_75_4_VITIS_LOOP_77_5">11776, 11776, 47, 46, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 3201, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 48, 0, 336, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 496, -</column>
<column name="Register">-, -, 3547, -, -</column>
<specialColumn name="Available">1590, 1260, 728400, 364200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 3, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_32s_48_1_1_U22">mul_32s_32s_48_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_48_1_1_U23">mul_32s_32s_48_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_48_1_1_U24">mul_32s_32s_48_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_48_1_1_U25">mul_32s_32s_48_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_48_1_1_U26">mul_32s_32s_48_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_48_1_1_U27">mul_32s_32s_48_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_48_1_1_U28">mul_32s_32s_48_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_48_1_1_U29">mul_32s_32s_48_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_48_1_1_U30">mul_32s_32s_48_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_48_1_1_U31">mul_32s_32s_48_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_48_1_1_U32">mul_32s_32s_48_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_48_1_1_U33">mul_32s_32s_48_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_48_1_1_U34">mul_32s_32s_48_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_48_1_1_U35">mul_32s_32s_48_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_48_1_1_U36">mul_32s_32s_48_1_1, 0, 3, 0, 21, 0</column>
<column name="mul_32s_32s_48_1_1_U37">mul_32s_32s_48_1_1, 0, 3, 0, 21, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add63_u0_32fixp_10_fu_2037_p2">+, 0, 0, 39, 32, 32</column>
<column name="add63_u0_32fixp_11_fu_2082_p2">+, 0, 0, 39, 32, 32</column>
<column name="add63_u0_32fixp_12_fu_2127_p2">+, 0, 0, 39, 32, 32</column>
<column name="add63_u0_32fixp_13_fu_2172_p2">+, 0, 0, 39, 32, 32</column>
<column name="add63_u0_32fixp_14_fu_2217_p2">+, 0, 0, 39, 32, 32</column>
<column name="add63_u0_32fixp_15_fu_2262_p2">+, 0, 0, 39, 32, 32</column>
<column name="add63_u0_32fixp_1_fu_1428_p2">+, 0, 0, 39, 32, 32</column>
<column name="add63_u0_32fixp_2_fu_1511_p2">+, 0, 0, 39, 32, 32</column>
<column name="add63_u0_32fixp_3_fu_1594_p2">+, 0, 0, 39, 32, 32</column>
<column name="add63_u0_32fixp_4_fu_1671_p2">+, 0, 0, 39, 32, 32</column>
<column name="add63_u0_32fixp_5_fu_1812_p2">+, 0, 0, 39, 32, 32</column>
<column name="add63_u0_32fixp_6_fu_1857_p2">+, 0, 0, 39, 32, 32</column>
<column name="add63_u0_32fixp_7_fu_1902_p2">+, 0, 0, 39, 32, 32</column>
<column name="add63_u0_32fixp_8_fu_1947_p2">+, 0, 0, 39, 32, 32</column>
<column name="add63_u0_32fixp_9_fu_1992_p2">+, 0, 0, 39, 32, 32</column>
<column name="empty_100_fu_1028_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_102_fu_1066_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_104_fu_1104_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_106_fu_1136_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_108_fu_1174_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_110_fu_1212_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_112_fu_1244_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_114_fu_1276_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_116_fu_1314_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_118_fu_1374_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_120_fu_1457_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_122_fu_1540_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_124_fu_1617_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_126_fu_1694_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_128_fu_1726_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_130_fu_1758_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_78_fu_621_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_83_fu_791_p2">+, 0, 0, 70, 63, 1</column>
<column name="empty_84_fu_807_p2">+, 0, 0, 70, 63, 2</column>
<column name="empty_85_fu_822_p2">+, 0, 0, 70, 63, 2</column>
<column name="empty_86_fu_837_p2">+, 0, 0, 70, 63, 3</column>
<column name="empty_87_fu_852_p2">+, 0, 0, 70, 63, 3</column>
<column name="empty_88_fu_867_p2">+, 0, 0, 70, 63, 3</column>
<column name="empty_89_fu_882_p2">+, 0, 0, 70, 63, 3</column>
<column name="empty_90_fu_897_p2">+, 0, 0, 70, 63, 4</column>
<column name="empty_91_fu_912_p2">+, 0, 0, 70, 63, 4</column>
<column name="empty_92_fu_927_p2">+, 0, 0, 70, 63, 4</column>
<column name="empty_93_fu_942_p2">+, 0, 0, 70, 63, 4</column>
<column name="empty_94_fu_957_p2">+, 0, 0, 70, 63, 4</column>
<column name="empty_95_fu_972_p2">+, 0, 0, 70, 63, 4</column>
<column name="empty_96_fu_987_p2">+, 0, 0, 70, 63, 4</column>
<column name="empty_97_fu_1002_p2">+, 0, 0, 70, 63, 4</column>
<column name="empty_99_fu_742_p2">+, 0, 0, 71, 64, 64</column>
<column name="indvar_flatten_next435_fu_643_p2">+, 0, 0, 16, 9, 1</column>
<column name="indvars_iv_next38_fu_2282_p2">+, 0, 0, 13, 5, 1</column>
<column name="indvars_iv_next42_dup625_fu_666_p2">+, 0, 0, 13, 5, 1</column>
<column name="p_mid1400_fu_688_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage18_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage19_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage20_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage21_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage22_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage23_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage24_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage25_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage26_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage27_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage28_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage29_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage30_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage31_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage32_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage33_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage40_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage41_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage9_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state41_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state42_io">and, 0, 0, 2, 1, 1</column>
<column name="exitcond409644_fu_652_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="exitcond_flatten436_fu_637_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="empty_82_fu_716_p3">select, 0, 0, 62, 1, 62</column>
<column name="indvars_iv37_mid2_fu_658_p3">select, 0, 0, 5, 1, 1</column>
<column name="indvars_iv41_cast2_mid2_v_fu_694_p3">select, 0, 0, 5, 1, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">205, 47, 1, 47</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten434_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_indvars_iv37_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvars_iv41_load">9, 2, 5, 10</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="indvar_flatten434_fu_162">9, 2, 9, 18</column>
<column name="indvars_iv37_fu_154">9, 2, 5, 10</column>
<column name="indvars_iv41_fu_158">9, 2, 5, 10</column>
<column name="m_axi_gmem_ARADDR">156, 33, 64, 2112</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">46, 0, 46, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_82_reg_2342">62, 0, 62, 0</column>
<column name="empty_98_reg_2348">4, 0, 4, 0</column>
<column name="exitcond_flatten436_reg_2333">1, 0, 1, 0</column>
<column name="gmem_addr_1_reg_2361">64, 0, 64, 0</column>
<column name="gmem_addr_33_read_reg_2444">32, 0, 32, 0</column>
<column name="gmem_addr_33_reg_2391">64, 0, 64, 0</column>
<column name="gmem_addr_34_read_reg_2455">32, 0, 32, 0</column>
<column name="gmem_addr_34_reg_2397">64, 0, 64, 0</column>
<column name="gmem_addr_35_read_reg_2466">32, 0, 32, 0</column>
<column name="gmem_addr_35_reg_2403">64, 0, 64, 0</column>
<column name="gmem_addr_36_read_reg_2632">32, 0, 32, 0</column>
<column name="gmem_addr_36_reg_2526">64, 0, 64, 0</column>
<column name="gmem_addr_37_read_reg_2477">32, 0, 32, 0</column>
<column name="gmem_addr_37_reg_2409">64, 0, 64, 0</column>
<column name="gmem_addr_38_read_reg_2643">32, 0, 32, 0</column>
<column name="gmem_addr_38_reg_2544">64, 0, 64, 0</column>
<column name="gmem_addr_39_read_reg_2488">32, 0, 32, 0</column>
<column name="gmem_addr_39_reg_2415">64, 0, 64, 0</column>
<column name="gmem_addr_40_read_reg_2664">32, 0, 32, 0</column>
<column name="gmem_addr_40_reg_2561">64, 0, 64, 0</column>
<column name="gmem_addr_41_read_reg_2499">32, 0, 32, 0</column>
<column name="gmem_addr_41_reg_2421">64, 0, 64, 0</column>
<column name="gmem_addr_42_read_reg_2680">32, 0, 32, 0</column>
<column name="gmem_addr_42_reg_2572">64, 0, 64, 0</column>
<column name="gmem_addr_43_read_reg_2516">32, 0, 32, 0</column>
<column name="gmem_addr_43_reg_2427">64, 0, 64, 0</column>
<column name="gmem_addr_44_read_reg_2696">32, 0, 32, 0</column>
<column name="gmem_addr_44_reg_2588">64, 0, 64, 0</column>
<column name="gmem_addr_45_read_reg_2521">32, 0, 32, 0</column>
<column name="gmem_addr_45_reg_2438">64, 0, 64, 0</column>
<column name="gmem_addr_46_read_reg_2712">32, 0, 32, 0</column>
<column name="gmem_addr_46_reg_2604">64, 0, 64, 0</column>
<column name="gmem_addr_47_read_reg_2532">32, 0, 32, 0</column>
<column name="gmem_addr_47_reg_2449">64, 0, 64, 0</column>
<column name="gmem_addr_48_read_reg_2740">32, 0, 32, 0</column>
<column name="gmem_addr_48_reg_2615">64, 0, 64, 0</column>
<column name="gmem_addr_49_read_reg_2550">32, 0, 32, 0</column>
<column name="gmem_addr_49_reg_2460">64, 0, 64, 0</column>
<column name="gmem_addr_50_read_reg_2750">32, 0, 32, 0</column>
<column name="gmem_addr_50_reg_2626">64, 0, 64, 0</column>
<column name="gmem_addr_51_read_reg_2567">32, 0, 32, 0</column>
<column name="gmem_addr_51_reg_2471">64, 0, 64, 0</column>
<column name="gmem_addr_52_read_reg_2760">32, 0, 32, 0</column>
<column name="gmem_addr_52_reg_2637">64, 0, 64, 0</column>
<column name="gmem_addr_53_read_reg_2578">32, 0, 32, 0</column>
<column name="gmem_addr_53_reg_2482">64, 0, 64, 0</column>
<column name="gmem_addr_54_read_reg_2770">32, 0, 32, 0</column>
<column name="gmem_addr_54_reg_2653">64, 0, 64, 0</column>
<column name="gmem_addr_55_read_reg_2594">32, 0, 32, 0</column>
<column name="gmem_addr_55_reg_2493">64, 0, 64, 0</column>
<column name="gmem_addr_56_read_reg_2780">32, 0, 32, 0</column>
<column name="gmem_addr_56_reg_2669">64, 0, 64, 0</column>
<column name="gmem_addr_57_read_reg_2610">32, 0, 32, 0</column>
<column name="gmem_addr_57_reg_2504">64, 0, 64, 0</column>
<column name="gmem_addr_58_read_reg_2790">32, 0, 32, 0</column>
<column name="gmem_addr_58_reg_2685">64, 0, 64, 0</column>
<column name="gmem_addr_59_read_reg_2621">32, 0, 32, 0</column>
<column name="gmem_addr_59_reg_2510">64, 0, 64, 0</column>
<column name="gmem_addr_60_read_reg_2800">32, 0, 32, 0</column>
<column name="gmem_addr_60_reg_2701">64, 0, 64, 0</column>
<column name="gmem_addr_61_read_reg_2810">32, 0, 32, 0</column>
<column name="gmem_addr_61_reg_2717">64, 0, 64, 0</column>
<column name="gmem_addr_62_read_reg_2820">32, 0, 32, 0</column>
<column name="gmem_addr_62_reg_2723">64, 0, 64, 0</column>
<column name="gmem_addr_63_read_reg_2830">32, 0, 32, 0</column>
<column name="gmem_addr_63_reg_2729">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_2433">32, 0, 32, 0</column>
<column name="indvar_flatten434_fu_162">9, 0, 9, 0</column>
<column name="indvars_iv37_fu_154">5, 0, 5, 0</column>
<column name="indvars_iv37_mid2_reg_2337">5, 0, 5, 0</column>
<column name="indvars_iv41_fu_158">5, 0, 5, 0</column>
<column name="p_cast219_cast_reg_2537">4, 0, 7, 3</column>
<column name="p_cast220_cast_reg_2555">4, 0, 8, 4</column>
<column name="p_cast222_cast_reg_2583">4, 0, 9, 5</column>
<column name="p_cast223_cast_reg_2599">4, 0, 9, 5</column>
<column name="p_v575_reg_2373">63, 0, 63, 0</column>
<column name="tmp_36_reg_2648">16, 0, 16, 0</column>
<column name="tmp_38_reg_2659">16, 0, 16, 0</column>
<column name="tmp_40_reg_2675">16, 0, 16, 0</column>
<column name="tmp_42_reg_2691">16, 0, 16, 0</column>
<column name="tmp_44_reg_2707">16, 0, 16, 0</column>
<column name="tmp_46_reg_2735">16, 0, 16, 0</column>
<column name="tmp_48_reg_2745">16, 0, 16, 0</column>
<column name="tmp_50_reg_2755">16, 0, 16, 0</column>
<column name="tmp_52_reg_2765">16, 0, 16, 0</column>
<column name="tmp_54_reg_2775">16, 0, 16, 0</column>
<column name="tmp_56_reg_2785">16, 0, 16, 0</column>
<column name="tmp_58_reg_2795">16, 0, 16, 0</column>
<column name="tmp_60_reg_2805">16, 0, 16, 0</column>
<column name="tmp_62_reg_2815">16, 0, 16, 0</column>
<column name="tmp_64_reg_2825">16, 0, 16, 0</column>
<column name="tmp_66_reg_2835">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mm3_Pipeline_VITIS_LOOP_75_4_VITIS_LOOP_77_5, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="C">in, 64, ap_none, C, scalar</column>
<column name="F">in, 64, ap_none, F, scalar</column>
<column name="D">in, 64, ap_none, D, scalar</column>
</table>
</item>
</section>
</profile>
