#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Dec  6 17:23:37 2023
# Process ID: 81919
# Current directory: /home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.runs/synth_1
# Command line: vivado -log riscv_cpu_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_cpu_tb.tcl
# Log file: /home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.runs/synth_1/riscv_cpu_tb.vds
# Journal file: /home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.runs/synth_1/vivado.jou
# Running On: thejoey-Z390-UD, OS: Linux, CPU Frequency: 3899.979 MHz, CPU Physical cores: 6, Host memory: 33575 MB
#-----------------------------------------------------------
source riscv_cpu_tb.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2095.285 ; gain = 150.023 ; free physical = 17090 ; free virtual = 24428
Command: read_checkpoint -auto_incremental -incremental /home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/utils_1/imports/synth_1/riscv_cpu_tb.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/utils_1/imports/synth_1/riscv_cpu_tb.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top riscv_cpu_tb -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 81945
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2514.711 ; gain = 383.738 ; free physical = 16441 ; free virtual = 23779
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_cpu_tb' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/riscv_cpu_tb.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/riscv_cpu_tb.v:10]
INFO: [Synth 8-6157] synthesizing module 'riscv_cpu' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/riscv_cpu.v:258]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/instruction_memory.v:2]
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (0#1) [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/instruction_memory.v:2]
INFO: [Synth 8-6157] synthesizing module 'IFID_pipe' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/if_id_pipe.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IFID_pipe' (0#1) [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/if_id_pipe.v:3]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/control_unit.v:6]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/control_unit.v:6]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/hazard_unit.v:6]
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (0#1) [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/hazard_unit.v:6]
INFO: [Synth 8-6157] synthesizing module 'immediate_generator' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/immediate_generator.v:4]
INFO: [Synth 8-6155] done synthesizing module 'immediate_generator' (0#1) [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/immediate_generator.v:4]
INFO: [Synth 8-6157] synthesizing module 'register_file' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/register_file.v:2]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/register_file.v:2]
INFO: [Synth 8-6157] synthesizing module 'IDEX_pipe' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/id_ex_pipe.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IDEX_pipe' (0#1) [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/id_ex_pipe.v:3]
INFO: [Synth 8-6157] synthesizing module 'forward_unit' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/forward_unit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'forward_unit' (0#1) [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/forward_unit.v:5]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/alu_control.v:5]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (0#1) [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/alu_control.v:5]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/alu.v:6]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/alu.v:6]
INFO: [Synth 8-6157] synthesizing module 'EXMEM_pipe' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/ex_mem_pipe.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EXMEM_pipe' (0#1) [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/ex_mem_pipe.v:3]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:4]
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:4]
INFO: [Synth 8-6157] synthesizing module 'MEMWB_pipe' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/mem_wb_pipe.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MEMWB_pipe' (0#1) [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/mem_wb_pipe.v:3]
INFO: [Synth 8-6155] done synthesizing module 'riscv_cpu' (0#1) [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/riscv_cpu.v:258]
WARNING: [Synth 8-85] always block has no event control specified [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/riscv_cpu_tb.v:15]
INFO: [Synth 8-6155] done synthesizing module 'riscv_cpu_tb' (0#1) [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/riscv_cpu_tb.v:2]
WARNING: [Synth 8-7129] Port read_addr[31] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[30] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[29] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[28] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[27] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[26] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[25] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[24] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[23] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[22] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[21] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[20] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[19] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[18] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[17] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[16] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[15] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[14] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[13] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[12] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[11] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port read_addr[10] in module instruction_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2671.195 ; gain = 540.223 ; free physical = 16244 ; free virtual = 23584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2686.039 ; gain = 555.066 ; free physical = 16244 ; free virtual = 23584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2694.043 ; gain = 563.070 ; free physical = 16244 ; free virtual = 23584
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-3971] The signal "register_file:/regs_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[0]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[1]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[2]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[3]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[4]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[5]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[6]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[7]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[8]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[9]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[10]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[11]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[12]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[13]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[14]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[15]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[16]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[17]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[18]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[19]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[20]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[21]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[22]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[23]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[24]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[25]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[26]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[27]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[28]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[29]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[30]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[31]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[32]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[33]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[34]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[35]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[36]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[37]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[38]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[39]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[40]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[41]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[42]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[43]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[44]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[45]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[46]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[47]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[48]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[49]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[50]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[51]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[52]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[53]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[54]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[55]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[56]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[57]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[58]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[59]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[60]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[61]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[62]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[63]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[64]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[65]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[66]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[67]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[68]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[69]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[70]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[71]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[72]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[73]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[74]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[75]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[76]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[77]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[78]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[79]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[80]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[81]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[82]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[83]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[84]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[85]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[86]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[87]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[88]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[89]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[90]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[91]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[92]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[93]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[94]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[95]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[96]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[97]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[98]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'memory_reg[99]' [/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.srcs/sources_1/new/data_memory.v:35]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2822.090 ; gain = 691.117 ; free physical = 16102 ; free virtual = 23444
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 12    
	1024 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 2     
	   9 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "riscv_cpu_tb/rf1/regs_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:59 . Memory (MB): peak = 2908.703 ; gain = 777.730 ; free physical = 7501 ; free virtual = 14874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 2908.703 ; gain = 777.730 ; free physical = 7540 ; free virtual = 14936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance duti_6/rf1/regs_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance duti_6/rf1/regs_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 2929.020 ; gain = 798.047 ; free physical = 7499 ; free virtual = 14901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance dut/rf1/regs_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dut/rf1/regs_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:01:07 . Memory (MB): peak = 2929.020 ; gain = 798.047 ; free physical = 7485 ; free virtual = 14907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:01:07 . Memory (MB): peak = 2929.020 ; gain = 798.047 ; free physical = 7485 ; free virtual = 14907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:08 . Memory (MB): peak = 2929.020 ; gain = 798.047 ; free physical = 7485 ; free virtual = 14907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:08 . Memory (MB): peak = 2929.020 ; gain = 798.047 ; free physical = 7485 ; free virtual = 14907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 2929.020 ; gain = 798.047 ; free physical = 7485 ; free virtual = 14907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 2929.020 ; gain = 798.047 ; free physical = 7485 ; free virtual = 14907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |    12|
|2     |CARRY4   |    38|
|3     |LUT1     |    97|
|4     |LUT2     |   146|
|5     |LUT3     |   288|
|6     |LUT4     |   120|
|7     |LUT5     |   312|
|8     |LUT6     |  9818|
|9     |MUXF7    |  4352|
|10    |MUXF8    |  2176|
|11    |RAMB18E1 |     2|
|12    |FDRE     |   368|
|13    |LD       | 32768|
+------+---------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              | 50497|
|2     |  dut    |riscv_cpu     | 50484|
|3     |    dm1  |data_memory   | 49508|
|4     |    alu1 |alu           |    67|
|5     |    p1   |IFID_pipe     |    66|
|6     |    p2   |IDEX_pipe     |   128|
|7     |    p3   |EXMEM_pipe    |    73|
|8     |    p4   |MEMWB_pipe    |    71|
|9     |    rf1  |register_file |     4|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:09 . Memory (MB): peak = 2929.020 ; gain = 798.047 ; free physical = 7485 ; free virtual = 14907
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1048 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:14 . Memory (MB): peak = 2929.020 ; gain = 798.047 ; free physical = 16267 ; free virtual = 23689
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:14 . Memory (MB): peak = 2929.020 ; gain = 798.047 ; free physical = 16267 ; free virtual = 23680
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2929.020 ; gain = 0.000 ; free physical = 16267 ; free virtual = 23680
INFO: [Netlist 29-17] Analyzing 39336 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'riscv_cpu_tb' is not ideal for floorplanning, since the cellview 'data_memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.715 ; gain = 0.000 ; free physical = 16208 ; free virtual = 23622
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32768 instances were transformed.
  LD => LDCE: 32768 instances

Synth Design complete | Checksum: 32e99e9d
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:22 . Memory (MB): peak = 3042.715 ; gain = 923.617 ; free physical = 16208 ; free virtual = 23622
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 11073.323; main = 2295.176; forked = 9019.815
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 16044.523; main = 3042.719; forked = 13119.410
INFO: [Common 17-1381] The checkpoint '/home/thejoey/Projects/simple_cpus/rv32-pipelined/rv32-pipelined.runs/synth_1/riscv_cpu_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_cpu_tb_utilization_synth.rpt -pb riscv_cpu_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 17:25:14 2023...
