-- TO BE COMPMETED IN A SINGLE CLOCK CYCLE
-- TO TO PROVIDE REGISTER FOR RESULTS

-- The flags does not take part in calculation but takes part in decision making

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

library work;
use work.components.all;

entity add_unit is

		port(in1 : in std_logic_vector(N-1 downto 0);
			  in2 : in std_logic_vector(N-1 downto 0);
			  output : out std_logic_vector(N-1 downto 0);
			  carry : out std_logic;
			  zero : out std_logic);
			  
end entity;

architecture add_arch of add_unit is
	
	signal temp : unsigned(N downto 0);
	
begin

	temp  	<= resize(unsigned(in1), N+1)+resize(unsigned(in2), N+1);
	output   <= std_logic_vector(temp(width-1 downto 0));    
   carry 	<= temp(width);
	
	process(temp)
		variable z_temp : std_logic;
	begin
		for I in 0 to N loop
			z_temp := z_temp or temp(I);
		end loop;
		zero <= z_temp;
	end process;
	
	
end architecture;