{"Source Block": ["oh/elink/dv/elink_e16_model.v@3128:3138@HdlIdDef", "   input [2*LW-1:0]\tc3_emesh_tran_in;\t// To link_txo_wr of link_txo_wr.v\n   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [LW-1:0]\ttxo_wr_data_even;\t// From link_txo_wr of link_txo_wr.v\n   wire [LW-1:0]\ttxo_wr_data_odd;\t// From link_txo_wr of link_txo_wr.v\n   wire\t\t\ttxo_wr_frame;\t\t// From link_txo_wr of link_txo_wr.v\n   wire\t\t\ttxo_wr_launch_req_tlc;\t// From link_txo_wr of link_txo_wr.v\n   wire\t\t\ttxo_wr_rotate_dis;\t// From link_txo_wr of link_txo_wr.v\n   // End of automatics\n   \n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@3130:3140", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [LW-1:0]\ttxo_wr_data_even;\t// From link_txo_wr of link_txo_wr.v\n   wire [LW-1:0]\ttxo_wr_data_odd;\t// From link_txo_wr of link_txo_wr.v\n   wire\t\t\ttxo_wr_frame;\t\t// From link_txo_wr of link_txo_wr.v\n   wire\t\t\ttxo_wr_launch_req_tlc;\t// From link_txo_wr of link_txo_wr.v\n   wire\t\t\ttxo_wr_rotate_dis;\t// From link_txo_wr of link_txo_wr.v\n   // End of automatics\n   \n\n   // ##############################\n"], ["oh/elink/dv/elink_e16_model.v@3129:3139", "   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [LW-1:0]\ttxo_wr_data_even;\t// From link_txo_wr of link_txo_wr.v\n   wire [LW-1:0]\ttxo_wr_data_odd;\t// From link_txo_wr of link_txo_wr.v\n   wire\t\t\ttxo_wr_frame;\t\t// From link_txo_wr of link_txo_wr.v\n   wire\t\t\ttxo_wr_launch_req_tlc;\t// From link_txo_wr of link_txo_wr.v\n   wire\t\t\ttxo_wr_rotate_dis;\t// From link_txo_wr of link_txo_wr.v\n   // End of automatics\n   \n\n"], ["oh/elink/dv/elink_e16_model.v@3127:3137", "   input\t\tc3_emesh_frame_in;\t// To link_txo_wr of link_txo_wr.v\n   input [2*LW-1:0]\tc3_emesh_tran_in;\t// To link_txo_wr of link_txo_wr.v\n   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [LW-1:0]\ttxo_wr_data_even;\t// From link_txo_wr of link_txo_wr.v\n   wire [LW-1:0]\ttxo_wr_data_odd;\t// From link_txo_wr of link_txo_wr.v\n   wire\t\t\ttxo_wr_frame;\t\t// From link_txo_wr of link_txo_wr.v\n   wire\t\t\ttxo_wr_launch_req_tlc;\t// From link_txo_wr of link_txo_wr.v\n   wire\t\t\ttxo_wr_rotate_dis;\t// From link_txo_wr of link_txo_wr.v\n   // End of automatics\n"], ["oh/elink/dv/elink_e16_model.v@3131:3141", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [LW-1:0]\ttxo_wr_data_even;\t// From link_txo_wr of link_txo_wr.v\n   wire [LW-1:0]\ttxo_wr_data_odd;\t// From link_txo_wr of link_txo_wr.v\n   wire\t\t\ttxo_wr_frame;\t\t// From link_txo_wr of link_txo_wr.v\n   wire\t\t\ttxo_wr_launch_req_tlc;\t// From link_txo_wr of link_txo_wr.v\n   wire\t\t\ttxo_wr_rotate_dis;\t// From link_txo_wr of link_txo_wr.v\n   // End of automatics\n   \n\n   // ##############################\n   // # Clock divider instantiation\n"]], "Diff Content": {"Delete": [[3133, "   wire [LW-1:0]\ttxo_wr_data_odd;\t// From link_txo_wr of link_txo_wr.v\n"]], "Add": []}}