============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Oct 31 2022  12:09:26 pm
  Module:                 CSA64bit
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: UNCONSTRAINED
     Startpoint: (F) a[0]
       Endpoint: (R) cout

                   Capture    Launch  
      Drv Adjust:+       0         0  
                                      
       Data Path:-     739            

#----------------------------------------------------------------------------------------------------------------------------------------
#                         Timing Point                           Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------
  a[0]                                                           -       -      F     (arrival)      2  4.7     0     0       0    (-,-) 
  genblk1[0].fourbitsca_single_calc[1]/fulladder[0]/g52/Y        -       A->Y   R     CLKINVX4       1  1.3     7     5       5    (-,-) 
  genblk1[0].fourbitsca_single_calc[1]/fulladder[0]/g50__6131/CO -       A->CO  R     ADDHX1         1  2.3    32    56      60    (-,-) 
  genblk1[0].fourbitsca_single_calc[1]/fulladder[0]/g49/Y        -       A->Y   F     CLKINVX3       1  2.6    15    18      78    (-,-) 
  genblk1[0].fourbitsca_single_calc[1]/fulladder[1]/g89/CO       -       CI->CO F     ADDFX4         1  2.6    33    82     160    (-,-) 
  genblk1[0].fourbitsca_single_calc[1]/fulladder[2]/g89/CO       -       CI->CO F     ADDFX4         1  2.6    33    87     247    (-,-) 
  genblk1[0].fourbitsca_single_calc[1]/fulladder[3]/g89/CO       -       CI->CO F     ADDFX4         1  0.6    29    85     331    (-,-) 
  g424__4319/Y                                                   -       B->Y   R     MXI2X8         2  4.5    18   101     432    (-,-) 
  g423/Y                                                         -       A->Y   F     CLKINVX4       4  6.0    19    16     448    (-,-) 
  g2/Y                                                           -       S0->Y  R     CLKMX2X3       5  7.3    37    86     534    (-,-) 
  g413__5107/Y                                                   -       S0->Y  R     MXI2X8         2  4.5    18   114     648    (-,-) 
  g411/Y                                                         -       A->Y   F     CLKINVX4       4  6.0    19    16     664    (-,-) 
  g460/Y                                                         -       S0->Y  R     CLKMX2X3       1  0.0    17    76     739    (-,-) 
  cout                                                           -       -      R     (port)         -    -     -     0     739    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------

