# Calculator Project
#### This is a small Verilog project for Intel Competition at Ruppin Academic College. We've been asked to design a claculator with basic set of operations(addition, subtraction, multiplication and division) without using in-built Verilog operators.

<img src="https://github.com/RomanRevzin/calculator/blob/main/slides/Slide1.PNG">

<img src="https://github.com/RomanRevzin/calculator/blob/main/slides/Slide2.PNG">

<img src="https://github.com/RomanRevzin/calculator/blob/main/slides/Slide3.PNG">

<img src="https://github.com/RomanRevzin/calculator/blob/main/slides/Slide4.PNG">

<img src="https://github.com/RomanRevzin/calculator/blob/main/slides/Slide5.PNG">

<img src="https://github.com/RomanRevzin/calculator/blob/main/slides/Slide6.PNG">

<img src="https://github.com/RomanRevzin/calculator/blob/main/slides/Slide7.PNG">

<img src="https://github.com/RomanRevzin/calculator/blob/main/slides/Slide8.PNG">

<img src="https://github.com/RomanRevzin/calculator/blob/main/slides/Slide9.PNG">
