Classic Timing Analyzer report for projetoHardware
Fri May 05 19:30:10 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                           ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 29.011 ns                        ; unidadeControle:unidadeControle|state.LW_step2 ; Alu[29]                     ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 45.38 MHz ( period = 22.038 ns ) ; unidadeControle:unidadeControle|state.LW_step2 ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 45.38 MHz ( period = 22.038 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.832 ns               ;
; N/A                                     ; 45.42 MHz ( period = 22.019 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 21.818 ns               ;
; N/A                                     ; 45.46 MHz ( period = 21.999 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.793 ns               ;
; N/A                                     ; 45.48 MHz ( period = 21.989 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 21.777 ns               ;
; N/A                                     ; 45.48 MHz ( period = 21.989 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 21.777 ns               ;
; N/A                                     ; 45.50 MHz ( period = 21.980 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 21.779 ns               ;
; N/A                                     ; 45.51 MHz ( period = 21.971 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.765 ns               ;
; N/A                                     ; 45.55 MHz ( period = 21.952 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 21.751 ns               ;
; N/A                                     ; 45.56 MHz ( period = 21.950 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 21.738 ns               ;
; N/A                                     ; 45.56 MHz ( period = 21.950 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 21.738 ns               ;
; N/A                                     ; 45.62 MHz ( period = 21.922 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 21.710 ns               ;
; N/A                                     ; 45.62 MHz ( period = 21.922 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.716 ns               ;
; N/A                                     ; 45.62 MHz ( period = 21.922 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 21.710 ns               ;
; N/A                                     ; 45.66 MHz ( period = 21.903 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 21.702 ns               ;
; N/A                                     ; 45.72 MHz ( period = 21.873 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 21.661 ns               ;
; N/A                                     ; 45.72 MHz ( period = 21.873 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 21.661 ns               ;
; N/A                                     ; 45.80 MHz ( period = 21.833 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.627 ns               ;
; N/A                                     ; 45.80 MHz ( period = 21.833 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.627 ns               ;
; N/A                                     ; 45.81 MHz ( period = 21.828 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 21.634 ns               ;
; N/A                                     ; 45.81 MHz ( period = 21.828 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.611 ns               ;
; N/A                                     ; 45.81 MHz ( period = 21.828 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 21.611 ns               ;
; N/A                                     ; 45.81 MHz ( period = 21.828 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.634 ns               ;
; N/A                                     ; 45.82 MHz ( period = 21.823 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 21.618 ns               ;
; N/A                                     ; 45.84 MHz ( period = 21.814 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 21.613 ns               ;
; N/A                                     ; 45.84 MHz ( period = 21.814 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 21.613 ns               ;
; N/A                                     ; 45.85 MHz ( period = 21.811 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 21.592 ns               ;
; N/A                                     ; 45.85 MHz ( period = 21.809 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 21.602 ns               ;
; N/A                                     ; 45.87 MHz ( period = 21.803 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.570 ns               ;
; N/A                                     ; 45.87 MHz ( period = 21.800 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.568 ns               ;
; N/A                                     ; 45.87 MHz ( period = 21.800 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 21.594 ns               ;
; N/A                                     ; 45.87 MHz ( period = 21.800 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 21.594 ns               ;
; N/A                                     ; 45.89 MHz ( period = 21.793 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 21.599 ns               ;
; N/A                                     ; 45.89 MHz ( period = 21.791 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.585 ns               ;
; N/A                                     ; 45.89 MHz ( period = 21.789 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 21.595 ns               ;
; N/A                                     ; 45.89 MHz ( period = 21.789 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.572 ns               ;
; N/A                                     ; 45.89 MHz ( period = 21.789 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 21.572 ns               ;
; N/A                                     ; 45.89 MHz ( period = 21.789 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.595 ns               ;
; N/A                                     ; 45.90 MHz ( period = 21.786 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.593 ns               ;
; N/A                                     ; 45.91 MHz ( period = 21.784 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 21.579 ns               ;
; N/A                                     ; 45.91 MHz ( period = 21.784 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 21.572 ns               ;
; N/A                                     ; 45.91 MHz ( period = 21.784 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 21.572 ns               ;
; N/A                                     ; 45.91 MHz ( period = 21.784 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 21.572 ns               ;
; N/A                                     ; 45.91 MHz ( period = 21.784 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 21.572 ns               ;
; N/A                                     ; 45.93 MHz ( period = 21.772 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 21.571 ns               ;
; N/A                                     ; 45.93 MHz ( period = 21.772 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 21.553 ns               ;
; N/A                                     ; 45.93 MHz ( period = 21.770 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 21.576 ns               ;
; N/A                                     ; 45.93 MHz ( period = 21.770 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 21.563 ns               ;
; N/A                                     ; 45.95 MHz ( period = 21.764 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.531 ns               ;
; N/A                                     ; 45.95 MHz ( period = 21.761 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 21.567 ns               ;
; N/A                                     ; 45.95 MHz ( period = 21.761 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.529 ns               ;
; N/A                                     ; 45.95 MHz ( period = 21.761 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.544 ns               ;
; N/A                                     ; 45.95 MHz ( period = 21.761 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 21.544 ns               ;
; N/A                                     ; 45.95 MHz ( period = 21.761 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 21.555 ns               ;
; N/A                                     ; 45.95 MHz ( period = 21.761 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 21.555 ns               ;
; N/A                                     ; 45.95 MHz ( period = 21.761 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.567 ns               ;
; N/A                                     ; 45.96 MHz ( period = 21.756 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 21.551 ns               ;
; N/A                                     ; 45.97 MHz ( period = 21.755 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.542 ns               ;
; N/A                                     ; 45.97 MHz ( period = 21.755 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 21.542 ns               ;
; N/A                                     ; 45.97 MHz ( period = 21.754 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 21.560 ns               ;
; N/A                                     ; 45.97 MHz ( period = 21.751 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.545 ns               ;
; N/A                                     ; 45.98 MHz ( period = 21.748 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 21.529 ns               ;
; N/A                                     ; 45.98 MHz ( period = 21.748 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 21.529 ns               ;
; N/A                                     ; 45.98 MHz ( period = 21.747 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.554 ns               ;
; N/A                                     ; 45.99 MHz ( period = 21.746 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.532 ns               ;
; N/A                                     ; 45.99 MHz ( period = 21.746 ns )                    ; unidadeControle:unidadeControle|state.JR            ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.560 ns               ;
; N/A                                     ; 45.99 MHz ( period = 21.746 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 21.532 ns               ;
; N/A                                     ; 45.99 MHz ( period = 21.744 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 21.525 ns               ;
; N/A                                     ; 45.99 MHz ( period = 21.743 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 21.530 ns               ;
; N/A                                     ; 45.99 MHz ( period = 21.743 ns )                    ; unidadeControle:unidadeControle|state.LW_step2      ; Registrador:pcReg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 21.530 ns               ;
; N/A                                     ; 45.99 MHz ( period = 21.742 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 21.530 ns               ;
; N/A                                     ; 45.99 MHz ( period = 21.742 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 21.530 ns               ;
; N/A                                     ; 45.99 MHz ( period = 21.742 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 21.535 ns               ;
; N/A                                     ; 46.01 MHz ( period = 21.736 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.503 ns               ;
; N/A                                     ; 46.01 MHz ( period = 21.735 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.529 ns               ;
; N/A                                     ; 46.01 MHz ( period = 21.733 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.501 ns               ;
; N/A                                     ; 46.01 MHz ( period = 21.733 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 21.527 ns               ;
; N/A                                     ; 46.01 MHz ( period = 21.733 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 21.527 ns               ;
; N/A                                     ; 46.02 MHz ( period = 21.732 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 21.531 ns               ;
; N/A                                     ; 46.02 MHz ( period = 21.731 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 21.537 ns               ;
; N/A                                     ; 46.03 MHz ( period = 21.727 ns )                    ; unidadeControle:unidadeControle|state.JR            ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 21.546 ns               ;
; N/A                                     ; 46.03 MHz ( period = 21.726 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 21.532 ns               ;
; N/A                                     ; 46.04 MHz ( period = 21.719 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.526 ns               ;
; N/A                                     ; 46.05 MHz ( period = 21.716 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 21.515 ns               ;
; N/A                                     ; 46.05 MHz ( period = 21.716 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.503 ns               ;
; N/A                                     ; 46.05 MHz ( period = 21.716 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 21.503 ns               ;
; N/A                                     ; 46.06 MHz ( period = 21.712 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 21.518 ns               ;
; N/A                                     ; 46.06 MHz ( period = 21.712 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.495 ns               ;
; N/A                                     ; 46.06 MHz ( period = 21.712 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 21.495 ns               ;
; N/A                                     ; 46.06 MHz ( period = 21.712 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.518 ns               ;
; N/A                                     ; 46.06 MHz ( period = 21.709 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 21.490 ns               ;
; N/A                                     ; 46.06 MHz ( period = 21.709 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 21.490 ns               ;
; N/A                                     ; 46.07 MHz ( period = 21.707 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 21.502 ns               ;
; N/A                                     ; 46.07 MHz ( period = 21.707 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.493 ns               ;
; N/A                                     ; 46.07 MHz ( period = 21.707 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 21.493 ns               ;
; N/A                                     ; 46.07 MHz ( period = 21.704 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 21.491 ns               ;
; N/A                                     ; 46.07 MHz ( period = 21.704 ns )                    ; unidadeControle:unidadeControle|state.LW            ; Registrador:pcReg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 21.491 ns               ;
; N/A                                     ; 46.08 MHz ( period = 21.703 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 21.509 ns               ;
; N/A                                     ; 46.08 MHz ( period = 21.702 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 21.490 ns               ;
; N/A                                     ; 46.08 MHz ( period = 21.702 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 21.490 ns               ;
; N/A                                     ; 46.09 MHz ( period = 21.698 ns )                    ; unidadeControle:unidadeControle|state.LW_step4      ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.492 ns               ;
; N/A                                     ; 46.09 MHz ( period = 21.697 ns )                    ; unidadeControle:unidadeControle|state.JR            ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 21.505 ns               ;
; N/A                                     ; 46.09 MHz ( period = 21.697 ns )                    ; unidadeControle:unidadeControle|state.JR            ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 21.505 ns               ;
; N/A                                     ; 46.09 MHz ( period = 21.695 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 21.476 ns               ;
; N/A                                     ; 46.10 MHz ( period = 21.693 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 21.486 ns               ;
; N/A                                     ; 46.11 MHz ( period = 21.688 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.475 ns               ;
; N/A                                     ; 46.11 MHz ( period = 21.688 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 21.475 ns               ;
; N/A                                     ; 46.11 MHz ( period = 21.687 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.454 ns               ;
; N/A                                     ; 46.11 MHz ( period = 21.686 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 21.474 ns               ;
; N/A                                     ; 46.11 MHz ( period = 21.686 ns )                    ; unidadeControle:unidadeControle|state.Reset         ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 21.474 ns               ;
; N/A                                     ; 46.12 MHz ( period = 21.684 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.452 ns               ;
; N/A                                     ; 46.12 MHz ( period = 21.684 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 21.478 ns               ;
; N/A                                     ; 46.12 MHz ( period = 21.684 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 21.478 ns               ;
; N/A                                     ; 46.12 MHz ( period = 21.681 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 21.462 ns               ;
; N/A                                     ; 46.12 MHz ( period = 21.681 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 21.462 ns               ;
; N/A                                     ; 46.13 MHz ( period = 21.679 ns )                    ; unidadeControle:unidadeControle|state.LW_step4      ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 21.478 ns               ;
; N/A                                     ; 46.13 MHz ( period = 21.679 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.465 ns               ;
; N/A                                     ; 46.13 MHz ( period = 21.679 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 21.465 ns               ;
; N/A                                     ; 46.13 MHz ( period = 21.677 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 21.483 ns               ;
; N/A                                     ; 46.13 MHz ( period = 21.676 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 21.463 ns               ;
; N/A                                     ; 46.13 MHz ( period = 21.676 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait ; Registrador:pcReg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 21.463 ns               ;
; N/A                                     ; 46.15 MHz ( period = 21.670 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.477 ns               ;
; N/A                                     ; 46.18 MHz ( period = 21.654 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 21.460 ns               ;
; N/A                                     ; 46.19 MHz ( period = 21.649 ns )                    ; unidadeControle:unidadeControle|state.LW_step4      ; Registrador:pcReg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 21.437 ns               ;
; N/A                                     ; 46.19 MHz ( period = 21.649 ns )                    ; unidadeControle:unidadeControle|state.LW_step4      ; Registrador:pcReg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 21.437 ns               ;
; N/A                                     ; 46.21 MHz ( period = 21.639 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.426 ns               ;
; N/A                                     ; 46.21 MHz ( period = 21.639 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 21.426 ns               ;
; N/A                                     ; 46.23 MHz ( period = 21.632 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 21.413 ns               ;
; N/A                                     ; 46.23 MHz ( period = 21.632 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 21.413 ns               ;
; N/A                                     ; 46.23 MHz ( period = 21.630 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.416 ns               ;
; N/A                                     ; 46.23 MHz ( period = 21.630 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 21.416 ns               ;
; N/A                                     ; 46.24 MHz ( period = 21.627 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 21.414 ns               ;
; N/A                                     ; 46.24 MHz ( period = 21.627 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait ; Registrador:pcReg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 21.414 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.623 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 21.429 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.623 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 21.429 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.623 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.406 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.623 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.406 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.623 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 21.406 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.623 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 21.406 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.623 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.429 ns               ;
; N/A                                     ; 46.25 MHz ( period = 21.623 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.429 ns               ;
; N/A                                     ; 46.26 MHz ( period = 21.618 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 21.413 ns               ;
; N/A                                     ; 46.26 MHz ( period = 21.618 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 21.413 ns               ;
; N/A                                     ; 46.28 MHz ( period = 21.606 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 21.387 ns               ;
; N/A                                     ; 46.28 MHz ( period = 21.606 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 21.387 ns               ;
; N/A                                     ; 46.29 MHz ( period = 21.604 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 21.397 ns               ;
; N/A                                     ; 46.29 MHz ( period = 21.604 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 21.397 ns               ;
; N/A                                     ; 46.30 MHz ( period = 21.598 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.365 ns               ;
; N/A                                     ; 46.30 MHz ( period = 21.598 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.365 ns               ;
; N/A                                     ; 46.31 MHz ( period = 21.595 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.363 ns               ;
; N/A                                     ; 46.31 MHz ( period = 21.595 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.363 ns               ;
; N/A                                     ; 46.31 MHz ( period = 21.595 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 21.389 ns               ;
; N/A                                     ; 46.31 MHz ( period = 21.595 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 21.389 ns               ;
; N/A                                     ; 46.31 MHz ( period = 21.595 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 21.389 ns               ;
; N/A                                     ; 46.31 MHz ( period = 21.595 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 21.389 ns               ;
; N/A                                     ; 46.32 MHz ( period = 21.588 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 21.394 ns               ;
; N/A                                     ; 46.32 MHz ( period = 21.588 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 21.394 ns               ;
; N/A                                     ; 46.34 MHz ( period = 21.581 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 21.387 ns               ;
; N/A                                     ; 46.34 MHz ( period = 21.581 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.388 ns               ;
; N/A                                     ; 46.34 MHz ( period = 21.581 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.388 ns               ;
; N/A                                     ; 46.34 MHz ( period = 21.581 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.364 ns               ;
; N/A                                     ; 46.34 MHz ( period = 21.581 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 21.364 ns               ;
; N/A                                     ; 46.34 MHz ( period = 21.581 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.387 ns               ;
; N/A                                     ; 46.35 MHz ( period = 21.576 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 21.371 ns               ;
; N/A                                     ; 46.37 MHz ( period = 21.565 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 21.371 ns               ;
; N/A                                     ; 46.37 MHz ( period = 21.565 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 21.371 ns               ;
; N/A                                     ; 46.37 MHz ( period = 21.564 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 21.345 ns               ;
; N/A                                     ; 46.38 MHz ( period = 21.562 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 21.355 ns               ;
; N/A                                     ; 46.39 MHz ( period = 21.558 ns )                    ; unidadeControle:unidadeControle|state.And           ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.352 ns               ;
; N/A                                     ; 46.39 MHz ( period = 21.556 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 21.323 ns               ;
; N/A                                     ; 46.39 MHz ( period = 21.556 ns )                    ; unidadeControle:unidadeControle|state.SW_step2      ; Registrador:pcReg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 21.350 ns               ;
; N/A                                     ; 46.40 MHz ( period = 21.553 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 21.321 ns               ;
; N/A                                     ; 46.40 MHz ( period = 21.553 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 21.347 ns               ;
; N/A                                     ; 46.40 MHz ( period = 21.553 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 21.347 ns               ;
; N/A                                     ; 46.40 MHz ( period = 21.550 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.337 ns               ;
; N/A                                     ; 46.40 MHz ( period = 21.550 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 21.337 ns               ;
; N/A                                     ; 46.40 MHz ( period = 21.550 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 21.337 ns               ;
; N/A                                     ; 46.40 MHz ( period = 21.550 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 21.337 ns               ;
; N/A                                     ; 46.41 MHz ( period = 21.546 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 21.352 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.543 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 21.324 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.543 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 21.324 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.543 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 21.324 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.543 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 21.324 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.541 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Registrador:pcReg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 21.347 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.541 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.324 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.541 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 21.324 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.541 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.327 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.541 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 21.327 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.541 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 21.327 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.541 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 21.327 ns               ;
; N/A                                     ; 46.42 MHz ( period = 21.541 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Registrador:pcReg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 21.347 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.539 ns )                    ; unidadeControle:unidadeControle|state.And           ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 21.338 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.539 ns )                    ; unidadeControle:unidadeControle|state.Sub           ; Registrador:pcReg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 21.346 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.538 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 21.325 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.538 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 21.325 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.538 ns )                    ; unidadeControle:unidadeControle|state.Bne           ; Registrador:pcReg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 21.325 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.538 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu   ; Registrador:pcReg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 21.325 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.537 ns )                    ; unidadeControle:unidadeControle|state.SW_step2      ; Registrador:pcReg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 21.336 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.536 ns )                    ; unidadeControle:unidadeControle|state.JR            ; Registrador:pcReg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 21.339 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.536 ns )                    ; unidadeControle:unidadeControle|state.Beq           ; Registrador:pcReg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 21.331 ns               ;
; N/A                                     ; 46.43 MHz ( period = 21.536 ns )                    ; unidadeControle:unidadeControle|state.JR            ; Registrador:pcReg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 21.339 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                     ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                 ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 29.011 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.972 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.944 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.895 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.806 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.806 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.764 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.724 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.719 ns  ; unidadeControle:unidadeControle|state.JR             ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.708 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.671 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.531 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.529 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.490 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.455 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.400 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.383 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.282 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.277 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.249 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.216 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.145 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 28.023 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.842 ns  ; Registrador:B|Saida[0]                               ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.675 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.674 ns  ; Registrador:B|Saida[1]                               ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.596 ns  ; Registrador:pcReg|Saida[1]                           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.587 ns  ; Registrador:A|Saida[0]                               ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.547 ns  ; Instr_Reg:IR|Instr15_0[0]                            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.513 ns  ; Registrador:A|Saida[1]                               ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.364 ns  ; Registrador:pcReg|Saida[0]                           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 27.131 ns  ; Registrador:B|Saida[3]                               ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.924 ns  ; Instr_Reg:IR|Instr15_0[2]                            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.836 ns  ; Registrador:B|Saida[2]                               ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.804 ns  ; Instr_Reg:IR|Instr15_0[3]                            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.797 ns  ; Registrador:A|Saida[2]                               ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.793 ns  ; Instr_Reg:IR|Instr15_0[1]                            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.621 ns  ; Registrador:pcReg|Saida[2]                           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.579 ns  ; Registrador:pcReg|Saida[3]                           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.429 ns  ; Registrador:A|Saida[3]                               ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.394 ns  ; Instr_Reg:IR|Instr15_0[4]                            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.349 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.344 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.310 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.305 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.282 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.277 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.233 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.228 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.173 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.144 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.144 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.139 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.139 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.135 ns  ; Instr_Reg:IR|Instr15_0[5]                            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 26.134 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.106 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.102 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.097 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.062 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.057 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.057 ns  ; unidadeControle:unidadeControle|state.JR             ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.057 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 26.052 ns  ; unidadeControle:unidadeControle|state.JR             ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.046 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.041 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 26.009 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 26.004 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.968 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.968 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.930 ns  ; Registrador:A|Saida[4]                               ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.926 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.924 ns  ; Registrador:B|Saida[4]                               ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.908 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.886 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.881 ns  ; unidadeControle:unidadeControle|state.JR             ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.870 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.869 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.869 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.867 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.864 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.862 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.841 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.833 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.828 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.823 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.793 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.792 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.788 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.738 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.733 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.721 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.716 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.703 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.703 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.693 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.691 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.661 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.652 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.641 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.621 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.620 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.617 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.616 ns  ; unidadeControle:unidadeControle|state.JR             ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.615 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.615 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.610 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.605 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.602 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.587 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.582 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.574 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.568 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.562 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.554 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.549 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.545 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.525 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.504 ns  ; Registrador:B|Saida[7]                               ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.483 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.478 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.444 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.439 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.436 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.436 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.428 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.426 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.411 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.394 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.387 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.378 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.361 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.356 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.354 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.352 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.349 ns  ; unidadeControle:unidadeControle|state.JR             ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.338 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.312 ns  ; Registrador:B|Saida[5]                               ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.307 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.301 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.300 ns  ; Registrador:pcReg|Saida[4]                           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.297 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.280 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.185 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.180 ns  ; Registrador:B|Saida[0]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.179 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.175 ns  ; Registrador:B|Saida[0]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.174 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.161 ns  ; unidadeControle:unidadeControle|state.And            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.159 ns  ; unidadeControle:unidadeControle|state.SW_step2       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.146 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.120 ns  ; unidadeControle:unidadeControle|state.J              ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.113 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.085 ns  ; unidadeControle:unidadeControle|state.MemoryRead     ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.053 ns  ; Instr_Reg:IR|Instr15_0[6]                            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 25.042 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 25.030 ns  ; unidadeControle:unidadeControle|state.SW             ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.013 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.013 ns  ; unidadeControle:unidadeControle|state.Nop            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 25.012 ns  ; Registrador:B|Saida[1]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 25.008 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.007 ns  ; Registrador:B|Saida[1]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 25.004 ns  ; Registrador:B|Saida[0]                               ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 25.004 ns  ; unidadeControle:unidadeControle|state.LW_step2       ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 24.965 ns  ; unidadeControle:unidadeControle|state.LW             ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 24.937 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 24.934 ns  ; Registrador:pcReg|Saida[1]                           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 24.929 ns  ; Registrador:pcReg|Saida[1]                           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 24.925 ns  ; Registrador:A|Saida[0]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 24.920 ns  ; Registrador:A|Saida[0]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 24.920 ns  ; unidadeControle:unidadeControle|state.Lui            ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 24.912 ns  ; unidadeControle:unidadeControle|state.Decode         ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.907 ns  ; unidadeControle:unidadeControle|state.Break          ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.890 ns  ; Registrador:pcReg|Saida[5]                           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 24.888 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 24.885 ns  ; Instr_Reg:IR|Instr15_0[0]                            ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 24.880 ns  ; Instr_Reg:IR|Instr15_0[0]                            ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 24.879 ns  ; unidadeControle:unidadeControle|state.LW_step5       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.862 ns  ; Instr_Reg:IR|Instr15_0[7]                            ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 24.851 ns  ; Registrador:A|Saida[1]                               ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 24.849 ns  ; Registrador:A|Saida[5]                               ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 24.846 ns  ; Registrador:A|Saida[1]                               ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 24.846 ns  ; unidadeControle:unidadeControle|state.IRWrite        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.837 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.836 ns  ; Registrador:B|Saida[1]                               ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.799 ns  ; unidadeControle:unidadeControle|state.Bne            ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 24.799 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu    ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 24.775 ns  ; unidadeControle:unidadeControle|state.Xor            ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 24.758 ns  ; Registrador:pcReg|Saida[1]                           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.757 ns  ; unidadeControle:unidadeControle|state.Sub            ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 24.749 ns  ; Registrador:A|Saida[0]                               ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.739 ns  ; Registrador:B|Saida[0]                               ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 24.717 ns  ; unidadeControle:unidadeControle|state.Beq            ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 24.712 ns  ; unidadeControle:unidadeControle|state.JR             ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 24.709 ns  ; Instr_Reg:IR|Instr15_0[0]                            ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.702 ns  ; Registrador:pcReg|Saida[0]                           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 24.701 ns  ; unidadeControle:unidadeControle|state.Reset          ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 24.697 ns  ; Registrador:pcReg|Saida[0]                           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 24.675 ns  ; Registrador:A|Saida[1]                               ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 24.664 ns  ; unidadeControle:unidadeControle|state.LW_step4       ; Alu[26] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                      ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 05 19:30:10 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 45.38 MHz between source register "unidadeControle:unidadeControle|state.LW_step2" and destination register "Registrador:pcReg|Saida[22]" (period= 22.038 ns)
    Info: + Longest register to register delay is 21.832 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y37_N11; Fanout = 5; REG Node = 'unidadeControle:unidadeControle|state.LW_step2'
        Info: 2: + IC(0.336 ns) + CELL(0.438 ns) = 0.774 ns; Loc. = LCCOMB_X44_Y37_N16; Fanout = 1; COMB Node = 'unidadeControle:unidadeControle|WideOr38~2'
        Info: 3: + IC(0.272 ns) + CELL(0.438 ns) = 1.484 ns; Loc. = LCCOMB_X44_Y37_N28; Fanout = 40; COMB Node = 'unidadeControle:unidadeControle|WideOr38~3'
        Info: 4: + IC(0.783 ns) + CELL(0.150 ns) = 2.417 ns; Loc. = LCCOMB_X43_Y38_N28; Fanout = 3; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 5: + IC(0.262 ns) + CELL(0.150 ns) = 2.829 ns; Loc. = LCCOMB_X43_Y38_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~36'
        Info: 6: + IC(0.261 ns) + CELL(0.420 ns) = 3.510 ns; Loc. = LCCOMB_X43_Y38_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~7'
        Info: 7: + IC(0.264 ns) + CELL(0.150 ns) = 3.924 ns; Loc. = LCCOMB_X43_Y38_N10; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~8'
        Info: 8: + IC(0.243 ns) + CELL(0.150 ns) = 4.317 ns; Loc. = LCCOMB_X43_Y38_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~9'
        Info: 9: + IC(0.755 ns) + CELL(0.150 ns) = 5.222 ns; Loc. = LCCOMB_X42_Y36_N16; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~10'
        Info: 10: + IC(0.254 ns) + CELL(0.271 ns) = 5.747 ns; Loc. = LCCOMB_X42_Y36_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~11'
        Info: 11: + IC(0.262 ns) + CELL(0.150 ns) = 6.159 ns; Loc. = LCCOMB_X42_Y36_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~12'
        Info: 12: + IC(0.247 ns) + CELL(0.150 ns) = 6.556 ns; Loc. = LCCOMB_X42_Y36_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~13'
        Info: 13: + IC(0.254 ns) + CELL(0.271 ns) = 7.081 ns; Loc. = LCCOMB_X42_Y36_N2; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~14'
        Info: 14: + IC(0.245 ns) + CELL(0.150 ns) = 7.476 ns; Loc. = LCCOMB_X42_Y36_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~15'
        Info: 15: + IC(0.263 ns) + CELL(0.150 ns) = 7.889 ns; Loc. = LCCOMB_X42_Y36_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~16'
        Info: 16: + IC(0.250 ns) + CELL(0.150 ns) = 8.289 ns; Loc. = LCCOMB_X42_Y36_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~17'
        Info: 17: + IC(0.279 ns) + CELL(0.150 ns) = 8.718 ns; Loc. = LCCOMB_X42_Y36_N26; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~18'
        Info: 18: + IC(0.246 ns) + CELL(0.150 ns) = 9.114 ns; Loc. = LCCOMB_X42_Y36_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~37'
        Info: 19: + IC(0.252 ns) + CELL(0.150 ns) = 9.516 ns; Loc. = LCCOMB_X42_Y36_N4; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~19'
        Info: 20: + IC(0.756 ns) + CELL(0.150 ns) = 10.422 ns; Loc. = LCCOMB_X41_Y40_N14; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~38'
        Info: 21: + IC(0.263 ns) + CELL(0.275 ns) = 10.960 ns; Loc. = LCCOMB_X41_Y40_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[17]~20'
        Info: 22: + IC(0.243 ns) + CELL(0.150 ns) = 11.353 ns; Loc. = LCCOMB_X41_Y40_N2; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~21'
        Info: 23: + IC(0.260 ns) + CELL(0.150 ns) = 11.763 ns; Loc. = LCCOMB_X41_Y40_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[19]~22'
        Info: 24: + IC(0.250 ns) + CELL(0.150 ns) = 12.163 ns; Loc. = LCCOMB_X41_Y40_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~23'
        Info: 25: + IC(0.257 ns) + CELL(0.150 ns) = 12.570 ns; Loc. = LCCOMB_X41_Y40_N16; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[21]~24'
        Info: 26: + IC(0.252 ns) + CELL(0.275 ns) = 13.097 ns; Loc. = LCCOMB_X41_Y40_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~25'
        Info: 27: + IC(0.258 ns) + CELL(0.150 ns) = 13.505 ns; Loc. = LCCOMB_X41_Y40_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[23]~26'
        Info: 28: + IC(0.246 ns) + CELL(0.150 ns) = 13.901 ns; Loc. = LCCOMB_X41_Y40_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~27'
        Info: 29: + IC(0.264 ns) + CELL(0.150 ns) = 14.315 ns; Loc. = LCCOMB_X41_Y40_N24; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[25]~28'
        Info: 30: + IC(0.251 ns) + CELL(0.271 ns) = 14.837 ns; Loc. = LCCOMB_X41_Y40_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~29'
        Info: 31: + IC(0.264 ns) + CELL(0.150 ns) = 15.251 ns; Loc. = LCCOMB_X41_Y40_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~30'
        Info: 32: + IC(0.258 ns) + CELL(0.275 ns) = 15.784 ns; Loc. = LCCOMB_X41_Y40_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~32'
        Info: 33: + IC(0.735 ns) + CELL(0.150 ns) = 16.669 ns; Loc. = LCCOMB_X41_Y39_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~33'
        Info: 34: + IC(0.259 ns) + CELL(0.275 ns) = 17.203 ns; Loc. = LCCOMB_X41_Y39_N28; Fanout = 1; COMB Node = 'Ula32:Ula|soma_temp[29]'
        Info: 35: + IC(0.719 ns) + CELL(0.150 ns) = 18.072 ns; Loc. = LCCOMB_X42_Y40_N22; Fanout = 1; COMB Node = 'Ula32:Ula|Mux2~0'
        Info: 36: + IC(0.741 ns) + CELL(0.150 ns) = 18.963 ns; Loc. = LCCOMB_X41_Y39_N10; Fanout = 4; COMB Node = 'Ula32:Ula|Mux2'
        Info: 37: + IC(0.259 ns) + CELL(0.150 ns) = 19.372 ns; Loc. = LCCOMB_X41_Y39_N22; Fanout = 1; COMB Node = 'Ula32:Ula|Equal0~9'
        Info: 38: + IC(0.253 ns) + CELL(0.150 ns) = 19.775 ns; Loc. = LCCOMB_X41_Y39_N2; Fanout = 2; COMB Node = 'MuxBranch:MuxBranch|Result~0'
        Info: 39: + IC(0.257 ns) + CELL(0.150 ns) = 20.182 ns; Loc. = LCCOMB_X41_Y39_N20; Fanout = 28; COMB Node = 'wOrPCControl~0'
        Info: 40: + IC(0.990 ns) + CELL(0.660 ns) = 21.832 ns; Loc. = LCFF_X40_Y40_N19; Fanout = 3; REG Node = 'Registrador:pcReg|Saida[22]'
        Info: Total cell delay = 8.069 ns ( 36.96 % )
        Info: Total interconnect delay = 13.763 ns ( 63.04 % )
    Info: - Smallest clock skew is 0.008 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.840 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1375; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.200 ns) + CELL(0.537 ns) = 2.840 ns; Loc. = LCFF_X40_Y40_N19; Fanout = 3; REG Node = 'Registrador:pcReg|Saida[22]'
            Info: Total cell delay = 1.526 ns ( 53.73 % )
            Info: Total interconnect delay = 1.314 ns ( 46.27 % )
        Info: - Longest clock path from clock "clock" to source register is 2.832 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1375; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.192 ns) + CELL(0.537 ns) = 2.832 ns; Loc. = LCFF_X44_Y37_N11; Fanout = 5; REG Node = 'unidadeControle:unidadeControle|state.LW_step2'
            Info: Total cell delay = 1.526 ns ( 53.88 % )
            Info: Total interconnect delay = 1.306 ns ( 46.12 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clock" to destination pin "Alu[29]" through register "unidadeControle:unidadeControle|state.LW_step2" is 29.011 ns
    Info: + Longest clock path from clock "clock" to source register is 2.832 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1375; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.192 ns) + CELL(0.537 ns) = 2.832 ns; Loc. = LCFF_X44_Y37_N11; Fanout = 5; REG Node = 'unidadeControle:unidadeControle|state.LW_step2'
        Info: Total cell delay = 1.526 ns ( 53.88 % )
        Info: Total interconnect delay = 1.306 ns ( 46.12 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 25.929 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y37_N11; Fanout = 5; REG Node = 'unidadeControle:unidadeControle|state.LW_step2'
        Info: 2: + IC(0.336 ns) + CELL(0.438 ns) = 0.774 ns; Loc. = LCCOMB_X44_Y37_N16; Fanout = 1; COMB Node = 'unidadeControle:unidadeControle|WideOr38~2'
        Info: 3: + IC(0.272 ns) + CELL(0.438 ns) = 1.484 ns; Loc. = LCCOMB_X44_Y37_N28; Fanout = 40; COMB Node = 'unidadeControle:unidadeControle|WideOr38~3'
        Info: 4: + IC(0.783 ns) + CELL(0.150 ns) = 2.417 ns; Loc. = LCCOMB_X43_Y38_N28; Fanout = 3; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 5: + IC(0.262 ns) + CELL(0.150 ns) = 2.829 ns; Loc. = LCCOMB_X43_Y38_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~36'
        Info: 6: + IC(0.261 ns) + CELL(0.420 ns) = 3.510 ns; Loc. = LCCOMB_X43_Y38_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~7'
        Info: 7: + IC(0.264 ns) + CELL(0.150 ns) = 3.924 ns; Loc. = LCCOMB_X43_Y38_N10; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~8'
        Info: 8: + IC(0.243 ns) + CELL(0.150 ns) = 4.317 ns; Loc. = LCCOMB_X43_Y38_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~9'
        Info: 9: + IC(0.755 ns) + CELL(0.150 ns) = 5.222 ns; Loc. = LCCOMB_X42_Y36_N16; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~10'
        Info: 10: + IC(0.254 ns) + CELL(0.271 ns) = 5.747 ns; Loc. = LCCOMB_X42_Y36_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~11'
        Info: 11: + IC(0.262 ns) + CELL(0.150 ns) = 6.159 ns; Loc. = LCCOMB_X42_Y36_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~12'
        Info: 12: + IC(0.247 ns) + CELL(0.150 ns) = 6.556 ns; Loc. = LCCOMB_X42_Y36_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~13'
        Info: 13: + IC(0.254 ns) + CELL(0.271 ns) = 7.081 ns; Loc. = LCCOMB_X42_Y36_N2; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~14'
        Info: 14: + IC(0.245 ns) + CELL(0.150 ns) = 7.476 ns; Loc. = LCCOMB_X42_Y36_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~15'
        Info: 15: + IC(0.263 ns) + CELL(0.150 ns) = 7.889 ns; Loc. = LCCOMB_X42_Y36_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~16'
        Info: 16: + IC(0.250 ns) + CELL(0.150 ns) = 8.289 ns; Loc. = LCCOMB_X42_Y36_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~17'
        Info: 17: + IC(0.279 ns) + CELL(0.150 ns) = 8.718 ns; Loc. = LCCOMB_X42_Y36_N26; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~18'
        Info: 18: + IC(0.246 ns) + CELL(0.150 ns) = 9.114 ns; Loc. = LCCOMB_X42_Y36_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~37'
        Info: 19: + IC(0.252 ns) + CELL(0.150 ns) = 9.516 ns; Loc. = LCCOMB_X42_Y36_N4; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~19'
        Info: 20: + IC(0.756 ns) + CELL(0.150 ns) = 10.422 ns; Loc. = LCCOMB_X41_Y40_N14; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~38'
        Info: 21: + IC(0.263 ns) + CELL(0.275 ns) = 10.960 ns; Loc. = LCCOMB_X41_Y40_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[17]~20'
        Info: 22: + IC(0.243 ns) + CELL(0.150 ns) = 11.353 ns; Loc. = LCCOMB_X41_Y40_N2; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~21'
        Info: 23: + IC(0.260 ns) + CELL(0.150 ns) = 11.763 ns; Loc. = LCCOMB_X41_Y40_N28; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[19]~22'
        Info: 24: + IC(0.250 ns) + CELL(0.150 ns) = 12.163 ns; Loc. = LCCOMB_X41_Y40_N22; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~23'
        Info: 25: + IC(0.257 ns) + CELL(0.150 ns) = 12.570 ns; Loc. = LCCOMB_X41_Y40_N16; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[21]~24'
        Info: 26: + IC(0.252 ns) + CELL(0.275 ns) = 13.097 ns; Loc. = LCCOMB_X41_Y40_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~25'
        Info: 27: + IC(0.258 ns) + CELL(0.150 ns) = 13.505 ns; Loc. = LCCOMB_X41_Y40_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[23]~26'
        Info: 28: + IC(0.246 ns) + CELL(0.150 ns) = 13.901 ns; Loc. = LCCOMB_X41_Y40_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~27'
        Info: 29: + IC(0.264 ns) + CELL(0.150 ns) = 14.315 ns; Loc. = LCCOMB_X41_Y40_N24; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[25]~28'
        Info: 30: + IC(0.251 ns) + CELL(0.271 ns) = 14.837 ns; Loc. = LCCOMB_X41_Y40_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~29'
        Info: 31: + IC(0.264 ns) + CELL(0.150 ns) = 15.251 ns; Loc. = LCCOMB_X41_Y40_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~30'
        Info: 32: + IC(0.258 ns) + CELL(0.275 ns) = 15.784 ns; Loc. = LCCOMB_X41_Y40_N10; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~32'
        Info: 33: + IC(0.735 ns) + CELL(0.150 ns) = 16.669 ns; Loc. = LCCOMB_X41_Y39_N8; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[28]~33'
        Info: 34: + IC(0.259 ns) + CELL(0.275 ns) = 17.203 ns; Loc. = LCCOMB_X41_Y39_N28; Fanout = 1; COMB Node = 'Ula32:Ula|soma_temp[29]'
        Info: 35: + IC(0.719 ns) + CELL(0.150 ns) = 18.072 ns; Loc. = LCCOMB_X42_Y40_N22; Fanout = 1; COMB Node = 'Ula32:Ula|Mux2~0'
        Info: 36: + IC(0.741 ns) + CELL(0.150 ns) = 18.963 ns; Loc. = LCCOMB_X41_Y39_N10; Fanout = 4; COMB Node = 'Ula32:Ula|Mux2'
        Info: 37: + IC(4.198 ns) + CELL(2.768 ns) = 25.929 ns; Loc. = PIN_AB12; Fanout = 0; PIN Node = 'Alu[29]'
        Info: Total cell delay = 9.727 ns ( 37.51 % )
        Info: Total interconnect delay = 16.202 ns ( 62.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Fri May 05 19:30:11 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


