m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/simulation
valtera_onchip_flash
Z1 !s110 1665309578
!i10b 1
!s100 7@ZObJ78HKmU<e9GYcE771
Inh_Xnojg8_Po9HCEB544C2
R0
Z2 w1665308525
8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash.v
F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash.v
!i122 0
L0 38 286
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2021.2;73
r1
!s85 0
31
Z5 !s108 1665309578.000000
Z6 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_util.v|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_avmm_data_controller.v|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_avmm_csr_controller.v|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash.v|
Z7 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash.v|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_avmm_csr_controller.v|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_avmm_data_controller.v|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_util.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 tCvgOpt 0
valtera_onchip_flash_a_address_write_protection_check
R1
!i10b 1
!s100 [Fz2PcEm;n2Y6lgA[0C>]1
IbEO76z^NQV5SjM:4EHB2N3
R0
R2
Z10 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_util.v
Z11 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_util.v
!i122 0
L0 147 49
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
valtera_onchip_flash_address_range_check
R1
!i10b 1
!s100 CAbiQgcZchl`IMDiG4_3<2
I2=9IZR^_GQjIGGX6LNibD0
R0
R2
R10
R11
!i122 0
L0 38 15
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
valtera_onchip_flash_address_write_protection_check
R1
!i10b 1
!s100 ^^L<l?XWk3>C^]_AbM_O12
I8]Y>oKS?:SI_=cD?j=7hA0
R0
R2
R10
R11
!i122 0
L0 55 53
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
valtera_onchip_flash_avmm_csr_controller
R1
!i10b 1
!s100 U^W;m[Y7c45G8Q^MEQYaQ0
I79j3e@zmzagk3PJ;FBZfI2
R0
R2
8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_avmm_csr_controller.v
F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_avmm_csr_controller.v
!i122 0
L0 38 145
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
valtera_onchip_flash_avmm_data_controller
R1
!i10b 1
!s100 :jdLL:IFce7CDW]`E:aOe1
IloCckc:;eaN:G0NZi>5B`2
R0
R2
8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_avmm_data_controller.v
F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/submodules/altera_onchip_flash_avmm_data_controller.v
!i122 0
L0 38 1233
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
valtera_onchip_flash_convert_address
R1
!i10b 1
!s100 P:bLXo33iSz=P]62E_be82
IBe>Yg^;_cFoE>;eXU_ooT3
R0
R2
R10
R11
!i122 0
L0 197 20
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
valtera_onchip_flash_convert_sector
R1
!i10b 1
!s100 D3EI`ET4JJznK[mLm8nQP0
IWiVEVj_BzidP9FD8a`2K_3
R0
R2
R10
R11
!i122 0
L0 219 23
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
valtera_onchip_flash_counter
R1
!i10b 1
!s100 d:K0K`glN]6X[OIQ^5SYT0
ID@NQjl0B6LbFBjIW63[BU0
R0
R2
R10
R11
!i122 0
L0 244 27
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
valtera_onchip_flash_s_address_write_protection_check
R1
!i10b 1
!s100 =BNM^YiJQCX=M;oUTmHDT2
IHd<@9HUIIcN^BbImYi:BF2
R0
R2
R10
R11
!i122 0
L0 109 37
R3
R4
r1
!s85 0
31
R5
R6
R7
!i113 0
R8
R9
Ememory_interface
Z12 w1665306189
Z13 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z14 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z15 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 2
R0
Z16 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
Z17 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
l0
L5 1
VD2icDGGcIZSA2[bTlCVoz2
!s100 :Q0`>iSD4FfB8;D9HXmUE1
Z18 OL;C;2021.2;73
32
Z19 !s110 1665309599
!i10b 1
Z20 !s108 1665309599.000000
Z21 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd|
!s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd|
!i113 0
Z22 o-work work
Z23 tExplicit 1 CvgOpt 0
Artl
R13
R14
R15
DEx4 work 16 memory_interface 0 22 D2icDGGcIZSA2[bTlCVoz2
!i122 2
l48
L16 160
V=V8^I7^I]hO[O;O?k`6XE0
!s100 PCLH1DKzg_5k2WME]6ioZ1
R18
32
R19
!i10b 1
R20
R21
Z24 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd|
!i113 0
R22
R23
Eram
R2
R13
R14
R15
!i122 1
R0
Z25 8/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/ram.vhd
Z26 F/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/ram.vhd
l0
L9 1
VLRSj6Q8ic8CfHmWb2X]o?1
!s100 ;8P_Dj6?=^EGEGh1dnG[Z0
R18
32
Z27 !s110 1665309587
!i10b 1
Z28 !s108 1665309586.000000
Z29 !s90 -reportprogress|300|-work|work|/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/ram.vhd|
Z30 !s107 /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/ram/simulation/ram.vhd|
!i113 0
R22
R23
Artl
R13
R14
R15
DEx4 work 3 ram 0 22 LRSj6Q8ic8CfHmWb2X]o?1
!i122 1
l98
L29 139
V58d^9cDlX>?QE[:]UmQlX1
!s100 ocQ3m:h>1DodG1;o@F4Gi1
R18
32
R27
!i10b 1
R28
R29
R30
!i113 0
R22
R23
