TimeQuest Timing Analyzer report for MCU8951
Fri Dec 20 15:59:32 2002
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width
 11. Setup Times
 12. Hold Times
 13. Clock to Output Times
 14. Minimum Clock to Output Times
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Slow Corner Signal Integrity Metrics
 42. Fast Corner Signal Integrity Metrics
 43. Setup Transfers
 44. Hold Transfers
 45. Recovery Transfers
 46. Removal Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths
 50. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name      ; MCU8951                                          ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C16F484C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 194.1 MHz ; 194.1 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.424 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.359 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.237 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.902 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                   ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.581 ; 49.690       ; 0.230          ; 0.121 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a0~portb_address_reg0                                    ;
; 49.581 ; 49.690       ; 0.230          ; 0.121 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a0~portb_we_reg                                          ;
; 49.581 ; 49.690       ; 0.230          ; 0.121 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a3~portb_address_reg0                                    ;
; 49.581 ; 49.690       ; 0.230          ; 0.121 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a3~portb_we_reg                                          ;
; 49.581 ; 49.690       ; 0.230          ; 0.121 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|altsyncram_kk82:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.581 ; 49.690       ; 0.230          ; 0.121 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|altsyncram_kk82:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.582 ; 49.691       ; 0.230          ; 0.121 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a1~portb_address_reg0                                    ;
; 49.582 ; 49.691       ; 0.230          ; 0.121 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a1~portb_we_reg                                          ;
; 49.582 ; 49.690       ; 0.230          ; 0.122 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a6~portb_address_reg0                                    ;
; 49.582 ; 49.690       ; 0.230          ; 0.122 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a6~portb_we_reg                                          ;
; 49.584 ; 49.692       ; 0.230          ; 0.122 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a0~portb_datain_reg0                                     ;
; 49.584 ; 49.692       ; 0.230          ; 0.122 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a3~portb_datain_reg0                                     ;
; 49.584 ; 49.692       ; 0.230          ; 0.122 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|altsyncram_kk82:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.585 ; 49.693       ; 0.230          ; 0.122 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a1~portb_datain_reg0                                     ;
; 49.585 ; 49.692       ; 0.230          ; 0.123 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a6~portb_datain_reg0                                     ;
; 49.627 ; 49.715       ; 0.216          ; 0.128 ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                 ;
; 49.658 ; 49.700       ; 0.184          ; 0.142 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                  ;
; 49.658 ; 49.700       ; 0.184          ; 0.142 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                  ;
; 49.662 ; 49.703       ; 0.184          ; 0.143 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                  ;
; 49.665 ; 49.707       ; 0.184          ; 0.142 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                  ;
; 49.665 ; 49.707       ; 0.184          ; 0.142 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                  ;
; 49.666 ; 49.707       ; 0.184          ; 0.143 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                       ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                             ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                             ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                             ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                             ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ;
; 49.675 ; 49.732       ; 0.184          ; 0.127 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 49.675 ; 49.732       ; 0.184          ; 0.127 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 49.675 ; 49.732       ; 0.184          ; 0.127 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 49.675 ; 49.732       ; 0.184          ; 0.127 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 49.675 ; 49.732       ; 0.184          ; 0.127 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 49.675 ; 49.732       ; 0.184          ; 0.127 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 49.675 ; 49.732       ; 0.184          ; 0.127 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 49.675 ; 49.732       ; 0.184          ; 0.127 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 49.675 ; 49.731       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 49.675 ; 49.732       ; 0.184          ; 0.127 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                       ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                        ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                       ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                       ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                       ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]        ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]        ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]        ;
; 49.676 ; 49.733       ; 0.184          ; 0.127 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]   ;
; 49.676 ; 49.733       ; 0.184          ; 0.127 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]   ;
; 49.676 ; 49.733       ; 0.184          ; 0.127 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]   ;
; 49.676 ; 49.733       ; 0.184          ; 0.127 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]   ;
; 49.676 ; 49.733       ; 0.184          ; 0.127 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]   ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|clr_reg                                                                                                                                             ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                     ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                     ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                     ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                       ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                       ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                       ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                       ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                       ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                       ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                       ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                       ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                       ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                         ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                         ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                         ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                         ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                         ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                         ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                         ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                    ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                       ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                ;
; 49.676 ; 49.732       ; 0.184          ; 0.128 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.301 ; 3.417 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.200 ; 7.364 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.246  ; 0.163  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.873 ; -1.966 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.369 ; 12.576 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.201 ; 10.410 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 225.02 MHz ; 225.02 MHz      ; altera_reserved_tck ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.778 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.310 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.500 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.806 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                   ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.517 ; 49.637       ; 0.230          ; 0.110 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a3~portb_address_reg0                                    ;
; 49.517 ; 49.637       ; 0.230          ; 0.110 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a3~portb_we_reg                                          ;
; 49.517 ; 49.638       ; 0.230          ; 0.109 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a6~portb_address_reg0                                    ;
; 49.517 ; 49.638       ; 0.230          ; 0.109 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a6~portb_we_reg                                          ;
; 49.517 ; 49.638       ; 0.230          ; 0.109 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|altsyncram_kk82:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.517 ; 49.638       ; 0.230          ; 0.109 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|altsyncram_kk82:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.518 ; 49.638       ; 0.230          ; 0.110 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a0~portb_address_reg0                                    ;
; 49.518 ; 49.638       ; 0.230          ; 0.110 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a0~portb_we_reg                                          ;
; 49.518 ; 49.638       ; 0.230          ; 0.110 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a1~portb_address_reg0                                    ;
; 49.518 ; 49.638       ; 0.230          ; 0.110 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a1~portb_we_reg                                          ;
; 49.519 ; 49.639       ; 0.230          ; 0.110 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a3~portb_datain_reg0                                     ;
; 49.519 ; 49.640       ; 0.230          ; 0.109 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a6~portb_datain_reg0                                     ;
; 49.519 ; 49.640       ; 0.230          ; 0.109 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|altsyncram_kk82:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.520 ; 49.640       ; 0.230          ; 0.110 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a0~portb_datain_reg0                                     ;
; 49.520 ; 49.640       ; 0.230          ; 0.110 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a1~portb_datain_reg0                                     ;
; 49.573 ; 49.675       ; 0.216          ; 0.114 ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                 ;
; 49.604 ; 49.662       ; 0.184          ; 0.126 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                  ;
; 49.604 ; 49.662       ; 0.184          ; 0.126 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                  ;
; 49.610 ; 49.669       ; 0.184          ; 0.125 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                  ;
; 49.610 ; 49.667       ; 0.184          ; 0.127 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                  ;
; 49.610 ; 49.669       ; 0.184          ; 0.125 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                  ;
; 49.610 ; 49.668       ; 0.184          ; 0.126 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                       ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                       ;
; 49.613 ; 49.685       ; 0.184          ; 0.112 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                             ;
; 49.613 ; 49.685       ; 0.184          ; 0.112 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                             ;
; 49.613 ; 49.685       ; 0.184          ; 0.112 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                             ;
; 49.613 ; 49.685       ; 0.184          ; 0.112 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                             ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                        ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                       ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                       ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                       ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]        ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]        ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]        ;
; 49.613 ; 49.685       ; 0.184          ; 0.112 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]   ;
; 49.613 ; 49.685       ; 0.184          ; 0.112 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]   ;
; 49.613 ; 49.685       ; 0.184          ; 0.112 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]   ;
; 49.613 ; 49.685       ; 0.184          ; 0.112 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]   ;
; 49.613 ; 49.685       ; 0.184          ; 0.112 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]   ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                     ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                       ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                       ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                       ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                       ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                       ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                    ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                    ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                ;
; 49.613 ; 49.684       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                  ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                  ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                  ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]        ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.614 ; 49.684       ; 0.184          ; 0.114 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.614 ; 49.684       ; 0.184          ; 0.114 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.614 ; 49.684       ; 0.184          ; 0.114 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.614 ; 49.684       ; 0.184          ; 0.114 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.614 ; 49.684       ; 0.184          ; 0.114 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.614 ; 49.684       ; 0.184          ; 0.114 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.614 ; 49.684       ; 0.184          ; 0.114 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 49.614 ; 49.684       ; 0.184          ; 0.114 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|clr_reg                                                                                                                                             ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                     ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                     ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                       ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                       ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                       ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                       ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                       ;
; 49.614 ; 49.685       ; 0.184          ; 0.113 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                         ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.237 ; 3.390 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.100 ; 7.263 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.104  ; -0.026 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.995 ; -2.158 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.910 ; 12.190 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.761 ; 10.040 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.767 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.187 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.197 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.495 ; 0.000         ;
+---------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                 ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.454 ; 49.608       ; 0.230          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a0~portb_address_reg0                                  ;
; 49.454 ; 49.608       ; 0.230          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a0~portb_we_reg                                        ;
; 49.454 ; 49.607       ; 0.230          ; 0.077 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a1~portb_address_reg0                                  ;
; 49.454 ; 49.607       ; 0.230          ; 0.077 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a1~portb_we_reg                                        ;
; 49.454 ; 49.607       ; 0.230          ; 0.077 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a6~portb_address_reg0                                  ;
; 49.454 ; 49.607       ; 0.230          ; 0.077 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a6~portb_we_reg                                        ;
; 49.454 ; 49.608       ; 0.230          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|altsyncram_kk82:altsyncram1|ram_block3a0~portb_address_reg0                                ;
; 49.454 ; 49.608       ; 0.230          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|altsyncram_kk82:altsyncram1|ram_block3a0~portb_we_reg                                      ;
; 49.455 ; 49.608       ; 0.230          ; 0.077 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a3~portb_address_reg0                                  ;
; 49.455 ; 49.608       ; 0.230          ; 0.077 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a3~portb_we_reg                                        ;
; 49.456 ; 49.610       ; 0.230          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a0~portb_datain_reg0                                   ;
; 49.456 ; 49.609       ; 0.230          ; 0.077 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a1~portb_datain_reg0                                   ;
; 49.456 ; 49.609       ; 0.230          ; 0.077 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a6~portb_datain_reg0                                   ;
; 49.456 ; 49.610       ; 0.230          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|altsyncram_kk82:altsyncram1|ram_block3a0~portb_datain_reg0                                 ;
; 49.457 ; 49.610       ; 0.230          ; 0.077 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|altsyncram_3682:altsyncram1|ram_block3a3~portb_datain_reg0                                   ;
; 49.469 ; 49.609       ; 0.216          ; 0.076 ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:sld_hub_inst|tdo                                                                                                                                               ;
; 49.486 ; 49.585       ; 0.184          ; 0.085 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 49.486 ; 49.585       ; 0.184          ; 0.085 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;
; 49.487 ; 49.585       ; 0.184          ; 0.086 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 49.490 ; 49.590       ; 0.184          ; 0.084 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                ;
; 49.490 ; 49.590       ; 0.184          ; 0.084 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                ;
; 49.490 ; 49.589       ; 0.184          ; 0.085 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 49.501 ; 49.601       ; 0.184          ; 0.084 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;
; 49.501 ; 49.601       ; 0.184          ; 0.084 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                               ;
; 49.501 ; 49.601       ; 0.184          ; 0.084 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                               ;
; 49.501 ; 49.601       ; 0.184          ; 0.084 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 49.501 ; 49.601       ; 0.184          ; 0.084 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                ;
; 49.501 ; 49.601       ; 0.184          ; 0.084 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 49.501 ; 49.601       ; 0.184          ; 0.084 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 49.501 ; 49.601       ; 0.184          ; 0.084 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 49.501 ; 49.601       ; 0.184          ; 0.084 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                ;
; 49.501 ; 49.601       ; 0.184          ; 0.084 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 49.501 ; 49.601       ; 0.184          ; 0.084 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                ;
; 49.501 ; 49.601       ; 0.184          ; 0.084 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                           ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                           ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                           ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                           ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                     ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                              ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                              ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                              ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                              ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                              ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                              ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                              ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                   ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                   ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                   ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                   ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|hub_mode_reg[2]                                                                                                                                   ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                     ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                     ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                     ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                     ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                     ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                              ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                              ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                              ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                              ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                              ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                               ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                               ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                               ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                               ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                               ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                               ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                              ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                    ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                               ;
; 49.513 ; 49.621       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                               ;
; 49.514 ; 49.622       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                     ;
; 49.514 ; 49.622       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                      ;
; 49.514 ; 49.622       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 49.514 ; 49.622       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                ;
; 49.514 ; 49.622       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                ;
; 49.514 ; 49.622       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ROM1:inst1|altsyncram:altsyncram_component|altsyncram_6h61:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.514 ; 49.622       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                         ;
; 49.514 ; 49.622       ; 0.184          ; 0.076 ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; ram256:inst6|altsyncram:altsyncram_component|altsyncram_d8a1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                         ;
+--------+--------------+----------------+-------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.455 ; 1.746 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.097 ; 3.455 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.423  ; 0.152  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.509 ; -0.749 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.705 ; 7.451 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.556 ; 6.307 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 47.424 ; 0.187 ; 48.237   ; 0.495   ; N/A                 ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; N/A                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; N/A                 ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.301 ; 3.417 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.200 ; 7.364 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.423  ; 0.163  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.509 ; -0.749 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.369 ; 12.576 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.556 ; 6.307 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; P0O[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P0O[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P0O[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P0O[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P0O[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P0O[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P0O[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P0O[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P1O[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P1O[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P1O[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P1O[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P1O[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P1O[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P1O[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P1O[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P3[7]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P3[6]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P3[5]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P3[4]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P3[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P3[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P3[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P3[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; POE[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; POE[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; POE[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; POE[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; POE[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; POE[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; POE[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; POE[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P0[7]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P0[6]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P0[5]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P0[4]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P0[3]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P0[2]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P0[1]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P0[0]               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; RST                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MT                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; NO                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P2[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P2[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P2[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P2[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P2[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P2[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P2[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P2[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P0[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P0[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P0[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P0[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P0[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P0[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P0[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P0[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; P0O[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P0O[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P0O[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P0O[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P0O[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.33 V              ; -0.00342 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-009 s                 ; 3.24e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.33 V             ; -0.00342 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-009 s                ; 3.24e-009 s                ; Yes                       ; Yes                       ;
; P0O[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P0O[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P0O[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P1O[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P1O[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P1O[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P1O[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P1O[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P1O[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P1O[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P1O[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P3[7]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P3[6]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P3[5]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P3[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P3[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P3[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P3[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P3[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; POE[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; POE[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; POE[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; POE[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; POE[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; POE[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; POE[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.26e-007 V                  ; 2.35 V              ; -0.011 V            ; 0.113 V                              ; 0.035 V                              ; 7.76e-010 s                 ; 8.05e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 7.26e-007 V                 ; 2.35 V             ; -0.011 V           ; 0.113 V                             ; 0.035 V                             ; 7.76e-010 s                ; 8.05e-010 s                ; Yes                       ; Yes                       ;
; POE[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.6e-006 V                   ; 2.33 V              ; 5.6e-006 V          ; 0.063 V                              ; 0.137 V                              ; 1.5e-009 s                  ; 4.06e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.6e-006 V                  ; 2.33 V             ; 5.6e-006 V         ; 0.063 V                             ; 0.137 V                             ; 1.5e-009 s                 ; 4.06e-009 s                ; Yes                       ; Yes                       ;
; P0[7]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P0[6]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P0[5]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P0[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P0[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P0[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P0[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; P0[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-006 V                  ; 2.36 V              ; -0.0108 V           ; 0.122 V                              ; 0.021 V                              ; 4.5e-010 s                  ; 4.45e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-006 V                 ; 2.36 V             ; -0.0108 V          ; 0.122 V                             ; 0.021 V                             ; 4.5e-010 s                 ; 4.45e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-007 V                  ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-007 V                 ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-007 V                  ; 2.35 V              ; -0.00483 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-010 s                 ; 9.82e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-007 V                 ; 2.35 V             ; -0.00483 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-010 s                ; 9.82e-010 s                ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; P0O[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P0O[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P0O[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P0O[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P0O[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-009 s                 ; 2.29e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-009 s                ; 2.29e-009 s                ; No                        ; Yes                       ;
; P0O[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P0O[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P0O[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P1O[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P1O[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P1O[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P1O[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P1O[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P1O[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P1O[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P1O[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P3[7]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P3[6]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P3[5]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P3[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P3[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P3[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P3[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P3[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; POE[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; POE[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; POE[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; POE[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; POE[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; POE[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; POE[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-008 V                  ; 2.71 V              ; -0.0352 V           ; 0.253 V                              ; 0.068 V                              ; 4.96e-010 s                 ; 5.19e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-008 V                 ; 2.71 V             ; -0.0352 V          ; 0.253 V                             ; 0.068 V                             ; 4.96e-010 s                ; 5.19e-010 s                ; No                        ; Yes                       ;
; POE[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.05e-007 V                  ; 2.65 V              ; 2.05e-007 V         ; 0.264 V                              ; 0.196 V                              ; 9.54e-010 s                 ; 2.67e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.05e-007 V                 ; 2.65 V             ; 2.05e-007 V        ; 0.264 V                             ; 0.196 V                             ; 9.54e-010 s                ; 2.67e-009 s                ; No                        ; Yes                       ;
; P0[7]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P0[6]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P0[5]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P0[4]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P0[3]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P0[2]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P0[1]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; P0[0]               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-008 V                  ; 2.73 V              ; -0.0567 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-010 s                 ; 2.76e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-008 V                 ; 2.73 V             ; -0.0567 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-010 s                ; 2.76e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-008 V                  ; 2.72 V              ; -0.0746 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-010 s                  ; 3.01e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-008 V                 ; 2.72 V             ; -0.0746 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-010 s                 ; 3.01e-010 s                ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-008 V                  ; 2.7 V               ; -0.021 V            ; 0.204 V                              ; 0.048 V                              ; 4.85e-010 s                 ; 6.74e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-008 V                 ; 2.7 V              ; -0.021 V           ; 0.204 V                             ; 0.048 V                             ; 4.85e-010 s                ; 6.74e-010 s                ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1898     ; 0        ; 43       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1898     ; 0        ; 43       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 92       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 92       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design.


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design.


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 8     ; 8    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 286   ; 286  ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 328   ; 328  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Dec 20 15:59:24 2002
Info: Command: quartus_sta MCU8951 -c MCU8951
Info: qsta_default_script.tcl version: #3
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst2|inst|inst1|inst14|Q~I|combout" is a latch
Info: Evaluating HDL-embedded SDC commands
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
Critical Warning: Synopsys Design Constraints File file not found: 'MCU8951.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning: Node: CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: MT was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst10 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|inst9 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|inst19 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst5 was determined to be a clock but was found without an associated clock assignment.
Info: PLL cross checking found inconsistent PLL clock settings:
    Info: Node: inst8|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 47.424
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    47.424         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.359
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.359         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 48.237
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    48.237         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.902
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.902         0.000 altera_reserved_tck 
Info: The Metastability Analysis global option is set to OFF.
Info: No synchronizer chains to report.
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: MT was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst10 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|inst9 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|inst19 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst5 was determined to be a clock but was found without an associated clock assignment.
Info: PLL cross checking found inconsistent PLL clock settings:
    Info: Node: inst8|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Worst-case setup slack is 47.778
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    47.778         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.310
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.310         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 48.500
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    48.500         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.806
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.806         0.000 altera_reserved_tck 
Info: The Metastability Analysis global option is set to OFF.
Info: No synchronizer chains to report.
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: MT was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT6CA:inst32|CQI[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst10 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|CNT32:inst6|CQI[1] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|inst9 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|inst19 was determined to be a clock but was found without an associated clock assignment.
Warning: Node: CPU8051V1:inst2|JM_S1:inst|FPGA_1:inst1|inst5 was determined to be a clock but was found without an associated clock assignment.
Info: PLL cross checking found inconsistent PLL clock settings:
    Info: Node: inst8|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Worst-case setup slack is 48.767
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    48.767         0.000 altera_reserved_tck 
Info: Worst-case hold slack is 0.187
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.187         0.000 altera_reserved_tck 
Info: Worst-case recovery slack is 49.197
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    49.197         0.000 altera_reserved_tck 
Info: Worst-case removal slack is 0.495
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.495         0.000 altera_reserved_tck 
Info: The Metastability Analysis global option is set to OFF.
Info: No synchronizer chains to report.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 209 megabytes
    Info: Processing ended: Fri Dec 20 15:59:32 2002
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


