// Seed: 187796283
module module_0 (
    output uwire id_0,
    output tri   id_1,
    input  tri0  id_2
);
  tri id_4 = 1;
  module_2(
      id_2, id_2, id_2
  );
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output supply1 id_2,
    output uwire id_3,
    output uwire id_4
);
  wire id_6;
  logic [7:0] id_7;
  wire id_8;
  assign id_7[1] = 1;
  wire id_9;
  module_0(
      id_3, id_3, id_1
  );
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    input supply0 id_2
);
  assign id_4 = 1;
endmodule
