var annotated_dup =
[
    [ "ame", null, [
      [ "Decibels", "classame_1_1_decibels.html", null ],
      [ "SineOscillator", "classame_1_1_sine_oscillator.html", "classame_1_1_sine_oscillator" ],
      [ "MIDI", "classame_1_1_m_i_d_i.html", null ]
    ] ],
    [ "builder", null, [
      [ "Target", "classbuilder_1_1_target.html", "classbuilder_1_1_target" ]
    ] ],
    [ "Client", null, [
      [ "ArrayMemory", "class_client_1_1_array_memory.html", "class_client_1_1_array_memory" ],
      [ "Error", "class_client_1_1_error.html", "class_client_1_1_error" ],
      [ "FPGA", "class_client_1_1_f_p_g_a.html", "class_client_1_1_f_p_g_a" ],
      [ "IORunner", "class_client_1_1_i_o_runner.html", "class_client_1_1_i_o_runner" ],
      [ "AnyPattern", "class_client_1_1_any_pattern.html", "class_client_1_1_any_pattern" ],
      [ "Pattern", "class_client_1_1_pattern.html", "class_client_1_1_pattern" ],
      [ "RefPattern", "class_client_1_1_ref_pattern.html", "class_client_1_1_ref_pattern" ],
      [ "LocalPattern", "class_client_1_1_local_pattern.html", "class_client_1_1_local_pattern" ],
      [ "Semihosting", "class_client_1_1_semihosting.html", "class_client_1_1_semihosting" ],
      [ "Memory", "class_client_1_1_memory.html", "class_client_1_1_memory" ],
      [ "Runner", "class_client_1_1_runner.html", "class_client_1_1_runner" ],
      [ "IO", "class_client_1_1_i_o.html", "class_client_1_1_i_o" ],
      [ "PatternMgr", "class_client_1_1_pattern_mgr.html", "class_client_1_1_pattern_mgr" ],
      [ "TestContainer", "class_client_1_1_test_container.html", "class_client_1_1_test_container" ],
      [ "Suite", "class_client_1_1_suite.html", "class_client_1_1_suite" ],
      [ "Group", "class_client_1_1_group.html", "class_client_1_1_group" ],
      [ "offsetOrGen", "struct_client_1_1offset_or_gen.html", "struct_client_1_1offset_or_gen" ],
      [ "pathOrGen", "struct_client_1_1path_or_gen.html", "struct_client_1_1path_or_gen" ]
    ] ],
    [ "CodeGen", null, [
      [ "CodeGen", "class_code_gen_1_1_code_gen.html", "class_code_gen_1_1_code_gen" ]
    ] ],
    [ "Commands", null, [
      [ "TestFlowFailure", "class_commands_1_1_test_flow_failure.html", "class_commands_1_1_test_flow_failure" ],
      [ "CallFailure", "class_commands_1_1_call_failure.html", null ],
      [ "BuildConfig", "class_commands_1_1_build_config.html", "class_commands_1_1_build_config" ],
      [ "Test", "class_commands_1_1_test.html", "class_commands_1_1_test" ]
    ] ],
    [ "desc", null, [
      [ "CustomLexer", "classdesc_1_1_custom_lexer.html", null ]
    ] ],
    [ "Format", null, [
      [ "Markdown", "class_format_1_1_markdown.html", "class_format_1_1_markdown" ],
      [ "HTMLToc", "class_format_1_1_h_t_m_l_toc.html", "class_format_1_1_h_t_m_l_toc" ],
      [ "HTML", "class_format_1_1_h_t_m_l.html", "class_format_1_1_h_t_m_l" ]
    ] ],
    [ "generate_test_data", null, [
      [ "TestSettings", "classgenerate__test__data_1_1_test_settings.html", "classgenerate__test__data_1_1_test_settings" ],
      [ "ConvSettings", "classgenerate__test__data_1_1_conv_settings.html", "classgenerate__test__data_1_1_conv_settings" ],
      [ "PoolingSettings", "classgenerate__test__data_1_1_pooling_settings.html", "classgenerate__test__data_1_1_pooling_settings" ],
      [ "FullyConnectedSettings", "classgenerate__test__data_1_1_fully_connected_settings.html", "classgenerate__test__data_1_1_fully_connected_settings" ]
    ] ],
    [ "linter", null, [
      [ "CmsisPackVersionParser", "classlinter_1_1_cmsis_pack_version_parser.html", "classlinter_1_1_cmsis_pack_version_parser" ],
      [ "CmsisPackLinter", "classlinter_1_1_cmsis_pack_linter.html", "classlinter_1_1_cmsis_pack_linter" ]
    ] ],
    [ "NewParser", null, [
      [ "Params", "class_new_parser_1_1_params.html", "class_new_parser_1_1_params" ],
      [ "Parser", "class_new_parser_1_1_parser.html", "class_new_parser_1_1_parser" ]
    ] ],
    [ "Parser", null, [
      [ "TreeElem", "class_parser_1_1_tree_elem.html", "class_parser_1_1_tree_elem" ]
    ] ],
    [ "processResult", null, [
      [ "TextFormatter", "classprocess_result_1_1_text_formatter.html", "classprocess_result_1_1_text_formatter" ],
      [ "HTMLFormatter", "classprocess_result_1_1_h_t_m_l_formatter.html", "classprocess_result_1_1_h_t_m_l_formatter" ],
      [ "CSVFormatter", "classprocess_result_1_1_c_s_v_formatter.html", "classprocess_result_1_1_c_s_v_formatter" ],
      [ "MathematicaFormatter", "classprocess_result_1_1_mathematica_formatter.html", "classprocess_result_1_1_mathematica_formatter" ]
    ] ],
    [ "rtos", null, [
      [ "Mail", "classrtos_1_1_mail.html", "classrtos_1_1_mail" ],
      [ "MemoryPool", "classrtos_1_1_memory_pool.html", "classrtos_1_1_memory_pool" ],
      [ "Mutex", "classrtos_1_1_mutex.html", "classrtos_1_1_mutex" ],
      [ "Queue", "classrtos_1_1_queue.html", "classrtos_1_1_queue" ],
      [ "RtosTimer", "classrtos_1_1_rtos_timer.html", "classrtos_1_1_rtos_timer" ],
      [ "Semaphore", "classrtos_1_1_semaphore.html", "classrtos_1_1_semaphore" ],
      [ "Thread", "classrtos_1_1_thread.html", "classrtos_1_1_thread" ]
    ] ],
    [ "Structure", null, [
      [ "Hierarchy", "class_structure_1_1_hierarchy.html", "class_structure_1_1_hierarchy" ],
      [ "Document", "class_structure_1_1_document.html", "class_structure_1_1_document" ],
      [ "Section", "class_structure_1_1_section.html", "class_structure_1_1_section" ],
      [ "Table", "class_structure_1_1_table.html", "class_structure_1_1_table" ],
      [ "Text", "class_structure_1_1_text.html", "class_structure_1_1_text" ],
      [ "BarChart", "class_structure_1_1_bar_chart.html", "class_structure_1_1_bar_chart" ],
      [ "History", "class_structure_1_1_history.html", "class_structure_1_1_history" ]
    ] ],
    [ "table_gen", null, [
      [ "Table", "classtable__gen_1_1_table.html", "classtable__gen_1_1_table" ]
    ] ],
    [ "Tools", null, [
      [ "Config", "class_tools_1_1_config.html", "class_tools_1_1_config" ]
    ] ],
    [ "__FILE", "struct_____f_i_l_e.html", "struct_____f_i_l_e" ],
    [ "__iar_u32", "struct____iar__u32.html", "struct____iar__u32" ],
    [ "__TestCase", "struct_____test_case.html", "struct_____test_case" ],
    [ "__TestSuite", "struct_____test_suite.html", "struct_____test_suite" ],
    [ "_ARM_CAN_CAPABILITIES", "struct___a_r_m___c_a_n___c_a_p_a_b_i_l_i_t_i_e_s.html", "struct___a_r_m___c_a_n___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "_ARM_CAN_MSG_INFO", "struct___a_r_m___c_a_n___m_s_g___i_n_f_o.html", "struct___a_r_m___c_a_n___m_s_g___i_n_f_o" ],
    [ "_ARM_CAN_OBJ_CAPABILITIES", "struct___a_r_m___c_a_n___o_b_j___c_a_p_a_b_i_l_i_t_i_e_s.html", "struct___a_r_m___c_a_n___o_b_j___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "_ARM_CAN_STATUS", "struct___a_r_m___c_a_n___s_t_a_t_u_s.html", "struct___a_r_m___c_a_n___s_t_a_t_u_s" ],
    [ "_ARM_DRIVER_CAN", "struct___a_r_m___d_r_i_v_e_r___c_a_n.html", "struct___a_r_m___d_r_i_v_e_r___c_a_n" ],
    [ "_ARM_DRIVER_ETH_MAC", "struct___a_r_m___d_r_i_v_e_r___e_t_h___m_a_c.html", "struct___a_r_m___d_r_i_v_e_r___e_t_h___m_a_c" ],
    [ "_ARM_DRIVER_ETH_PHY", "struct___a_r_m___d_r_i_v_e_r___e_t_h___p_h_y.html", "struct___a_r_m___d_r_i_v_e_r___e_t_h___p_h_y" ],
    [ "_ARM_DRIVER_FLASH", "struct___a_r_m___d_r_i_v_e_r___f_l_a_s_h.html", "struct___a_r_m___d_r_i_v_e_r___f_l_a_s_h" ],
    [ "_ARM_DRIVER_I2C", "struct___a_r_m___d_r_i_v_e_r___i2_c.html", "struct___a_r_m___d_r_i_v_e_r___i2_c" ],
    [ "_ARM_DRIVER_MCI", "struct___a_r_m___d_r_i_v_e_r___m_c_i.html", "struct___a_r_m___d_r_i_v_e_r___m_c_i" ],
    [ "_ARM_DRIVER_NAND", "struct___a_r_m___d_r_i_v_e_r___n_a_n_d.html", "struct___a_r_m___d_r_i_v_e_r___n_a_n_d" ],
    [ "_ARM_DRIVER_SAI", "struct___a_r_m___d_r_i_v_e_r___s_a_i.html", "struct___a_r_m___d_r_i_v_e_r___s_a_i" ],
    [ "_ARM_DRIVER_SPI", "struct___a_r_m___d_r_i_v_e_r___s_p_i.html", "struct___a_r_m___d_r_i_v_e_r___s_p_i" ],
    [ "_ARM_DRIVER_STORAGE", "struct___a_r_m___d_r_i_v_e_r___s_t_o_r_a_g_e.html", "struct___a_r_m___d_r_i_v_e_r___s_t_o_r_a_g_e" ],
    [ "_ARM_DRIVER_USART", "struct___a_r_m___d_r_i_v_e_r___u_s_a_r_t.html", "struct___a_r_m___d_r_i_v_e_r___u_s_a_r_t" ],
    [ "_ARM_DRIVER_USBD", "struct___a_r_m___d_r_i_v_e_r___u_s_b_d.html", "struct___a_r_m___d_r_i_v_e_r___u_s_b_d" ],
    [ "_ARM_DRIVER_USBH", "struct___a_r_m___d_r_i_v_e_r___u_s_b_h.html", "struct___a_r_m___d_r_i_v_e_r___u_s_b_h" ],
    [ "_ARM_DRIVER_USBH_HCI", "struct___a_r_m___d_r_i_v_e_r___u_s_b_h___h_c_i.html", "struct___a_r_m___d_r_i_v_e_r___u_s_b_h___h_c_i" ],
    [ "_ARM_DRIVER_VERSION", "struct___a_r_m___d_r_i_v_e_r___v_e_r_s_i_o_n.html", "struct___a_r_m___d_r_i_v_e_r___v_e_r_s_i_o_n" ],
    [ "_ARM_DRIVER_WIFI", "struct___a_r_m___d_r_i_v_e_r___w_i_f_i.html", "struct___a_r_m___d_r_i_v_e_r___w_i_f_i" ],
    [ "_ARM_ETH_LINK_INFO", "struct___a_r_m___e_t_h___l_i_n_k___i_n_f_o.html", "struct___a_r_m___e_t_h___l_i_n_k___i_n_f_o" ],
    [ "_ARM_ETH_MAC_ADDR", "struct___a_r_m___e_t_h___m_a_c___a_d_d_r.html", "struct___a_r_m___e_t_h___m_a_c___a_d_d_r" ],
    [ "_ARM_ETH_MAC_CAPABILITIES", "struct___a_r_m___e_t_h___m_a_c___c_a_p_a_b_i_l_i_t_i_e_s.html", "struct___a_r_m___e_t_h___m_a_c___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "_ARM_ETH_MAC_TIME", "struct___a_r_m___e_t_h___m_a_c___t_i_m_e.html", "struct___a_r_m___e_t_h___m_a_c___t_i_m_e" ],
    [ "_ARM_FLASH_CAPABILITIES", "struct___a_r_m___f_l_a_s_h___c_a_p_a_b_i_l_i_t_i_e_s.html", "struct___a_r_m___f_l_a_s_h___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "_ARM_FLASH_INFO", "struct___a_r_m___f_l_a_s_h___i_n_f_o.html", "struct___a_r_m___f_l_a_s_h___i_n_f_o" ],
    [ "_ARM_FLASH_SECTOR", "struct___a_r_m___f_l_a_s_h___s_e_c_t_o_r.html", "struct___a_r_m___f_l_a_s_h___s_e_c_t_o_r" ],
    [ "_ARM_FLASH_STATUS", "struct___a_r_m___f_l_a_s_h___s_t_a_t_u_s.html", "struct___a_r_m___f_l_a_s_h___s_t_a_t_u_s" ],
    [ "_ARM_I2C_CAPABILITIES", "struct___a_r_m___i2_c___c_a_p_a_b_i_l_i_t_i_e_s.html", "struct___a_r_m___i2_c___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "_ARM_I2C_STATUS", "struct___a_r_m___i2_c___s_t_a_t_u_s.html", "struct___a_r_m___i2_c___s_t_a_t_u_s" ],
    [ "_ARM_MCI_CAPABILITIES", "struct___a_r_m___m_c_i___c_a_p_a_b_i_l_i_t_i_e_s.html", "struct___a_r_m___m_c_i___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "_ARM_MCI_STATUS", "struct___a_r_m___m_c_i___s_t_a_t_u_s.html", "struct___a_r_m___m_c_i___s_t_a_t_u_s" ],
    [ "_ARM_NAND_CAPABILITIES", "struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html", "struct___a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "_ARM_NAND_ECC_INFO", "struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o.html", "struct___a_r_m___n_a_n_d___e_c_c___i_n_f_o" ],
    [ "_ARM_NAND_STATUS", "struct___a_r_m___n_a_n_d___s_t_a_t_u_s.html", "struct___a_r_m___n_a_n_d___s_t_a_t_u_s" ],
    [ "_ARM_SAI_CAPABILITIES", "struct___a_r_m___s_a_i___c_a_p_a_b_i_l_i_t_i_e_s.html", "struct___a_r_m___s_a_i___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "_ARM_SAI_STATUS", "struct___a_r_m___s_a_i___s_t_a_t_u_s.html", "struct___a_r_m___s_a_i___s_t_a_t_u_s" ],
    [ "_ARM_SPI_CAPABILITIES", "struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s.html", "struct___a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "_ARM_SPI_STATUS", "struct___a_r_m___s_p_i___s_t_a_t_u_s.html", "struct___a_r_m___s_p_i___s_t_a_t_u_s" ],
    [ "_ARM_STORAGE_BLOCK", "struct___a_r_m___s_t_o_r_a_g_e___b_l_o_c_k.html", "struct___a_r_m___s_t_o_r_a_g_e___b_l_o_c_k" ],
    [ "_ARM_STORAGE_BLOCK_ATTRIBUTES", "struct___a_r_m___s_t_o_r_a_g_e___b_l_o_c_k___a_t_t_r_i_b_u_t_e_s.html", "struct___a_r_m___s_t_o_r_a_g_e___b_l_o_c_k___a_t_t_r_i_b_u_t_e_s" ],
    [ "_ARM_STORAGE_CAPABILITIES", "struct___a_r_m___s_t_o_r_a_g_e___c_a_p_a_b_i_l_i_t_i_e_s.html", "struct___a_r_m___s_t_o_r_a_g_e___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "_ARM_STORAGE_INFO", "struct___a_r_m___s_t_o_r_a_g_e___i_n_f_o.html", "struct___a_r_m___s_t_o_r_a_g_e___i_n_f_o" ],
    [ "_ARM_STORAGE_SECURITY_FEATURES", "struct___a_r_m___s_t_o_r_a_g_e___s_e_c_u_r_i_t_y___f_e_a_t_u_r_e_s.html", "struct___a_r_m___s_t_o_r_a_g_e___s_e_c_u_r_i_t_y___f_e_a_t_u_r_e_s" ],
    [ "_ARM_STORAGE_STATUS", "struct___a_r_m___s_t_o_r_a_g_e___s_t_a_t_u_s.html", "struct___a_r_m___s_t_o_r_a_g_e___s_t_a_t_u_s" ],
    [ "_ARM_USART_CAPABILITIES", "struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html", "struct___a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "_ARM_USART_MODEM_STATUS", "struct___a_r_m___u_s_a_r_t___m_o_d_e_m___s_t_a_t_u_s.html", "struct___a_r_m___u_s_a_r_t___m_o_d_e_m___s_t_a_t_u_s" ],
    [ "_ARM_USART_STATUS", "struct___a_r_m___u_s_a_r_t___s_t_a_t_u_s.html", "struct___a_r_m___u_s_a_r_t___s_t_a_t_u_s" ],
    [ "_ARM_USBD_CAPABILITIES", "struct___a_r_m___u_s_b_d___c_a_p_a_b_i_l_i_t_i_e_s.html", "struct___a_r_m___u_s_b_d___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "_ARM_USBD_STATE", "struct___a_r_m___u_s_b_d___s_t_a_t_e.html", "struct___a_r_m___u_s_b_d___s_t_a_t_e" ],
    [ "_ARM_USBH_CAPABILITIES", "struct___a_r_m___u_s_b_h___c_a_p_a_b_i_l_i_t_i_e_s.html", "struct___a_r_m___u_s_b_h___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "_ARM_USBH_HCI_CAPABILITIES", "struct___a_r_m___u_s_b_h___h_c_i___c_a_p_a_b_i_l_i_t_i_e_s.html", "struct___a_r_m___u_s_b_h___h_c_i___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "_ARM_USBH_PORT_STATE", "struct___a_r_m___u_s_b_h___p_o_r_t___s_t_a_t_e.html", "struct___a_r_m___u_s_b_h___p_o_r_t___s_t_a_t_e" ],
    [ "_ARM_WIFI_CAPABILITIES", "struct___a_r_m___w_i_f_i___c_a_p_a_b_i_l_i_t_i_e_s.html", "struct___a_r_m___w_i_f_i___c_a_p_a_b_i_l_i_t_i_e_s" ],
    [ "a", "structa.html", "structa" ],
    [ "ACTLR_Type", "union_a_c_t_l_r___type.html", "union_a_c_t_l_r___type" ],
    [ "APSR_Type", "union_a_p_s_r___type.html", "union_a_p_s_r___type" ],
    [ "arm_bilinear_interp_instance_f32", "structarm__bilinear__interp__instance__f32.html", "structarm__bilinear__interp__instance__f32" ],
    [ "arm_bilinear_interp_instance_q15", "structarm__bilinear__interp__instance__q15.html", "structarm__bilinear__interp__instance__q15" ],
    [ "arm_bilinear_interp_instance_q31", "structarm__bilinear__interp__instance__q31.html", "structarm__bilinear__interp__instance__q31" ],
    [ "arm_bilinear_interp_instance_q7", "structarm__bilinear__interp__instance__q7.html", "structarm__bilinear__interp__instance__q7" ],
    [ "arm_biquad_cas_df1_32x64_ins_q31", "structarm__biquad__cas__df1__32x64__ins__q31.html", "structarm__biquad__cas__df1__32x64__ins__q31" ],
    [ "arm_biquad_cascade_df2T_instance_f32", "structarm__biquad__cascade__df2_t__instance__f32.html", "structarm__biquad__cascade__df2_t__instance__f32" ],
    [ "arm_biquad_cascade_df2T_instance_f64", "structarm__biquad__cascade__df2_t__instance__f64.html", "structarm__biquad__cascade__df2_t__instance__f64" ],
    [ "arm_biquad_cascade_stereo_df2T_instance_f32", "structarm__biquad__cascade__stereo__df2_t__instance__f32.html", "structarm__biquad__cascade__stereo__df2_t__instance__f32" ],
    [ "arm_biquad_casd_df1_inst_f32", "structarm__biquad__casd__df1__inst__f32.html", "structarm__biquad__casd__df1__inst__f32" ],
    [ "arm_biquad_casd_df1_inst_q15", "structarm__biquad__casd__df1__inst__q15.html", "structarm__biquad__casd__df1__inst__q15" ],
    [ "arm_biquad_casd_df1_inst_q31", "structarm__biquad__casd__df1__inst__q31.html", "structarm__biquad__casd__df1__inst__q31" ],
    [ "ARM_CAN_CAPABILITIES", "struct_a_r_m___c_a_n___c_a_p_a_b_i_l_i_t_i_e_s.html", null ],
    [ "ARM_CAN_MSG_INFO", "struct_a_r_m___c_a_n___m_s_g___i_n_f_o.html", null ],
    [ "ARM_CAN_OBJ_CAPABILITIES", "struct_a_r_m___c_a_n___o_b_j___c_a_p_a_b_i_l_i_t_i_e_s.html", null ],
    [ "ARM_CAN_STATUS", "struct_a_r_m___c_a_n___s_t_a_t_u_s.html", null ],
    [ "arm_cfft_instance_f32", "structarm__cfft__instance__f32.html", "structarm__cfft__instance__f32" ],
    [ "arm_cfft_instance_f64", "structarm__cfft__instance__f64.html", "structarm__cfft__instance__f64" ],
    [ "arm_cfft_instance_q15", "structarm__cfft__instance__q15.html", "structarm__cfft__instance__q15" ],
    [ "arm_cfft_instance_q31", "structarm__cfft__instance__q31.html", "structarm__cfft__instance__q31" ],
    [ "arm_cfft_radix2_instance_f32", "structarm__cfft__radix2__instance__f32.html", "structarm__cfft__radix2__instance__f32" ],
    [ "arm_cfft_radix2_instance_q15", "structarm__cfft__radix2__instance__q15.html", "structarm__cfft__radix2__instance__q15" ],
    [ "arm_cfft_radix2_instance_q31", "structarm__cfft__radix2__instance__q31.html", "structarm__cfft__radix2__instance__q31" ],
    [ "arm_cfft_radix4_instance_f32", "structarm__cfft__radix4__instance__f32.html", "structarm__cfft__radix4__instance__f32" ],
    [ "arm_cfft_radix4_instance_q15", "structarm__cfft__radix4__instance__q15.html", "structarm__cfft__radix4__instance__q15" ],
    [ "arm_cfft_radix4_instance_q31", "structarm__cfft__radix4__instance__q31.html", "structarm__cfft__radix4__instance__q31" ],
    [ "arm_dct4_instance_f32", "structarm__dct4__instance__f32.html", "structarm__dct4__instance__f32" ],
    [ "arm_dct4_instance_q15", "structarm__dct4__instance__q15.html", "structarm__dct4__instance__q15" ],
    [ "arm_dct4_instance_q31", "structarm__dct4__instance__q31.html", "structarm__dct4__instance__q31" ],
    [ "ARM_DRIVER_CAN", "struct_a_r_m___d_r_i_v_e_r___c_a_n.html", null ],
    [ "ARM_DRIVER_ETH_MAC", "struct_a_r_m___d_r_i_v_e_r___e_t_h___m_a_c.html", null ],
    [ "ARM_DRIVER_ETH_PHY", "struct_a_r_m___d_r_i_v_e_r___e_t_h___p_h_y.html", null ],
    [ "ARM_DRIVER_FLASH", "struct_a_r_m___d_r_i_v_e_r___f_l_a_s_h.html", null ],
    [ "ARM_DRIVER_I2C", "struct_a_r_m___d_r_i_v_e_r___i2_c.html", null ],
    [ "ARM_DRIVER_MCI", "struct_a_r_m___d_r_i_v_e_r___m_c_i.html", null ],
    [ "ARM_DRIVER_NAND", "struct_a_r_m___d_r_i_v_e_r___n_a_n_d.html", null ],
    [ "ARM_DRIVER_SAI", "struct_a_r_m___d_r_i_v_e_r___s_a_i.html", null ],
    [ "ARM_DRIVER_SPI", "struct_a_r_m___d_r_i_v_e_r___s_p_i.html", null ],
    [ "ARM_DRIVER_STORAGE", "struct_a_r_m___d_r_i_v_e_r___s_t_o_r_a_g_e.html", null ],
    [ "ARM_DRIVER_USART", "struct_a_r_m___d_r_i_v_e_r___u_s_a_r_t.html", null ],
    [ "ARM_DRIVER_USBD", "struct_a_r_m___d_r_i_v_e_r___u_s_b_d.html", null ],
    [ "ARM_DRIVER_USBH", "struct_a_r_m___d_r_i_v_e_r___u_s_b_h.html", null ],
    [ "ARM_DRIVER_USBH_HCI", "struct_a_r_m___d_r_i_v_e_r___u_s_b_h___h_c_i.html", null ],
    [ "ARM_DRIVER_VERSION", "struct_a_r_m___d_r_i_v_e_r___v_e_r_s_i_o_n.html", null ],
    [ "ARM_DRIVER_WIFI", "struct_a_r_m___d_r_i_v_e_r___w_i_f_i.html", null ],
    [ "ARM_ETH_LINK_INFO", "struct_a_r_m___e_t_h___l_i_n_k___i_n_f_o.html", null ],
    [ "ARM_ETH_MAC_ADDR", "struct_a_r_m___e_t_h___m_a_c___a_d_d_r.html", null ],
    [ "ARM_ETH_MAC_CAPABILITIES", "struct_a_r_m___e_t_h___m_a_c___c_a_p_a_b_i_l_i_t_i_e_s.html", null ],
    [ "ARM_ETH_MAC_TIME", "struct_a_r_m___e_t_h___m_a_c___t_i_m_e.html", null ],
    [ "arm_fir_decimate_instance_f32", "structarm__fir__decimate__instance__f32.html", "structarm__fir__decimate__instance__f32" ],
    [ "arm_fir_decimate_instance_q15", "structarm__fir__decimate__instance__q15.html", "structarm__fir__decimate__instance__q15" ],
    [ "arm_fir_decimate_instance_q31", "structarm__fir__decimate__instance__q31.html", "structarm__fir__decimate__instance__q31" ],
    [ "arm_fir_instance_f32", "structarm__fir__instance__f32.html", "structarm__fir__instance__f32" ],
    [ "arm_fir_instance_q15", "structarm__fir__instance__q15.html", "structarm__fir__instance__q15" ],
    [ "arm_fir_instance_q31", "structarm__fir__instance__q31.html", "structarm__fir__instance__q31" ],
    [ "arm_fir_instance_q7", "structarm__fir__instance__q7.html", "structarm__fir__instance__q7" ],
    [ "arm_fir_interpolate_instance_f32", "structarm__fir__interpolate__instance__f32.html", "structarm__fir__interpolate__instance__f32" ],
    [ "arm_fir_interpolate_instance_q15", "structarm__fir__interpolate__instance__q15.html", "structarm__fir__interpolate__instance__q15" ],
    [ "arm_fir_interpolate_instance_q31", "structarm__fir__interpolate__instance__q31.html", "structarm__fir__interpolate__instance__q31" ],
    [ "arm_fir_lattice_instance_f32", "structarm__fir__lattice__instance__f32.html", "structarm__fir__lattice__instance__f32" ],
    [ "arm_fir_lattice_instance_q15", "structarm__fir__lattice__instance__q15.html", "structarm__fir__lattice__instance__q15" ],
    [ "arm_fir_lattice_instance_q31", "structarm__fir__lattice__instance__q31.html", "structarm__fir__lattice__instance__q31" ],
    [ "arm_fir_sparse_instance_f32", "structarm__fir__sparse__instance__f32.html", "structarm__fir__sparse__instance__f32" ],
    [ "arm_fir_sparse_instance_q15", "structarm__fir__sparse__instance__q15.html", "structarm__fir__sparse__instance__q15" ],
    [ "arm_fir_sparse_instance_q31", "structarm__fir__sparse__instance__q31.html", "structarm__fir__sparse__instance__q31" ],
    [ "arm_fir_sparse_instance_q7", "structarm__fir__sparse__instance__q7.html", "structarm__fir__sparse__instance__q7" ],
    [ "ARM_FLASH_CAPABILITIES", "struct_a_r_m___f_l_a_s_h___c_a_p_a_b_i_l_i_t_i_e_s.html", null ],
    [ "ARM_FLASH_INFO", "struct_a_r_m___f_l_a_s_h___i_n_f_o.html", null ],
    [ "ARM_FLASH_SECTOR", "struct_a_r_m___f_l_a_s_h___s_e_c_t_o_r.html", null ],
    [ "ARM_FLASH_STATUS", "struct_a_r_m___f_l_a_s_h___s_t_a_t_u_s.html", null ],
    [ "arm_gaussian_naive_bayes_instance_f32", "structarm__gaussian__naive__bayes__instance__f32.html", "structarm__gaussian__naive__bayes__instance__f32" ],
    [ "ARM_I2C_CAPABILITIES", "struct_a_r_m___i2_c___c_a_p_a_b_i_l_i_t_i_e_s.html", null ],
    [ "ARM_I2C_STATUS", "struct_a_r_m___i2_c___s_t_a_t_u_s.html", null ],
    [ "arm_iir_lattice_instance_f32", "structarm__iir__lattice__instance__f32.html", "structarm__iir__lattice__instance__f32" ],
    [ "arm_iir_lattice_instance_q15", "structarm__iir__lattice__instance__q15.html", "structarm__iir__lattice__instance__q15" ],
    [ "arm_iir_lattice_instance_q31", "structarm__iir__lattice__instance__q31.html", "structarm__iir__lattice__instance__q31" ],
    [ "arm_linear_interp_instance_f32", "structarm__linear__interp__instance__f32.html", "structarm__linear__interp__instance__f32" ],
    [ "arm_lms_instance_f32", "structarm__lms__instance__f32.html", "structarm__lms__instance__f32" ],
    [ "arm_lms_instance_q15", "structarm__lms__instance__q15.html", "structarm__lms__instance__q15" ],
    [ "arm_lms_instance_q31", "structarm__lms__instance__q31.html", "structarm__lms__instance__q31" ],
    [ "arm_lms_norm_instance_f32", "structarm__lms__norm__instance__f32.html", "structarm__lms__norm__instance__f32" ],
    [ "arm_lms_norm_instance_q15", "structarm__lms__norm__instance__q15.html", "structarm__lms__norm__instance__q15" ],
    [ "arm_lms_norm_instance_q31", "structarm__lms__norm__instance__q31.html", "structarm__lms__norm__instance__q31" ],
    [ "arm_matrix_instance_f32", "structarm__matrix__instance__f32.html", "structarm__matrix__instance__f32" ],
    [ "arm_matrix_instance_f64", "structarm__matrix__instance__f64.html", "structarm__matrix__instance__f64" ],
    [ "arm_matrix_instance_q15", "structarm__matrix__instance__q15.html", "structarm__matrix__instance__q15" ],
    [ "arm_matrix_instance_q31", "structarm__matrix__instance__q31.html", "structarm__matrix__instance__q31" ],
    [ "arm_matrix_instance_q7", "structarm__matrix__instance__q7.html", "structarm__matrix__instance__q7" ],
    [ "ARM_MCI_CAPABILITIES", "struct_a_r_m___m_c_i___c_a_p_a_b_i_l_i_t_i_e_s.html", null ],
    [ "ARM_MCI_STATUS", "struct_a_r_m___m_c_i___s_t_a_t_u_s.html", null ],
    [ "arm_merge_sort_instance_f32", "structarm__merge__sort__instance__f32.html", "structarm__merge__sort__instance__f32" ],
    [ "ARM_MPU_Region_t", "struct_a_r_m___m_p_u___region__t.html", "struct_a_r_m___m_p_u___region__t" ],
    [ "ARM_NAND_CAPABILITIES", "struct_a_r_m___n_a_n_d___c_a_p_a_b_i_l_i_t_i_e_s.html", null ],
    [ "ARM_NAND_ECC_INFO", "struct_a_r_m___n_a_n_d___e_c_c___i_n_f_o.html", null ],
    [ "ARM_NAND_STATUS", "struct_a_r_m___n_a_n_d___s_t_a_t_u_s.html", null ],
    [ "arm_nn_double", "structarm__nn__double.html", "structarm__nn__double" ],
    [ "arm_nn_long_long", "unionarm__nn__long__long.html", "unionarm__nn__long__long" ],
    [ "arm_nnword", "unionarm__nnword.html", "unionarm__nnword" ],
    [ "arm_pid_instance_f32", "structarm__pid__instance__f32.html", "structarm__pid__instance__f32" ],
    [ "arm_pid_instance_q15", "structarm__pid__instance__q15.html", "structarm__pid__instance__q15" ],
    [ "arm_pid_instance_q31", "structarm__pid__instance__q31.html", "structarm__pid__instance__q31" ],
    [ "arm_rfft_fast_instance_f32", "structarm__rfft__fast__instance__f32.html", "structarm__rfft__fast__instance__f32" ],
    [ "arm_rfft_fast_instance_f64", "structarm__rfft__fast__instance__f64.html", "structarm__rfft__fast__instance__f64" ],
    [ "arm_rfft_instance_f32", "structarm__rfft__instance__f32.html", "structarm__rfft__instance__f32" ],
    [ "arm_rfft_instance_q15", "structarm__rfft__instance__q15.html", "structarm__rfft__instance__q15" ],
    [ "arm_rfft_instance_q31", "structarm__rfft__instance__q31.html", "structarm__rfft__instance__q31" ],
    [ "ARM_SAI_CAPABILITIES", "struct_a_r_m___s_a_i___c_a_p_a_b_i_l_i_t_i_e_s.html", null ],
    [ "ARM_SAI_STATUS", "struct_a_r_m___s_a_i___s_t_a_t_u_s.html", null ],
    [ "arm_sort_instance_f32", "structarm__sort__instance__f32.html", "structarm__sort__instance__f32" ],
    [ "ARM_SPI_CAPABILITIES", "struct_a_r_m___s_p_i___c_a_p_a_b_i_l_i_t_i_e_s.html", null ],
    [ "ARM_SPI_STATUS", "struct_a_r_m___s_p_i___s_t_a_t_u_s.html", null ],
    [ "arm_spline_instance_f32", "structarm__spline__instance__f32.html", "structarm__spline__instance__f32" ],
    [ "ARM_STORAGE_BLOCK", "struct_a_r_m___s_t_o_r_a_g_e___b_l_o_c_k.html", null ],
    [ "ARM_STORAGE_BLOCK_ATTRIBUTES", "struct_a_r_m___s_t_o_r_a_g_e___b_l_o_c_k___a_t_t_r_i_b_u_t_e_s.html", null ],
    [ "ARM_STORAGE_CAPABILITIES", "struct_a_r_m___s_t_o_r_a_g_e___c_a_p_a_b_i_l_i_t_i_e_s.html", null ],
    [ "ARM_STORAGE_INFO", "struct_a_r_m___s_t_o_r_a_g_e___i_n_f_o.html", null ],
    [ "ARM_STORAGE_STATUS", "struct_a_r_m___s_t_o_r_a_g_e___s_t_a_t_u_s.html", null ],
    [ "arm_svm_linear_instance_f32", "structarm__svm__linear__instance__f32.html", "structarm__svm__linear__instance__f32" ],
    [ "arm_svm_polynomial_instance_f32", "structarm__svm__polynomial__instance__f32.html", "structarm__svm__polynomial__instance__f32" ],
    [ "arm_svm_rbf_instance_f32", "structarm__svm__rbf__instance__f32.html", "structarm__svm__rbf__instance__f32" ],
    [ "arm_svm_sigmoid_instance_f32", "structarm__svm__sigmoid__instance__f32.html", "structarm__svm__sigmoid__instance__f32" ],
    [ "ARM_USART_CAPABILITIES", "struct_a_r_m___u_s_a_r_t___c_a_p_a_b_i_l_i_t_i_e_s.html", null ],
    [ "ARM_USART_MODEM_STATUS", "struct_a_r_m___u_s_a_r_t___m_o_d_e_m___s_t_a_t_u_s.html", null ],
    [ "ARM_USART_STATUS", "struct_a_r_m___u_s_a_r_t___s_t_a_t_u_s.html", null ],
    [ "ARM_USBD_CAPABILITIES", "struct_a_r_m___u_s_b_d___c_a_p_a_b_i_l_i_t_i_e_s.html", null ],
    [ "ARM_USBD_STATE", "struct_a_r_m___u_s_b_d___s_t_a_t_e.html", null ],
    [ "ARM_USBH_CAPABILITIES", "struct_a_r_m___u_s_b_h___c_a_p_a_b_i_l_i_t_i_e_s.html", null ],
    [ "ARM_USBH_HCI_CAPABILITIES", "struct_a_r_m___u_s_b_h___h_c_i___c_a_p_a_b_i_l_i_t_i_e_s.html", null ],
    [ "ARM_USBH_PORT_STATE", "struct_a_r_m___u_s_b_h___p_o_r_t___s_t_a_t_e.html", null ],
    [ "ARM_WIFI_CAPABILITIES", "struct_a_r_m___w_i_f_i___c_a_p_a_b_i_l_i_t_i_e_s.html", null ],
    [ "ARM_WIFI_CONFIG_s", "struct_a_r_m___w_i_f_i___c_o_n_f_i_g__s.html", "struct_a_r_m___w_i_f_i___c_o_n_f_i_g__s" ],
    [ "ARM_WIFI_CONFIG_t", "struct_a_r_m___w_i_f_i___c_o_n_f_i_g__t.html", null ],
    [ "ARM_WIFI_NET_INFO_s", "struct_a_r_m___w_i_f_i___n_e_t___i_n_f_o__s.html", "struct_a_r_m___w_i_f_i___n_e_t___i_n_f_o__s" ],
    [ "ARM_WIFI_NET_INFO_t", "struct_a_r_m___w_i_f_i___n_e_t___i_n_f_o__t.html", null ],
    [ "ARM_WIFI_SCAN_INFO_s", "struct_a_r_m___w_i_f_i___s_c_a_n___i_n_f_o__s.html", "struct_a_r_m___w_i_f_i___s_c_a_n___i_n_f_o__s" ],
    [ "ARM_WIFI_SCAN_INFO_t", "struct_a_r_m___w_i_f_i___s_c_a_n___i_n_f_o__t.html", null ],
    [ "ARR_DESC_struct", "struct_a_r_r___d_e_s_c__struct.html", "struct_a_r_r___d_e_s_c__struct" ],
    [ "AS_INFO", "struct_a_s___i_n_f_o.html", "struct_a_s___i_n_f_o" ],
    [ "AS_STAT", "struct_a_s___s_t_a_t.html", "struct_a_s___s_t_a_t" ],
    [ "AS_T_INFO", "struct_a_s___t___i_n_f_o.html", "struct_a_s___t___i_n_f_o" ],
    [ "BasicMathsBenchmarksF16", "class_basic_maths_benchmarks_f16.html", "class_basic_maths_benchmarks_f16" ],
    [ "BasicMathsBenchmarksF32", "class_basic_maths_benchmarks_f32.html", "class_basic_maths_benchmarks_f32" ],
    [ "BasicMathsBenchmarksQ15", "class_basic_maths_benchmarks_q15.html", "class_basic_maths_benchmarks_q15" ],
    [ "BasicMathsBenchmarksQ31", "class_basic_maths_benchmarks_q31.html", "class_basic_maths_benchmarks_q31" ],
    [ "BasicMathsBenchmarksQ7", "class_basic_maths_benchmarks_q7.html", "class_basic_maths_benchmarks_q7" ],
    [ "BasicTestsF16", "class_basic_tests_f16.html", "class_basic_tests_f16" ],
    [ "BasicTestsF32", "class_basic_tests_f32.html", "class_basic_tests_f32" ],
    [ "BasicTestsQ15", "class_basic_tests_q15.html", "class_basic_tests_q15" ],
    [ "BasicTestsQ31", "class_basic_tests_q31.html", "class_basic_tests_q31" ],
    [ "BasicTestsQ7", "class_basic_tests_q7.html", "class_basic_tests_q7" ],
    [ "BayesF16", "class_bayes_f16.html", "class_bayes_f16" ],
    [ "BayesF32", "class_bayes_f32.html", "class_bayes_f32" ],
    [ "BinaryF16", "class_binary_f16.html", "class_binary_f16" ],
    [ "BinaryF32", "class_binary_f32.html", "class_binary_f32" ],
    [ "BinaryQ15", "class_binary_q15.html", "class_binary_q15" ],
    [ "BinaryQ31", "class_binary_q31.html", "class_binary_q31" ],
    [ "BinaryQ7", "class_binary_q7.html", "class_binary_q7" ],
    [ "BinaryTestsF16", "class_binary_tests_f16.html", "class_binary_tests_f16" ],
    [ "BinaryTestsF32", "class_binary_tests_f32.html", "class_binary_tests_f32" ],
    [ "BinaryTestsQ15", "class_binary_tests_q15.html", "class_binary_tests_q15" ],
    [ "BinaryTestsQ31", "class_binary_tests_q31.html", "class_binary_tests_q31" ],
    [ "BinaryTestsQ7", "class_binary_tests_q7.html", "class_binary_tests_q7" ],
    [ "BIQUADF16", "class_b_i_q_u_a_d_f16.html", "class_b_i_q_u_a_d_f16" ],
    [ "BIQUADF32", "class_b_i_q_u_a_d_f32.html", "class_b_i_q_u_a_d_f32" ],
    [ "BIQUADF64", "class_b_i_q_u_a_d_f64.html", "class_b_i_q_u_a_d_f64" ],
    [ "BIQUADQ15", "class_b_i_q_u_a_d_q15.html", "class_b_i_q_u_a_d_q15" ],
    [ "BIQUADQ31", "class_b_i_q_u_a_d_q31.html", "class_b_i_q_u_a_d_q31" ],
    [ "Calibrate", "class_calibrate.html", "class_calibrate" ],
    [ "CMSDK_UART_TypeDef", "struct_c_m_s_d_k___u_a_r_t___type_def.html", "struct_c_m_s_d_k___u_a_r_t___type_def" ],
    [ "cmsis_nn_activation", "structcmsis__nn__activation.html", "structcmsis__nn__activation" ],
    [ "cmsis_nn_context", "structcmsis__nn__context.html", "structcmsis__nn__context" ],
    [ "cmsis_nn_conv_params", "structcmsis__nn__conv__params.html", "structcmsis__nn__conv__params" ],
    [ "cmsis_nn_dims", "structcmsis__nn__dims.html", "structcmsis__nn__dims" ],
    [ "cmsis_nn_dw_conv_params", "structcmsis__nn__dw__conv__params.html", "structcmsis__nn__dw__conv__params" ],
    [ "cmsis_nn_fc_params", "structcmsis__nn__fc__params.html", "structcmsis__nn__fc__params" ],
    [ "cmsis_nn_per_channel_quant_params", "structcmsis__nn__per__channel__quant__params.html", "structcmsis__nn__per__channel__quant__params" ],
    [ "cmsis_nn_per_tensor_quant_params", "structcmsis__nn__per__tensor__quant__params.html", "structcmsis__nn__per__tensor__quant__params" ],
    [ "cmsis_nn_pool_params", "structcmsis__nn__pool__params.html", "structcmsis__nn__pool__params" ],
    [ "cmsis_nn_svdf_params", "structcmsis__nn__svdf__params.html", "structcmsis__nn__svdf__params" ],
    [ "cmsis_nn_tile", "structcmsis__nn__tile.html", "structcmsis__nn__tile" ],
    [ "ComplexMathsBenchmarksF16", "class_complex_maths_benchmarks_f16.html", "class_complex_maths_benchmarks_f16" ],
    [ "ComplexMathsBenchmarksF32", "class_complex_maths_benchmarks_f32.html", "class_complex_maths_benchmarks_f32" ],
    [ "ComplexMathsBenchmarksQ15", "class_complex_maths_benchmarks_q15.html", "class_complex_maths_benchmarks_q15" ],
    [ "ComplexMathsBenchmarksQ31", "class_complex_maths_benchmarks_q31.html", "class_complex_maths_benchmarks_q31" ],
    [ "ComplexTestsF16", "class_complex_tests_f16.html", "class_complex_tests_f16" ],
    [ "ComplexTestsF32", "class_complex_tests_f32.html", "class_complex_tests_f32" ],
    [ "ComplexTestsQ15", "class_complex_tests_q15.html", "class_complex_tests_q15" ],
    [ "ComplexTestsQ31", "class_complex_tests_q31.html", "class_complex_tests_q31" ],
    [ "CONTROL_Type", "union_c_o_n_t_r_o_l___type.html", "union_c_o_n_t_r_o_l___type" ],
    [ "ControllerF32", "class_controller_f32.html", "class_controller_f32" ],
    [ "ControllerQ15", "class_controller_q15.html", "class_controller_q15" ],
    [ "ControllerQ31", "class_controller_q31.html", "class_controller_q31" ],
    [ "CoreDebug_Type", "struct_core_debug___type.html", "struct_core_debug___type" ],
    [ "CPACR_Type", "union_c_p_a_c_r___type.html", "union_c_p_a_c_r___type" ],
    [ "CPSR_Type", "union_c_p_s_r___type.html", "union_c_p_s_r___type" ],
    [ "DAP_Data_t", "struct_d_a_p___data__t.html", "struct_d_a_p___data__t" ],
    [ "DCB_Type", "struct_d_c_b___type.html", "struct_d_c_b___type" ],
    [ "DECIMF32", "class_d_e_c_i_m_f32.html", "class_d_e_c_i_m_f32" ],
    [ "DECIMQ15", "class_d_e_c_i_m_q15.html", "class_d_e_c_i_m_q15" ],
    [ "DECIMQ31", "class_d_e_c_i_m_q31.html", "class_d_e_c_i_m_q31" ],
    [ "DeviceAbbreviation", "struct_device_abbreviation.html", "struct_device_abbreviation" ],
    [ "DFSR_Type", "union_d_f_s_r___type.html", "union_d_f_s_r___type" ],
    [ "DIB_Type", "struct_d_i_b___type.html", "struct_d_i_b___type" ],
    [ "DistanceF16", "class_distance_f16.html", "class_distance_f16" ],
    [ "DistanceF32", "class_distance_f32.html", "class_distance_f32" ],
    [ "DistanceTestsF16", "class_distance_tests_f16.html", "class_distance_tests_f16" ],
    [ "DistanceTestsF32", "class_distance_tests_f32.html", "class_distance_tests_f32" ],
    [ "DistanceTestsU32", "class_distance_tests_u32.html", "class_distance_tests_u32" ],
    [ "DistanceU32", "class_distance_u32.html", "class_distance_u32" ],
    [ "DWT_Type", "struct_d_w_t___type.html", "struct_d_w_t___type" ],
    [ "ExampleCategoryF32", "class_example_category_f32.html", "class_example_category_f32" ],
    [ "ExampleCategoryQ15", "class_example_category_q15.html", "class_example_category_q15" ],
    [ "ExampleCategoryQ31", "class_example_category_q31.html", "class_example_category_q31" ],
    [ "ExampleCategoryQ7", "class_example_category_q7.html", "class_example_category_q7" ],
    [ "FastMathF16", "class_fast_math_f16.html", "class_fast_math_f16" ],
    [ "FastMathF32", "class_fast_math_f32.html", "class_fast_math_f32" ],
    [ "FastMathQ15", "class_fast_math_q15.html", "class_fast_math_q15" ],
    [ "FastMathQ31", "class_fast_math_q31.html", "class_fast_math_q31" ],
    [ "FIRF16", "class_f_i_r_f16.html", "class_f_i_r_f16" ],
    [ "FIRF32", "class_f_i_r_f32.html", "class_f_i_r_f32" ],
    [ "FIRQ15", "class_f_i_r_q15.html", "class_f_i_r_q15" ],
    [ "FIRQ31", "class_f_i_r_q31.html", "class_f_i_r_q31" ],
    [ "FIRQ7", "class_f_i_r_q7.html", "class_f_i_r_q7" ],
    [ "FlashDevice", "struct_flash_device.html", "struct_flash_device" ],
    [ "FlashSectors", "struct_flash_sectors.html", "struct_flash_sectors" ],
    [ "FPU_Type", "struct_f_p_u___type.html", "struct_f_p_u___type" ],
    [ "FullyConnected", "class_fully_connected.html", "class_fully_connected" ],
    [ "FullyConnectedBench", "class_fully_connected_bench.html", "class_fully_connected_bench" ],
    [ "IFSR_Type", "union_i_f_s_r___type.html", "union_i_f_s_r___type" ],
    [ "IncidentLog_t", "struct_incident_log__t.html", "struct_incident_log__t" ],
    [ "IncidentLogEntry_t", "struct_incident_log_entry__t.html", "struct_incident_log_entry__t" ],
    [ "InterpolationTestsF16", "class_interpolation_tests_f16.html", "class_interpolation_tests_f16" ],
    [ "InterpolationTestsF32", "class_interpolation_tests_f32.html", "class_interpolation_tests_f32" ],
    [ "InterpolationTestsQ15", "class_interpolation_tests_q15.html", "class_interpolation_tests_q15" ],
    [ "InterpolationTestsQ31", "class_interpolation_tests_q31.html", "class_interpolation_tests_q31" ],
    [ "InterpolationTestsQ7", "class_interpolation_tests_q7.html", "class_interpolation_tests_q7" ],
    [ "IPSR_Type", "union_i_p_s_r___type.html", "union_i_p_s_r___type" ],
    [ "ISR_Type", "union_i_s_r___type.html", "union_i_s_r___type" ],
    [ "ITM_Type", "struct_i_t_m___type.html", "struct_i_t_m___type" ],
    [ "JTEST_FW_struct", "struct_j_t_e_s_t___f_w__struct.html", "struct_j_t_e_s_t___f_w__struct" ],
    [ "JTEST_GROUP_struct", "struct_j_t_e_s_t___g_r_o_u_p__struct.html", "struct_j_t_e_s_t___g_r_o_u_p__struct" ],
    [ "JTEST_TEST_struct", "struct_j_t_e_s_t___t_e_s_t__struct.html", "struct_j_t_e_s_t___t_e_s_t__struct" ],
    [ "MAILQUEUE_OBJ_t", "struct_m_a_i_l_q_u_e_u_e___o_b_j__t.html", "struct_m_a_i_l_q_u_e_u_e___o_b_j__t" ],
    [ "mem", "structmem.html", "structmem" ],
    [ "mem_block_s", "structmem__block__s.html", "structmem__block__s" ],
    [ "MEM_BLOCK_t", "struct_m_e_m___b_l_o_c_k__t.html", "struct_m_e_m___b_l_o_c_k__t" ],
    [ "mem_head_t", "structmem__head__t.html", "structmem__head__t" ],
    [ "MicroBenchmarksF16", "class_micro_benchmarks_f16.html", "class_micro_benchmarks_f16" ],
    [ "MicroBenchmarksF32", "class_micro_benchmarks_f32.html", "class_micro_benchmarks_f32" ],
    [ "MicroBenchmarksQ15", "class_micro_benchmarks_q15.html", "class_micro_benchmarks_q15" ],
    [ "MicroBenchmarksQ31", "class_micro_benchmarks_q31.html", "class_micro_benchmarks_q31" ],
    [ "MicroBenchmarksQ7", "class_micro_benchmarks_q7.html", "class_micro_benchmarks_q7" ],
    [ "MISCF16", "class_m_i_s_c_f16.html", "class_m_i_s_c_f16" ],
    [ "MISCF32", "class_m_i_s_c_f32.html", "class_m_i_s_c_f32" ],
    [ "MISCQ15", "class_m_i_s_c_q15.html", "class_m_i_s_c_q15" ],
    [ "MISCQ31", "class_m_i_s_c_q31.html", "class_m_i_s_c_q31" ],
    [ "MISCQ7", "class_m_i_s_c_q7.html", "class_m_i_s_c_q7" ],
    [ "ml_arm_bilinear_interp_instance_f32Object", "structml__arm__bilinear__interp__instance__f32_object.html", "structml__arm__bilinear__interp__instance__f32_object" ],
    [ "ml_arm_bilinear_interp_instance_q15Object", "structml__arm__bilinear__interp__instance__q15_object.html", "structml__arm__bilinear__interp__instance__q15_object" ],
    [ "ml_arm_bilinear_interp_instance_q31Object", "structml__arm__bilinear__interp__instance__q31_object.html", "structml__arm__bilinear__interp__instance__q31_object" ],
    [ "ml_arm_bilinear_interp_instance_q7Object", "structml__arm__bilinear__interp__instance__q7_object.html", "structml__arm__bilinear__interp__instance__q7_object" ],
    [ "ml_arm_biquad_cas_df1_32x64_ins_q31Object", "structml__arm__biquad__cas__df1__32x64__ins__q31_object.html", "structml__arm__biquad__cas__df1__32x64__ins__q31_object" ],
    [ "ml_arm_biquad_cascade_df2T_instance_f32Object", "structml__arm__biquad__cascade__df2_t__instance__f32_object.html", "structml__arm__biquad__cascade__df2_t__instance__f32_object" ],
    [ "ml_arm_biquad_cascade_df2T_instance_f64Object", "structml__arm__biquad__cascade__df2_t__instance__f64_object.html", "structml__arm__biquad__cascade__df2_t__instance__f64_object" ],
    [ "ml_arm_biquad_cascade_stereo_df2T_instance_f32Object", "structml__arm__biquad__cascade__stereo__df2_t__instance__f32_object.html", "structml__arm__biquad__cascade__stereo__df2_t__instance__f32_object" ],
    [ "ml_arm_biquad_casd_df1_inst_f32Object", "structml__arm__biquad__casd__df1__inst__f32_object.html", "structml__arm__biquad__casd__df1__inst__f32_object" ],
    [ "ml_arm_biquad_casd_df1_inst_q15Object", "structml__arm__biquad__casd__df1__inst__q15_object.html", "structml__arm__biquad__casd__df1__inst__q15_object" ],
    [ "ml_arm_biquad_casd_df1_inst_q31Object", "structml__arm__biquad__casd__df1__inst__q31_object.html", "structml__arm__biquad__casd__df1__inst__q31_object" ],
    [ "ml_arm_cfft_instance_f32Object", "structml__arm__cfft__instance__f32_object.html", "structml__arm__cfft__instance__f32_object" ],
    [ "ml_arm_cfft_instance_f64Object", "structml__arm__cfft__instance__f64_object.html", "structml__arm__cfft__instance__f64_object" ],
    [ "ml_arm_cfft_instance_q15Object", "structml__arm__cfft__instance__q15_object.html", "structml__arm__cfft__instance__q15_object" ],
    [ "ml_arm_cfft_instance_q31Object", "structml__arm__cfft__instance__q31_object.html", "structml__arm__cfft__instance__q31_object" ],
    [ "ml_arm_cfft_radix2_instance_f32Object", "structml__arm__cfft__radix2__instance__f32_object.html", "structml__arm__cfft__radix2__instance__f32_object" ],
    [ "ml_arm_cfft_radix2_instance_q15Object", "structml__arm__cfft__radix2__instance__q15_object.html", "structml__arm__cfft__radix2__instance__q15_object" ],
    [ "ml_arm_cfft_radix2_instance_q31Object", "structml__arm__cfft__radix2__instance__q31_object.html", "structml__arm__cfft__radix2__instance__q31_object" ],
    [ "ml_arm_cfft_radix4_instance_f32Object", "structml__arm__cfft__radix4__instance__f32_object.html", "structml__arm__cfft__radix4__instance__f32_object" ],
    [ "ml_arm_cfft_radix4_instance_q15Object", "structml__arm__cfft__radix4__instance__q15_object.html", "structml__arm__cfft__radix4__instance__q15_object" ],
    [ "ml_arm_cfft_radix4_instance_q31Object", "structml__arm__cfft__radix4__instance__q31_object.html", "structml__arm__cfft__radix4__instance__q31_object" ],
    [ "ml_arm_dct4_instance_f32Object", "structml__arm__dct4__instance__f32_object.html", "structml__arm__dct4__instance__f32_object" ],
    [ "ml_arm_dct4_instance_q15Object", "structml__arm__dct4__instance__q15_object.html", "structml__arm__dct4__instance__q15_object" ],
    [ "ml_arm_dct4_instance_q31Object", "structml__arm__dct4__instance__q31_object.html", "structml__arm__dct4__instance__q31_object" ],
    [ "ml_arm_fir_decimate_instance_f32Object", "structml__arm__fir__decimate__instance__f32_object.html", "structml__arm__fir__decimate__instance__f32_object" ],
    [ "ml_arm_fir_decimate_instance_q15Object", "structml__arm__fir__decimate__instance__q15_object.html", "structml__arm__fir__decimate__instance__q15_object" ],
    [ "ml_arm_fir_decimate_instance_q31Object", "structml__arm__fir__decimate__instance__q31_object.html", "structml__arm__fir__decimate__instance__q31_object" ],
    [ "ml_arm_fir_instance_f32Object", "structml__arm__fir__instance__f32_object.html", "structml__arm__fir__instance__f32_object" ],
    [ "ml_arm_fir_instance_q15Object", "structml__arm__fir__instance__q15_object.html", "structml__arm__fir__instance__q15_object" ],
    [ "ml_arm_fir_instance_q31Object", "structml__arm__fir__instance__q31_object.html", "structml__arm__fir__instance__q31_object" ],
    [ "ml_arm_fir_instance_q7Object", "structml__arm__fir__instance__q7_object.html", "structml__arm__fir__instance__q7_object" ],
    [ "ml_arm_fir_interpolate_instance_f32Object", "structml__arm__fir__interpolate__instance__f32_object.html", "structml__arm__fir__interpolate__instance__f32_object" ],
    [ "ml_arm_fir_interpolate_instance_q15Object", "structml__arm__fir__interpolate__instance__q15_object.html", "structml__arm__fir__interpolate__instance__q15_object" ],
    [ "ml_arm_fir_interpolate_instance_q31Object", "structml__arm__fir__interpolate__instance__q31_object.html", "structml__arm__fir__interpolate__instance__q31_object" ],
    [ "ml_arm_fir_lattice_instance_f32Object", "structml__arm__fir__lattice__instance__f32_object.html", "structml__arm__fir__lattice__instance__f32_object" ],
    [ "ml_arm_fir_lattice_instance_q15Object", "structml__arm__fir__lattice__instance__q15_object.html", "structml__arm__fir__lattice__instance__q15_object" ],
    [ "ml_arm_fir_lattice_instance_q31Object", "structml__arm__fir__lattice__instance__q31_object.html", "structml__arm__fir__lattice__instance__q31_object" ],
    [ "ml_arm_fir_sparse_instance_f32Object", "structml__arm__fir__sparse__instance__f32_object.html", "structml__arm__fir__sparse__instance__f32_object" ],
    [ "ml_arm_fir_sparse_instance_q15Object", "structml__arm__fir__sparse__instance__q15_object.html", "structml__arm__fir__sparse__instance__q15_object" ],
    [ "ml_arm_fir_sparse_instance_q31Object", "structml__arm__fir__sparse__instance__q31_object.html", "structml__arm__fir__sparse__instance__q31_object" ],
    [ "ml_arm_fir_sparse_instance_q7Object", "structml__arm__fir__sparse__instance__q7_object.html", "structml__arm__fir__sparse__instance__q7_object" ],
    [ "ml_arm_iir_lattice_instance_f32Object", "structml__arm__iir__lattice__instance__f32_object.html", "structml__arm__iir__lattice__instance__f32_object" ],
    [ "ml_arm_iir_lattice_instance_q15Object", "structml__arm__iir__lattice__instance__q15_object.html", "structml__arm__iir__lattice__instance__q15_object" ],
    [ "ml_arm_iir_lattice_instance_q31Object", "structml__arm__iir__lattice__instance__q31_object.html", "structml__arm__iir__lattice__instance__q31_object" ],
    [ "ml_arm_linear_interp_instance_f32Object", "structml__arm__linear__interp__instance__f32_object.html", "structml__arm__linear__interp__instance__f32_object" ],
    [ "ml_arm_lms_instance_f32Object", "structml__arm__lms__instance__f32_object.html", "structml__arm__lms__instance__f32_object" ],
    [ "ml_arm_lms_instance_q15Object", "structml__arm__lms__instance__q15_object.html", "structml__arm__lms__instance__q15_object" ],
    [ "ml_arm_lms_instance_q31Object", "structml__arm__lms__instance__q31_object.html", "structml__arm__lms__instance__q31_object" ],
    [ "ml_arm_lms_norm_instance_f32Object", "structml__arm__lms__norm__instance__f32_object.html", "structml__arm__lms__norm__instance__f32_object" ],
    [ "ml_arm_lms_norm_instance_q15Object", "structml__arm__lms__norm__instance__q15_object.html", "structml__arm__lms__norm__instance__q15_object" ],
    [ "ml_arm_lms_norm_instance_q31Object", "structml__arm__lms__norm__instance__q31_object.html", "structml__arm__lms__norm__instance__q31_object" ],
    [ "ml_arm_matrix_instance_f32Object", "structml__arm__matrix__instance__f32_object.html", "structml__arm__matrix__instance__f32_object" ],
    [ "ml_arm_matrix_instance_f64Object", "structml__arm__matrix__instance__f64_object.html", "structml__arm__matrix__instance__f64_object" ],
    [ "ml_arm_matrix_instance_q15Object", "structml__arm__matrix__instance__q15_object.html", "structml__arm__matrix__instance__q15_object" ],
    [ "ml_arm_matrix_instance_q31Object", "structml__arm__matrix__instance__q31_object.html", "structml__arm__matrix__instance__q31_object" ],
    [ "ml_arm_pid_instance_f32Object", "structml__arm__pid__instance__f32_object.html", "structml__arm__pid__instance__f32_object" ],
    [ "ml_arm_pid_instance_q15Object", "structml__arm__pid__instance__q15_object.html", "structml__arm__pid__instance__q15_object" ],
    [ "ml_arm_pid_instance_q31Object", "structml__arm__pid__instance__q31_object.html", "structml__arm__pid__instance__q31_object" ],
    [ "ml_arm_rfft_fast_instance_f32Object", "structml__arm__rfft__fast__instance__f32_object.html", "structml__arm__rfft__fast__instance__f32_object" ],
    [ "ml_arm_rfft_fast_instance_f64Object", "structml__arm__rfft__fast__instance__f64_object.html", "structml__arm__rfft__fast__instance__f64_object" ],
    [ "ml_arm_rfft_instance_f32Object", "structml__arm__rfft__instance__f32_object.html", "structml__arm__rfft__instance__f32_object" ],
    [ "ml_arm_rfft_instance_q15Object", "structml__arm__rfft__instance__q15_object.html", "structml__arm__rfft__instance__q15_object" ],
    [ "ml_arm_rfft_instance_q31Object", "structml__arm__rfft__instance__q31_object.html", "structml__arm__rfft__instance__q31_object" ],
    [ "module_state", "structmodule__state.html", "structmodule__state" ],
    [ "msg_s", "structmsg__s.html", "structmsg__s" ],
    [ "MSGQUEUE_OBJ_t", "struct_m_s_g_q_u_e_u_e___o_b_j__t.html", "struct_m_s_g_q_u_e_u_e___o_b_j__t" ],
    [ "NNSupport", "class_n_n_support.html", "class_n_n_support" ],
    [ "NVIC_Type", "struct_n_v_i_c___type.html", "struct_n_v_i_c___type" ],
    [ "OS_BM", "struct_o_s___b_m.html", "struct_o_s___b_m" ],
    [ "os_mail_queue_s", "structos__mail__queue__s.html", "structos__mail__queue__s" ],
    [ "os_mailQ_def", "structos__mail_q__def.html", "structos__mail_q__def" ],
    [ "OS_MCB", "struct_o_s___m_c_b.html", "struct_o_s___m_c_b" ],
    [ "os_messageQ_def", "structos__message_q__def.html", "structos__message_q__def" ],
    [ "OS_MUCB", "struct_o_s___m_u_c_b.html", "struct_o_s___m_u_c_b" ],
    [ "os_mutex_def", "structos__mutex__def.html", "structos__mutex__def" ],
    [ "os_pool_def", "structos__pool__def.html", "structos__pool__def" ],
    [ "OS_PSFE", "struct_o_s___p_s_f_e.html", "struct_o_s___p_s_f_e" ],
    [ "OS_PSQ", "struct_o_s___p_s_q.html", "struct_o_s___p_s_q" ],
    [ "OS_ROBIN", "struct_o_s___r_o_b_i_n.html", "struct_o_s___r_o_b_i_n" ],
    [ "OS_SCB", "struct_o_s___s_c_b.html", "struct_o_s___s_c_b" ],
    [ "os_semaphore_def", "structos__semaphore__def.html", "structos__semaphore__def" ],
    [ "OS_TCB", "struct_o_s___t_c_b.html", "struct_o_s___t_c_b" ],
    [ "os_thread_def", "structos__thread__def.html", "structos__thread__def" ],
    [ "os_timer_cb_", "structos__timer__cb__.html", "structos__timer__cb__" ],
    [ "os_timer_def", "structos__timer__def.html", "structos__timer__def" ],
    [ "OS_TMR", "struct_o_s___t_m_r.html", "struct_o_s___t_m_r" ],
    [ "OS_TSK", "struct_o_s___t_s_k.html", "struct_o_s___t_s_k" ],
    [ "OS_XCB", "struct_o_s___x_c_b.html", "struct_o_s___x_c_b" ],
    [ "OS_XTMR", "struct_o_s___x_t_m_r.html", "struct_o_s___x_t_m_r" ],
    [ "osCallback", "structos_callback.html", "structos_callback" ],
    [ "osEvent", "structos_event.html", "structos_event" ],
    [ "osEventFlagsAttr_t", "structos_event_flags_attr__t.html", "structos_event_flags_attr__t" ],
    [ "osMemoryPoolAttr_t", "structos_memory_pool_attr__t.html", "structos_memory_pool_attr__t" ],
    [ "osMessageQueueAttr_t", "structos_message_queue_attr__t.html", "structos_message_queue_attr__t" ],
    [ "osMutexAttr_t", "structos_mutex_attr__t.html", "structos_mutex_attr__t" ],
    [ "osRtxConfig_t", "structos_rtx_config__t.html", "structos_rtx_config__t" ],
    [ "osRtxEventFlags_t", "structos_rtx_event_flags__t.html", "structos_rtx_event_flags__t" ],
    [ "osRtxInfo_t", "structos_rtx_info__t.html", "structos_rtx_info__t" ],
    [ "osRtxMemoryPool_t", "structos_rtx_memory_pool__t.html", "structos_rtx_memory_pool__t" ],
    [ "osRtxMessage_s", "structos_rtx_message__s.html", "structos_rtx_message__s" ],
    [ "osRtxMessageQueue_t", "structos_rtx_message_queue__t.html", "structos_rtx_message_queue__t" ],
    [ "osRtxMpInfo_t", "structos_rtx_mp_info__t.html", "structos_rtx_mp_info__t" ],
    [ "osRtxMutex_s", "structos_rtx_mutex__s.html", "structos_rtx_mutex__s" ],
    [ "osRtxObject_t", "structos_rtx_object__t.html", "structos_rtx_object__t" ],
    [ "osRtxObjectMemUsage_t", "structos_rtx_object_mem_usage__t.html", "structos_rtx_object_mem_usage__t" ],
    [ "osRtxSemaphore_t", "structos_rtx_semaphore__t.html", "structos_rtx_semaphore__t" ],
    [ "osRtxThread_s", "structos_rtx_thread__s.html", "structos_rtx_thread__s" ],
    [ "osRtxTimer_s", "structos_rtx_timer__s.html", "structos_rtx_timer__s" ],
    [ "osRtxTimerFinfo_t", "structos_rtx_timer_finfo__t.html", "structos_rtx_timer_finfo__t" ],
    [ "osSemaphoreAttr_t", "structos_semaphore_attr__t.html", "structos_semaphore_attr__t" ],
    [ "osThreadAttr_t", "structos_thread_attr__t.html", "structos_thread_attr__t" ],
    [ "osTimerAttr_t", "structos_timer_attr__t.html", "structos_timer_attr__t" ],
    [ "osVersion_t", "structos_version__t.html", "structos_version__t" ],
    [ "phases_t", "structphases__t.html", "structphases__t" ],
    [ "Pooling", "class_pooling.html", "class_pooling" ],
    [ "PoolingBench", "class_pooling_bench.html", "class_pooling_bench" ],
    [ "RegionStruct", "struct_region_struct.html", "struct_region_struct" ],
    [ "REPORT_ITF", "struct_r_e_p_o_r_t___i_t_f.html", "struct_r_e_p_o_r_t___i_t_f" ],
    [ "SCB_Type", "struct_s_c_b___type.html", "struct_s_c_b___type" ],
    [ "SCnSCB_Type", "struct_s_cn_s_c_b___type.html", "struct_s_cn_s_c_b___type" ],
    [ "SCTLR_Type", "union_s_c_t_l_r___type.html", "union_s_c_t_l_r___type" ],
    [ "Softmax", "class_softmax.html", "class_softmax" ],
    [ "stack_info_t", "structstack__info__t.html", "structstack__info__t" ],
    [ "StatsF16", "class_stats_f16.html", "class_stats_f16" ],
    [ "StatsF32", "class_stats_f32.html", "class_stats_f32" ],
    [ "StatsF64", "class_stats_f64.html", "class_stats_f64" ],
    [ "StatsQ15", "class_stats_q15.html", "class_stats_q15" ],
    [ "StatsQ31", "class_stats_q31.html", "class_stats_q31" ],
    [ "StatsQ7", "class_stats_q7.html", "class_stats_q7" ],
    [ "StatsTestsF16", "class_stats_tests_f16.html", "class_stats_tests_f16" ],
    [ "StatsTestsF32", "class_stats_tests_f32.html", "class_stats_tests_f32" ],
    [ "StatsTestsF64", "class_stats_tests_f64.html", "class_stats_tests_f64" ],
    [ "StatsTestsQ15", "class_stats_tests_q15.html", "class_stats_tests_q15" ],
    [ "StatsTestsQ31", "class_stats_tests_q31.html", "class_stats_tests_q31" ],
    [ "StatsTestsQ7", "class_stats_tests_q7.html", "class_stats_tests_q7" ],
    [ "SupportBarF16", "class_support_bar_f16.html", "class_support_bar_f16" ],
    [ "SupportBarF32", "class_support_bar_f32.html", "class_support_bar_f32" ],
    [ "SupportBarTestsF16", "class_support_bar_tests_f16.html", "class_support_bar_tests_f16" ],
    [ "SupportBarTestsF32", "class_support_bar_tests_f32.html", "class_support_bar_tests_f32" ],
    [ "SupportF16", "class_support_f16.html", "class_support_f16" ],
    [ "SupportF32", "class_support_f32.html", "class_support_f32" ],
    [ "SupportQ15", "class_support_q15.html", "class_support_q15" ],
    [ "SupportQ31", "class_support_q31.html", "class_support_q31" ],
    [ "SupportQ7", "class_support_q7.html", "class_support_q7" ],
    [ "SupportTestsF16", "class_support_tests_f16.html", "class_support_tests_f16" ],
    [ "SupportTestsF32", "class_support_tests_f32.html", "class_support_tests_f32" ],
    [ "SupportTestsQ15", "class_support_tests_q15.html", "class_support_tests_q15" ],
    [ "SupportTestsQ31", "class_support_tests_q31.html", "class_support_tests_q31" ],
    [ "SupportTestsQ7", "class_support_tests_q7.html", "class_support_tests_q7" ],
    [ "SVMF16", "class_s_v_m_f16.html", "class_s_v_m_f16" ],
    [ "SVMF32", "class_s_v_m_f32.html", "class_s_v_m_f32" ],
    [ "SysTick_Type", "struct_sys_tick___type.html", "struct_sys_tick___type" ],
    [ "TC_ITF", "struct_t_c___i_t_f.html", "struct_t_c___i_t_f" ],
    [ "TEST_REPORT", "struct_t_e_s_t___r_e_p_o_r_t.html", "struct_t_e_s_t___r_e_p_o_r_t" ],
    [ "TestCase_t", "struct_test_case__t.html", "struct_test_case__t" ],
    [ "TIMER0_Type", "struct_t_i_m_e_r0___type.html", "struct_t_i_m_e_r0___type" ],
    [ "TPI_Type", "struct_t_p_i___type.html", "struct_t_p_i___type" ],
    [ "TransformCF16", "class_transform_c_f16.html", "class_transform_c_f16" ],
    [ "TransformCF32", "class_transform_c_f32.html", "class_transform_c_f32" ],
    [ "TransformCF64", "class_transform_c_f64.html", "class_transform_c_f64" ],
    [ "TransformCQ15", "class_transform_c_q15.html", "class_transform_c_q15" ],
    [ "TransformCQ31", "class_transform_c_q31.html", "class_transform_c_q31" ],
    [ "TransformF16", "class_transform_f16.html", "class_transform_f16" ],
    [ "TransformF32", "class_transform_f32.html", "class_transform_f32" ],
    [ "TransformQ15", "class_transform_q15.html", "class_transform_q15" ],
    [ "TransformQ31", "class_transform_q31.html", "class_transform_q31" ],
    [ "TransformRF16", "class_transform_r_f16.html", "class_transform_r_f16" ],
    [ "TransformRF32", "class_transform_r_f32.html", "class_transform_r_f32" ],
    [ "TransformRF64", "class_transform_r_f64.html", "class_transform_r_f64" ],
    [ "TransformRQ15", "class_transform_r_q15.html", "class_transform_r_q15" ],
    [ "TransformRQ31", "class_transform_r_q31.html", "class_transform_r_q31" ],
    [ "UnaryF16", "class_unary_f16.html", "class_unary_f16" ],
    [ "UnaryF32", "class_unary_f32.html", "class_unary_f32" ],
    [ "UnaryF64", "class_unary_f64.html", "class_unary_f64" ],
    [ "UnaryQ15", "class_unary_q15.html", "class_unary_q15" ],
    [ "UnaryQ31", "class_unary_q31.html", "class_unary_q31" ],
    [ "UnaryQ7", "class_unary_q7.html", "class_unary_q7" ],
    [ "UnaryTestsF16", "class_unary_tests_f16.html", "class_unary_tests_f16" ],
    [ "UnaryTestsF32", "class_unary_tests_f32.html", "class_unary_tests_f32" ],
    [ "UnaryTestsF64", "class_unary_tests_f64.html", "class_unary_tests_f64" ],
    [ "UnaryTestsQ15", "class_unary_tests_q15.html", "class_unary_tests_q15" ],
    [ "UnaryTestsQ31", "class_unary_tests_q31.html", "class_unary_tests_q31" ],
    [ "UnaryTestsQ7", "class_unary_tests_q7.html", "class_unary_tests_q7" ],
    [ "vioAddrIPv4_t", "structvio_addr_i_pv4__t.html", "structvio_addr_i_pv4__t" ],
    [ "vioAddrIPv6_t", "structvio_addr_i_pv6__t.html", "structvio_addr_i_pv6__t" ],
    [ "vioValueXYZ_t", "structvio_value_x_y_z__t.html", "structvio_value_x_y_z__t" ],
    [ "xPSR_Type", "unionx_p_s_r___type.html", "unionx_p_s_r___type" ]
];