
CAN_LoopBack.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035a4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08003774  08003774  00013774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037f8  080037f8  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  080037f8  080037f8  000137f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003800  08003800  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003800  08003800  00013800  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003804  08003804  00013804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003808  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  2000005c  08003864  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000234  08003864  00020234  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a045  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000181b  00000000  00000000  0002a114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007b8  00000000  00000000  0002b930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005e3  00000000  00000000  0002c0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022091  00000000  00000000  0002c6cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a95f  00000000  00000000  0004e75c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1c24  00000000  00000000  000590bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002418  00000000  00000000  0012ace0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000097  00000000  00000000  0012d0f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800375c 	.word	0x0800375c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	0800375c 	.word	0x0800375c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b970 	b.w	80005b8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	460f      	mov	r7, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4694      	mov	ip, r2
 8000304:	d965      	bls.n	80003d2 <__udivmoddi4+0xe2>
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	b143      	cbz	r3, 800031e <__udivmoddi4+0x2e>
 800030c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000310:	f1c3 0220 	rsb	r2, r3, #32
 8000314:	409f      	lsls	r7, r3
 8000316:	fa20 f202 	lsr.w	r2, r0, r2
 800031a:	4317      	orrs	r7, r2
 800031c:	409c      	lsls	r4, r3
 800031e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000322:	fa1f f58c 	uxth.w	r5, ip
 8000326:	fbb7 f1fe 	udiv	r1, r7, lr
 800032a:	0c22      	lsrs	r2, r4, #16
 800032c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000334:	fb01 f005 	mul.w	r0, r1, r5
 8000338:	4290      	cmp	r0, r2
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x62>
 800033c:	eb1c 0202 	adds.w	r2, ip, r2
 8000340:	f101 37ff 	add.w	r7, r1, #4294967295
 8000344:	f080 811c 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000348:	4290      	cmp	r0, r2
 800034a:	f240 8119 	bls.w	8000580 <__udivmoddi4+0x290>
 800034e:	3902      	subs	r1, #2
 8000350:	4462      	add	r2, ip
 8000352:	1a12      	subs	r2, r2, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	fb00 f505 	mul.w	r5, r0, r5
 8000366:	42a5      	cmp	r5, r4
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x90>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x294>
 8000376:	42a5      	cmp	r5, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x294>
 800037c:	4464      	add	r4, ip
 800037e:	3802      	subs	r0, #2
 8000380:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	2100      	movs	r1, #0
 8000388:	b11e      	cbz	r6, 8000392 <__udivmoddi4+0xa2>
 800038a:	40dc      	lsrs	r4, r3
 800038c:	2300      	movs	r3, #0
 800038e:	e9c6 4300 	strd	r4, r3, [r6]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0xbc>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80ed 	beq.w	800057a <__udivmoddi4+0x28a>
 80003a0:	2100      	movs	r1, #0
 80003a2:	e9c6 0500 	strd	r0, r5, [r6]
 80003a6:	4608      	mov	r0, r1
 80003a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ac:	fab3 f183 	clz	r1, r3
 80003b0:	2900      	cmp	r1, #0
 80003b2:	d149      	bne.n	8000448 <__udivmoddi4+0x158>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	d302      	bcc.n	80003be <__udivmoddi4+0xce>
 80003b8:	4282      	cmp	r2, r0
 80003ba:	f200 80f8 	bhi.w	80005ae <__udivmoddi4+0x2be>
 80003be:	1a84      	subs	r4, r0, r2
 80003c0:	eb65 0203 	sbc.w	r2, r5, r3
 80003c4:	2001      	movs	r0, #1
 80003c6:	4617      	mov	r7, r2
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d0e2      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	e9c6 4700 	strd	r4, r7, [r6]
 80003d0:	e7df      	b.n	8000392 <__udivmoddi4+0xa2>
 80003d2:	b902      	cbnz	r2, 80003d6 <__udivmoddi4+0xe6>
 80003d4:	deff      	udf	#255	; 0xff
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f040 8090 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e0:	1a8a      	subs	r2, r1, r2
 80003e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e6:	fa1f fe8c 	uxth.w	lr, ip
 80003ea:	2101      	movs	r1, #1
 80003ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80003f0:	fb07 2015 	mls	r0, r7, r5, r2
 80003f4:	0c22      	lsrs	r2, r4, #16
 80003f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003fa:	fb0e f005 	mul.w	r0, lr, r5
 80003fe:	4290      	cmp	r0, r2
 8000400:	d908      	bls.n	8000414 <__udivmoddi4+0x124>
 8000402:	eb1c 0202 	adds.w	r2, ip, r2
 8000406:	f105 38ff 	add.w	r8, r5, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4290      	cmp	r0, r2
 800040e:	f200 80cb 	bhi.w	80005a8 <__udivmoddi4+0x2b8>
 8000412:	4645      	mov	r5, r8
 8000414:	1a12      	subs	r2, r2, r0
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb2 f0f7 	udiv	r0, r2, r7
 800041c:	fb07 2210 	mls	r2, r7, r0, r2
 8000420:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000424:	fb0e fe00 	mul.w	lr, lr, r0
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x14e>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 32ff 	add.w	r2, r0, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x14c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f200 80bb 	bhi.w	80005b2 <__udivmoddi4+0x2c2>
 800043c:	4610      	mov	r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x98>
 8000448:	f1c1 0720 	rsb	r7, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000452:	ea4c 0c03 	orr.w	ip, ip, r3
 8000456:	fa05 f401 	lsl.w	r4, r5, r1
 800045a:	fa20 f307 	lsr.w	r3, r0, r7
 800045e:	40fd      	lsrs	r5, r7
 8000460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000464:	4323      	orrs	r3, r4
 8000466:	fbb5 f8f9 	udiv	r8, r5, r9
 800046a:	fa1f fe8c 	uxth.w	lr, ip
 800046e:	fb09 5518 	mls	r5, r9, r8, r5
 8000472:	0c1c      	lsrs	r4, r3, #16
 8000474:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000478:	fb08 f50e 	mul.w	r5, r8, lr
 800047c:	42a5      	cmp	r5, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	fa00 f001 	lsl.w	r0, r0, r1
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000490:	f080 8088 	bcs.w	80005a4 <__udivmoddi4+0x2b4>
 8000494:	42a5      	cmp	r5, r4
 8000496:	f240 8085 	bls.w	80005a4 <__udivmoddi4+0x2b4>
 800049a:	f1a8 0802 	sub.w	r8, r8, #2
 800049e:	4464      	add	r4, ip
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	b29d      	uxth	r5, r3
 80004a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f103 35ff 	add.w	r5, r3, #4294967295
 80004c0:	d26c      	bcs.n	800059c <__udivmoddi4+0x2ac>
 80004c2:	45a6      	cmp	lr, r4
 80004c4:	d96a      	bls.n	800059c <__udivmoddi4+0x2ac>
 80004c6:	3b02      	subs	r3, #2
 80004c8:	4464      	add	r4, ip
 80004ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ce:	fba3 9502 	umull	r9, r5, r3, r2
 80004d2:	eba4 040e 	sub.w	r4, r4, lr
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	46c8      	mov	r8, r9
 80004da:	46ae      	mov	lr, r5
 80004dc:	d356      	bcc.n	800058c <__udivmoddi4+0x29c>
 80004de:	d053      	beq.n	8000588 <__udivmoddi4+0x298>
 80004e0:	b156      	cbz	r6, 80004f8 <__udivmoddi4+0x208>
 80004e2:	ebb0 0208 	subs.w	r2, r0, r8
 80004e6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ea:	fa04 f707 	lsl.w	r7, r4, r7
 80004ee:	40ca      	lsrs	r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	4317      	orrs	r7, r2
 80004f4:	e9c6 7400 	strd	r7, r4, [r6]
 80004f8:	4618      	mov	r0, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000500:	f1c3 0120 	rsb	r1, r3, #32
 8000504:	fa02 fc03 	lsl.w	ip, r2, r3
 8000508:	fa20 f201 	lsr.w	r2, r0, r1
 800050c:	fa25 f101 	lsr.w	r1, r5, r1
 8000510:	409d      	lsls	r5, r3
 8000512:	432a      	orrs	r2, r5
 8000514:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000518:	fa1f fe8c 	uxth.w	lr, ip
 800051c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000520:	fb07 1510 	mls	r5, r7, r0, r1
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800052a:	fb00 f50e 	mul.w	r5, r0, lr
 800052e:	428d      	cmp	r5, r1
 8000530:	fa04 f403 	lsl.w	r4, r4, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x258>
 8000536:	eb1c 0101 	adds.w	r1, ip, r1
 800053a:	f100 38ff 	add.w	r8, r0, #4294967295
 800053e:	d22f      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000540:	428d      	cmp	r5, r1
 8000542:	d92d      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000544:	3802      	subs	r0, #2
 8000546:	4461      	add	r1, ip
 8000548:	1b49      	subs	r1, r1, r5
 800054a:	b292      	uxth	r2, r2
 800054c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000550:	fb07 1115 	mls	r1, r7, r5, r1
 8000554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000558:	fb05 f10e 	mul.w	r1, r5, lr
 800055c:	4291      	cmp	r1, r2
 800055e:	d908      	bls.n	8000572 <__udivmoddi4+0x282>
 8000560:	eb1c 0202 	adds.w	r2, ip, r2
 8000564:	f105 38ff 	add.w	r8, r5, #4294967295
 8000568:	d216      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 800056a:	4291      	cmp	r1, r2
 800056c:	d914      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800056e:	3d02      	subs	r5, #2
 8000570:	4462      	add	r2, ip
 8000572:	1a52      	subs	r2, r2, r1
 8000574:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000578:	e738      	b.n	80003ec <__udivmoddi4+0xfc>
 800057a:	4631      	mov	r1, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e708      	b.n	8000392 <__udivmoddi4+0xa2>
 8000580:	4639      	mov	r1, r7
 8000582:	e6e6      	b.n	8000352 <__udivmoddi4+0x62>
 8000584:	4610      	mov	r0, r2
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x90>
 8000588:	4548      	cmp	r0, r9
 800058a:	d2a9      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 800058c:	ebb9 0802 	subs.w	r8, r9, r2
 8000590:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000594:	3b01      	subs	r3, #1
 8000596:	e7a3      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000598:	4645      	mov	r5, r8
 800059a:	e7ea      	b.n	8000572 <__udivmoddi4+0x282>
 800059c:	462b      	mov	r3, r5
 800059e:	e794      	b.n	80004ca <__udivmoddi4+0x1da>
 80005a0:	4640      	mov	r0, r8
 80005a2:	e7d1      	b.n	8000548 <__udivmoddi4+0x258>
 80005a4:	46d0      	mov	r8, sl
 80005a6:	e77b      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a8:	3d02      	subs	r5, #2
 80005aa:	4462      	add	r2, ip
 80005ac:	e732      	b.n	8000414 <__udivmoddi4+0x124>
 80005ae:	4608      	mov	r0, r1
 80005b0:	e70a      	b.n	80003c8 <__udivmoddi4+0xd8>
 80005b2:	4464      	add	r4, ip
 80005b4:	3802      	subs	r0, #2
 80005b6:	e742      	b.n	800043e <__udivmoddi4+0x14e>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
CAN_HandleTypeDef hcan1;
TIM_HandleTypeDef htimer2;
UART_HandleTypeDef huart2;

int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
	HAL_Init();
 80005c0:	f000 faea 	bl	8000b98 <HAL_Init>

	SystemClock_Config_HSE(SYS_CLOCK_FREQ_50_MHZ);
 80005c4:	2032      	movs	r0, #50	; 0x32
 80005c6:	f000 f8eb 	bl	80007a0 <SystemClock_Config_HSE>

	GPIO_Init();
 80005ca:	f000 f987 	bl	80008dc <GPIO_Init>

	UART2_Init();
 80005ce:	f000 f9a9 	bl	8000924 <UART2_Init>

	CAN1_Init();
 80005d2:	f000 f8af 	bl	8000734 <CAN1_Init>

	// Filters Configuration and Apply
	CAN_Filter_Config();
 80005d6:	f000 f80f 	bl	80005f8 <CAN_Filter_Config>
	// Starts Can ( Change from initialization to Normal Mode)
	if(HAL_CAN_Start(&hcan1)!= HAL_OK)
 80005da:	4806      	ldr	r0, [pc, #24]	; (80005f4 <main+0x38>)
 80005dc:	f000 fd2a 	bl	8001034 <HAL_CAN_Start>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <main+0x2e>
	{
		Error_handler();
 80005e6:	f000 f9c3 	bl	8000970 <Error_handler>
	}

	CAN1_TX();
 80005ea:	f000 f85b 	bl	80006a4 <CAN1_TX>

	CAN1_RX();
 80005ee:	f000 f823 	bl	8000638 <CAN1_RX>

	while(1)
 80005f2:	e7fe      	b.n	80005f2 <main+0x36>
 80005f4:	20000078 	.word	0x20000078

080005f8 <CAN_Filter_Config>:


	return 0;
}
void CAN_Filter_Config(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b08a      	sub	sp, #40	; 0x28
 80005fc:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef can1_filter_init;

	can1_filter_init.FilterIdHigh = 0x0;
 80005fe:	2300      	movs	r3, #0
 8000600:	603b      	str	r3, [r7, #0]
    can1_filter_init.FilterIdLow =   0x0;
 8000602:	2300      	movs	r3, #0
 8000604:	607b      	str	r3, [r7, #4]
    can1_filter_init.FilterMaskIdHigh = 0x0;
 8000606:	2300      	movs	r3, #0
 8000608:	60bb      	str	r3, [r7, #8]
    can1_filter_init.FilterMaskIdLow = 0x0;
 800060a:	2300      	movs	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]
    can1_filter_init.FilterActivation = CAN_FILTER_ENABLE;
 800060e:	2301      	movs	r3, #1
 8000610:	623b      	str	r3, [r7, #32]
   	can1_filter_init.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000612:	2300      	movs	r3, #0
 8000614:	613b      	str	r3, [r7, #16]
   	can1_filter_init.FilterBank = 0;
 8000616:	2300      	movs	r3, #0
 8000618:	617b      	str	r3, [r7, #20]
   	can1_filter_init.FilterMode = CAN_FILTERMODE_IDMASK;
 800061a:	2300      	movs	r3, #0
 800061c:	61bb      	str	r3, [r7, #24]
   	can1_filter_init.FilterScale = CAN_FILTERSCALE_32BIT;
 800061e:	2301      	movs	r3, #1
 8000620:	61fb      	str	r3, [r7, #28]

   	HAL_CAN_ConfigFilter(&hcan1, &can1_filter_init);
 8000622:	463b      	mov	r3, r7
 8000624:	4619      	mov	r1, r3
 8000626:	4803      	ldr	r0, [pc, #12]	; (8000634 <CAN_Filter_Config+0x3c>)
 8000628:	f000 fc24 	bl	8000e74 <HAL_CAN_ConfigFilter>

}
 800062c:	bf00      	nop
 800062e:	3728      	adds	r7, #40	; 0x28
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}
 8000634:	20000078 	.word	0x20000078

08000638 <CAN1_RX>:
void CAN1_RX(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b096      	sub	sp, #88	; 0x58
 800063c:	af00      	add	r7, sp, #0
	uint8_t received_msg[5];

	char msg[50];

	// Wat until for FIFO has a message to be received
	while(!HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0));
 800063e:	bf00      	nop
 8000640:	2100      	movs	r1, #0
 8000642:	4815      	ldr	r0, [pc, #84]	; (8000698 <CAN1_RX+0x60>)
 8000644:	f000 ff4b 	bl	80014de <HAL_CAN_GetRxFifoFillLevel>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d0f8      	beq.n	8000640 <CAN1_RX+0x8>
	// Gets the CAN message from FIFO 0
	if(HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, received_msg) != HAL_OK)
 800064e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000652:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8000656:	2100      	movs	r1, #0
 8000658:	480f      	ldr	r0, [pc, #60]	; (8000698 <CAN1_RX+0x60>)
 800065a:	f000 fe2e 	bl	80012ba <HAL_CAN_GetRxMessage>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <CAN1_RX+0x30>
	{
		Error_handler();
 8000664:	f000 f984 	bl	8000970 <Error_handler>
	}

	//Send Msg to UART indicating Message Received
	sprintf(msg, "Message Received : %s\r\n", received_msg);
 8000668:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800066c:	463b      	mov	r3, r7
 800066e:	490b      	ldr	r1, [pc, #44]	; (800069c <CAN1_RX+0x64>)
 8000670:	4618      	mov	r0, r3
 8000672:	f002 fbd7 	bl	8002e24 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000676:	463b      	mov	r3, r7
 8000678:	4618      	mov	r0, r3
 800067a:	f7ff fdc9 	bl	8000210 <strlen>
 800067e:	4603      	mov	r3, r0
 8000680:	b29a      	uxth	r2, r3
 8000682:	4639      	mov	r1, r7
 8000684:	f04f 33ff 	mov.w	r3, #4294967295
 8000688:	4805      	ldr	r0, [pc, #20]	; (80006a0 <CAN1_RX+0x68>)
 800068a:	f002 f856 	bl	800273a <HAL_UART_Transmit>
}
 800068e:	bf00      	nop
 8000690:	3758      	adds	r7, #88	; 0x58
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	20000078 	.word	0x20000078
 800069c:	08003774 	.word	0x08003774
 80006a0:	200000a0 	.word	0x200000a0

080006a4 <CAN1_TX>:
void CAN1_TX(void)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b096      	sub	sp, #88	; 0x58
 80006a8:	af00      	add	r7, sp, #0
	CAN_TxHeaderTypeDef Txheader;

	uint32_t TxMailbox;
	Txheader.DLC = 5;
 80006aa:	2305      	movs	r3, #5
 80006ac:	653b      	str	r3, [r7, #80]	; 0x50
	Txheader.StdId = 0x65D;
 80006ae:	f240 635d 	movw	r3, #1629	; 0x65d
 80006b2:	643b      	str	r3, [r7, #64]	; 0x40
	Txheader.IDE = CAN_ID_STD;
 80006b4:	2300      	movs	r3, #0
 80006b6:	64bb      	str	r3, [r7, #72]	; 0x48
	Txheader.RTR = CAN_RTR_DATA;
 80006b8:	2300      	movs	r3, #0
 80006ba:	64fb      	str	r3, [r7, #76]	; 0x4c

	uint8_t CAN_msg[5] = {'H','E','L','L','O'};
 80006bc:	4a19      	ldr	r2, [pc, #100]	; (8000724 <CAN1_TX+0x80>)
 80006be:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80006c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006c6:	6018      	str	r0, [r3, #0]
 80006c8:	3304      	adds	r3, #4
 80006ca:	7019      	strb	r1, [r3, #0]
	if(HAL_CAN_AddTxMessage(&hcan1, &Txheader, CAN_msg, &TxMailbox) != HAL_OK)
 80006cc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80006d0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80006d4:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80006d8:	4813      	ldr	r0, [pc, #76]	; (8000728 <CAN1_TX+0x84>)
 80006da:	f000 fcef 	bl	80010bc <HAL_CAN_AddTxMessage>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <CAN1_TX+0x44>
	{
		Error_handler();
 80006e4:	f000 f944 	bl	8000970 <Error_handler>
	}

	char msg[50];
	while(HAL_CAN_IsTxMessagePending(&hcan1, TxMailbox) );
 80006e8:	bf00      	nop
 80006ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80006ec:	4619      	mov	r1, r3
 80006ee:	480e      	ldr	r0, [pc, #56]	; (8000728 <CAN1_TX+0x84>)
 80006f0:	f000 fdbf 	bl	8001272 <HAL_CAN_IsTxMessagePending>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d1f7      	bne.n	80006ea <CAN1_TX+0x46>

	sprintf(msg, "Message Transmitted\r\n");
 80006fa:	463b      	mov	r3, r7
 80006fc:	490b      	ldr	r1, [pc, #44]	; (800072c <CAN1_TX+0x88>)
 80006fe:	4618      	mov	r0, r3
 8000700:	f002 fb90 	bl	8002e24 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000704:	463b      	mov	r3, r7
 8000706:	4618      	mov	r0, r3
 8000708:	f7ff fd82 	bl	8000210 <strlen>
 800070c:	4603      	mov	r3, r0
 800070e:	b29a      	uxth	r2, r3
 8000710:	4639      	mov	r1, r7
 8000712:	f04f 33ff 	mov.w	r3, #4294967295
 8000716:	4806      	ldr	r0, [pc, #24]	; (8000730 <CAN1_TX+0x8c>)
 8000718:	f002 f80f 	bl	800273a <HAL_UART_Transmit>

}
 800071c:	bf00      	nop
 800071e:	3758      	adds	r7, #88	; 0x58
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	080037a4 	.word	0x080037a4
 8000728:	20000078 	.word	0x20000078
 800072c:	0800378c 	.word	0x0800378c
 8000730:	200000a0 	.word	0x200000a0

08000734 <CAN1_Init>:
void CAN1_Init(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
	hcan1.Instance = CAN1;
 8000738:	4b17      	ldr	r3, [pc, #92]	; (8000798 <CAN1_Init+0x64>)
 800073a:	4a18      	ldr	r2, [pc, #96]	; (800079c <CAN1_Init+0x68>)
 800073c:	601a      	str	r2, [r3, #0]
	hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 800073e:	4b16      	ldr	r3, [pc, #88]	; (8000798 <CAN1_Init+0x64>)
 8000740:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000744:	609a      	str	r2, [r3, #8]
	hcan1.Init.AutoBusOff = DISABLE;
 8000746:	4b14      	ldr	r3, [pc, #80]	; (8000798 <CAN1_Init+0x64>)
 8000748:	2200      	movs	r2, #0
 800074a:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoRetransmission = ENABLE;
 800074c:	4b12      	ldr	r3, [pc, #72]	; (8000798 <CAN1_Init+0x64>)
 800074e:	2201      	movs	r2, #1
 8000750:	76da      	strb	r2, [r3, #27]
	hcan1.Init.AutoWakeUp = DISABLE;
 8000752:	4b11      	ldr	r3, [pc, #68]	; (8000798 <CAN1_Init+0x64>)
 8000754:	2200      	movs	r2, #0
 8000756:	769a      	strb	r2, [r3, #26]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000758:	4b0f      	ldr	r3, [pc, #60]	; (8000798 <CAN1_Init+0x64>)
 800075a:	2200      	movs	r2, #0
 800075c:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TimeTriggeredMode =  DISABLE;
 800075e:	4b0e      	ldr	r3, [pc, #56]	; (8000798 <CAN1_Init+0x64>)
 8000760:	2200      	movs	r2, #0
 8000762:	761a      	strb	r2, [r3, #24]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8000764:	4b0c      	ldr	r3, [pc, #48]	; (8000798 <CAN1_Init+0x64>)
 8000766:	2200      	movs	r2, #0
 8000768:	775a      	strb	r2, [r3, #29]

	// CAN Setting for Bit Timings
	hcan1.Init.Prescaler = 5;
 800076a:	4b0b      	ldr	r3, [pc, #44]	; (8000798 <CAN1_Init+0x64>)
 800076c:	2205      	movs	r2, #5
 800076e:	605a      	str	r2, [r3, #4]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000770:	4b09      	ldr	r3, [pc, #36]	; (8000798 <CAN1_Init+0x64>)
 8000772:	2200      	movs	r2, #0
 8000774:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8000776:	4b08      	ldr	r3, [pc, #32]	; (8000798 <CAN1_Init+0x64>)
 8000778:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 800077c:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800077e:	4b06      	ldr	r3, [pc, #24]	; (8000798 <CAN1_Init+0x64>)
 8000780:	2200      	movs	r2, #0
 8000782:	615a      	str	r2, [r3, #20]
	if(HAL_CAN_Init(&hcan1) != HAL_OK)
 8000784:	4804      	ldr	r0, [pc, #16]	; (8000798 <CAN1_Init+0x64>)
 8000786:	f000 fa79 	bl	8000c7c <HAL_CAN_Init>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <CAN1_Init+0x60>
	{
		Error_handler();
 8000790:	f000 f8ee 	bl	8000970 <Error_handler>
	}
}
 8000794:	bf00      	nop
 8000796:	bd80      	pop	{r7, pc}
 8000798:	20000078 	.word	0x20000078
 800079c:	40006400 	.word	0x40006400

080007a0 <SystemClock_Config_HSE>:

void SystemClock_Config_HSE(uint8_t clock_freq)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b096      	sub	sp, #88	; 0x58
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	71fb      	strb	r3, [r7, #7]
	RCC_OscInitTypeDef Osc_Init;
	RCC_ClkInitTypeDef Clock_Init;
    uint8_t flash_latency=0;
 80007aa:	2300      	movs	r3, #0
 80007ac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	Osc_Init.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_HSI ;
 80007b0:	2307      	movs	r3, #7
 80007b2:	61fb      	str	r3, [r7, #28]
	Osc_Init.HSEState = RCC_HSE_ON;
 80007b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80007b8:	623b      	str	r3, [r7, #32]
	Osc_Init.LSEState = RCC_LSE_ON;
 80007ba:	2301      	movs	r3, #1
 80007bc:	627b      	str	r3, [r7, #36]	; 0x24
	Osc_Init.HSIState = RCC_HSI_ON;
 80007be:	2301      	movs	r3, #1
 80007c0:	62bb      	str	r3, [r7, #40]	; 0x28
	Osc_Init.PLL.PLLState = RCC_PLL_ON;
 80007c2:	2302      	movs	r3, #2
 80007c4:	637b      	str	r3, [r7, #52]	; 0x34
	Osc_Init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007c6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80007ca:	63bb      	str	r3, [r7, #56]	; 0x38

	switch(clock_freq)
 80007cc:	79fb      	ldrb	r3, [r7, #7]
 80007ce:	2b78      	cmp	r3, #120	; 0x78
 80007d0:	d038      	beq.n	8000844 <SystemClock_Config_HSE+0xa4>
 80007d2:	2b78      	cmp	r3, #120	; 0x78
 80007d4:	dc7c      	bgt.n	80008d0 <SystemClock_Config_HSE+0x130>
 80007d6:	2b32      	cmp	r3, #50	; 0x32
 80007d8:	d002      	beq.n	80007e0 <SystemClock_Config_HSE+0x40>
 80007da:	2b54      	cmp	r3, #84	; 0x54
 80007dc:	d019      	beq.n	8000812 <SystemClock_Config_HSE+0x72>
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV2;
          flash_latency = 3;
	     break;

	  default:
	   return ;
 80007de:	e077      	b.n	80008d0 <SystemClock_Config_HSE+0x130>
		  Osc_Init.PLL.PLLM = 4;
 80007e0:	2304      	movs	r3, #4
 80007e2:	63fb      	str	r3, [r7, #60]	; 0x3c
		  Osc_Init.PLL.PLLN = 50;
 80007e4:	2332      	movs	r3, #50	; 0x32
 80007e6:	643b      	str	r3, [r7, #64]	; 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 80007e8:	2302      	movs	r3, #2
 80007ea:	647b      	str	r3, [r7, #68]	; 0x44
		  Osc_Init.PLL.PLLQ = 2;
 80007ec:	2302      	movs	r3, #2
 80007ee:	64bb      	str	r3, [r7, #72]	; 0x48
		  Osc_Init.PLL.PLLR = 2;
 80007f0:	2302      	movs	r3, #2
 80007f2:	64fb      	str	r3, [r7, #76]	; 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007f4:	230f      	movs	r3, #15
 80007f6:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007f8:	2302      	movs	r3, #2
 80007fa:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007fc:	2300      	movs	r3, #0
 80007fe:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 8000800:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000804:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 8000806:	2300      	movs	r3, #0
 8000808:	61bb      	str	r3, [r7, #24]
          flash_latency = 1;
 800080a:	2301      	movs	r3, #1
 800080c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	     break;
 8000810:	e032      	b.n	8000878 <SystemClock_Config_HSE+0xd8>
		  Osc_Init.PLL.PLLM = 4;
 8000812:	2304      	movs	r3, #4
 8000814:	63fb      	str	r3, [r7, #60]	; 0x3c
		  Osc_Init.PLL.PLLN = 84;
 8000816:	2354      	movs	r3, #84	; 0x54
 8000818:	643b      	str	r3, [r7, #64]	; 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 800081a:	2302      	movs	r3, #2
 800081c:	647b      	str	r3, [r7, #68]	; 0x44
		  Osc_Init.PLL.PLLQ = 2;
 800081e:	2302      	movs	r3, #2
 8000820:	64bb      	str	r3, [r7, #72]	; 0x48
		  Osc_Init.PLL.PLLR = 2;
 8000822:	2302      	movs	r3, #2
 8000824:	64fb      	str	r3, [r7, #76]	; 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000826:	230f      	movs	r3, #15
 8000828:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800082a:	2302      	movs	r3, #2
 800082c:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800082e:	2300      	movs	r3, #0
 8000830:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 8000832:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000836:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 8000838:	2300      	movs	r3, #0
 800083a:	61bb      	str	r3, [r7, #24]
          flash_latency = 2;
 800083c:	2302      	movs	r3, #2
 800083e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	     break;
 8000842:	e019      	b.n	8000878 <SystemClock_Config_HSE+0xd8>
		  Osc_Init.PLL.PLLM = 4;
 8000844:	2304      	movs	r3, #4
 8000846:	63fb      	str	r3, [r7, #60]	; 0x3c
		  Osc_Init.PLL.PLLN = 120;
 8000848:	2378      	movs	r3, #120	; 0x78
 800084a:	643b      	str	r3, [r7, #64]	; 0x40
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 800084c:	2302      	movs	r3, #2
 800084e:	647b      	str	r3, [r7, #68]	; 0x44
		  Osc_Init.PLL.PLLQ = 2;
 8000850:	2302      	movs	r3, #2
 8000852:	64bb      	str	r3, [r7, #72]	; 0x48
		  Osc_Init.PLL.PLLR = 2;
 8000854:	2302      	movs	r3, #2
 8000856:	64fb      	str	r3, [r7, #76]	; 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000858:	230f      	movs	r3, #15
 800085a:	60bb      	str	r3, [r7, #8]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800085c:	2302      	movs	r3, #2
 800085e:	60fb      	str	r3, [r7, #12]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000860:	2300      	movs	r3, #0
 8000862:	613b      	str	r3, [r7, #16]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV4;
 8000864:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000868:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV2;
 800086a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800086e:	61bb      	str	r3, [r7, #24]
          flash_latency = 3;
 8000870:	2303      	movs	r3, #3
 8000872:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	     break;
 8000876:	bf00      	nop
	 }

		if (HAL_RCC_OscConfig(&Osc_Init) != HAL_OK)
 8000878:	f107 031c 	add.w	r3, r7, #28
 800087c:	4618      	mov	r0, r3
 800087e:	f001 fc71 	bl	8002164 <HAL_RCC_OscConfig>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <SystemClock_Config_HSE+0xec>
	{
			Error_handler();
 8000888:	f000 f872 	bl	8000970 <Error_handler>
	}



	if (HAL_RCC_ClockConfig(&Clock_Init, flash_latency) != HAL_OK)
 800088c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8000890:	f107 0308 	add.w	r3, r7, #8
 8000894:	4611      	mov	r1, r2
 8000896:	4618      	mov	r0, r3
 8000898:	f001 f91a 	bl	8001ad0 <HAL_RCC_ClockConfig>
 800089c:	4603      	mov	r3, r0
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d001      	beq.n	80008a6 <SystemClock_Config_HSE+0x106>
	{
		Error_handler();
 80008a2:	f000 f865 	bl	8000970 <Error_handler>
	}


	/*Configure the systick timer interrupt frequency (for every 1 ms) */
	uint32_t hclk_freq = HAL_RCC_GetHCLKFreq();
 80008a6:	f001 f9f9 	bl	8001c9c <HAL_RCC_GetHCLKFreq>
 80008aa:	6538      	str	r0, [r7, #80]	; 0x50
	HAL_SYSTICK_Config(hclk_freq/1000);
 80008ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80008ae:	4a0a      	ldr	r2, [pc, #40]	; (80008d8 <SystemClock_Config_HSE+0x138>)
 80008b0:	fba2 2303 	umull	r2, r3, r2, r3
 80008b4:	099b      	lsrs	r3, r3, #6
 80008b6:	4618      	mov	r0, r3
 80008b8:	f000 ff3f 	bl	800173a <HAL_SYSTICK_Config>

	/**Configure the Systick
	*/
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80008bc:	2004      	movs	r0, #4
 80008be:	f000 ff49 	bl	8001754 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80008c2:	2200      	movs	r2, #0
 80008c4:	2100      	movs	r1, #0
 80008c6:	f04f 30ff 	mov.w	r0, #4294967295
 80008ca:	f000 ff0c 	bl	80016e6 <HAL_NVIC_SetPriority>
 80008ce:	e000      	b.n	80008d2 <SystemClock_Config_HSE+0x132>
	   return ;
 80008d0:	bf00      	nop



 }
 80008d2:	3758      	adds	r7, #88	; 0x58
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	10624dd3 	.word	0x10624dd3

080008dc <GPIO_Init>:

void GPIO_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b086      	sub	sp, #24
 80008e0:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	603b      	str	r3, [r7, #0]
 80008e6:	4b0d      	ldr	r3, [pc, #52]	; (800091c <GPIO_Init+0x40>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ea:	4a0c      	ldr	r2, [pc, #48]	; (800091c <GPIO_Init+0x40>)
 80008ec:	f043 0301 	orr.w	r3, r3, #1
 80008f0:	6313      	str	r3, [r2, #48]	; 0x30
 80008f2:	4b0a      	ldr	r3, [pc, #40]	; (800091c <GPIO_Init+0x40>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f6:	f003 0301 	and.w	r3, r3, #1
 80008fa:	603b      	str	r3, [r7, #0]
 80008fc:	683b      	ldr	r3, [r7, #0]
	GPIO_InitTypeDef ledgpio;
	ledgpio.Pin = GPIO_PIN_5;
 80008fe:	2320      	movs	r3, #32
 8000900:	607b      	str	r3, [r7, #4]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 8000902:	2301      	movs	r3, #1
 8000904:	60bb      	str	r3, [r7, #8]
	ledgpio.Pull = GPIO_NOPULL;
 8000906:	2300      	movs	r3, #0
 8000908:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA,&ledgpio);
 800090a:	1d3b      	adds	r3, r7, #4
 800090c:	4619      	mov	r1, r3
 800090e:	4804      	ldr	r0, [pc, #16]	; (8000920 <GPIO_Init+0x44>)
 8000910:	f000 ff4a 	bl	80017a8 <HAL_GPIO_Init>
}
 8000914:	bf00      	nop
 8000916:	3718      	adds	r7, #24
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	40023800 	.word	0x40023800
 8000920:	40020000 	.word	0x40020000

08000924 <UART2_Init>:


void UART2_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8000928:	4b0f      	ldr	r3, [pc, #60]	; (8000968 <UART2_Init+0x44>)
 800092a:	4a10      	ldr	r2, [pc, #64]	; (800096c <UART2_Init+0x48>)
 800092c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800092e:	4b0e      	ldr	r3, [pc, #56]	; (8000968 <UART2_Init+0x44>)
 8000930:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000934:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000936:	4b0c      	ldr	r3, [pc, #48]	; (8000968 <UART2_Init+0x44>)
 8000938:	2200      	movs	r2, #0
 800093a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800093c:	4b0a      	ldr	r3, [pc, #40]	; (8000968 <UART2_Init+0x44>)
 800093e:	2200      	movs	r2, #0
 8000940:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000942:	4b09      	ldr	r3, [pc, #36]	; (8000968 <UART2_Init+0x44>)
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000948:	4b07      	ldr	r3, [pc, #28]	; (8000968 <UART2_Init+0x44>)
 800094a:	2200      	movs	r2, #0
 800094c:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800094e:	4b06      	ldr	r3, [pc, #24]	; (8000968 <UART2_Init+0x44>)
 8000950:	220c      	movs	r2, #12
 8000952:	615a      	str	r2, [r3, #20]
	if ( HAL_UART_Init(&huart2) != HAL_OK )
 8000954:	4804      	ldr	r0, [pc, #16]	; (8000968 <UART2_Init+0x44>)
 8000956:	f001 fea3 	bl	80026a0 <HAL_UART_Init>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <UART2_Init+0x40>
	{
		//There is a problem
		Error_handler();
 8000960:	f000 f806 	bl	8000970 <Error_handler>
	}


}
 8000964:	bf00      	nop
 8000966:	bd80      	pop	{r7, pc}
 8000968:	200000a0 	.word	0x200000a0
 800096c:	40004400 	.word	0x40004400

08000970 <Error_handler>:




void Error_handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
	while(1);
 8000974:	e7fe      	b.n	8000974 <Error_handler+0x4>
	...

08000978 <HAL_MspInit>:


#include "main.h"

void HAL_MspInit(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
 //Here will do low level processor specific inits.
	//1. Set up the priority grouping of the arm cortex mx processor
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800097c:	2003      	movs	r0, #3
 800097e:	f000 fea7 	bl	80016d0 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 8000982:	4b0d      	ldr	r3, [pc, #52]	; (80009b8 <HAL_MspInit+0x40>)
 8000984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000986:	4a0c      	ldr	r2, [pc, #48]	; (80009b8 <HAL_MspInit+0x40>)
 8000988:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800098c:	6253      	str	r3, [r2, #36]	; 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn,0,0);
 800098e:	2200      	movs	r2, #0
 8000990:	2100      	movs	r1, #0
 8000992:	f06f 000b 	mvn.w	r0, #11
 8000996:	f000 fea6 	bl	80016e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn,0,0);
 800099a:	2200      	movs	r2, #0
 800099c:	2100      	movs	r1, #0
 800099e:	f06f 000a 	mvn.w	r0, #10
 80009a2:	f000 fea0 	bl	80016e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn,0,0);
 80009a6:	2200      	movs	r2, #0
 80009a8:	2100      	movs	r1, #0
 80009aa:	f06f 0009 	mvn.w	r0, #9
 80009ae:	f000 fe9a 	bl	80016e6 <HAL_NVIC_SetPriority>
}
 80009b2:	bf00      	nop
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	e000ed00 	.word	0xe000ed00

080009bc <HAL_UART_MspInit>:


 void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b08a      	sub	sp, #40	; 0x28
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
	 GPIO_InitTypeDef gpio_uart;
	 //here we are going to do the low level inits. of the USART2 peripheral

	 //1. enable the clock for the USART2 peripheral as well as for GPIOA peripheral
	 __HAL_RCC_USART2_CLK_ENABLE();
 80009c4:	2300      	movs	r3, #0
 80009c6:	613b      	str	r3, [r7, #16]
 80009c8:	4b1e      	ldr	r3, [pc, #120]	; (8000a44 <HAL_UART_MspInit+0x88>)
 80009ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009cc:	4a1d      	ldr	r2, [pc, #116]	; (8000a44 <HAL_UART_MspInit+0x88>)
 80009ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009d2:	6413      	str	r3, [r2, #64]	; 0x40
 80009d4:	4b1b      	ldr	r3, [pc, #108]	; (8000a44 <HAL_UART_MspInit+0x88>)
 80009d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009dc:	613b      	str	r3, [r7, #16]
 80009de:	693b      	ldr	r3, [r7, #16]
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e0:	2300      	movs	r3, #0
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	4b17      	ldr	r3, [pc, #92]	; (8000a44 <HAL_UART_MspInit+0x88>)
 80009e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e8:	4a16      	ldr	r2, [pc, #88]	; (8000a44 <HAL_UART_MspInit+0x88>)
 80009ea:	f043 0301 	orr.w	r3, r3, #1
 80009ee:	6313      	str	r3, [r2, #48]	; 0x30
 80009f0:	4b14      	ldr	r3, [pc, #80]	; (8000a44 <HAL_UART_MspInit+0x88>)
 80009f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f4:	f003 0301 	and.w	r3, r3, #1
 80009f8:	60fb      	str	r3, [r7, #12]
 80009fa:	68fb      	ldr	r3, [r7, #12]

	 //2 . Do the pin muxing configurations
	 gpio_uart.Pin = GPIO_PIN_2;
 80009fc:	2304      	movs	r3, #4
 80009fe:	617b      	str	r3, [r7, #20]
	 gpio_uart.Mode =GPIO_MODE_AF_PP;
 8000a00:	2302      	movs	r3, #2
 8000a02:	61bb      	str	r3, [r7, #24]
	 gpio_uart.Pull = GPIO_PULLUP;
 8000a04:	2301      	movs	r3, #1
 8000a06:	61fb      	str	r3, [r7, #28]
	 gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	623b      	str	r3, [r7, #32]
	 gpio_uart.Alternate =  GPIO_AF7_USART2; //UART2_TX
 8000a0c:	2307      	movs	r3, #7
 8000a0e:	627b      	str	r3, [r7, #36]	; 0x24
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 8000a10:	f107 0314 	add.w	r3, r7, #20
 8000a14:	4619      	mov	r1, r3
 8000a16:	480c      	ldr	r0, [pc, #48]	; (8000a48 <HAL_UART_MspInit+0x8c>)
 8000a18:	f000 fec6 	bl	80017a8 <HAL_GPIO_Init>

	 gpio_uart.Pin = GPIO_PIN_3; //UART2_RX
 8000a1c:	2308      	movs	r3, #8
 8000a1e:	617b      	str	r3, [r7, #20]
	 HAL_GPIO_Init(GPIOA,&gpio_uart);
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	4619      	mov	r1, r3
 8000a26:	4808      	ldr	r0, [pc, #32]	; (8000a48 <HAL_UART_MspInit+0x8c>)
 8000a28:	f000 febe 	bl	80017a8 <HAL_GPIO_Init>
	 //3 . Enable the IRQ and set up the priority (NVIC settings )
	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000a2c:	2026      	movs	r0, #38	; 0x26
 8000a2e:	f000 fe76 	bl	800171e <HAL_NVIC_EnableIRQ>
	 HAL_NVIC_SetPriority(USART2_IRQn,15,0);
 8000a32:	2200      	movs	r2, #0
 8000a34:	210f      	movs	r1, #15
 8000a36:	2026      	movs	r0, #38	; 0x26
 8000a38:	f000 fe55 	bl	80016e6 <HAL_NVIC_SetPriority>

}
 8000a3c:	bf00      	nop
 8000a3e:	3728      	adds	r7, #40	; 0x28
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	40023800 	.word	0x40023800
 8000a48:	40020000 	.word	0x40020000

08000a4c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b088      	sub	sp, #32
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef gpio_CAN;

  __HAL_RCC_CAN1_CLK_ENABLE();
 8000a54:	2300      	movs	r3, #0
 8000a56:	60bb      	str	r3, [r7, #8]
 8000a58:	4b10      	ldr	r3, [pc, #64]	; (8000a9c <HAL_CAN_MspInit+0x50>)
 8000a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a5c:	4a0f      	ldr	r2, [pc, #60]	; (8000a9c <HAL_CAN_MspInit+0x50>)
 8000a5e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a62:	6413      	str	r3, [r2, #64]	; 0x40
 8000a64:	4b0d      	ldr	r3, [pc, #52]	; (8000a9c <HAL_CAN_MspInit+0x50>)
 8000a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000a6c:	60bb      	str	r3, [r7, #8]
 8000a6e:	68bb      	ldr	r3, [r7, #8]
//  __HAL_RCC_GPIOA_CLK_ENABLE();

  gpio_CAN.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 8000a70:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000a74:	60fb      	str	r3, [r7, #12]
  gpio_CAN.Mode = GPIO_MODE_AF_PP;
 8000a76:	2302      	movs	r3, #2
 8000a78:	613b      	str	r3, [r7, #16]
  gpio_CAN.Pull = GPIO_NOPULL;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	617b      	str	r3, [r7, #20]
  gpio_CAN.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a7e:	2303      	movs	r3, #3
 8000a80:	61bb      	str	r3, [r7, #24]
  gpio_CAN.Alternate = GPIO_AF9_CAN1;
 8000a82:	2309      	movs	r3, #9
 8000a84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &gpio_CAN);
 8000a86:	f107 030c 	add.w	r3, r7, #12
 8000a8a:	4619      	mov	r1, r3
 8000a8c:	4804      	ldr	r0, [pc, #16]	; (8000aa0 <HAL_CAN_MspInit+0x54>)
 8000a8e:	f000 fe8b 	bl	80017a8 <HAL_GPIO_Init>

 // HAL_NVIC_EnableIRQ(IRQn)

}
 8000a92:	bf00      	nop
 8000a94:	3720      	adds	r7, #32
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40023800 	.word	0x40023800
 8000aa0:	40020000 	.word	0x40020000

08000aa4 <SysTick_Handler>:
// #include "st32f4xx_hal.h"
#include "main.h"
extern TIM_HandleTypeDef htimer2;

void SysTick_Handler(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000aa8:	f000 f8c8 	bl	8000c3c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000aac:	f000 fe6e 	bl	800178c <HAL_SYSTICK_IRQHandler>
}
 8000ab0:	bf00      	nop
 8000ab2:	bd80      	pop	{r7, pc}

08000ab4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b086      	sub	sp, #24
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000abc:	4a14      	ldr	r2, [pc, #80]	; (8000b10 <_sbrk+0x5c>)
 8000abe:	4b15      	ldr	r3, [pc, #84]	; (8000b14 <_sbrk+0x60>)
 8000ac0:	1ad3      	subs	r3, r2, r3
 8000ac2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ac4:	697b      	ldr	r3, [r7, #20]
 8000ac6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ac8:	4b13      	ldr	r3, [pc, #76]	; (8000b18 <_sbrk+0x64>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d102      	bne.n	8000ad6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ad0:	4b11      	ldr	r3, [pc, #68]	; (8000b18 <_sbrk+0x64>)
 8000ad2:	4a12      	ldr	r2, [pc, #72]	; (8000b1c <_sbrk+0x68>)
 8000ad4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ad6:	4b10      	ldr	r3, [pc, #64]	; (8000b18 <_sbrk+0x64>)
 8000ad8:	681a      	ldr	r2, [r3, #0]
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	4413      	add	r3, r2
 8000ade:	693a      	ldr	r2, [r7, #16]
 8000ae0:	429a      	cmp	r2, r3
 8000ae2:	d207      	bcs.n	8000af4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ae4:	f002 f9be 	bl	8002e64 <__errno>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	220c      	movs	r2, #12
 8000aec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000aee:	f04f 33ff 	mov.w	r3, #4294967295
 8000af2:	e009      	b.n	8000b08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000af4:	4b08      	ldr	r3, [pc, #32]	; (8000b18 <_sbrk+0x64>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000afa:	4b07      	ldr	r3, [pc, #28]	; (8000b18 <_sbrk+0x64>)
 8000afc:	681a      	ldr	r2, [r3, #0]
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	4413      	add	r3, r2
 8000b02:	4a05      	ldr	r2, [pc, #20]	; (8000b18 <_sbrk+0x64>)
 8000b04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b06:	68fb      	ldr	r3, [r7, #12]
}
 8000b08:	4618      	mov	r0, r3
 8000b0a:	3718      	adds	r7, #24
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	20020000 	.word	0x20020000
 8000b14:	00000400 	.word	0x00000400
 8000b18:	200000e4 	.word	0x200000e4
 8000b1c:	20000238 	.word	0x20000238

08000b20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b24:	4b06      	ldr	r3, [pc, #24]	; (8000b40 <SystemInit+0x20>)
 8000b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b2a:	4a05      	ldr	r2, [pc, #20]	; (8000b40 <SystemInit+0x20>)
 8000b2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b34:	bf00      	nop
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	e000ed00 	.word	0xe000ed00

08000b44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000b44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b7c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b48:	480d      	ldr	r0, [pc, #52]	; (8000b80 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b4a:	490e      	ldr	r1, [pc, #56]	; (8000b84 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b4c:	4a0e      	ldr	r2, [pc, #56]	; (8000b88 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b50:	e002      	b.n	8000b58 <LoopCopyDataInit>

08000b52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b56:	3304      	adds	r3, #4

08000b58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b5c:	d3f9      	bcc.n	8000b52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b5e:	4a0b      	ldr	r2, [pc, #44]	; (8000b8c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b60:	4c0b      	ldr	r4, [pc, #44]	; (8000b90 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b64:	e001      	b.n	8000b6a <LoopFillZerobss>

08000b66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b68:	3204      	adds	r2, #4

08000b6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b6c:	d3fb      	bcc.n	8000b66 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b6e:	f7ff ffd7 	bl	8000b20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b72:	f002 f97d 	bl	8002e70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b76:	f7ff fd21 	bl	80005bc <main>
  bx  lr    
 8000b7a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b84:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000b88:	08003808 	.word	0x08003808
  ldr r2, =_sbss
 8000b8c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000b90:	20000234 	.word	0x20000234

08000b94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b94:	e7fe      	b.n	8000b94 <ADC_IRQHandler>
	...

08000b98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b9c:	4b0e      	ldr	r3, [pc, #56]	; (8000bd8 <HAL_Init+0x40>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a0d      	ldr	r2, [pc, #52]	; (8000bd8 <HAL_Init+0x40>)
 8000ba2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ba6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ba8:	4b0b      	ldr	r3, [pc, #44]	; (8000bd8 <HAL_Init+0x40>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a0a      	ldr	r2, [pc, #40]	; (8000bd8 <HAL_Init+0x40>)
 8000bae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bb4:	4b08      	ldr	r3, [pc, #32]	; (8000bd8 <HAL_Init+0x40>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a07      	ldr	r2, [pc, #28]	; (8000bd8 <HAL_Init+0x40>)
 8000bba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bc0:	2003      	movs	r0, #3
 8000bc2:	f000 fd85 	bl	80016d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bc6:	2000      	movs	r0, #0
 8000bc8:	f000 f808 	bl	8000bdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bcc:	f7ff fed4 	bl	8000978 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bd0:	2300      	movs	r3, #0
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	40023c00 	.word	0x40023c00

08000bdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b082      	sub	sp, #8
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000be4:	4b12      	ldr	r3, [pc, #72]	; (8000c30 <HAL_InitTick+0x54>)
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	4b12      	ldr	r3, [pc, #72]	; (8000c34 <HAL_InitTick+0x58>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	4619      	mov	r1, r3
 8000bee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bf2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f000 fd9d 	bl	800173a <HAL_SYSTICK_Config>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c06:	2301      	movs	r3, #1
 8000c08:	e00e      	b.n	8000c28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	2b0f      	cmp	r3, #15
 8000c0e:	d80a      	bhi.n	8000c26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c10:	2200      	movs	r2, #0
 8000c12:	6879      	ldr	r1, [r7, #4]
 8000c14:	f04f 30ff 	mov.w	r0, #4294967295
 8000c18:	f000 fd65 	bl	80016e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c1c:	4a06      	ldr	r2, [pc, #24]	; (8000c38 <HAL_InitTick+0x5c>)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c22:	2300      	movs	r3, #0
 8000c24:	e000      	b.n	8000c28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c26:	2301      	movs	r3, #1
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	3708      	adds	r7, #8
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	20000000 	.word	0x20000000
 8000c34:	20000008 	.word	0x20000008
 8000c38:	20000004 	.word	0x20000004

08000c3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c40:	4b06      	ldr	r3, [pc, #24]	; (8000c5c <HAL_IncTick+0x20>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	461a      	mov	r2, r3
 8000c46:	4b06      	ldr	r3, [pc, #24]	; (8000c60 <HAL_IncTick+0x24>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4413      	add	r3, r2
 8000c4c:	4a04      	ldr	r2, [pc, #16]	; (8000c60 <HAL_IncTick+0x24>)
 8000c4e:	6013      	str	r3, [r2, #0]
}
 8000c50:	bf00      	nop
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	20000008 	.word	0x20000008
 8000c60:	200000e8 	.word	0x200000e8

08000c64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  return uwTick;
 8000c68:	4b03      	ldr	r3, [pc, #12]	; (8000c78 <HAL_GetTick+0x14>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
}
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	200000e8 	.word	0x200000e8

08000c7c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b084      	sub	sp, #16
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d101      	bne.n	8000c8e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	e0ed      	b.n	8000e6a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d102      	bne.n	8000ca0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000c9a:	6878      	ldr	r0, [r7, #4]
 8000c9c:	f7ff fed6 	bl	8000a4c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f042 0201 	orr.w	r2, r2, #1
 8000cae:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000cb0:	f7ff ffd8 	bl	8000c64 <HAL_GetTick>
 8000cb4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000cb6:	e012      	b.n	8000cde <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000cb8:	f7ff ffd4 	bl	8000c64 <HAL_GetTick>
 8000cbc:	4602      	mov	r2, r0
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	1ad3      	subs	r3, r2, r3
 8000cc2:	2b0a      	cmp	r3, #10
 8000cc4:	d90b      	bls.n	8000cde <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cca:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2205      	movs	r2, #5
 8000cd6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	e0c5      	b.n	8000e6a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	f003 0301 	and.w	r3, r3, #1
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d0e5      	beq.n	8000cb8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	681a      	ldr	r2, [r3, #0]
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f022 0202 	bic.w	r2, r2, #2
 8000cfa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000cfc:	f7ff ffb2 	bl	8000c64 <HAL_GetTick>
 8000d00:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d02:	e012      	b.n	8000d2a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000d04:	f7ff ffae 	bl	8000c64 <HAL_GetTick>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	2b0a      	cmp	r3, #10
 8000d10:	d90b      	bls.n	8000d2a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d16:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	2205      	movs	r2, #5
 8000d22:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	e09f      	b.n	8000e6a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	f003 0302 	and.w	r3, r3, #2
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d1e5      	bne.n	8000d04 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	7e1b      	ldrb	r3, [r3, #24]
 8000d3c:	2b01      	cmp	r3, #1
 8000d3e:	d108      	bne.n	8000d52 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000d4e:	601a      	str	r2, [r3, #0]
 8000d50:	e007      	b.n	8000d62 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000d60:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	7e5b      	ldrb	r3, [r3, #25]
 8000d66:	2b01      	cmp	r3, #1
 8000d68:	d108      	bne.n	8000d7c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	681a      	ldr	r2, [r3, #0]
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	e007      	b.n	8000d8c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000d8a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	7e9b      	ldrb	r3, [r3, #26]
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d108      	bne.n	8000da6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	f042 0220 	orr.w	r2, r2, #32
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	e007      	b.n	8000db6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f022 0220 	bic.w	r2, r2, #32
 8000db4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	7edb      	ldrb	r3, [r3, #27]
 8000dba:	2b01      	cmp	r3, #1
 8000dbc:	d108      	bne.n	8000dd0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f022 0210 	bic.w	r2, r2, #16
 8000dcc:	601a      	str	r2, [r3, #0]
 8000dce:	e007      	b.n	8000de0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	f042 0210 	orr.w	r2, r2, #16
 8000dde:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	7f1b      	ldrb	r3, [r3, #28]
 8000de4:	2b01      	cmp	r3, #1
 8000de6:	d108      	bne.n	8000dfa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	681a      	ldr	r2, [r3, #0]
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f042 0208 	orr.w	r2, r2, #8
 8000df6:	601a      	str	r2, [r3, #0]
 8000df8:	e007      	b.n	8000e0a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	681a      	ldr	r2, [r3, #0]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f022 0208 	bic.w	r2, r2, #8
 8000e08:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	7f5b      	ldrb	r3, [r3, #29]
 8000e0e:	2b01      	cmp	r3, #1
 8000e10:	d108      	bne.n	8000e24 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f042 0204 	orr.w	r2, r2, #4
 8000e20:	601a      	str	r2, [r3, #0]
 8000e22:	e007      	b.n	8000e34 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	681a      	ldr	r2, [r3, #0]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f022 0204 	bic.w	r2, r2, #4
 8000e32:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	689a      	ldr	r2, [r3, #8]
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	431a      	orrs	r2, r3
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	691b      	ldr	r3, [r3, #16]
 8000e42:	431a      	orrs	r2, r3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	695b      	ldr	r3, [r3, #20]
 8000e48:	ea42 0103 	orr.w	r1, r2, r3
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	685b      	ldr	r3, [r3, #4]
 8000e50:	1e5a      	subs	r2, r3, #1
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	430a      	orrs	r2, r1
 8000e58:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2201      	movs	r2, #1
 8000e64:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000e68:	2300      	movs	r3, #0
}
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	3710      	adds	r7, #16
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bd80      	pop	{r7, pc}
	...

08000e74 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b087      	sub	sp, #28
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e8a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000e8c:	7cfb      	ldrb	r3, [r7, #19]
 8000e8e:	2b01      	cmp	r3, #1
 8000e90:	d003      	beq.n	8000e9a <HAL_CAN_ConfigFilter+0x26>
 8000e92:	7cfb      	ldrb	r3, [r7, #19]
 8000e94:	2b02      	cmp	r3, #2
 8000e96:	f040 80be 	bne.w	8001016 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8000e9a:	4b65      	ldr	r3, [pc, #404]	; (8001030 <HAL_CAN_ConfigFilter+0x1bc>)
 8000e9c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000ea4:	f043 0201 	orr.w	r2, r3, #1
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8000eae:	697b      	ldr	r3, [r7, #20]
 8000eb0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000eb4:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8000eb8:	697b      	ldr	r3, [r7, #20]
 8000eba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ec8:	021b      	lsls	r3, r3, #8
 8000eca:	431a      	orrs	r2, r3
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000ed2:	683b      	ldr	r3, [r7, #0]
 8000ed4:	695b      	ldr	r3, [r3, #20]
 8000ed6:	f003 031f 	and.w	r3, r3, #31
 8000eda:	2201      	movs	r2, #1
 8000edc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	43db      	mvns	r3, r3
 8000eec:	401a      	ands	r2, r3
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	69db      	ldr	r3, [r3, #28]
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d123      	bne.n	8000f44 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	43db      	mvns	r3, r3
 8000f06:	401a      	ands	r2, r3
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	68db      	ldr	r3, [r3, #12]
 8000f12:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f1a:	683a      	ldr	r2, [r7, #0]
 8000f1c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000f1e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	3248      	adds	r2, #72	; 0x48
 8000f24:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	689b      	ldr	r3, [r3, #8]
 8000f2c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f38:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f3a:	6979      	ldr	r1, [r7, #20]
 8000f3c:	3348      	adds	r3, #72	; 0x48
 8000f3e:	00db      	lsls	r3, r3, #3
 8000f40:	440b      	add	r3, r1
 8000f42:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	69db      	ldr	r3, [r3, #28]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d122      	bne.n	8000f92 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000f4c:	697b      	ldr	r3, [r7, #20]
 8000f4e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	431a      	orrs	r2, r3
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f68:	683a      	ldr	r2, [r7, #0]
 8000f6a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000f6c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	3248      	adds	r2, #72	; 0x48
 8000f72:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	689b      	ldr	r3, [r3, #8]
 8000f7a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	68db      	ldr	r3, [r3, #12]
 8000f80:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000f86:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000f88:	6979      	ldr	r1, [r7, #20]
 8000f8a:	3348      	adds	r3, #72	; 0x48
 8000f8c:	00db      	lsls	r3, r3, #3
 8000f8e:	440b      	add	r3, r1
 8000f90:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	699b      	ldr	r3, [r3, #24]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d109      	bne.n	8000fae <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000f9a:	697b      	ldr	r3, [r7, #20]
 8000f9c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	43db      	mvns	r3, r3
 8000fa4:	401a      	ands	r2, r3
 8000fa6:	697b      	ldr	r3, [r7, #20]
 8000fa8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8000fac:	e007      	b.n	8000fbe <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	431a      	orrs	r2, r3
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	691b      	ldr	r3, [r3, #16]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d109      	bne.n	8000fda <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	43db      	mvns	r3, r3
 8000fd0:	401a      	ands	r2, r3
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8000fd8:	e007      	b.n	8000fea <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	431a      	orrs	r2, r3
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	6a1b      	ldr	r3, [r3, #32]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d107      	bne.n	8001002 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	431a      	orrs	r2, r3
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001008:	f023 0201 	bic.w	r2, r3, #1
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001012:	2300      	movs	r3, #0
 8001014:	e006      	b.n	8001024 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800101a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
  }
}
 8001024:	4618      	mov	r0, r3
 8001026:	371c      	adds	r7, #28
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr
 8001030:	40006400 	.word	0x40006400

08001034 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001042:	b2db      	uxtb	r3, r3
 8001044:	2b01      	cmp	r3, #1
 8001046:	d12e      	bne.n	80010a6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2202      	movs	r2, #2
 800104c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f022 0201 	bic.w	r2, r2, #1
 800105e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001060:	f7ff fe00 	bl	8000c64 <HAL_GetTick>
 8001064:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001066:	e012      	b.n	800108e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001068:	f7ff fdfc 	bl	8000c64 <HAL_GetTick>
 800106c:	4602      	mov	r2, r0
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	1ad3      	subs	r3, r2, r3
 8001072:	2b0a      	cmp	r3, #10
 8001074:	d90b      	bls.n	800108e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800107a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2205      	movs	r2, #5
 8001086:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800108a:	2301      	movs	r3, #1
 800108c:	e012      	b.n	80010b4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f003 0301 	and.w	r3, r3, #1
 8001098:	2b00      	cmp	r3, #0
 800109a:	d1e5      	bne.n	8001068 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2200      	movs	r2, #0
 80010a0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80010a2:	2300      	movs	r3, #0
 80010a4:	e006      	b.n	80010b4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010aa:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
  }
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80010bc:	b480      	push	{r7}
 80010be:	b089      	sub	sp, #36	; 0x24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	607a      	str	r2, [r7, #4]
 80010c8:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010d0:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	689b      	ldr	r3, [r3, #8]
 80010d8:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80010da:	7ffb      	ldrb	r3, [r7, #31]
 80010dc:	2b01      	cmp	r3, #1
 80010de:	d003      	beq.n	80010e8 <HAL_CAN_AddTxMessage+0x2c>
 80010e0:	7ffb      	ldrb	r3, [r7, #31]
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	f040 80b8 	bne.w	8001258 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80010e8:	69bb      	ldr	r3, [r7, #24]
 80010ea:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d10a      	bne.n	8001108 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d105      	bne.n	8001108 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001102:	2b00      	cmp	r3, #0
 8001104:	f000 80a0 	beq.w	8001248 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001108:	69bb      	ldr	r3, [r7, #24]
 800110a:	0e1b      	lsrs	r3, r3, #24
 800110c:	f003 0303 	and.w	r3, r3, #3
 8001110:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8001112:	697b      	ldr	r3, [r7, #20]
 8001114:	2b02      	cmp	r3, #2
 8001116:	d907      	bls.n	8001128 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800111c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001124:	2301      	movs	r3, #1
 8001126:	e09e      	b.n	8001266 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001128:	2201      	movs	r2, #1
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	409a      	lsls	r2, r3
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d10d      	bne.n	8001156 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001144:	68f9      	ldr	r1, [r7, #12]
 8001146:	6809      	ldr	r1, [r1, #0]
 8001148:	431a      	orrs	r2, r3
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	3318      	adds	r3, #24
 800114e:	011b      	lsls	r3, r3, #4
 8001150:	440b      	add	r3, r1
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	e00f      	b.n	8001176 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001160:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001166:	68f9      	ldr	r1, [r7, #12]
 8001168:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800116a:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	3318      	adds	r3, #24
 8001170:	011b      	lsls	r3, r3, #4
 8001172:	440b      	add	r3, r1
 8001174:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	6819      	ldr	r1, [r3, #0]
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	691a      	ldr	r2, [r3, #16]
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	3318      	adds	r3, #24
 8001182:	011b      	lsls	r3, r3, #4
 8001184:	440b      	add	r3, r1
 8001186:	3304      	adds	r3, #4
 8001188:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	7d1b      	ldrb	r3, [r3, #20]
 800118e:	2b01      	cmp	r3, #1
 8001190:	d111      	bne.n	80011b6 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	3318      	adds	r3, #24
 800119a:	011b      	lsls	r3, r3, #4
 800119c:	4413      	add	r3, r2
 800119e:	3304      	adds	r3, #4
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	68fa      	ldr	r2, [r7, #12]
 80011a4:	6811      	ldr	r1, [r2, #0]
 80011a6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	3318      	adds	r3, #24
 80011ae:	011b      	lsls	r3, r3, #4
 80011b0:	440b      	add	r3, r1
 80011b2:	3304      	adds	r3, #4
 80011b4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	3307      	adds	r3, #7
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	061a      	lsls	r2, r3, #24
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	3306      	adds	r3, #6
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	041b      	lsls	r3, r3, #16
 80011c6:	431a      	orrs	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	3305      	adds	r3, #5
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	021b      	lsls	r3, r3, #8
 80011d0:	4313      	orrs	r3, r2
 80011d2:	687a      	ldr	r2, [r7, #4]
 80011d4:	3204      	adds	r2, #4
 80011d6:	7812      	ldrb	r2, [r2, #0]
 80011d8:	4610      	mov	r0, r2
 80011da:	68fa      	ldr	r2, [r7, #12]
 80011dc:	6811      	ldr	r1, [r2, #0]
 80011de:	ea43 0200 	orr.w	r2, r3, r0
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	011b      	lsls	r3, r3, #4
 80011e6:	440b      	add	r3, r1
 80011e8:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80011ec:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	3303      	adds	r3, #3
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	061a      	lsls	r2, r3, #24
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	3302      	adds	r3, #2
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	041b      	lsls	r3, r3, #16
 80011fe:	431a      	orrs	r2, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	3301      	adds	r3, #1
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	021b      	lsls	r3, r3, #8
 8001208:	4313      	orrs	r3, r2
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	7812      	ldrb	r2, [r2, #0]
 800120e:	4610      	mov	r0, r2
 8001210:	68fa      	ldr	r2, [r7, #12]
 8001212:	6811      	ldr	r1, [r2, #0]
 8001214:	ea43 0200 	orr.w	r2, r3, r0
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	011b      	lsls	r3, r3, #4
 800121c:	440b      	add	r3, r1
 800121e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001222:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	3318      	adds	r3, #24
 800122c:	011b      	lsls	r3, r3, #4
 800122e:	4413      	add	r3, r2
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	68fa      	ldr	r2, [r7, #12]
 8001234:	6811      	ldr	r1, [r2, #0]
 8001236:	f043 0201 	orr.w	r2, r3, #1
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	3318      	adds	r3, #24
 800123e:	011b      	lsls	r3, r3, #4
 8001240:	440b      	add	r3, r1
 8001242:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001244:	2300      	movs	r3, #0
 8001246:	e00e      	b.n	8001266 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800124c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001254:	2301      	movs	r3, #1
 8001256:	e006      	b.n	8001266 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800125c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001264:	2301      	movs	r3, #1
  }
}
 8001266:	4618      	mov	r0, r3
 8001268:	3724      	adds	r7, #36	; 0x24
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8001272:	b480      	push	{r7}
 8001274:	b085      	sub	sp, #20
 8001276:	af00      	add	r7, sp, #0
 8001278:	6078      	str	r0, [r7, #4]
 800127a:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 800127c:	2300      	movs	r3, #0
 800127e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001286:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8001288:	7afb      	ldrb	r3, [r7, #11]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d002      	beq.n	8001294 <HAL_CAN_IsTxMessagePending+0x22>
 800128e:	7afb      	ldrb	r3, [r7, #11]
 8001290:	2b02      	cmp	r3, #2
 8001292:	d10b      	bne.n	80012ac <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	689a      	ldr	r2, [r3, #8]
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	069b      	lsls	r3, r3, #26
 800129e:	401a      	ands	r2, r3
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	069b      	lsls	r3, r3, #26
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d001      	beq.n	80012ac <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 80012a8:	2301      	movs	r3, #1
 80012aa:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 80012ac:	68fb      	ldr	r3, [r7, #12]
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3714      	adds	r7, #20
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr

080012ba <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80012ba:	b480      	push	{r7}
 80012bc:	b087      	sub	sp, #28
 80012be:	af00      	add	r7, sp, #0
 80012c0:	60f8      	str	r0, [r7, #12]
 80012c2:	60b9      	str	r1, [r7, #8]
 80012c4:	607a      	str	r2, [r7, #4]
 80012c6:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012ce:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80012d0:	7dfb      	ldrb	r3, [r7, #23]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d003      	beq.n	80012de <HAL_CAN_GetRxMessage+0x24>
 80012d6:	7dfb      	ldrb	r3, [r7, #23]
 80012d8:	2b02      	cmp	r3, #2
 80012da:	f040 80f3 	bne.w	80014c4 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d10e      	bne.n	8001302 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	68db      	ldr	r3, [r3, #12]
 80012ea:	f003 0303 	and.w	r3, r3, #3
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d116      	bne.n	8001320 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012f6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e0e7      	b.n	80014d2 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	691b      	ldr	r3, [r3, #16]
 8001308:	f003 0303 	and.w	r3, r3, #3
 800130c:	2b00      	cmp	r3, #0
 800130e:	d107      	bne.n	8001320 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001314:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	e0d8      	b.n	80014d2 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	68bb      	ldr	r3, [r7, #8]
 8001326:	331b      	adds	r3, #27
 8001328:	011b      	lsls	r3, r3, #4
 800132a:	4413      	add	r3, r2
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 0204 	and.w	r2, r3, #4
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d10c      	bne.n	8001358 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	331b      	adds	r3, #27
 8001346:	011b      	lsls	r3, r3, #4
 8001348:	4413      	add	r3, r2
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	0d5b      	lsrs	r3, r3, #21
 800134e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	601a      	str	r2, [r3, #0]
 8001356:	e00b      	b.n	8001370 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	331b      	adds	r3, #27
 8001360:	011b      	lsls	r3, r3, #4
 8001362:	4413      	add	r3, r2
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	08db      	lsrs	r3, r3, #3
 8001368:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	331b      	adds	r3, #27
 8001378:	011b      	lsls	r3, r3, #4
 800137a:	4413      	add	r3, r2
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0202 	and.w	r2, r3, #2
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	681a      	ldr	r2, [r3, #0]
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	331b      	adds	r3, #27
 800138e:	011b      	lsls	r3, r3, #4
 8001390:	4413      	add	r3, r2
 8001392:	3304      	adds	r3, #4
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 020f 	and.w	r2, r3, #15
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	331b      	adds	r3, #27
 80013a6:	011b      	lsls	r3, r3, #4
 80013a8:	4413      	add	r3, r2
 80013aa:	3304      	adds	r3, #4
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	0a1b      	lsrs	r3, r3, #8
 80013b0:	b2da      	uxtb	r2, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	68bb      	ldr	r3, [r7, #8]
 80013bc:	331b      	adds	r3, #27
 80013be:	011b      	lsls	r3, r3, #4
 80013c0:	4413      	add	r3, r2
 80013c2:	3304      	adds	r3, #4
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	0c1b      	lsrs	r3, r3, #16
 80013c8:	b29a      	uxth	r2, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	011b      	lsls	r3, r3, #4
 80013d6:	4413      	add	r3, r2
 80013d8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	b2da      	uxtb	r2, r3
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	681a      	ldr	r2, [r3, #0]
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	011b      	lsls	r3, r3, #4
 80013ec:	4413      	add	r3, r2
 80013ee:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	0a1a      	lsrs	r2, r3, #8
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	3301      	adds	r3, #1
 80013fa:	b2d2      	uxtb	r2, r2
 80013fc:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	011b      	lsls	r3, r3, #4
 8001406:	4413      	add	r3, r2
 8001408:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	0c1a      	lsrs	r2, r3, #16
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	3302      	adds	r3, #2
 8001414:	b2d2      	uxtb	r2, r2
 8001416:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	681a      	ldr	r2, [r3, #0]
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	011b      	lsls	r3, r3, #4
 8001420:	4413      	add	r3, r2
 8001422:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	0e1a      	lsrs	r2, r3, #24
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	3303      	adds	r3, #3
 800142e:	b2d2      	uxtb	r2, r2
 8001430:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681a      	ldr	r2, [r3, #0]
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	011b      	lsls	r3, r3, #4
 800143a:	4413      	add	r3, r2
 800143c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	3304      	adds	r3, #4
 8001446:	b2d2      	uxtb	r2, r2
 8001448:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	011b      	lsls	r3, r3, #4
 8001452:	4413      	add	r3, r2
 8001454:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	0a1a      	lsrs	r2, r3, #8
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	3305      	adds	r3, #5
 8001460:	b2d2      	uxtb	r2, r2
 8001462:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	011b      	lsls	r3, r3, #4
 800146c:	4413      	add	r3, r2
 800146e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	0c1a      	lsrs	r2, r3, #16
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	3306      	adds	r3, #6
 800147a:	b2d2      	uxtb	r2, r2
 800147c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	68bb      	ldr	r3, [r7, #8]
 8001484:	011b      	lsls	r3, r3, #4
 8001486:	4413      	add	r3, r2
 8001488:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	0e1a      	lsrs	r2, r3, #24
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	3307      	adds	r3, #7
 8001494:	b2d2      	uxtb	r2, r2
 8001496:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d108      	bne.n	80014b0 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	68da      	ldr	r2, [r3, #12]
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f042 0220 	orr.w	r2, r2, #32
 80014ac:	60da      	str	r2, [r3, #12]
 80014ae:	e007      	b.n	80014c0 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	691a      	ldr	r2, [r3, #16]
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f042 0220 	orr.w	r2, r2, #32
 80014be:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80014c0:	2300      	movs	r3, #0
 80014c2:	e006      	b.n	80014d2 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80014d0:	2301      	movs	r3, #1
  }
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	371c      	adds	r7, #28
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr

080014de <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80014de:	b480      	push	{r7}
 80014e0:	b085      	sub	sp, #20
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	6078      	str	r0, [r7, #4]
 80014e6:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 80014e8:	2300      	movs	r3, #0
 80014ea:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014f2:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80014f4:	7afb      	ldrb	r3, [r7, #11]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d002      	beq.n	8001500 <HAL_CAN_GetRxFifoFillLevel+0x22>
 80014fa:	7afb      	ldrb	r3, [r7, #11]
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d10f      	bne.n	8001520 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d106      	bne.n	8001514 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	f003 0303 	and.w	r3, r3, #3
 8001510:	60fb      	str	r3, [r7, #12]
 8001512:	e005      	b.n	8001520 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	691b      	ldr	r3, [r3, #16]
 800151a:	f003 0303 	and.w	r3, r3, #3
 800151e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8001520:	68fb      	ldr	r3, [r7, #12]
}
 8001522:	4618      	mov	r0, r3
 8001524:	3714      	adds	r7, #20
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
	...

08001530 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001530:	b480      	push	{r7}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f003 0307 	and.w	r3, r3, #7
 800153e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001540:	4b0c      	ldr	r3, [pc, #48]	; (8001574 <__NVIC_SetPriorityGrouping+0x44>)
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001546:	68ba      	ldr	r2, [r7, #8]
 8001548:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800154c:	4013      	ands	r3, r2
 800154e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001558:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800155c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001560:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001562:	4a04      	ldr	r2, [pc, #16]	; (8001574 <__NVIC_SetPriorityGrouping+0x44>)
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	60d3      	str	r3, [r2, #12]
}
 8001568:	bf00      	nop
 800156a:	3714      	adds	r7, #20
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr
 8001574:	e000ed00 	.word	0xe000ed00

08001578 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001578:	b480      	push	{r7}
 800157a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800157c:	4b04      	ldr	r3, [pc, #16]	; (8001590 <__NVIC_GetPriorityGrouping+0x18>)
 800157e:	68db      	ldr	r3, [r3, #12]
 8001580:	0a1b      	lsrs	r3, r3, #8
 8001582:	f003 0307 	and.w	r3, r3, #7
}
 8001586:	4618      	mov	r0, r3
 8001588:	46bd      	mov	sp, r7
 800158a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158e:	4770      	bx	lr
 8001590:	e000ed00 	.word	0xe000ed00

08001594 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	4603      	mov	r3, r0
 800159c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800159e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	db0b      	blt.n	80015be <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	f003 021f 	and.w	r2, r3, #31
 80015ac:	4907      	ldr	r1, [pc, #28]	; (80015cc <__NVIC_EnableIRQ+0x38>)
 80015ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b2:	095b      	lsrs	r3, r3, #5
 80015b4:	2001      	movs	r0, #1
 80015b6:	fa00 f202 	lsl.w	r2, r0, r2
 80015ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015be:	bf00      	nop
 80015c0:	370c      	adds	r7, #12
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	e000e100 	.word	0xe000e100

080015d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	4603      	mov	r3, r0
 80015d8:	6039      	str	r1, [r7, #0]
 80015da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	db0a      	blt.n	80015fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	b2da      	uxtb	r2, r3
 80015e8:	490c      	ldr	r1, [pc, #48]	; (800161c <__NVIC_SetPriority+0x4c>)
 80015ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ee:	0112      	lsls	r2, r2, #4
 80015f0:	b2d2      	uxtb	r2, r2
 80015f2:	440b      	add	r3, r1
 80015f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015f8:	e00a      	b.n	8001610 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	b2da      	uxtb	r2, r3
 80015fe:	4908      	ldr	r1, [pc, #32]	; (8001620 <__NVIC_SetPriority+0x50>)
 8001600:	79fb      	ldrb	r3, [r7, #7]
 8001602:	f003 030f 	and.w	r3, r3, #15
 8001606:	3b04      	subs	r3, #4
 8001608:	0112      	lsls	r2, r2, #4
 800160a:	b2d2      	uxtb	r2, r2
 800160c:	440b      	add	r3, r1
 800160e:	761a      	strb	r2, [r3, #24]
}
 8001610:	bf00      	nop
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	e000e100 	.word	0xe000e100
 8001620:	e000ed00 	.word	0xe000ed00

08001624 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001624:	b480      	push	{r7}
 8001626:	b089      	sub	sp, #36	; 0x24
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	f003 0307 	and.w	r3, r3, #7
 8001636:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	f1c3 0307 	rsb	r3, r3, #7
 800163e:	2b04      	cmp	r3, #4
 8001640:	bf28      	it	cs
 8001642:	2304      	movcs	r3, #4
 8001644:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	3304      	adds	r3, #4
 800164a:	2b06      	cmp	r3, #6
 800164c:	d902      	bls.n	8001654 <NVIC_EncodePriority+0x30>
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	3b03      	subs	r3, #3
 8001652:	e000      	b.n	8001656 <NVIC_EncodePriority+0x32>
 8001654:	2300      	movs	r3, #0
 8001656:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001658:	f04f 32ff 	mov.w	r2, #4294967295
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	fa02 f303 	lsl.w	r3, r2, r3
 8001662:	43da      	mvns	r2, r3
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	401a      	ands	r2, r3
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800166c:	f04f 31ff 	mov.w	r1, #4294967295
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	fa01 f303 	lsl.w	r3, r1, r3
 8001676:	43d9      	mvns	r1, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800167c:	4313      	orrs	r3, r2
         );
}
 800167e:	4618      	mov	r0, r3
 8001680:	3724      	adds	r7, #36	; 0x24
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
	...

0800168c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	3b01      	subs	r3, #1
 8001698:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800169c:	d301      	bcc.n	80016a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800169e:	2301      	movs	r3, #1
 80016a0:	e00f      	b.n	80016c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016a2:	4a0a      	ldr	r2, [pc, #40]	; (80016cc <SysTick_Config+0x40>)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	3b01      	subs	r3, #1
 80016a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016aa:	210f      	movs	r1, #15
 80016ac:	f04f 30ff 	mov.w	r0, #4294967295
 80016b0:	f7ff ff8e 	bl	80015d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016b4:	4b05      	ldr	r3, [pc, #20]	; (80016cc <SysTick_Config+0x40>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ba:	4b04      	ldr	r3, [pc, #16]	; (80016cc <SysTick_Config+0x40>)
 80016bc:	2207      	movs	r2, #7
 80016be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016c0:	2300      	movs	r3, #0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	e000e010 	.word	0xe000e010

080016d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f7ff ff29 	bl	8001530 <__NVIC_SetPriorityGrouping>
}
 80016de:	bf00      	nop
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}

080016e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016e6:	b580      	push	{r7, lr}
 80016e8:	b086      	sub	sp, #24
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	4603      	mov	r3, r0
 80016ee:	60b9      	str	r1, [r7, #8]
 80016f0:	607a      	str	r2, [r7, #4]
 80016f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016f4:	2300      	movs	r3, #0
 80016f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016f8:	f7ff ff3e 	bl	8001578 <__NVIC_GetPriorityGrouping>
 80016fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016fe:	687a      	ldr	r2, [r7, #4]
 8001700:	68b9      	ldr	r1, [r7, #8]
 8001702:	6978      	ldr	r0, [r7, #20]
 8001704:	f7ff ff8e 	bl	8001624 <NVIC_EncodePriority>
 8001708:	4602      	mov	r2, r0
 800170a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800170e:	4611      	mov	r1, r2
 8001710:	4618      	mov	r0, r3
 8001712:	f7ff ff5d 	bl	80015d0 <__NVIC_SetPriority>
}
 8001716:	bf00      	nop
 8001718:	3718      	adds	r7, #24
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800171e:	b580      	push	{r7, lr}
 8001720:	b082      	sub	sp, #8
 8001722:	af00      	add	r7, sp, #0
 8001724:	4603      	mov	r3, r0
 8001726:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff ff31 	bl	8001594 <__NVIC_EnableIRQ>
}
 8001732:	bf00      	nop
 8001734:	3708      	adds	r7, #8
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}

0800173a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b082      	sub	sp, #8
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f7ff ffa2 	bl	800168c <SysTick_Config>
 8001748:	4603      	mov	r3, r0
}
 800174a:	4618      	mov	r0, r3
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
	...

08001754 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001754:	b480      	push	{r7}
 8001756:	b083      	sub	sp, #12
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2b04      	cmp	r3, #4
 8001760:	d106      	bne.n	8001770 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001762:	4b09      	ldr	r3, [pc, #36]	; (8001788 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a08      	ldr	r2, [pc, #32]	; (8001788 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001768:	f043 0304 	orr.w	r3, r3, #4
 800176c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800176e:	e005      	b.n	800177c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001770:	4b05      	ldr	r3, [pc, #20]	; (8001788 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a04      	ldr	r2, [pc, #16]	; (8001788 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001776:	f023 0304 	bic.w	r3, r3, #4
 800177a:	6013      	str	r3, [r2, #0]
}
 800177c:	bf00      	nop
 800177e:	370c      	adds	r7, #12
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	e000e010 	.word	0xe000e010

0800178c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001790:	f000 f802 	bl	8001798 <HAL_SYSTICK_Callback>
}
 8001794:	bf00      	nop
 8001796:	bd80      	pop	{r7, pc}

08001798 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
	...

080017a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b089      	sub	sp, #36	; 0x24
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017b2:	2300      	movs	r3, #0
 80017b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017b6:	2300      	movs	r3, #0
 80017b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017ba:	2300      	movs	r3, #0
 80017bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017be:	2300      	movs	r3, #0
 80017c0:	61fb      	str	r3, [r7, #28]
 80017c2:	e165      	b.n	8001a90 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80017c4:	2201      	movs	r2, #1
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	fa02 f303 	lsl.w	r3, r2, r3
 80017cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	697a      	ldr	r2, [r7, #20]
 80017d4:	4013      	ands	r3, r2
 80017d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017d8:	693a      	ldr	r2, [r7, #16]
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	429a      	cmp	r2, r3
 80017de:	f040 8154 	bne.w	8001a8a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	f003 0303 	and.w	r3, r3, #3
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d005      	beq.n	80017fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d130      	bne.n	800185c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	005b      	lsls	r3, r3, #1
 8001804:	2203      	movs	r2, #3
 8001806:	fa02 f303 	lsl.w	r3, r2, r3
 800180a:	43db      	mvns	r3, r3
 800180c:	69ba      	ldr	r2, [r7, #24]
 800180e:	4013      	ands	r3, r2
 8001810:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	68da      	ldr	r2, [r3, #12]
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	005b      	lsls	r3, r3, #1
 800181a:	fa02 f303 	lsl.w	r3, r2, r3
 800181e:	69ba      	ldr	r2, [r7, #24]
 8001820:	4313      	orrs	r3, r2
 8001822:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	69ba      	ldr	r2, [r7, #24]
 8001828:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001830:	2201      	movs	r2, #1
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	fa02 f303 	lsl.w	r3, r2, r3
 8001838:	43db      	mvns	r3, r3
 800183a:	69ba      	ldr	r2, [r7, #24]
 800183c:	4013      	ands	r3, r2
 800183e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	685b      	ldr	r3, [r3, #4]
 8001844:	091b      	lsrs	r3, r3, #4
 8001846:	f003 0201 	and.w	r2, r3, #1
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	fa02 f303 	lsl.w	r3, r2, r3
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	4313      	orrs	r3, r2
 8001854:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f003 0303 	and.w	r3, r3, #3
 8001864:	2b03      	cmp	r3, #3
 8001866:	d017      	beq.n	8001898 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800186e:	69fb      	ldr	r3, [r7, #28]
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	2203      	movs	r2, #3
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	43db      	mvns	r3, r3
 800187a:	69ba      	ldr	r2, [r7, #24]
 800187c:	4013      	ands	r3, r2
 800187e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	689a      	ldr	r2, [r3, #8]
 8001884:	69fb      	ldr	r3, [r7, #28]
 8001886:	005b      	lsls	r3, r3, #1
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	69ba      	ldr	r2, [r7, #24]
 800188e:	4313      	orrs	r3, r2
 8001890:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	69ba      	ldr	r2, [r7, #24]
 8001896:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f003 0303 	and.w	r3, r3, #3
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	d123      	bne.n	80018ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018a4:	69fb      	ldr	r3, [r7, #28]
 80018a6:	08da      	lsrs	r2, r3, #3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	3208      	adds	r2, #8
 80018ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	f003 0307 	and.w	r3, r3, #7
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	220f      	movs	r2, #15
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	43db      	mvns	r3, r3
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	4013      	ands	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	691a      	ldr	r2, [r3, #16]
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	f003 0307 	and.w	r3, r3, #7
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	fa02 f303 	lsl.w	r3, r2, r3
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	4313      	orrs	r3, r2
 80018dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	08da      	lsrs	r2, r3, #3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	3208      	adds	r2, #8
 80018e6:	69b9      	ldr	r1, [r7, #24]
 80018e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	2203      	movs	r2, #3
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	43db      	mvns	r3, r3
 80018fe:	69ba      	ldr	r2, [r7, #24]
 8001900:	4013      	ands	r3, r2
 8001902:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f003 0203 	and.w	r2, r3, #3
 800190c:	69fb      	ldr	r3, [r7, #28]
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	4313      	orrs	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001928:	2b00      	cmp	r3, #0
 800192a:	f000 80ae 	beq.w	8001a8a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	60fb      	str	r3, [r7, #12]
 8001932:	4b5d      	ldr	r3, [pc, #372]	; (8001aa8 <HAL_GPIO_Init+0x300>)
 8001934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001936:	4a5c      	ldr	r2, [pc, #368]	; (8001aa8 <HAL_GPIO_Init+0x300>)
 8001938:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800193c:	6453      	str	r3, [r2, #68]	; 0x44
 800193e:	4b5a      	ldr	r3, [pc, #360]	; (8001aa8 <HAL_GPIO_Init+0x300>)
 8001940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001942:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800194a:	4a58      	ldr	r2, [pc, #352]	; (8001aac <HAL_GPIO_Init+0x304>)
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	089b      	lsrs	r3, r3, #2
 8001950:	3302      	adds	r3, #2
 8001952:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001956:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	f003 0303 	and.w	r3, r3, #3
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	220f      	movs	r2, #15
 8001962:	fa02 f303 	lsl.w	r3, r2, r3
 8001966:	43db      	mvns	r3, r3
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	4013      	ands	r3, r2
 800196c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4a4f      	ldr	r2, [pc, #316]	; (8001ab0 <HAL_GPIO_Init+0x308>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d025      	beq.n	80019c2 <HAL_GPIO_Init+0x21a>
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a4e      	ldr	r2, [pc, #312]	; (8001ab4 <HAL_GPIO_Init+0x30c>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d01f      	beq.n	80019be <HAL_GPIO_Init+0x216>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4a4d      	ldr	r2, [pc, #308]	; (8001ab8 <HAL_GPIO_Init+0x310>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d019      	beq.n	80019ba <HAL_GPIO_Init+0x212>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	4a4c      	ldr	r2, [pc, #304]	; (8001abc <HAL_GPIO_Init+0x314>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d013      	beq.n	80019b6 <HAL_GPIO_Init+0x20e>
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4a4b      	ldr	r2, [pc, #300]	; (8001ac0 <HAL_GPIO_Init+0x318>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d00d      	beq.n	80019b2 <HAL_GPIO_Init+0x20a>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	4a4a      	ldr	r2, [pc, #296]	; (8001ac4 <HAL_GPIO_Init+0x31c>)
 800199a:	4293      	cmp	r3, r2
 800199c:	d007      	beq.n	80019ae <HAL_GPIO_Init+0x206>
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	4a49      	ldr	r2, [pc, #292]	; (8001ac8 <HAL_GPIO_Init+0x320>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d101      	bne.n	80019aa <HAL_GPIO_Init+0x202>
 80019a6:	2306      	movs	r3, #6
 80019a8:	e00c      	b.n	80019c4 <HAL_GPIO_Init+0x21c>
 80019aa:	2307      	movs	r3, #7
 80019ac:	e00a      	b.n	80019c4 <HAL_GPIO_Init+0x21c>
 80019ae:	2305      	movs	r3, #5
 80019b0:	e008      	b.n	80019c4 <HAL_GPIO_Init+0x21c>
 80019b2:	2304      	movs	r3, #4
 80019b4:	e006      	b.n	80019c4 <HAL_GPIO_Init+0x21c>
 80019b6:	2303      	movs	r3, #3
 80019b8:	e004      	b.n	80019c4 <HAL_GPIO_Init+0x21c>
 80019ba:	2302      	movs	r3, #2
 80019bc:	e002      	b.n	80019c4 <HAL_GPIO_Init+0x21c>
 80019be:	2301      	movs	r3, #1
 80019c0:	e000      	b.n	80019c4 <HAL_GPIO_Init+0x21c>
 80019c2:	2300      	movs	r3, #0
 80019c4:	69fa      	ldr	r2, [r7, #28]
 80019c6:	f002 0203 	and.w	r2, r2, #3
 80019ca:	0092      	lsls	r2, r2, #2
 80019cc:	4093      	lsls	r3, r2
 80019ce:	69ba      	ldr	r2, [r7, #24]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019d4:	4935      	ldr	r1, [pc, #212]	; (8001aac <HAL_GPIO_Init+0x304>)
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	089b      	lsrs	r3, r3, #2
 80019da:	3302      	adds	r3, #2
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019e2:	4b3a      	ldr	r3, [pc, #232]	; (8001acc <HAL_GPIO_Init+0x324>)
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	43db      	mvns	r3, r3
 80019ec:	69ba      	ldr	r2, [r7, #24]
 80019ee:	4013      	ands	r3, r2
 80019f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d003      	beq.n	8001a06 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80019fe:	69ba      	ldr	r2, [r7, #24]
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a06:	4a31      	ldr	r2, [pc, #196]	; (8001acc <HAL_GPIO_Init+0x324>)
 8001a08:	69bb      	ldr	r3, [r7, #24]
 8001a0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a0c:	4b2f      	ldr	r3, [pc, #188]	; (8001acc <HAL_GPIO_Init+0x324>)
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	43db      	mvns	r3, r3
 8001a16:	69ba      	ldr	r2, [r7, #24]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d003      	beq.n	8001a30 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001a28:	69ba      	ldr	r2, [r7, #24]
 8001a2a:	693b      	ldr	r3, [r7, #16]
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a30:	4a26      	ldr	r2, [pc, #152]	; (8001acc <HAL_GPIO_Init+0x324>)
 8001a32:	69bb      	ldr	r3, [r7, #24]
 8001a34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a36:	4b25      	ldr	r3, [pc, #148]	; (8001acc <HAL_GPIO_Init+0x324>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	43db      	mvns	r3, r3
 8001a40:	69ba      	ldr	r2, [r7, #24]
 8001a42:	4013      	ands	r3, r2
 8001a44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d003      	beq.n	8001a5a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001a52:	69ba      	ldr	r2, [r7, #24]
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	4313      	orrs	r3, r2
 8001a58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a5a:	4a1c      	ldr	r2, [pc, #112]	; (8001acc <HAL_GPIO_Init+0x324>)
 8001a5c:	69bb      	ldr	r3, [r7, #24]
 8001a5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a60:	4b1a      	ldr	r3, [pc, #104]	; (8001acc <HAL_GPIO_Init+0x324>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	43db      	mvns	r3, r3
 8001a6a:	69ba      	ldr	r2, [r7, #24]
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d003      	beq.n	8001a84 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	693b      	ldr	r3, [r7, #16]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a84:	4a11      	ldr	r2, [pc, #68]	; (8001acc <HAL_GPIO_Init+0x324>)
 8001a86:	69bb      	ldr	r3, [r7, #24]
 8001a88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	61fb      	str	r3, [r7, #28]
 8001a90:	69fb      	ldr	r3, [r7, #28]
 8001a92:	2b0f      	cmp	r3, #15
 8001a94:	f67f ae96 	bls.w	80017c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a98:	bf00      	nop
 8001a9a:	bf00      	nop
 8001a9c:	3724      	adds	r7, #36	; 0x24
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	40023800 	.word	0x40023800
 8001aac:	40013800 	.word	0x40013800
 8001ab0:	40020000 	.word	0x40020000
 8001ab4:	40020400 	.word	0x40020400
 8001ab8:	40020800 	.word	0x40020800
 8001abc:	40020c00 	.word	0x40020c00
 8001ac0:	40021000 	.word	0x40021000
 8001ac4:	40021400 	.word	0x40021400
 8001ac8:	40021800 	.word	0x40021800
 8001acc:	40013c00 	.word	0x40013c00

08001ad0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d101      	bne.n	8001ae4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e0cc      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ae4:	4b68      	ldr	r3, [pc, #416]	; (8001c88 <HAL_RCC_ClockConfig+0x1b8>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 030f 	and.w	r3, r3, #15
 8001aec:	683a      	ldr	r2, [r7, #0]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d90c      	bls.n	8001b0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af2:	4b65      	ldr	r3, [pc, #404]	; (8001c88 <HAL_RCC_ClockConfig+0x1b8>)
 8001af4:	683a      	ldr	r2, [r7, #0]
 8001af6:	b2d2      	uxtb	r2, r2
 8001af8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001afa:	4b63      	ldr	r3, [pc, #396]	; (8001c88 <HAL_RCC_ClockConfig+0x1b8>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 030f 	and.w	r3, r3, #15
 8001b02:	683a      	ldr	r2, [r7, #0]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d001      	beq.n	8001b0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e0b8      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0302 	and.w	r3, r3, #2
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d020      	beq.n	8001b5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0304 	and.w	r3, r3, #4
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d005      	beq.n	8001b30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b24:	4b59      	ldr	r3, [pc, #356]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	4a58      	ldr	r2, [pc, #352]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b2a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b2e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 0308 	and.w	r3, r3, #8
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d005      	beq.n	8001b48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b3c:	4b53      	ldr	r3, [pc, #332]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	4a52      	ldr	r2, [pc, #328]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b42:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b48:	4b50      	ldr	r3, [pc, #320]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	494d      	ldr	r1, [pc, #308]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b56:	4313      	orrs	r3, r2
 8001b58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d044      	beq.n	8001bf0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d107      	bne.n	8001b7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b6e:	4b47      	ldr	r3, [pc, #284]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d119      	bne.n	8001bae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e07f      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d003      	beq.n	8001b8e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b8a:	2b03      	cmp	r3, #3
 8001b8c:	d107      	bne.n	8001b9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b8e:	4b3f      	ldr	r3, [pc, #252]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d109      	bne.n	8001bae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e06f      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b9e:	4b3b      	ldr	r3, [pc, #236]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0302 	and.w	r3, r3, #2
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d101      	bne.n	8001bae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e067      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bae:	4b37      	ldr	r3, [pc, #220]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f023 0203 	bic.w	r2, r3, #3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	4934      	ldr	r1, [pc, #208]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bc0:	f7ff f850 	bl	8000c64 <HAL_GetTick>
 8001bc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bc6:	e00a      	b.n	8001bde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bc8:	f7ff f84c 	bl	8000c64 <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d901      	bls.n	8001bde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e04f      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bde:	4b2b      	ldr	r3, [pc, #172]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f003 020c 	and.w	r2, r3, #12
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d1eb      	bne.n	8001bc8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bf0:	4b25      	ldr	r3, [pc, #148]	; (8001c88 <HAL_RCC_ClockConfig+0x1b8>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 030f 	and.w	r3, r3, #15
 8001bf8:	683a      	ldr	r2, [r7, #0]
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	d20c      	bcs.n	8001c18 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bfe:	4b22      	ldr	r3, [pc, #136]	; (8001c88 <HAL_RCC_ClockConfig+0x1b8>)
 8001c00:	683a      	ldr	r2, [r7, #0]
 8001c02:	b2d2      	uxtb	r2, r2
 8001c04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c06:	4b20      	ldr	r3, [pc, #128]	; (8001c88 <HAL_RCC_ClockConfig+0x1b8>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 030f 	and.w	r3, r3, #15
 8001c0e:	683a      	ldr	r2, [r7, #0]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d001      	beq.n	8001c18 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e032      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0304 	and.w	r3, r3, #4
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d008      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c24:	4b19      	ldr	r3, [pc, #100]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	4916      	ldr	r1, [pc, #88]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c32:	4313      	orrs	r3, r2
 8001c34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0308 	and.w	r3, r3, #8
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d009      	beq.n	8001c56 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c42:	4b12      	ldr	r3, [pc, #72]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	691b      	ldr	r3, [r3, #16]
 8001c4e:	00db      	lsls	r3, r3, #3
 8001c50:	490e      	ldr	r1, [pc, #56]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c52:	4313      	orrs	r3, r2
 8001c54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c56:	f000 f855 	bl	8001d04 <HAL_RCC_GetSysClockFreq>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	4b0b      	ldr	r3, [pc, #44]	; (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	091b      	lsrs	r3, r3, #4
 8001c62:	f003 030f 	and.w	r3, r3, #15
 8001c66:	490a      	ldr	r1, [pc, #40]	; (8001c90 <HAL_RCC_ClockConfig+0x1c0>)
 8001c68:	5ccb      	ldrb	r3, [r1, r3]
 8001c6a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c6e:	4a09      	ldr	r2, [pc, #36]	; (8001c94 <HAL_RCC_ClockConfig+0x1c4>)
 8001c70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c72:	4b09      	ldr	r3, [pc, #36]	; (8001c98 <HAL_RCC_ClockConfig+0x1c8>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7fe ffb0 	bl	8000bdc <HAL_InitTick>

  return HAL_OK;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40023c00 	.word	0x40023c00
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	080037ac 	.word	0x080037ac
 8001c94:	20000000 	.word	0x20000000
 8001c98:	20000004 	.word	0x20000004

08001c9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ca0:	4b03      	ldr	r3, [pc, #12]	; (8001cb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	20000000 	.word	0x20000000

08001cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001cb8:	f7ff fff0 	bl	8001c9c <HAL_RCC_GetHCLKFreq>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	4b05      	ldr	r3, [pc, #20]	; (8001cd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	0a9b      	lsrs	r3, r3, #10
 8001cc4:	f003 0307 	and.w	r3, r3, #7
 8001cc8:	4903      	ldr	r1, [pc, #12]	; (8001cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cca:	5ccb      	ldrb	r3, [r1, r3]
 8001ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	40023800 	.word	0x40023800
 8001cd8:	080037bc 	.word	0x080037bc

08001cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ce0:	f7ff ffdc 	bl	8001c9c <HAL_RCC_GetHCLKFreq>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	4b05      	ldr	r3, [pc, #20]	; (8001cfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	0b5b      	lsrs	r3, r3, #13
 8001cec:	f003 0307 	and.w	r3, r3, #7
 8001cf0:	4903      	ldr	r1, [pc, #12]	; (8001d00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cf2:	5ccb      	ldrb	r3, [r1, r3]
 8001cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	080037bc 	.word	0x080037bc

08001d04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d08:	b0ae      	sub	sp, #184	; 0xb8
 8001d0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001d12:	2300      	movs	r3, #0
 8001d14:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001d24:	2300      	movs	r3, #0
 8001d26:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d2a:	4bcb      	ldr	r3, [pc, #812]	; (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	f003 030c 	and.w	r3, r3, #12
 8001d32:	2b0c      	cmp	r3, #12
 8001d34:	f200 8206 	bhi.w	8002144 <HAL_RCC_GetSysClockFreq+0x440>
 8001d38:	a201      	add	r2, pc, #4	; (adr r2, 8001d40 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d3e:	bf00      	nop
 8001d40:	08001d75 	.word	0x08001d75
 8001d44:	08002145 	.word	0x08002145
 8001d48:	08002145 	.word	0x08002145
 8001d4c:	08002145 	.word	0x08002145
 8001d50:	08001d7d 	.word	0x08001d7d
 8001d54:	08002145 	.word	0x08002145
 8001d58:	08002145 	.word	0x08002145
 8001d5c:	08002145 	.word	0x08002145
 8001d60:	08001d85 	.word	0x08001d85
 8001d64:	08002145 	.word	0x08002145
 8001d68:	08002145 	.word	0x08002145
 8001d6c:	08002145 	.word	0x08002145
 8001d70:	08001f75 	.word	0x08001f75
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d74:	4bb9      	ldr	r3, [pc, #740]	; (800205c <HAL_RCC_GetSysClockFreq+0x358>)
 8001d76:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001d7a:	e1e7      	b.n	800214c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d7c:	4bb8      	ldr	r3, [pc, #736]	; (8002060 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001d7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001d82:	e1e3      	b.n	800214c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d84:	4bb4      	ldr	r3, [pc, #720]	; (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d8c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d90:	4bb1      	ldr	r3, [pc, #708]	; (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d071      	beq.n	8001e80 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d9c:	4bae      	ldr	r3, [pc, #696]	; (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	099b      	lsrs	r3, r3, #6
 8001da2:	2200      	movs	r2, #0
 8001da4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001da8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001dac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001db0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001db4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001db8:	2300      	movs	r3, #0
 8001dba:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001dbe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001dc2:	4622      	mov	r2, r4
 8001dc4:	462b      	mov	r3, r5
 8001dc6:	f04f 0000 	mov.w	r0, #0
 8001dca:	f04f 0100 	mov.w	r1, #0
 8001dce:	0159      	lsls	r1, r3, #5
 8001dd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001dd4:	0150      	lsls	r0, r2, #5
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	4621      	mov	r1, r4
 8001ddc:	1a51      	subs	r1, r2, r1
 8001dde:	6439      	str	r1, [r7, #64]	; 0x40
 8001de0:	4629      	mov	r1, r5
 8001de2:	eb63 0301 	sbc.w	r3, r3, r1
 8001de6:	647b      	str	r3, [r7, #68]	; 0x44
 8001de8:	f04f 0200 	mov.w	r2, #0
 8001dec:	f04f 0300 	mov.w	r3, #0
 8001df0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001df4:	4649      	mov	r1, r9
 8001df6:	018b      	lsls	r3, r1, #6
 8001df8:	4641      	mov	r1, r8
 8001dfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001dfe:	4641      	mov	r1, r8
 8001e00:	018a      	lsls	r2, r1, #6
 8001e02:	4641      	mov	r1, r8
 8001e04:	1a51      	subs	r1, r2, r1
 8001e06:	63b9      	str	r1, [r7, #56]	; 0x38
 8001e08:	4649      	mov	r1, r9
 8001e0a:	eb63 0301 	sbc.w	r3, r3, r1
 8001e0e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e10:	f04f 0200 	mov.w	r2, #0
 8001e14:	f04f 0300 	mov.w	r3, #0
 8001e18:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001e1c:	4649      	mov	r1, r9
 8001e1e:	00cb      	lsls	r3, r1, #3
 8001e20:	4641      	mov	r1, r8
 8001e22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001e26:	4641      	mov	r1, r8
 8001e28:	00ca      	lsls	r2, r1, #3
 8001e2a:	4610      	mov	r0, r2
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4603      	mov	r3, r0
 8001e30:	4622      	mov	r2, r4
 8001e32:	189b      	adds	r3, r3, r2
 8001e34:	633b      	str	r3, [r7, #48]	; 0x30
 8001e36:	462b      	mov	r3, r5
 8001e38:	460a      	mov	r2, r1
 8001e3a:	eb42 0303 	adc.w	r3, r2, r3
 8001e3e:	637b      	str	r3, [r7, #52]	; 0x34
 8001e40:	f04f 0200 	mov.w	r2, #0
 8001e44:	f04f 0300 	mov.w	r3, #0
 8001e48:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001e4c:	4629      	mov	r1, r5
 8001e4e:	024b      	lsls	r3, r1, #9
 8001e50:	4621      	mov	r1, r4
 8001e52:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e56:	4621      	mov	r1, r4
 8001e58:	024a      	lsls	r2, r1, #9
 8001e5a:	4610      	mov	r0, r2
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001e62:	2200      	movs	r2, #0
 8001e64:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001e68:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001e6c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001e70:	f7fe fa26 	bl	80002c0 <__aeabi_uldivmod>
 8001e74:	4602      	mov	r2, r0
 8001e76:	460b      	mov	r3, r1
 8001e78:	4613      	mov	r3, r2
 8001e7a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001e7e:	e067      	b.n	8001f50 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e80:	4b75      	ldr	r3, [pc, #468]	; (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	099b      	lsrs	r3, r3, #6
 8001e86:	2200      	movs	r2, #0
 8001e88:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001e8c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001e90:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e98:	67bb      	str	r3, [r7, #120]	; 0x78
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001e9e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001ea2:	4622      	mov	r2, r4
 8001ea4:	462b      	mov	r3, r5
 8001ea6:	f04f 0000 	mov.w	r0, #0
 8001eaa:	f04f 0100 	mov.w	r1, #0
 8001eae:	0159      	lsls	r1, r3, #5
 8001eb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001eb4:	0150      	lsls	r0, r2, #5
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	460b      	mov	r3, r1
 8001eba:	4621      	mov	r1, r4
 8001ebc:	1a51      	subs	r1, r2, r1
 8001ebe:	62b9      	str	r1, [r7, #40]	; 0x28
 8001ec0:	4629      	mov	r1, r5
 8001ec2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ec6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ec8:	f04f 0200 	mov.w	r2, #0
 8001ecc:	f04f 0300 	mov.w	r3, #0
 8001ed0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001ed4:	4649      	mov	r1, r9
 8001ed6:	018b      	lsls	r3, r1, #6
 8001ed8:	4641      	mov	r1, r8
 8001eda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ede:	4641      	mov	r1, r8
 8001ee0:	018a      	lsls	r2, r1, #6
 8001ee2:	4641      	mov	r1, r8
 8001ee4:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ee8:	4649      	mov	r1, r9
 8001eea:	eb63 0b01 	sbc.w	fp, r3, r1
 8001eee:	f04f 0200 	mov.w	r2, #0
 8001ef2:	f04f 0300 	mov.w	r3, #0
 8001ef6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001efa:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001efe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001f02:	4692      	mov	sl, r2
 8001f04:	469b      	mov	fp, r3
 8001f06:	4623      	mov	r3, r4
 8001f08:	eb1a 0303 	adds.w	r3, sl, r3
 8001f0c:	623b      	str	r3, [r7, #32]
 8001f0e:	462b      	mov	r3, r5
 8001f10:	eb4b 0303 	adc.w	r3, fp, r3
 8001f14:	627b      	str	r3, [r7, #36]	; 0x24
 8001f16:	f04f 0200 	mov.w	r2, #0
 8001f1a:	f04f 0300 	mov.w	r3, #0
 8001f1e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001f22:	4629      	mov	r1, r5
 8001f24:	028b      	lsls	r3, r1, #10
 8001f26:	4621      	mov	r1, r4
 8001f28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f2c:	4621      	mov	r1, r4
 8001f2e:	028a      	lsls	r2, r1, #10
 8001f30:	4610      	mov	r0, r2
 8001f32:	4619      	mov	r1, r3
 8001f34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001f38:	2200      	movs	r2, #0
 8001f3a:	673b      	str	r3, [r7, #112]	; 0x70
 8001f3c:	677a      	str	r2, [r7, #116]	; 0x74
 8001f3e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001f42:	f7fe f9bd 	bl	80002c0 <__aeabi_uldivmod>
 8001f46:	4602      	mov	r2, r0
 8001f48:	460b      	mov	r3, r1
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001f50:	4b41      	ldr	r3, [pc, #260]	; (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	0c1b      	lsrs	r3, r3, #16
 8001f56:	f003 0303 	and.w	r3, r3, #3
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001f62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001f66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001f72:	e0eb      	b.n	800214c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f74:	4b38      	ldr	r3, [pc, #224]	; (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f7c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f80:	4b35      	ldr	r3, [pc, #212]	; (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d06b      	beq.n	8002064 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f8c:	4b32      	ldr	r3, [pc, #200]	; (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	099b      	lsrs	r3, r3, #6
 8001f92:	2200      	movs	r2, #0
 8001f94:	66bb      	str	r3, [r7, #104]	; 0x68
 8001f96:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001f98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f9e:	663b      	str	r3, [r7, #96]	; 0x60
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	667b      	str	r3, [r7, #100]	; 0x64
 8001fa4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001fa8:	4622      	mov	r2, r4
 8001faa:	462b      	mov	r3, r5
 8001fac:	f04f 0000 	mov.w	r0, #0
 8001fb0:	f04f 0100 	mov.w	r1, #0
 8001fb4:	0159      	lsls	r1, r3, #5
 8001fb6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fba:	0150      	lsls	r0, r2, #5
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	4621      	mov	r1, r4
 8001fc2:	1a51      	subs	r1, r2, r1
 8001fc4:	61b9      	str	r1, [r7, #24]
 8001fc6:	4629      	mov	r1, r5
 8001fc8:	eb63 0301 	sbc.w	r3, r3, r1
 8001fcc:	61fb      	str	r3, [r7, #28]
 8001fce:	f04f 0200 	mov.w	r2, #0
 8001fd2:	f04f 0300 	mov.w	r3, #0
 8001fd6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001fda:	4659      	mov	r1, fp
 8001fdc:	018b      	lsls	r3, r1, #6
 8001fde:	4651      	mov	r1, sl
 8001fe0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fe4:	4651      	mov	r1, sl
 8001fe6:	018a      	lsls	r2, r1, #6
 8001fe8:	4651      	mov	r1, sl
 8001fea:	ebb2 0801 	subs.w	r8, r2, r1
 8001fee:	4659      	mov	r1, fp
 8001ff0:	eb63 0901 	sbc.w	r9, r3, r1
 8001ff4:	f04f 0200 	mov.w	r2, #0
 8001ff8:	f04f 0300 	mov.w	r3, #0
 8001ffc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002000:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002004:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002008:	4690      	mov	r8, r2
 800200a:	4699      	mov	r9, r3
 800200c:	4623      	mov	r3, r4
 800200e:	eb18 0303 	adds.w	r3, r8, r3
 8002012:	613b      	str	r3, [r7, #16]
 8002014:	462b      	mov	r3, r5
 8002016:	eb49 0303 	adc.w	r3, r9, r3
 800201a:	617b      	str	r3, [r7, #20]
 800201c:	f04f 0200 	mov.w	r2, #0
 8002020:	f04f 0300 	mov.w	r3, #0
 8002024:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002028:	4629      	mov	r1, r5
 800202a:	024b      	lsls	r3, r1, #9
 800202c:	4621      	mov	r1, r4
 800202e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002032:	4621      	mov	r1, r4
 8002034:	024a      	lsls	r2, r1, #9
 8002036:	4610      	mov	r0, r2
 8002038:	4619      	mov	r1, r3
 800203a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800203e:	2200      	movs	r2, #0
 8002040:	65bb      	str	r3, [r7, #88]	; 0x58
 8002042:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002044:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002048:	f7fe f93a 	bl	80002c0 <__aeabi_uldivmod>
 800204c:	4602      	mov	r2, r0
 800204e:	460b      	mov	r3, r1
 8002050:	4613      	mov	r3, r2
 8002052:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002056:	e065      	b.n	8002124 <HAL_RCC_GetSysClockFreq+0x420>
 8002058:	40023800 	.word	0x40023800
 800205c:	00f42400 	.word	0x00f42400
 8002060:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002064:	4b3d      	ldr	r3, [pc, #244]	; (800215c <HAL_RCC_GetSysClockFreq+0x458>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	099b      	lsrs	r3, r3, #6
 800206a:	2200      	movs	r2, #0
 800206c:	4618      	mov	r0, r3
 800206e:	4611      	mov	r1, r2
 8002070:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002074:	653b      	str	r3, [r7, #80]	; 0x50
 8002076:	2300      	movs	r3, #0
 8002078:	657b      	str	r3, [r7, #84]	; 0x54
 800207a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800207e:	4642      	mov	r2, r8
 8002080:	464b      	mov	r3, r9
 8002082:	f04f 0000 	mov.w	r0, #0
 8002086:	f04f 0100 	mov.w	r1, #0
 800208a:	0159      	lsls	r1, r3, #5
 800208c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002090:	0150      	lsls	r0, r2, #5
 8002092:	4602      	mov	r2, r0
 8002094:	460b      	mov	r3, r1
 8002096:	4641      	mov	r1, r8
 8002098:	1a51      	subs	r1, r2, r1
 800209a:	60b9      	str	r1, [r7, #8]
 800209c:	4649      	mov	r1, r9
 800209e:	eb63 0301 	sbc.w	r3, r3, r1
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	f04f 0200 	mov.w	r2, #0
 80020a8:	f04f 0300 	mov.w	r3, #0
 80020ac:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80020b0:	4659      	mov	r1, fp
 80020b2:	018b      	lsls	r3, r1, #6
 80020b4:	4651      	mov	r1, sl
 80020b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020ba:	4651      	mov	r1, sl
 80020bc:	018a      	lsls	r2, r1, #6
 80020be:	4651      	mov	r1, sl
 80020c0:	1a54      	subs	r4, r2, r1
 80020c2:	4659      	mov	r1, fp
 80020c4:	eb63 0501 	sbc.w	r5, r3, r1
 80020c8:	f04f 0200 	mov.w	r2, #0
 80020cc:	f04f 0300 	mov.w	r3, #0
 80020d0:	00eb      	lsls	r3, r5, #3
 80020d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80020d6:	00e2      	lsls	r2, r4, #3
 80020d8:	4614      	mov	r4, r2
 80020da:	461d      	mov	r5, r3
 80020dc:	4643      	mov	r3, r8
 80020de:	18e3      	adds	r3, r4, r3
 80020e0:	603b      	str	r3, [r7, #0]
 80020e2:	464b      	mov	r3, r9
 80020e4:	eb45 0303 	adc.w	r3, r5, r3
 80020e8:	607b      	str	r3, [r7, #4]
 80020ea:	f04f 0200 	mov.w	r2, #0
 80020ee:	f04f 0300 	mov.w	r3, #0
 80020f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80020f6:	4629      	mov	r1, r5
 80020f8:	028b      	lsls	r3, r1, #10
 80020fa:	4621      	mov	r1, r4
 80020fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002100:	4621      	mov	r1, r4
 8002102:	028a      	lsls	r2, r1, #10
 8002104:	4610      	mov	r0, r2
 8002106:	4619      	mov	r1, r3
 8002108:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800210c:	2200      	movs	r2, #0
 800210e:	64bb      	str	r3, [r7, #72]	; 0x48
 8002110:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002112:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002116:	f7fe f8d3 	bl	80002c0 <__aeabi_uldivmod>
 800211a:	4602      	mov	r2, r0
 800211c:	460b      	mov	r3, r1
 800211e:	4613      	mov	r3, r2
 8002120:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002124:	4b0d      	ldr	r3, [pc, #52]	; (800215c <HAL_RCC_GetSysClockFreq+0x458>)
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	0f1b      	lsrs	r3, r3, #28
 800212a:	f003 0307 	and.w	r3, r3, #7
 800212e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8002132:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002136:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800213a:	fbb2 f3f3 	udiv	r3, r2, r3
 800213e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002142:	e003      	b.n	800214c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002144:	4b06      	ldr	r3, [pc, #24]	; (8002160 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002146:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800214a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800214c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8002150:	4618      	mov	r0, r3
 8002152:	37b8      	adds	r7, #184	; 0xb8
 8002154:	46bd      	mov	sp, r7
 8002156:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800215a:	bf00      	nop
 800215c:	40023800 	.word	0x40023800
 8002160:	00f42400 	.word	0x00f42400

08002164 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b086      	sub	sp, #24
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d101      	bne.n	8002176 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e28d      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0301 	and.w	r3, r3, #1
 800217e:	2b00      	cmp	r3, #0
 8002180:	f000 8083 	beq.w	800228a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002184:	4b94      	ldr	r3, [pc, #592]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f003 030c 	and.w	r3, r3, #12
 800218c:	2b04      	cmp	r3, #4
 800218e:	d019      	beq.n	80021c4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002190:	4b91      	ldr	r3, [pc, #580]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002198:	2b08      	cmp	r3, #8
 800219a:	d106      	bne.n	80021aa <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800219c:	4b8e      	ldr	r3, [pc, #568]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021a8:	d00c      	beq.n	80021c4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021aa:	4b8b      	ldr	r3, [pc, #556]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80021b2:	2b0c      	cmp	r3, #12
 80021b4:	d112      	bne.n	80021dc <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021b6:	4b88      	ldr	r3, [pc, #544]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021c2:	d10b      	bne.n	80021dc <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021c4:	4b84      	ldr	r3, [pc, #528]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d05b      	beq.n	8002288 <HAL_RCC_OscConfig+0x124>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d157      	bne.n	8002288 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e25a      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021e4:	d106      	bne.n	80021f4 <HAL_RCC_OscConfig+0x90>
 80021e6:	4b7c      	ldr	r3, [pc, #496]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a7b      	ldr	r2, [pc, #492]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 80021ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	e01d      	b.n	8002230 <HAL_RCC_OscConfig+0xcc>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021fc:	d10c      	bne.n	8002218 <HAL_RCC_OscConfig+0xb4>
 80021fe:	4b76      	ldr	r3, [pc, #472]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a75      	ldr	r2, [pc, #468]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002204:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002208:	6013      	str	r3, [r2, #0]
 800220a:	4b73      	ldr	r3, [pc, #460]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a72      	ldr	r2, [pc, #456]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002210:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002214:	6013      	str	r3, [r2, #0]
 8002216:	e00b      	b.n	8002230 <HAL_RCC_OscConfig+0xcc>
 8002218:	4b6f      	ldr	r3, [pc, #444]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a6e      	ldr	r2, [pc, #440]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 800221e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002222:	6013      	str	r3, [r2, #0]
 8002224:	4b6c      	ldr	r3, [pc, #432]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a6b      	ldr	r2, [pc, #428]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 800222a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800222e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d013      	beq.n	8002260 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002238:	f7fe fd14 	bl	8000c64 <HAL_GetTick>
 800223c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800223e:	e008      	b.n	8002252 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002240:	f7fe fd10 	bl	8000c64 <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	2b64      	cmp	r3, #100	; 0x64
 800224c:	d901      	bls.n	8002252 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e21f      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002252:	4b61      	ldr	r3, [pc, #388]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d0f0      	beq.n	8002240 <HAL_RCC_OscConfig+0xdc>
 800225e:	e014      	b.n	800228a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002260:	f7fe fd00 	bl	8000c64 <HAL_GetTick>
 8002264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002266:	e008      	b.n	800227a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002268:	f7fe fcfc 	bl	8000c64 <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b64      	cmp	r3, #100	; 0x64
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e20b      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800227a:	4b57      	ldr	r3, [pc, #348]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f0      	bne.n	8002268 <HAL_RCC_OscConfig+0x104>
 8002286:	e000      	b.n	800228a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002288:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d06f      	beq.n	8002376 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002296:	4b50      	ldr	r3, [pc, #320]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f003 030c 	and.w	r3, r3, #12
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d017      	beq.n	80022d2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80022a2:	4b4d      	ldr	r3, [pc, #308]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80022aa:	2b08      	cmp	r3, #8
 80022ac:	d105      	bne.n	80022ba <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80022ae:	4b4a      	ldr	r3, [pc, #296]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d00b      	beq.n	80022d2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022ba:	4b47      	ldr	r3, [pc, #284]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80022c2:	2b0c      	cmp	r3, #12
 80022c4:	d11c      	bne.n	8002300 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022c6:	4b44      	ldr	r3, [pc, #272]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d116      	bne.n	8002300 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022d2:	4b41      	ldr	r3, [pc, #260]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d005      	beq.n	80022ea <HAL_RCC_OscConfig+0x186>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d001      	beq.n	80022ea <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e1d3      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ea:	4b3b      	ldr	r3, [pc, #236]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	4937      	ldr	r1, [pc, #220]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022fe:	e03a      	b.n	8002376 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d020      	beq.n	800234a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002308:	4b34      	ldr	r3, [pc, #208]	; (80023dc <HAL_RCC_OscConfig+0x278>)
 800230a:	2201      	movs	r2, #1
 800230c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230e:	f7fe fca9 	bl	8000c64 <HAL_GetTick>
 8002312:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002314:	e008      	b.n	8002328 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002316:	f7fe fca5 	bl	8000c64 <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	2b02      	cmp	r3, #2
 8002322:	d901      	bls.n	8002328 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e1b4      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002328:	4b2b      	ldr	r3, [pc, #172]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0302 	and.w	r3, r3, #2
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0f0      	beq.n	8002316 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002334:	4b28      	ldr	r3, [pc, #160]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	691b      	ldr	r3, [r3, #16]
 8002340:	00db      	lsls	r3, r3, #3
 8002342:	4925      	ldr	r1, [pc, #148]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002344:	4313      	orrs	r3, r2
 8002346:	600b      	str	r3, [r1, #0]
 8002348:	e015      	b.n	8002376 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800234a:	4b24      	ldr	r3, [pc, #144]	; (80023dc <HAL_RCC_OscConfig+0x278>)
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002350:	f7fe fc88 	bl	8000c64 <HAL_GetTick>
 8002354:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002356:	e008      	b.n	800236a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002358:	f7fe fc84 	bl	8000c64 <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b02      	cmp	r3, #2
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e193      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800236a:	4b1b      	ldr	r3, [pc, #108]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1f0      	bne.n	8002358 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0308 	and.w	r3, r3, #8
 800237e:	2b00      	cmp	r3, #0
 8002380:	d036      	beq.n	80023f0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d016      	beq.n	80023b8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800238a:	4b15      	ldr	r3, [pc, #84]	; (80023e0 <HAL_RCC_OscConfig+0x27c>)
 800238c:	2201      	movs	r2, #1
 800238e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002390:	f7fe fc68 	bl	8000c64 <HAL_GetTick>
 8002394:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002396:	e008      	b.n	80023aa <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002398:	f7fe fc64 	bl	8000c64 <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d901      	bls.n	80023aa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e173      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023aa:	4b0b      	ldr	r3, [pc, #44]	; (80023d8 <HAL_RCC_OscConfig+0x274>)
 80023ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d0f0      	beq.n	8002398 <HAL_RCC_OscConfig+0x234>
 80023b6:	e01b      	b.n	80023f0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023b8:	4b09      	ldr	r3, [pc, #36]	; (80023e0 <HAL_RCC_OscConfig+0x27c>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023be:	f7fe fc51 	bl	8000c64 <HAL_GetTick>
 80023c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023c4:	e00e      	b.n	80023e4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023c6:	f7fe fc4d 	bl	8000c64 <HAL_GetTick>
 80023ca:	4602      	mov	r2, r0
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d907      	bls.n	80023e4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e15c      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
 80023d8:	40023800 	.word	0x40023800
 80023dc:	42470000 	.word	0x42470000
 80023e0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023e4:	4b8a      	ldr	r3, [pc, #552]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80023e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d1ea      	bne.n	80023c6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0304 	and.w	r3, r3, #4
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	f000 8097 	beq.w	800252c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023fe:	2300      	movs	r3, #0
 8002400:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002402:	4b83      	ldr	r3, [pc, #524]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d10f      	bne.n	800242e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800240e:	2300      	movs	r3, #0
 8002410:	60bb      	str	r3, [r7, #8]
 8002412:	4b7f      	ldr	r3, [pc, #508]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002416:	4a7e      	ldr	r2, [pc, #504]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002418:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800241c:	6413      	str	r3, [r2, #64]	; 0x40
 800241e:	4b7c      	ldr	r3, [pc, #496]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002422:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002426:	60bb      	str	r3, [r7, #8]
 8002428:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800242a:	2301      	movs	r3, #1
 800242c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800242e:	4b79      	ldr	r3, [pc, #484]	; (8002614 <HAL_RCC_OscConfig+0x4b0>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002436:	2b00      	cmp	r3, #0
 8002438:	d118      	bne.n	800246c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800243a:	4b76      	ldr	r3, [pc, #472]	; (8002614 <HAL_RCC_OscConfig+0x4b0>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a75      	ldr	r2, [pc, #468]	; (8002614 <HAL_RCC_OscConfig+0x4b0>)
 8002440:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002444:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002446:	f7fe fc0d 	bl	8000c64 <HAL_GetTick>
 800244a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800244c:	e008      	b.n	8002460 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800244e:	f7fe fc09 	bl	8000c64 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b02      	cmp	r3, #2
 800245a:	d901      	bls.n	8002460 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e118      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002460:	4b6c      	ldr	r3, [pc, #432]	; (8002614 <HAL_RCC_OscConfig+0x4b0>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002468:	2b00      	cmp	r3, #0
 800246a:	d0f0      	beq.n	800244e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d106      	bne.n	8002482 <HAL_RCC_OscConfig+0x31e>
 8002474:	4b66      	ldr	r3, [pc, #408]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002478:	4a65      	ldr	r2, [pc, #404]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 800247a:	f043 0301 	orr.w	r3, r3, #1
 800247e:	6713      	str	r3, [r2, #112]	; 0x70
 8002480:	e01c      	b.n	80024bc <HAL_RCC_OscConfig+0x358>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	2b05      	cmp	r3, #5
 8002488:	d10c      	bne.n	80024a4 <HAL_RCC_OscConfig+0x340>
 800248a:	4b61      	ldr	r3, [pc, #388]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 800248c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800248e:	4a60      	ldr	r2, [pc, #384]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002490:	f043 0304 	orr.w	r3, r3, #4
 8002494:	6713      	str	r3, [r2, #112]	; 0x70
 8002496:	4b5e      	ldr	r3, [pc, #376]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800249a:	4a5d      	ldr	r2, [pc, #372]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	6713      	str	r3, [r2, #112]	; 0x70
 80024a2:	e00b      	b.n	80024bc <HAL_RCC_OscConfig+0x358>
 80024a4:	4b5a      	ldr	r3, [pc, #360]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80024a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024a8:	4a59      	ldr	r2, [pc, #356]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80024aa:	f023 0301 	bic.w	r3, r3, #1
 80024ae:	6713      	str	r3, [r2, #112]	; 0x70
 80024b0:	4b57      	ldr	r3, [pc, #348]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80024b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024b4:	4a56      	ldr	r2, [pc, #344]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80024b6:	f023 0304 	bic.w	r3, r3, #4
 80024ba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d015      	beq.n	80024f0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024c4:	f7fe fbce 	bl	8000c64 <HAL_GetTick>
 80024c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ca:	e00a      	b.n	80024e2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024cc:	f7fe fbca 	bl	8000c64 <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80024da:	4293      	cmp	r3, r2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e0d7      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024e2:	4b4b      	ldr	r3, [pc, #300]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80024e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d0ee      	beq.n	80024cc <HAL_RCC_OscConfig+0x368>
 80024ee:	e014      	b.n	800251a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024f0:	f7fe fbb8 	bl	8000c64 <HAL_GetTick>
 80024f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024f6:	e00a      	b.n	800250e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024f8:	f7fe fbb4 	bl	8000c64 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	f241 3288 	movw	r2, #5000	; 0x1388
 8002506:	4293      	cmp	r3, r2
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e0c1      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800250e:	4b40      	ldr	r3, [pc, #256]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002510:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1ee      	bne.n	80024f8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800251a:	7dfb      	ldrb	r3, [r7, #23]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d105      	bne.n	800252c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002520:	4b3b      	ldr	r3, [pc, #236]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002524:	4a3a      	ldr	r2, [pc, #232]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002526:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800252a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	2b00      	cmp	r3, #0
 8002532:	f000 80ad 	beq.w	8002690 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002536:	4b36      	ldr	r3, [pc, #216]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	f003 030c 	and.w	r3, r3, #12
 800253e:	2b08      	cmp	r3, #8
 8002540:	d060      	beq.n	8002604 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	2b02      	cmp	r3, #2
 8002548:	d145      	bne.n	80025d6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800254a:	4b33      	ldr	r3, [pc, #204]	; (8002618 <HAL_RCC_OscConfig+0x4b4>)
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002550:	f7fe fb88 	bl	8000c64 <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002558:	f7fe fb84 	bl	8000c64 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b02      	cmp	r3, #2
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e093      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800256a:	4b29      	ldr	r3, [pc, #164]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f0      	bne.n	8002558 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	69da      	ldr	r2, [r3, #28]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a1b      	ldr	r3, [r3, #32]
 800257e:	431a      	orrs	r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002584:	019b      	lsls	r3, r3, #6
 8002586:	431a      	orrs	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800258c:	085b      	lsrs	r3, r3, #1
 800258e:	3b01      	subs	r3, #1
 8002590:	041b      	lsls	r3, r3, #16
 8002592:	431a      	orrs	r2, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002598:	061b      	lsls	r3, r3, #24
 800259a:	431a      	orrs	r2, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a0:	071b      	lsls	r3, r3, #28
 80025a2:	491b      	ldr	r1, [pc, #108]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80025a4:	4313      	orrs	r3, r2
 80025a6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025a8:	4b1b      	ldr	r3, [pc, #108]	; (8002618 <HAL_RCC_OscConfig+0x4b4>)
 80025aa:	2201      	movs	r2, #1
 80025ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ae:	f7fe fb59 	bl	8000c64 <HAL_GetTick>
 80025b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025b4:	e008      	b.n	80025c8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025b6:	f7fe fb55 	bl	8000c64 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d901      	bls.n	80025c8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e064      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025c8:	4b11      	ldr	r3, [pc, #68]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d0f0      	beq.n	80025b6 <HAL_RCC_OscConfig+0x452>
 80025d4:	e05c      	b.n	8002690 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025d6:	4b10      	ldr	r3, [pc, #64]	; (8002618 <HAL_RCC_OscConfig+0x4b4>)
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025dc:	f7fe fb42 	bl	8000c64 <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025e4:	f7fe fb3e 	bl	8000c64 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e04d      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025f6:	4b06      	ldr	r3, [pc, #24]	; (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1f0      	bne.n	80025e4 <HAL_RCC_OscConfig+0x480>
 8002602:	e045      	b.n	8002690 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	2b01      	cmp	r3, #1
 800260a:	d107      	bne.n	800261c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e040      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
 8002610:	40023800 	.word	0x40023800
 8002614:	40007000 	.word	0x40007000
 8002618:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800261c:	4b1f      	ldr	r3, [pc, #124]	; (800269c <HAL_RCC_OscConfig+0x538>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	2b01      	cmp	r3, #1
 8002628:	d030      	beq.n	800268c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002634:	429a      	cmp	r2, r3
 8002636:	d129      	bne.n	800268c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002642:	429a      	cmp	r2, r3
 8002644:	d122      	bne.n	800268c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002646:	68fa      	ldr	r2, [r7, #12]
 8002648:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800264c:	4013      	ands	r3, r2
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002652:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002654:	4293      	cmp	r3, r2
 8002656:	d119      	bne.n	800268c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002662:	085b      	lsrs	r3, r3, #1
 8002664:	3b01      	subs	r3, #1
 8002666:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002668:	429a      	cmp	r2, r3
 800266a:	d10f      	bne.n	800268c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002676:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002678:	429a      	cmp	r2, r3
 800267a:	d107      	bne.n	800268c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002686:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002688:	429a      	cmp	r2, r3
 800268a:	d001      	beq.n	8002690 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e000      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002690:	2300      	movs	r3, #0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3718      	adds	r7, #24
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	40023800 	.word	0x40023800

080026a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d101      	bne.n	80026b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e03f      	b.n	8002732 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d106      	bne.n	80026cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7fe f978 	bl	80009bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2224      	movs	r2, #36	; 0x24
 80026d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f000 f929 	bl	800293c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	691a      	ldr	r2, [r3, #16]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	695a      	ldr	r2, [r3, #20]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002708:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	68da      	ldr	r2, [r3, #12]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002718:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2220      	movs	r2, #32
 8002724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2220      	movs	r2, #32
 800272c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b08a      	sub	sp, #40	; 0x28
 800273e:	af02      	add	r7, sp, #8
 8002740:	60f8      	str	r0, [r7, #12]
 8002742:	60b9      	str	r1, [r7, #8]
 8002744:	603b      	str	r3, [r7, #0]
 8002746:	4613      	mov	r3, r2
 8002748:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800274a:	2300      	movs	r3, #0
 800274c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2b20      	cmp	r3, #32
 8002758:	d17c      	bne.n	8002854 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d002      	beq.n	8002766 <HAL_UART_Transmit+0x2c>
 8002760:	88fb      	ldrh	r3, [r7, #6]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e075      	b.n	8002856 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002770:	2b01      	cmp	r3, #1
 8002772:	d101      	bne.n	8002778 <HAL_UART_Transmit+0x3e>
 8002774:	2302      	movs	r3, #2
 8002776:	e06e      	b.n	8002856 <HAL_UART_Transmit+0x11c>
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2200      	movs	r2, #0
 8002784:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2221      	movs	r2, #33	; 0x21
 800278a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800278e:	f7fe fa69 	bl	8000c64 <HAL_GetTick>
 8002792:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	88fa      	ldrh	r2, [r7, #6]
 8002798:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	88fa      	ldrh	r2, [r7, #6]
 800279e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027a8:	d108      	bne.n	80027bc <HAL_UART_Transmit+0x82>
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	691b      	ldr	r3, [r3, #16]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d104      	bne.n	80027bc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80027b2:	2300      	movs	r3, #0
 80027b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	61bb      	str	r3, [r7, #24]
 80027ba:	e003      	b.n	80027c4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027c0:	2300      	movs	r3, #0
 80027c2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80027cc:	e02a      	b.n	8002824 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	2200      	movs	r2, #0
 80027d6:	2180      	movs	r1, #128	; 0x80
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f000 f840 	bl	800285e <UART_WaitOnFlagUntilTimeout>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e036      	b.n	8002856 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d10b      	bne.n	8002806 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	881b      	ldrh	r3, [r3, #0]
 80027f2:	461a      	mov	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	3302      	adds	r3, #2
 8002802:	61bb      	str	r3, [r7, #24]
 8002804:	e007      	b.n	8002816 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	781a      	ldrb	r2, [r3, #0]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	3301      	adds	r3, #1
 8002814:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800281a:	b29b      	uxth	r3, r3
 800281c:	3b01      	subs	r3, #1
 800281e:	b29a      	uxth	r2, r3
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002828:	b29b      	uxth	r3, r3
 800282a:	2b00      	cmp	r3, #0
 800282c:	d1cf      	bne.n	80027ce <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	9300      	str	r3, [sp, #0]
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	2200      	movs	r2, #0
 8002836:	2140      	movs	r1, #64	; 0x40
 8002838:	68f8      	ldr	r0, [r7, #12]
 800283a:	f000 f810 	bl	800285e <UART_WaitOnFlagUntilTimeout>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e006      	b.n	8002856 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2220      	movs	r2, #32
 800284c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002850:	2300      	movs	r3, #0
 8002852:	e000      	b.n	8002856 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002854:	2302      	movs	r3, #2
  }
}
 8002856:	4618      	mov	r0, r3
 8002858:	3720      	adds	r7, #32
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}

0800285e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800285e:	b580      	push	{r7, lr}
 8002860:	b090      	sub	sp, #64	; 0x40
 8002862:	af00      	add	r7, sp, #0
 8002864:	60f8      	str	r0, [r7, #12]
 8002866:	60b9      	str	r1, [r7, #8]
 8002868:	603b      	str	r3, [r7, #0]
 800286a:	4613      	mov	r3, r2
 800286c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800286e:	e050      	b.n	8002912 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002870:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002876:	d04c      	beq.n	8002912 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002878:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800287a:	2b00      	cmp	r3, #0
 800287c:	d007      	beq.n	800288e <UART_WaitOnFlagUntilTimeout+0x30>
 800287e:	f7fe f9f1 	bl	8000c64 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800288a:	429a      	cmp	r2, r3
 800288c:	d241      	bcs.n	8002912 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	330c      	adds	r3, #12
 8002894:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002898:	e853 3f00 	ldrex	r3, [r3]
 800289c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800289e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80028a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	330c      	adds	r3, #12
 80028ac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80028ae:	637a      	str	r2, [r7, #52]	; 0x34
 80028b0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028b2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80028b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028b6:	e841 2300 	strex	r3, r2, [r1]
 80028ba:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80028bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d1e5      	bne.n	800288e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	3314      	adds	r3, #20
 80028c8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	e853 3f00 	ldrex	r3, [r3]
 80028d0:	613b      	str	r3, [r7, #16]
   return(result);
 80028d2:	693b      	ldr	r3, [r7, #16]
 80028d4:	f023 0301 	bic.w	r3, r3, #1
 80028d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	3314      	adds	r3, #20
 80028e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80028e2:	623a      	str	r2, [r7, #32]
 80028e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028e6:	69f9      	ldr	r1, [r7, #28]
 80028e8:	6a3a      	ldr	r2, [r7, #32]
 80028ea:	e841 2300 	strex	r3, r2, [r1]
 80028ee:	61bb      	str	r3, [r7, #24]
   return(result);
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d1e5      	bne.n	80028c2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2220      	movs	r2, #32
 80028fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2220      	movs	r2, #32
 8002902:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800290e:	2303      	movs	r3, #3
 8002910:	e00f      	b.n	8002932 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	4013      	ands	r3, r2
 800291c:	68ba      	ldr	r2, [r7, #8]
 800291e:	429a      	cmp	r2, r3
 8002920:	bf0c      	ite	eq
 8002922:	2301      	moveq	r3, #1
 8002924:	2300      	movne	r3, #0
 8002926:	b2db      	uxtb	r3, r3
 8002928:	461a      	mov	r2, r3
 800292a:	79fb      	ldrb	r3, [r7, #7]
 800292c:	429a      	cmp	r2, r3
 800292e:	d09f      	beq.n	8002870 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3740      	adds	r7, #64	; 0x40
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
	...

0800293c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800293c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002940:	b0c0      	sub	sp, #256	; 0x100
 8002942:	af00      	add	r7, sp, #0
 8002944:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	691b      	ldr	r3, [r3, #16]
 8002950:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002958:	68d9      	ldr	r1, [r3, #12]
 800295a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	ea40 0301 	orr.w	r3, r0, r1
 8002964:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002970:	691b      	ldr	r3, [r3, #16]
 8002972:	431a      	orrs	r2, r3
 8002974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	431a      	orrs	r2, r3
 800297c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002980:	69db      	ldr	r3, [r3, #28]
 8002982:	4313      	orrs	r3, r2
 8002984:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002994:	f021 010c 	bic.w	r1, r1, #12
 8002998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80029a2:	430b      	orrs	r3, r1
 80029a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80029a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	695b      	ldr	r3, [r3, #20]
 80029ae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80029b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029b6:	6999      	ldr	r1, [r3, #24]
 80029b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	ea40 0301 	orr.w	r3, r0, r1
 80029c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80029c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	4b8f      	ldr	r3, [pc, #572]	; (8002c08 <UART_SetConfig+0x2cc>)
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d005      	beq.n	80029dc <UART_SetConfig+0xa0>
 80029d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029d4:	681a      	ldr	r2, [r3, #0]
 80029d6:	4b8d      	ldr	r3, [pc, #564]	; (8002c0c <UART_SetConfig+0x2d0>)
 80029d8:	429a      	cmp	r2, r3
 80029da:	d104      	bne.n	80029e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80029dc:	f7ff f97e 	bl	8001cdc <HAL_RCC_GetPCLK2Freq>
 80029e0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80029e4:	e003      	b.n	80029ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80029e6:	f7ff f965 	bl	8001cb4 <HAL_RCC_GetPCLK1Freq>
 80029ea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80029ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029f2:	69db      	ldr	r3, [r3, #28]
 80029f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80029f8:	f040 810c 	bne.w	8002c14 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80029fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a00:	2200      	movs	r2, #0
 8002a02:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002a06:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002a0a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002a0e:	4622      	mov	r2, r4
 8002a10:	462b      	mov	r3, r5
 8002a12:	1891      	adds	r1, r2, r2
 8002a14:	65b9      	str	r1, [r7, #88]	; 0x58
 8002a16:	415b      	adcs	r3, r3
 8002a18:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002a1a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002a1e:	4621      	mov	r1, r4
 8002a20:	eb12 0801 	adds.w	r8, r2, r1
 8002a24:	4629      	mov	r1, r5
 8002a26:	eb43 0901 	adc.w	r9, r3, r1
 8002a2a:	f04f 0200 	mov.w	r2, #0
 8002a2e:	f04f 0300 	mov.w	r3, #0
 8002a32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a3e:	4690      	mov	r8, r2
 8002a40:	4699      	mov	r9, r3
 8002a42:	4623      	mov	r3, r4
 8002a44:	eb18 0303 	adds.w	r3, r8, r3
 8002a48:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002a4c:	462b      	mov	r3, r5
 8002a4e:	eb49 0303 	adc.w	r3, r9, r3
 8002a52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002a62:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002a66:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002a6a:	460b      	mov	r3, r1
 8002a6c:	18db      	adds	r3, r3, r3
 8002a6e:	653b      	str	r3, [r7, #80]	; 0x50
 8002a70:	4613      	mov	r3, r2
 8002a72:	eb42 0303 	adc.w	r3, r2, r3
 8002a76:	657b      	str	r3, [r7, #84]	; 0x54
 8002a78:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002a7c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002a80:	f7fd fc1e 	bl	80002c0 <__aeabi_uldivmod>
 8002a84:	4602      	mov	r2, r0
 8002a86:	460b      	mov	r3, r1
 8002a88:	4b61      	ldr	r3, [pc, #388]	; (8002c10 <UART_SetConfig+0x2d4>)
 8002a8a:	fba3 2302 	umull	r2, r3, r3, r2
 8002a8e:	095b      	lsrs	r3, r3, #5
 8002a90:	011c      	lsls	r4, r3, #4
 8002a92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a96:	2200      	movs	r2, #0
 8002a98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002a9c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002aa0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002aa4:	4642      	mov	r2, r8
 8002aa6:	464b      	mov	r3, r9
 8002aa8:	1891      	adds	r1, r2, r2
 8002aaa:	64b9      	str	r1, [r7, #72]	; 0x48
 8002aac:	415b      	adcs	r3, r3
 8002aae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ab0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002ab4:	4641      	mov	r1, r8
 8002ab6:	eb12 0a01 	adds.w	sl, r2, r1
 8002aba:	4649      	mov	r1, r9
 8002abc:	eb43 0b01 	adc.w	fp, r3, r1
 8002ac0:	f04f 0200 	mov.w	r2, #0
 8002ac4:	f04f 0300 	mov.w	r3, #0
 8002ac8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002acc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002ad0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ad4:	4692      	mov	sl, r2
 8002ad6:	469b      	mov	fp, r3
 8002ad8:	4643      	mov	r3, r8
 8002ada:	eb1a 0303 	adds.w	r3, sl, r3
 8002ade:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002ae2:	464b      	mov	r3, r9
 8002ae4:	eb4b 0303 	adc.w	r3, fp, r3
 8002ae8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002af8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002afc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002b00:	460b      	mov	r3, r1
 8002b02:	18db      	adds	r3, r3, r3
 8002b04:	643b      	str	r3, [r7, #64]	; 0x40
 8002b06:	4613      	mov	r3, r2
 8002b08:	eb42 0303 	adc.w	r3, r2, r3
 8002b0c:	647b      	str	r3, [r7, #68]	; 0x44
 8002b0e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002b12:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002b16:	f7fd fbd3 	bl	80002c0 <__aeabi_uldivmod>
 8002b1a:	4602      	mov	r2, r0
 8002b1c:	460b      	mov	r3, r1
 8002b1e:	4611      	mov	r1, r2
 8002b20:	4b3b      	ldr	r3, [pc, #236]	; (8002c10 <UART_SetConfig+0x2d4>)
 8002b22:	fba3 2301 	umull	r2, r3, r3, r1
 8002b26:	095b      	lsrs	r3, r3, #5
 8002b28:	2264      	movs	r2, #100	; 0x64
 8002b2a:	fb02 f303 	mul.w	r3, r2, r3
 8002b2e:	1acb      	subs	r3, r1, r3
 8002b30:	00db      	lsls	r3, r3, #3
 8002b32:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002b36:	4b36      	ldr	r3, [pc, #216]	; (8002c10 <UART_SetConfig+0x2d4>)
 8002b38:	fba3 2302 	umull	r2, r3, r3, r2
 8002b3c:	095b      	lsrs	r3, r3, #5
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002b44:	441c      	add	r4, r3
 8002b46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002b50:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002b54:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002b58:	4642      	mov	r2, r8
 8002b5a:	464b      	mov	r3, r9
 8002b5c:	1891      	adds	r1, r2, r2
 8002b5e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002b60:	415b      	adcs	r3, r3
 8002b62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b64:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002b68:	4641      	mov	r1, r8
 8002b6a:	1851      	adds	r1, r2, r1
 8002b6c:	6339      	str	r1, [r7, #48]	; 0x30
 8002b6e:	4649      	mov	r1, r9
 8002b70:	414b      	adcs	r3, r1
 8002b72:	637b      	str	r3, [r7, #52]	; 0x34
 8002b74:	f04f 0200 	mov.w	r2, #0
 8002b78:	f04f 0300 	mov.w	r3, #0
 8002b7c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002b80:	4659      	mov	r1, fp
 8002b82:	00cb      	lsls	r3, r1, #3
 8002b84:	4651      	mov	r1, sl
 8002b86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b8a:	4651      	mov	r1, sl
 8002b8c:	00ca      	lsls	r2, r1, #3
 8002b8e:	4610      	mov	r0, r2
 8002b90:	4619      	mov	r1, r3
 8002b92:	4603      	mov	r3, r0
 8002b94:	4642      	mov	r2, r8
 8002b96:	189b      	adds	r3, r3, r2
 8002b98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002b9c:	464b      	mov	r3, r9
 8002b9e:	460a      	mov	r2, r1
 8002ba0:	eb42 0303 	adc.w	r3, r2, r3
 8002ba4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002bb4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002bb8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002bbc:	460b      	mov	r3, r1
 8002bbe:	18db      	adds	r3, r3, r3
 8002bc0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002bc2:	4613      	mov	r3, r2
 8002bc4:	eb42 0303 	adc.w	r3, r2, r3
 8002bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002bce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002bd2:	f7fd fb75 	bl	80002c0 <__aeabi_uldivmod>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	460b      	mov	r3, r1
 8002bda:	4b0d      	ldr	r3, [pc, #52]	; (8002c10 <UART_SetConfig+0x2d4>)
 8002bdc:	fba3 1302 	umull	r1, r3, r3, r2
 8002be0:	095b      	lsrs	r3, r3, #5
 8002be2:	2164      	movs	r1, #100	; 0x64
 8002be4:	fb01 f303 	mul.w	r3, r1, r3
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	00db      	lsls	r3, r3, #3
 8002bec:	3332      	adds	r3, #50	; 0x32
 8002bee:	4a08      	ldr	r2, [pc, #32]	; (8002c10 <UART_SetConfig+0x2d4>)
 8002bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf4:	095b      	lsrs	r3, r3, #5
 8002bf6:	f003 0207 	and.w	r2, r3, #7
 8002bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4422      	add	r2, r4
 8002c02:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002c04:	e106      	b.n	8002e14 <UART_SetConfig+0x4d8>
 8002c06:	bf00      	nop
 8002c08:	40011000 	.word	0x40011000
 8002c0c:	40011400 	.word	0x40011400
 8002c10:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002c1e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002c22:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002c26:	4642      	mov	r2, r8
 8002c28:	464b      	mov	r3, r9
 8002c2a:	1891      	adds	r1, r2, r2
 8002c2c:	6239      	str	r1, [r7, #32]
 8002c2e:	415b      	adcs	r3, r3
 8002c30:	627b      	str	r3, [r7, #36]	; 0x24
 8002c32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c36:	4641      	mov	r1, r8
 8002c38:	1854      	adds	r4, r2, r1
 8002c3a:	4649      	mov	r1, r9
 8002c3c:	eb43 0501 	adc.w	r5, r3, r1
 8002c40:	f04f 0200 	mov.w	r2, #0
 8002c44:	f04f 0300 	mov.w	r3, #0
 8002c48:	00eb      	lsls	r3, r5, #3
 8002c4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c4e:	00e2      	lsls	r2, r4, #3
 8002c50:	4614      	mov	r4, r2
 8002c52:	461d      	mov	r5, r3
 8002c54:	4643      	mov	r3, r8
 8002c56:	18e3      	adds	r3, r4, r3
 8002c58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002c5c:	464b      	mov	r3, r9
 8002c5e:	eb45 0303 	adc.w	r3, r5, r3
 8002c62:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002c72:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002c76:	f04f 0200 	mov.w	r2, #0
 8002c7a:	f04f 0300 	mov.w	r3, #0
 8002c7e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002c82:	4629      	mov	r1, r5
 8002c84:	008b      	lsls	r3, r1, #2
 8002c86:	4621      	mov	r1, r4
 8002c88:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c8c:	4621      	mov	r1, r4
 8002c8e:	008a      	lsls	r2, r1, #2
 8002c90:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002c94:	f7fd fb14 	bl	80002c0 <__aeabi_uldivmod>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	460b      	mov	r3, r1
 8002c9c:	4b60      	ldr	r3, [pc, #384]	; (8002e20 <UART_SetConfig+0x4e4>)
 8002c9e:	fba3 2302 	umull	r2, r3, r3, r2
 8002ca2:	095b      	lsrs	r3, r3, #5
 8002ca4:	011c      	lsls	r4, r3, #4
 8002ca6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002caa:	2200      	movs	r2, #0
 8002cac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002cb0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002cb4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002cb8:	4642      	mov	r2, r8
 8002cba:	464b      	mov	r3, r9
 8002cbc:	1891      	adds	r1, r2, r2
 8002cbe:	61b9      	str	r1, [r7, #24]
 8002cc0:	415b      	adcs	r3, r3
 8002cc2:	61fb      	str	r3, [r7, #28]
 8002cc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002cc8:	4641      	mov	r1, r8
 8002cca:	1851      	adds	r1, r2, r1
 8002ccc:	6139      	str	r1, [r7, #16]
 8002cce:	4649      	mov	r1, r9
 8002cd0:	414b      	adcs	r3, r1
 8002cd2:	617b      	str	r3, [r7, #20]
 8002cd4:	f04f 0200 	mov.w	r2, #0
 8002cd8:	f04f 0300 	mov.w	r3, #0
 8002cdc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ce0:	4659      	mov	r1, fp
 8002ce2:	00cb      	lsls	r3, r1, #3
 8002ce4:	4651      	mov	r1, sl
 8002ce6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002cea:	4651      	mov	r1, sl
 8002cec:	00ca      	lsls	r2, r1, #3
 8002cee:	4610      	mov	r0, r2
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	4642      	mov	r2, r8
 8002cf6:	189b      	adds	r3, r3, r2
 8002cf8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002cfc:	464b      	mov	r3, r9
 8002cfe:	460a      	mov	r2, r1
 8002d00:	eb42 0303 	adc.w	r3, r2, r3
 8002d04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	67bb      	str	r3, [r7, #120]	; 0x78
 8002d12:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002d14:	f04f 0200 	mov.w	r2, #0
 8002d18:	f04f 0300 	mov.w	r3, #0
 8002d1c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002d20:	4649      	mov	r1, r9
 8002d22:	008b      	lsls	r3, r1, #2
 8002d24:	4641      	mov	r1, r8
 8002d26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d2a:	4641      	mov	r1, r8
 8002d2c:	008a      	lsls	r2, r1, #2
 8002d2e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002d32:	f7fd fac5 	bl	80002c0 <__aeabi_uldivmod>
 8002d36:	4602      	mov	r2, r0
 8002d38:	460b      	mov	r3, r1
 8002d3a:	4611      	mov	r1, r2
 8002d3c:	4b38      	ldr	r3, [pc, #224]	; (8002e20 <UART_SetConfig+0x4e4>)
 8002d3e:	fba3 2301 	umull	r2, r3, r3, r1
 8002d42:	095b      	lsrs	r3, r3, #5
 8002d44:	2264      	movs	r2, #100	; 0x64
 8002d46:	fb02 f303 	mul.w	r3, r2, r3
 8002d4a:	1acb      	subs	r3, r1, r3
 8002d4c:	011b      	lsls	r3, r3, #4
 8002d4e:	3332      	adds	r3, #50	; 0x32
 8002d50:	4a33      	ldr	r2, [pc, #204]	; (8002e20 <UART_SetConfig+0x4e4>)
 8002d52:	fba2 2303 	umull	r2, r3, r2, r3
 8002d56:	095b      	lsrs	r3, r3, #5
 8002d58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002d5c:	441c      	add	r4, r3
 8002d5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002d62:	2200      	movs	r2, #0
 8002d64:	673b      	str	r3, [r7, #112]	; 0x70
 8002d66:	677a      	str	r2, [r7, #116]	; 0x74
 8002d68:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002d6c:	4642      	mov	r2, r8
 8002d6e:	464b      	mov	r3, r9
 8002d70:	1891      	adds	r1, r2, r2
 8002d72:	60b9      	str	r1, [r7, #8]
 8002d74:	415b      	adcs	r3, r3
 8002d76:	60fb      	str	r3, [r7, #12]
 8002d78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d7c:	4641      	mov	r1, r8
 8002d7e:	1851      	adds	r1, r2, r1
 8002d80:	6039      	str	r1, [r7, #0]
 8002d82:	4649      	mov	r1, r9
 8002d84:	414b      	adcs	r3, r1
 8002d86:	607b      	str	r3, [r7, #4]
 8002d88:	f04f 0200 	mov.w	r2, #0
 8002d8c:	f04f 0300 	mov.w	r3, #0
 8002d90:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002d94:	4659      	mov	r1, fp
 8002d96:	00cb      	lsls	r3, r1, #3
 8002d98:	4651      	mov	r1, sl
 8002d9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d9e:	4651      	mov	r1, sl
 8002da0:	00ca      	lsls	r2, r1, #3
 8002da2:	4610      	mov	r0, r2
 8002da4:	4619      	mov	r1, r3
 8002da6:	4603      	mov	r3, r0
 8002da8:	4642      	mov	r2, r8
 8002daa:	189b      	adds	r3, r3, r2
 8002dac:	66bb      	str	r3, [r7, #104]	; 0x68
 8002dae:	464b      	mov	r3, r9
 8002db0:	460a      	mov	r2, r1
 8002db2:	eb42 0303 	adc.w	r3, r2, r3
 8002db6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002db8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	663b      	str	r3, [r7, #96]	; 0x60
 8002dc2:	667a      	str	r2, [r7, #100]	; 0x64
 8002dc4:	f04f 0200 	mov.w	r2, #0
 8002dc8:	f04f 0300 	mov.w	r3, #0
 8002dcc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002dd0:	4649      	mov	r1, r9
 8002dd2:	008b      	lsls	r3, r1, #2
 8002dd4:	4641      	mov	r1, r8
 8002dd6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002dda:	4641      	mov	r1, r8
 8002ddc:	008a      	lsls	r2, r1, #2
 8002dde:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002de2:	f7fd fa6d 	bl	80002c0 <__aeabi_uldivmod>
 8002de6:	4602      	mov	r2, r0
 8002de8:	460b      	mov	r3, r1
 8002dea:	4b0d      	ldr	r3, [pc, #52]	; (8002e20 <UART_SetConfig+0x4e4>)
 8002dec:	fba3 1302 	umull	r1, r3, r3, r2
 8002df0:	095b      	lsrs	r3, r3, #5
 8002df2:	2164      	movs	r1, #100	; 0x64
 8002df4:	fb01 f303 	mul.w	r3, r1, r3
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	011b      	lsls	r3, r3, #4
 8002dfc:	3332      	adds	r3, #50	; 0x32
 8002dfe:	4a08      	ldr	r2, [pc, #32]	; (8002e20 <UART_SetConfig+0x4e4>)
 8002e00:	fba2 2303 	umull	r2, r3, r2, r3
 8002e04:	095b      	lsrs	r3, r3, #5
 8002e06:	f003 020f 	and.w	r2, r3, #15
 8002e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4422      	add	r2, r4
 8002e12:	609a      	str	r2, [r3, #8]
}
 8002e14:	bf00      	nop
 8002e16:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e20:	51eb851f 	.word	0x51eb851f

08002e24 <siprintf>:
 8002e24:	b40e      	push	{r1, r2, r3}
 8002e26:	b500      	push	{lr}
 8002e28:	b09c      	sub	sp, #112	; 0x70
 8002e2a:	ab1d      	add	r3, sp, #116	; 0x74
 8002e2c:	9002      	str	r0, [sp, #8]
 8002e2e:	9006      	str	r0, [sp, #24]
 8002e30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002e34:	4809      	ldr	r0, [pc, #36]	; (8002e5c <siprintf+0x38>)
 8002e36:	9107      	str	r1, [sp, #28]
 8002e38:	9104      	str	r1, [sp, #16]
 8002e3a:	4909      	ldr	r1, [pc, #36]	; (8002e60 <siprintf+0x3c>)
 8002e3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002e40:	9105      	str	r1, [sp, #20]
 8002e42:	6800      	ldr	r0, [r0, #0]
 8002e44:	9301      	str	r3, [sp, #4]
 8002e46:	a902      	add	r1, sp, #8
 8002e48:	f000 f98a 	bl	8003160 <_svfiprintf_r>
 8002e4c:	9b02      	ldr	r3, [sp, #8]
 8002e4e:	2200      	movs	r2, #0
 8002e50:	701a      	strb	r2, [r3, #0]
 8002e52:	b01c      	add	sp, #112	; 0x70
 8002e54:	f85d eb04 	ldr.w	lr, [sp], #4
 8002e58:	b003      	add	sp, #12
 8002e5a:	4770      	bx	lr
 8002e5c:	20000058 	.word	0x20000058
 8002e60:	ffff0208 	.word	0xffff0208

08002e64 <__errno>:
 8002e64:	4b01      	ldr	r3, [pc, #4]	; (8002e6c <__errno+0x8>)
 8002e66:	6818      	ldr	r0, [r3, #0]
 8002e68:	4770      	bx	lr
 8002e6a:	bf00      	nop
 8002e6c:	20000058 	.word	0x20000058

08002e70 <__libc_init_array>:
 8002e70:	b570      	push	{r4, r5, r6, lr}
 8002e72:	4d0d      	ldr	r5, [pc, #52]	; (8002ea8 <__libc_init_array+0x38>)
 8002e74:	4c0d      	ldr	r4, [pc, #52]	; (8002eac <__libc_init_array+0x3c>)
 8002e76:	1b64      	subs	r4, r4, r5
 8002e78:	10a4      	asrs	r4, r4, #2
 8002e7a:	2600      	movs	r6, #0
 8002e7c:	42a6      	cmp	r6, r4
 8002e7e:	d109      	bne.n	8002e94 <__libc_init_array+0x24>
 8002e80:	4d0b      	ldr	r5, [pc, #44]	; (8002eb0 <__libc_init_array+0x40>)
 8002e82:	4c0c      	ldr	r4, [pc, #48]	; (8002eb4 <__libc_init_array+0x44>)
 8002e84:	f000 fc6a 	bl	800375c <_init>
 8002e88:	1b64      	subs	r4, r4, r5
 8002e8a:	10a4      	asrs	r4, r4, #2
 8002e8c:	2600      	movs	r6, #0
 8002e8e:	42a6      	cmp	r6, r4
 8002e90:	d105      	bne.n	8002e9e <__libc_init_array+0x2e>
 8002e92:	bd70      	pop	{r4, r5, r6, pc}
 8002e94:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e98:	4798      	blx	r3
 8002e9a:	3601      	adds	r6, #1
 8002e9c:	e7ee      	b.n	8002e7c <__libc_init_array+0xc>
 8002e9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ea2:	4798      	blx	r3
 8002ea4:	3601      	adds	r6, #1
 8002ea6:	e7f2      	b.n	8002e8e <__libc_init_array+0x1e>
 8002ea8:	08003800 	.word	0x08003800
 8002eac:	08003800 	.word	0x08003800
 8002eb0:	08003800 	.word	0x08003800
 8002eb4:	08003804 	.word	0x08003804

08002eb8 <__retarget_lock_acquire_recursive>:
 8002eb8:	4770      	bx	lr

08002eba <__retarget_lock_release_recursive>:
 8002eba:	4770      	bx	lr

08002ebc <_free_r>:
 8002ebc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002ebe:	2900      	cmp	r1, #0
 8002ec0:	d044      	beq.n	8002f4c <_free_r+0x90>
 8002ec2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002ec6:	9001      	str	r0, [sp, #4]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	f1a1 0404 	sub.w	r4, r1, #4
 8002ece:	bfb8      	it	lt
 8002ed0:	18e4      	addlt	r4, r4, r3
 8002ed2:	f000 f8df 	bl	8003094 <__malloc_lock>
 8002ed6:	4a1e      	ldr	r2, [pc, #120]	; (8002f50 <_free_r+0x94>)
 8002ed8:	9801      	ldr	r0, [sp, #4]
 8002eda:	6813      	ldr	r3, [r2, #0]
 8002edc:	b933      	cbnz	r3, 8002eec <_free_r+0x30>
 8002ede:	6063      	str	r3, [r4, #4]
 8002ee0:	6014      	str	r4, [r2, #0]
 8002ee2:	b003      	add	sp, #12
 8002ee4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002ee8:	f000 b8da 	b.w	80030a0 <__malloc_unlock>
 8002eec:	42a3      	cmp	r3, r4
 8002eee:	d908      	bls.n	8002f02 <_free_r+0x46>
 8002ef0:	6825      	ldr	r5, [r4, #0]
 8002ef2:	1961      	adds	r1, r4, r5
 8002ef4:	428b      	cmp	r3, r1
 8002ef6:	bf01      	itttt	eq
 8002ef8:	6819      	ldreq	r1, [r3, #0]
 8002efa:	685b      	ldreq	r3, [r3, #4]
 8002efc:	1949      	addeq	r1, r1, r5
 8002efe:	6021      	streq	r1, [r4, #0]
 8002f00:	e7ed      	b.n	8002ede <_free_r+0x22>
 8002f02:	461a      	mov	r2, r3
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	b10b      	cbz	r3, 8002f0c <_free_r+0x50>
 8002f08:	42a3      	cmp	r3, r4
 8002f0a:	d9fa      	bls.n	8002f02 <_free_r+0x46>
 8002f0c:	6811      	ldr	r1, [r2, #0]
 8002f0e:	1855      	adds	r5, r2, r1
 8002f10:	42a5      	cmp	r5, r4
 8002f12:	d10b      	bne.n	8002f2c <_free_r+0x70>
 8002f14:	6824      	ldr	r4, [r4, #0]
 8002f16:	4421      	add	r1, r4
 8002f18:	1854      	adds	r4, r2, r1
 8002f1a:	42a3      	cmp	r3, r4
 8002f1c:	6011      	str	r1, [r2, #0]
 8002f1e:	d1e0      	bne.n	8002ee2 <_free_r+0x26>
 8002f20:	681c      	ldr	r4, [r3, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	6053      	str	r3, [r2, #4]
 8002f26:	440c      	add	r4, r1
 8002f28:	6014      	str	r4, [r2, #0]
 8002f2a:	e7da      	b.n	8002ee2 <_free_r+0x26>
 8002f2c:	d902      	bls.n	8002f34 <_free_r+0x78>
 8002f2e:	230c      	movs	r3, #12
 8002f30:	6003      	str	r3, [r0, #0]
 8002f32:	e7d6      	b.n	8002ee2 <_free_r+0x26>
 8002f34:	6825      	ldr	r5, [r4, #0]
 8002f36:	1961      	adds	r1, r4, r5
 8002f38:	428b      	cmp	r3, r1
 8002f3a:	bf04      	itt	eq
 8002f3c:	6819      	ldreq	r1, [r3, #0]
 8002f3e:	685b      	ldreq	r3, [r3, #4]
 8002f40:	6063      	str	r3, [r4, #4]
 8002f42:	bf04      	itt	eq
 8002f44:	1949      	addeq	r1, r1, r5
 8002f46:	6021      	streq	r1, [r4, #0]
 8002f48:	6054      	str	r4, [r2, #4]
 8002f4a:	e7ca      	b.n	8002ee2 <_free_r+0x26>
 8002f4c:	b003      	add	sp, #12
 8002f4e:	bd30      	pop	{r4, r5, pc}
 8002f50:	2000022c 	.word	0x2000022c

08002f54 <sbrk_aligned>:
 8002f54:	b570      	push	{r4, r5, r6, lr}
 8002f56:	4e0e      	ldr	r6, [pc, #56]	; (8002f90 <sbrk_aligned+0x3c>)
 8002f58:	460c      	mov	r4, r1
 8002f5a:	6831      	ldr	r1, [r6, #0]
 8002f5c:	4605      	mov	r5, r0
 8002f5e:	b911      	cbnz	r1, 8002f66 <sbrk_aligned+0x12>
 8002f60:	f000 fba6 	bl	80036b0 <_sbrk_r>
 8002f64:	6030      	str	r0, [r6, #0]
 8002f66:	4621      	mov	r1, r4
 8002f68:	4628      	mov	r0, r5
 8002f6a:	f000 fba1 	bl	80036b0 <_sbrk_r>
 8002f6e:	1c43      	adds	r3, r0, #1
 8002f70:	d00a      	beq.n	8002f88 <sbrk_aligned+0x34>
 8002f72:	1cc4      	adds	r4, r0, #3
 8002f74:	f024 0403 	bic.w	r4, r4, #3
 8002f78:	42a0      	cmp	r0, r4
 8002f7a:	d007      	beq.n	8002f8c <sbrk_aligned+0x38>
 8002f7c:	1a21      	subs	r1, r4, r0
 8002f7e:	4628      	mov	r0, r5
 8002f80:	f000 fb96 	bl	80036b0 <_sbrk_r>
 8002f84:	3001      	adds	r0, #1
 8002f86:	d101      	bne.n	8002f8c <sbrk_aligned+0x38>
 8002f88:	f04f 34ff 	mov.w	r4, #4294967295
 8002f8c:	4620      	mov	r0, r4
 8002f8e:	bd70      	pop	{r4, r5, r6, pc}
 8002f90:	20000230 	.word	0x20000230

08002f94 <_malloc_r>:
 8002f94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f98:	1ccd      	adds	r5, r1, #3
 8002f9a:	f025 0503 	bic.w	r5, r5, #3
 8002f9e:	3508      	adds	r5, #8
 8002fa0:	2d0c      	cmp	r5, #12
 8002fa2:	bf38      	it	cc
 8002fa4:	250c      	movcc	r5, #12
 8002fa6:	2d00      	cmp	r5, #0
 8002fa8:	4607      	mov	r7, r0
 8002faa:	db01      	blt.n	8002fb0 <_malloc_r+0x1c>
 8002fac:	42a9      	cmp	r1, r5
 8002fae:	d905      	bls.n	8002fbc <_malloc_r+0x28>
 8002fb0:	230c      	movs	r3, #12
 8002fb2:	603b      	str	r3, [r7, #0]
 8002fb4:	2600      	movs	r6, #0
 8002fb6:	4630      	mov	r0, r6
 8002fb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002fbc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003090 <_malloc_r+0xfc>
 8002fc0:	f000 f868 	bl	8003094 <__malloc_lock>
 8002fc4:	f8d8 3000 	ldr.w	r3, [r8]
 8002fc8:	461c      	mov	r4, r3
 8002fca:	bb5c      	cbnz	r4, 8003024 <_malloc_r+0x90>
 8002fcc:	4629      	mov	r1, r5
 8002fce:	4638      	mov	r0, r7
 8002fd0:	f7ff ffc0 	bl	8002f54 <sbrk_aligned>
 8002fd4:	1c43      	adds	r3, r0, #1
 8002fd6:	4604      	mov	r4, r0
 8002fd8:	d155      	bne.n	8003086 <_malloc_r+0xf2>
 8002fda:	f8d8 4000 	ldr.w	r4, [r8]
 8002fde:	4626      	mov	r6, r4
 8002fe0:	2e00      	cmp	r6, #0
 8002fe2:	d145      	bne.n	8003070 <_malloc_r+0xdc>
 8002fe4:	2c00      	cmp	r4, #0
 8002fe6:	d048      	beq.n	800307a <_malloc_r+0xe6>
 8002fe8:	6823      	ldr	r3, [r4, #0]
 8002fea:	4631      	mov	r1, r6
 8002fec:	4638      	mov	r0, r7
 8002fee:	eb04 0903 	add.w	r9, r4, r3
 8002ff2:	f000 fb5d 	bl	80036b0 <_sbrk_r>
 8002ff6:	4581      	cmp	r9, r0
 8002ff8:	d13f      	bne.n	800307a <_malloc_r+0xe6>
 8002ffa:	6821      	ldr	r1, [r4, #0]
 8002ffc:	1a6d      	subs	r5, r5, r1
 8002ffe:	4629      	mov	r1, r5
 8003000:	4638      	mov	r0, r7
 8003002:	f7ff ffa7 	bl	8002f54 <sbrk_aligned>
 8003006:	3001      	adds	r0, #1
 8003008:	d037      	beq.n	800307a <_malloc_r+0xe6>
 800300a:	6823      	ldr	r3, [r4, #0]
 800300c:	442b      	add	r3, r5
 800300e:	6023      	str	r3, [r4, #0]
 8003010:	f8d8 3000 	ldr.w	r3, [r8]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d038      	beq.n	800308a <_malloc_r+0xf6>
 8003018:	685a      	ldr	r2, [r3, #4]
 800301a:	42a2      	cmp	r2, r4
 800301c:	d12b      	bne.n	8003076 <_malloc_r+0xe2>
 800301e:	2200      	movs	r2, #0
 8003020:	605a      	str	r2, [r3, #4]
 8003022:	e00f      	b.n	8003044 <_malloc_r+0xb0>
 8003024:	6822      	ldr	r2, [r4, #0]
 8003026:	1b52      	subs	r2, r2, r5
 8003028:	d41f      	bmi.n	800306a <_malloc_r+0xd6>
 800302a:	2a0b      	cmp	r2, #11
 800302c:	d917      	bls.n	800305e <_malloc_r+0xca>
 800302e:	1961      	adds	r1, r4, r5
 8003030:	42a3      	cmp	r3, r4
 8003032:	6025      	str	r5, [r4, #0]
 8003034:	bf18      	it	ne
 8003036:	6059      	strne	r1, [r3, #4]
 8003038:	6863      	ldr	r3, [r4, #4]
 800303a:	bf08      	it	eq
 800303c:	f8c8 1000 	streq.w	r1, [r8]
 8003040:	5162      	str	r2, [r4, r5]
 8003042:	604b      	str	r3, [r1, #4]
 8003044:	4638      	mov	r0, r7
 8003046:	f104 060b 	add.w	r6, r4, #11
 800304a:	f000 f829 	bl	80030a0 <__malloc_unlock>
 800304e:	f026 0607 	bic.w	r6, r6, #7
 8003052:	1d23      	adds	r3, r4, #4
 8003054:	1af2      	subs	r2, r6, r3
 8003056:	d0ae      	beq.n	8002fb6 <_malloc_r+0x22>
 8003058:	1b9b      	subs	r3, r3, r6
 800305a:	50a3      	str	r3, [r4, r2]
 800305c:	e7ab      	b.n	8002fb6 <_malloc_r+0x22>
 800305e:	42a3      	cmp	r3, r4
 8003060:	6862      	ldr	r2, [r4, #4]
 8003062:	d1dd      	bne.n	8003020 <_malloc_r+0x8c>
 8003064:	f8c8 2000 	str.w	r2, [r8]
 8003068:	e7ec      	b.n	8003044 <_malloc_r+0xb0>
 800306a:	4623      	mov	r3, r4
 800306c:	6864      	ldr	r4, [r4, #4]
 800306e:	e7ac      	b.n	8002fca <_malloc_r+0x36>
 8003070:	4634      	mov	r4, r6
 8003072:	6876      	ldr	r6, [r6, #4]
 8003074:	e7b4      	b.n	8002fe0 <_malloc_r+0x4c>
 8003076:	4613      	mov	r3, r2
 8003078:	e7cc      	b.n	8003014 <_malloc_r+0x80>
 800307a:	230c      	movs	r3, #12
 800307c:	603b      	str	r3, [r7, #0]
 800307e:	4638      	mov	r0, r7
 8003080:	f000 f80e 	bl	80030a0 <__malloc_unlock>
 8003084:	e797      	b.n	8002fb6 <_malloc_r+0x22>
 8003086:	6025      	str	r5, [r4, #0]
 8003088:	e7dc      	b.n	8003044 <_malloc_r+0xb0>
 800308a:	605b      	str	r3, [r3, #4]
 800308c:	deff      	udf	#255	; 0xff
 800308e:	bf00      	nop
 8003090:	2000022c 	.word	0x2000022c

08003094 <__malloc_lock>:
 8003094:	4801      	ldr	r0, [pc, #4]	; (800309c <__malloc_lock+0x8>)
 8003096:	f7ff bf0f 	b.w	8002eb8 <__retarget_lock_acquire_recursive>
 800309a:	bf00      	nop
 800309c:	20000228 	.word	0x20000228

080030a0 <__malloc_unlock>:
 80030a0:	4801      	ldr	r0, [pc, #4]	; (80030a8 <__malloc_unlock+0x8>)
 80030a2:	f7ff bf0a 	b.w	8002eba <__retarget_lock_release_recursive>
 80030a6:	bf00      	nop
 80030a8:	20000228 	.word	0x20000228

080030ac <__ssputs_r>:
 80030ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030b0:	688e      	ldr	r6, [r1, #8]
 80030b2:	461f      	mov	r7, r3
 80030b4:	42be      	cmp	r6, r7
 80030b6:	680b      	ldr	r3, [r1, #0]
 80030b8:	4682      	mov	sl, r0
 80030ba:	460c      	mov	r4, r1
 80030bc:	4690      	mov	r8, r2
 80030be:	d82c      	bhi.n	800311a <__ssputs_r+0x6e>
 80030c0:	898a      	ldrh	r2, [r1, #12]
 80030c2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80030c6:	d026      	beq.n	8003116 <__ssputs_r+0x6a>
 80030c8:	6965      	ldr	r5, [r4, #20]
 80030ca:	6909      	ldr	r1, [r1, #16]
 80030cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80030d0:	eba3 0901 	sub.w	r9, r3, r1
 80030d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80030d8:	1c7b      	adds	r3, r7, #1
 80030da:	444b      	add	r3, r9
 80030dc:	106d      	asrs	r5, r5, #1
 80030de:	429d      	cmp	r5, r3
 80030e0:	bf38      	it	cc
 80030e2:	461d      	movcc	r5, r3
 80030e4:	0553      	lsls	r3, r2, #21
 80030e6:	d527      	bpl.n	8003138 <__ssputs_r+0x8c>
 80030e8:	4629      	mov	r1, r5
 80030ea:	f7ff ff53 	bl	8002f94 <_malloc_r>
 80030ee:	4606      	mov	r6, r0
 80030f0:	b360      	cbz	r0, 800314c <__ssputs_r+0xa0>
 80030f2:	6921      	ldr	r1, [r4, #16]
 80030f4:	464a      	mov	r2, r9
 80030f6:	f000 faeb 	bl	80036d0 <memcpy>
 80030fa:	89a3      	ldrh	r3, [r4, #12]
 80030fc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003100:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003104:	81a3      	strh	r3, [r4, #12]
 8003106:	6126      	str	r6, [r4, #16]
 8003108:	6165      	str	r5, [r4, #20]
 800310a:	444e      	add	r6, r9
 800310c:	eba5 0509 	sub.w	r5, r5, r9
 8003110:	6026      	str	r6, [r4, #0]
 8003112:	60a5      	str	r5, [r4, #8]
 8003114:	463e      	mov	r6, r7
 8003116:	42be      	cmp	r6, r7
 8003118:	d900      	bls.n	800311c <__ssputs_r+0x70>
 800311a:	463e      	mov	r6, r7
 800311c:	6820      	ldr	r0, [r4, #0]
 800311e:	4632      	mov	r2, r6
 8003120:	4641      	mov	r1, r8
 8003122:	f000 faab 	bl	800367c <memmove>
 8003126:	68a3      	ldr	r3, [r4, #8]
 8003128:	1b9b      	subs	r3, r3, r6
 800312a:	60a3      	str	r3, [r4, #8]
 800312c:	6823      	ldr	r3, [r4, #0]
 800312e:	4433      	add	r3, r6
 8003130:	6023      	str	r3, [r4, #0]
 8003132:	2000      	movs	r0, #0
 8003134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003138:	462a      	mov	r2, r5
 800313a:	f000 fad7 	bl	80036ec <_realloc_r>
 800313e:	4606      	mov	r6, r0
 8003140:	2800      	cmp	r0, #0
 8003142:	d1e0      	bne.n	8003106 <__ssputs_r+0x5a>
 8003144:	6921      	ldr	r1, [r4, #16]
 8003146:	4650      	mov	r0, sl
 8003148:	f7ff feb8 	bl	8002ebc <_free_r>
 800314c:	230c      	movs	r3, #12
 800314e:	f8ca 3000 	str.w	r3, [sl]
 8003152:	89a3      	ldrh	r3, [r4, #12]
 8003154:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003158:	81a3      	strh	r3, [r4, #12]
 800315a:	f04f 30ff 	mov.w	r0, #4294967295
 800315e:	e7e9      	b.n	8003134 <__ssputs_r+0x88>

08003160 <_svfiprintf_r>:
 8003160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003164:	4698      	mov	r8, r3
 8003166:	898b      	ldrh	r3, [r1, #12]
 8003168:	061b      	lsls	r3, r3, #24
 800316a:	b09d      	sub	sp, #116	; 0x74
 800316c:	4607      	mov	r7, r0
 800316e:	460d      	mov	r5, r1
 8003170:	4614      	mov	r4, r2
 8003172:	d50e      	bpl.n	8003192 <_svfiprintf_r+0x32>
 8003174:	690b      	ldr	r3, [r1, #16]
 8003176:	b963      	cbnz	r3, 8003192 <_svfiprintf_r+0x32>
 8003178:	2140      	movs	r1, #64	; 0x40
 800317a:	f7ff ff0b 	bl	8002f94 <_malloc_r>
 800317e:	6028      	str	r0, [r5, #0]
 8003180:	6128      	str	r0, [r5, #16]
 8003182:	b920      	cbnz	r0, 800318e <_svfiprintf_r+0x2e>
 8003184:	230c      	movs	r3, #12
 8003186:	603b      	str	r3, [r7, #0]
 8003188:	f04f 30ff 	mov.w	r0, #4294967295
 800318c:	e0d0      	b.n	8003330 <_svfiprintf_r+0x1d0>
 800318e:	2340      	movs	r3, #64	; 0x40
 8003190:	616b      	str	r3, [r5, #20]
 8003192:	2300      	movs	r3, #0
 8003194:	9309      	str	r3, [sp, #36]	; 0x24
 8003196:	2320      	movs	r3, #32
 8003198:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800319c:	f8cd 800c 	str.w	r8, [sp, #12]
 80031a0:	2330      	movs	r3, #48	; 0x30
 80031a2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003348 <_svfiprintf_r+0x1e8>
 80031a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80031aa:	f04f 0901 	mov.w	r9, #1
 80031ae:	4623      	mov	r3, r4
 80031b0:	469a      	mov	sl, r3
 80031b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80031b6:	b10a      	cbz	r2, 80031bc <_svfiprintf_r+0x5c>
 80031b8:	2a25      	cmp	r2, #37	; 0x25
 80031ba:	d1f9      	bne.n	80031b0 <_svfiprintf_r+0x50>
 80031bc:	ebba 0b04 	subs.w	fp, sl, r4
 80031c0:	d00b      	beq.n	80031da <_svfiprintf_r+0x7a>
 80031c2:	465b      	mov	r3, fp
 80031c4:	4622      	mov	r2, r4
 80031c6:	4629      	mov	r1, r5
 80031c8:	4638      	mov	r0, r7
 80031ca:	f7ff ff6f 	bl	80030ac <__ssputs_r>
 80031ce:	3001      	adds	r0, #1
 80031d0:	f000 80a9 	beq.w	8003326 <_svfiprintf_r+0x1c6>
 80031d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80031d6:	445a      	add	r2, fp
 80031d8:	9209      	str	r2, [sp, #36]	; 0x24
 80031da:	f89a 3000 	ldrb.w	r3, [sl]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f000 80a1 	beq.w	8003326 <_svfiprintf_r+0x1c6>
 80031e4:	2300      	movs	r3, #0
 80031e6:	f04f 32ff 	mov.w	r2, #4294967295
 80031ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80031ee:	f10a 0a01 	add.w	sl, sl, #1
 80031f2:	9304      	str	r3, [sp, #16]
 80031f4:	9307      	str	r3, [sp, #28]
 80031f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80031fa:	931a      	str	r3, [sp, #104]	; 0x68
 80031fc:	4654      	mov	r4, sl
 80031fe:	2205      	movs	r2, #5
 8003200:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003204:	4850      	ldr	r0, [pc, #320]	; (8003348 <_svfiprintf_r+0x1e8>)
 8003206:	f7fd f80b 	bl	8000220 <memchr>
 800320a:	9a04      	ldr	r2, [sp, #16]
 800320c:	b9d8      	cbnz	r0, 8003246 <_svfiprintf_r+0xe6>
 800320e:	06d0      	lsls	r0, r2, #27
 8003210:	bf44      	itt	mi
 8003212:	2320      	movmi	r3, #32
 8003214:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003218:	0711      	lsls	r1, r2, #28
 800321a:	bf44      	itt	mi
 800321c:	232b      	movmi	r3, #43	; 0x2b
 800321e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003222:	f89a 3000 	ldrb.w	r3, [sl]
 8003226:	2b2a      	cmp	r3, #42	; 0x2a
 8003228:	d015      	beq.n	8003256 <_svfiprintf_r+0xf6>
 800322a:	9a07      	ldr	r2, [sp, #28]
 800322c:	4654      	mov	r4, sl
 800322e:	2000      	movs	r0, #0
 8003230:	f04f 0c0a 	mov.w	ip, #10
 8003234:	4621      	mov	r1, r4
 8003236:	f811 3b01 	ldrb.w	r3, [r1], #1
 800323a:	3b30      	subs	r3, #48	; 0x30
 800323c:	2b09      	cmp	r3, #9
 800323e:	d94d      	bls.n	80032dc <_svfiprintf_r+0x17c>
 8003240:	b1b0      	cbz	r0, 8003270 <_svfiprintf_r+0x110>
 8003242:	9207      	str	r2, [sp, #28]
 8003244:	e014      	b.n	8003270 <_svfiprintf_r+0x110>
 8003246:	eba0 0308 	sub.w	r3, r0, r8
 800324a:	fa09 f303 	lsl.w	r3, r9, r3
 800324e:	4313      	orrs	r3, r2
 8003250:	9304      	str	r3, [sp, #16]
 8003252:	46a2      	mov	sl, r4
 8003254:	e7d2      	b.n	80031fc <_svfiprintf_r+0x9c>
 8003256:	9b03      	ldr	r3, [sp, #12]
 8003258:	1d19      	adds	r1, r3, #4
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	9103      	str	r1, [sp, #12]
 800325e:	2b00      	cmp	r3, #0
 8003260:	bfbb      	ittet	lt
 8003262:	425b      	neglt	r3, r3
 8003264:	f042 0202 	orrlt.w	r2, r2, #2
 8003268:	9307      	strge	r3, [sp, #28]
 800326a:	9307      	strlt	r3, [sp, #28]
 800326c:	bfb8      	it	lt
 800326e:	9204      	strlt	r2, [sp, #16]
 8003270:	7823      	ldrb	r3, [r4, #0]
 8003272:	2b2e      	cmp	r3, #46	; 0x2e
 8003274:	d10c      	bne.n	8003290 <_svfiprintf_r+0x130>
 8003276:	7863      	ldrb	r3, [r4, #1]
 8003278:	2b2a      	cmp	r3, #42	; 0x2a
 800327a:	d134      	bne.n	80032e6 <_svfiprintf_r+0x186>
 800327c:	9b03      	ldr	r3, [sp, #12]
 800327e:	1d1a      	adds	r2, r3, #4
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	9203      	str	r2, [sp, #12]
 8003284:	2b00      	cmp	r3, #0
 8003286:	bfb8      	it	lt
 8003288:	f04f 33ff 	movlt.w	r3, #4294967295
 800328c:	3402      	adds	r4, #2
 800328e:	9305      	str	r3, [sp, #20]
 8003290:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003358 <_svfiprintf_r+0x1f8>
 8003294:	7821      	ldrb	r1, [r4, #0]
 8003296:	2203      	movs	r2, #3
 8003298:	4650      	mov	r0, sl
 800329a:	f7fc ffc1 	bl	8000220 <memchr>
 800329e:	b138      	cbz	r0, 80032b0 <_svfiprintf_r+0x150>
 80032a0:	9b04      	ldr	r3, [sp, #16]
 80032a2:	eba0 000a 	sub.w	r0, r0, sl
 80032a6:	2240      	movs	r2, #64	; 0x40
 80032a8:	4082      	lsls	r2, r0
 80032aa:	4313      	orrs	r3, r2
 80032ac:	3401      	adds	r4, #1
 80032ae:	9304      	str	r3, [sp, #16]
 80032b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032b4:	4825      	ldr	r0, [pc, #148]	; (800334c <_svfiprintf_r+0x1ec>)
 80032b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80032ba:	2206      	movs	r2, #6
 80032bc:	f7fc ffb0 	bl	8000220 <memchr>
 80032c0:	2800      	cmp	r0, #0
 80032c2:	d038      	beq.n	8003336 <_svfiprintf_r+0x1d6>
 80032c4:	4b22      	ldr	r3, [pc, #136]	; (8003350 <_svfiprintf_r+0x1f0>)
 80032c6:	bb1b      	cbnz	r3, 8003310 <_svfiprintf_r+0x1b0>
 80032c8:	9b03      	ldr	r3, [sp, #12]
 80032ca:	3307      	adds	r3, #7
 80032cc:	f023 0307 	bic.w	r3, r3, #7
 80032d0:	3308      	adds	r3, #8
 80032d2:	9303      	str	r3, [sp, #12]
 80032d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032d6:	4433      	add	r3, r6
 80032d8:	9309      	str	r3, [sp, #36]	; 0x24
 80032da:	e768      	b.n	80031ae <_svfiprintf_r+0x4e>
 80032dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80032e0:	460c      	mov	r4, r1
 80032e2:	2001      	movs	r0, #1
 80032e4:	e7a6      	b.n	8003234 <_svfiprintf_r+0xd4>
 80032e6:	2300      	movs	r3, #0
 80032e8:	3401      	adds	r4, #1
 80032ea:	9305      	str	r3, [sp, #20]
 80032ec:	4619      	mov	r1, r3
 80032ee:	f04f 0c0a 	mov.w	ip, #10
 80032f2:	4620      	mov	r0, r4
 80032f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80032f8:	3a30      	subs	r2, #48	; 0x30
 80032fa:	2a09      	cmp	r2, #9
 80032fc:	d903      	bls.n	8003306 <_svfiprintf_r+0x1a6>
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d0c6      	beq.n	8003290 <_svfiprintf_r+0x130>
 8003302:	9105      	str	r1, [sp, #20]
 8003304:	e7c4      	b.n	8003290 <_svfiprintf_r+0x130>
 8003306:	fb0c 2101 	mla	r1, ip, r1, r2
 800330a:	4604      	mov	r4, r0
 800330c:	2301      	movs	r3, #1
 800330e:	e7f0      	b.n	80032f2 <_svfiprintf_r+0x192>
 8003310:	ab03      	add	r3, sp, #12
 8003312:	9300      	str	r3, [sp, #0]
 8003314:	462a      	mov	r2, r5
 8003316:	4b0f      	ldr	r3, [pc, #60]	; (8003354 <_svfiprintf_r+0x1f4>)
 8003318:	a904      	add	r1, sp, #16
 800331a:	4638      	mov	r0, r7
 800331c:	f3af 8000 	nop.w
 8003320:	1c42      	adds	r2, r0, #1
 8003322:	4606      	mov	r6, r0
 8003324:	d1d6      	bne.n	80032d4 <_svfiprintf_r+0x174>
 8003326:	89ab      	ldrh	r3, [r5, #12]
 8003328:	065b      	lsls	r3, r3, #25
 800332a:	f53f af2d 	bmi.w	8003188 <_svfiprintf_r+0x28>
 800332e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003330:	b01d      	add	sp, #116	; 0x74
 8003332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003336:	ab03      	add	r3, sp, #12
 8003338:	9300      	str	r3, [sp, #0]
 800333a:	462a      	mov	r2, r5
 800333c:	4b05      	ldr	r3, [pc, #20]	; (8003354 <_svfiprintf_r+0x1f4>)
 800333e:	a904      	add	r1, sp, #16
 8003340:	4638      	mov	r0, r7
 8003342:	f000 f879 	bl	8003438 <_printf_i>
 8003346:	e7eb      	b.n	8003320 <_svfiprintf_r+0x1c0>
 8003348:	080037c4 	.word	0x080037c4
 800334c:	080037ce 	.word	0x080037ce
 8003350:	00000000 	.word	0x00000000
 8003354:	080030ad 	.word	0x080030ad
 8003358:	080037ca 	.word	0x080037ca

0800335c <_printf_common>:
 800335c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003360:	4616      	mov	r6, r2
 8003362:	4699      	mov	r9, r3
 8003364:	688a      	ldr	r2, [r1, #8]
 8003366:	690b      	ldr	r3, [r1, #16]
 8003368:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800336c:	4293      	cmp	r3, r2
 800336e:	bfb8      	it	lt
 8003370:	4613      	movlt	r3, r2
 8003372:	6033      	str	r3, [r6, #0]
 8003374:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003378:	4607      	mov	r7, r0
 800337a:	460c      	mov	r4, r1
 800337c:	b10a      	cbz	r2, 8003382 <_printf_common+0x26>
 800337e:	3301      	adds	r3, #1
 8003380:	6033      	str	r3, [r6, #0]
 8003382:	6823      	ldr	r3, [r4, #0]
 8003384:	0699      	lsls	r1, r3, #26
 8003386:	bf42      	ittt	mi
 8003388:	6833      	ldrmi	r3, [r6, #0]
 800338a:	3302      	addmi	r3, #2
 800338c:	6033      	strmi	r3, [r6, #0]
 800338e:	6825      	ldr	r5, [r4, #0]
 8003390:	f015 0506 	ands.w	r5, r5, #6
 8003394:	d106      	bne.n	80033a4 <_printf_common+0x48>
 8003396:	f104 0a19 	add.w	sl, r4, #25
 800339a:	68e3      	ldr	r3, [r4, #12]
 800339c:	6832      	ldr	r2, [r6, #0]
 800339e:	1a9b      	subs	r3, r3, r2
 80033a0:	42ab      	cmp	r3, r5
 80033a2:	dc26      	bgt.n	80033f2 <_printf_common+0x96>
 80033a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80033a8:	1e13      	subs	r3, r2, #0
 80033aa:	6822      	ldr	r2, [r4, #0]
 80033ac:	bf18      	it	ne
 80033ae:	2301      	movne	r3, #1
 80033b0:	0692      	lsls	r2, r2, #26
 80033b2:	d42b      	bmi.n	800340c <_printf_common+0xb0>
 80033b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80033b8:	4649      	mov	r1, r9
 80033ba:	4638      	mov	r0, r7
 80033bc:	47c0      	blx	r8
 80033be:	3001      	adds	r0, #1
 80033c0:	d01e      	beq.n	8003400 <_printf_common+0xa4>
 80033c2:	6823      	ldr	r3, [r4, #0]
 80033c4:	6922      	ldr	r2, [r4, #16]
 80033c6:	f003 0306 	and.w	r3, r3, #6
 80033ca:	2b04      	cmp	r3, #4
 80033cc:	bf02      	ittt	eq
 80033ce:	68e5      	ldreq	r5, [r4, #12]
 80033d0:	6833      	ldreq	r3, [r6, #0]
 80033d2:	1aed      	subeq	r5, r5, r3
 80033d4:	68a3      	ldr	r3, [r4, #8]
 80033d6:	bf0c      	ite	eq
 80033d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80033dc:	2500      	movne	r5, #0
 80033de:	4293      	cmp	r3, r2
 80033e0:	bfc4      	itt	gt
 80033e2:	1a9b      	subgt	r3, r3, r2
 80033e4:	18ed      	addgt	r5, r5, r3
 80033e6:	2600      	movs	r6, #0
 80033e8:	341a      	adds	r4, #26
 80033ea:	42b5      	cmp	r5, r6
 80033ec:	d11a      	bne.n	8003424 <_printf_common+0xc8>
 80033ee:	2000      	movs	r0, #0
 80033f0:	e008      	b.n	8003404 <_printf_common+0xa8>
 80033f2:	2301      	movs	r3, #1
 80033f4:	4652      	mov	r2, sl
 80033f6:	4649      	mov	r1, r9
 80033f8:	4638      	mov	r0, r7
 80033fa:	47c0      	blx	r8
 80033fc:	3001      	adds	r0, #1
 80033fe:	d103      	bne.n	8003408 <_printf_common+0xac>
 8003400:	f04f 30ff 	mov.w	r0, #4294967295
 8003404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003408:	3501      	adds	r5, #1
 800340a:	e7c6      	b.n	800339a <_printf_common+0x3e>
 800340c:	18e1      	adds	r1, r4, r3
 800340e:	1c5a      	adds	r2, r3, #1
 8003410:	2030      	movs	r0, #48	; 0x30
 8003412:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003416:	4422      	add	r2, r4
 8003418:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800341c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003420:	3302      	adds	r3, #2
 8003422:	e7c7      	b.n	80033b4 <_printf_common+0x58>
 8003424:	2301      	movs	r3, #1
 8003426:	4622      	mov	r2, r4
 8003428:	4649      	mov	r1, r9
 800342a:	4638      	mov	r0, r7
 800342c:	47c0      	blx	r8
 800342e:	3001      	adds	r0, #1
 8003430:	d0e6      	beq.n	8003400 <_printf_common+0xa4>
 8003432:	3601      	adds	r6, #1
 8003434:	e7d9      	b.n	80033ea <_printf_common+0x8e>
	...

08003438 <_printf_i>:
 8003438:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800343c:	7e0f      	ldrb	r7, [r1, #24]
 800343e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003440:	2f78      	cmp	r7, #120	; 0x78
 8003442:	4691      	mov	r9, r2
 8003444:	4680      	mov	r8, r0
 8003446:	460c      	mov	r4, r1
 8003448:	469a      	mov	sl, r3
 800344a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800344e:	d807      	bhi.n	8003460 <_printf_i+0x28>
 8003450:	2f62      	cmp	r7, #98	; 0x62
 8003452:	d80a      	bhi.n	800346a <_printf_i+0x32>
 8003454:	2f00      	cmp	r7, #0
 8003456:	f000 80d4 	beq.w	8003602 <_printf_i+0x1ca>
 800345a:	2f58      	cmp	r7, #88	; 0x58
 800345c:	f000 80c0 	beq.w	80035e0 <_printf_i+0x1a8>
 8003460:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003464:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003468:	e03a      	b.n	80034e0 <_printf_i+0xa8>
 800346a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800346e:	2b15      	cmp	r3, #21
 8003470:	d8f6      	bhi.n	8003460 <_printf_i+0x28>
 8003472:	a101      	add	r1, pc, #4	; (adr r1, 8003478 <_printf_i+0x40>)
 8003474:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003478:	080034d1 	.word	0x080034d1
 800347c:	080034e5 	.word	0x080034e5
 8003480:	08003461 	.word	0x08003461
 8003484:	08003461 	.word	0x08003461
 8003488:	08003461 	.word	0x08003461
 800348c:	08003461 	.word	0x08003461
 8003490:	080034e5 	.word	0x080034e5
 8003494:	08003461 	.word	0x08003461
 8003498:	08003461 	.word	0x08003461
 800349c:	08003461 	.word	0x08003461
 80034a0:	08003461 	.word	0x08003461
 80034a4:	080035e9 	.word	0x080035e9
 80034a8:	08003511 	.word	0x08003511
 80034ac:	080035a3 	.word	0x080035a3
 80034b0:	08003461 	.word	0x08003461
 80034b4:	08003461 	.word	0x08003461
 80034b8:	0800360b 	.word	0x0800360b
 80034bc:	08003461 	.word	0x08003461
 80034c0:	08003511 	.word	0x08003511
 80034c4:	08003461 	.word	0x08003461
 80034c8:	08003461 	.word	0x08003461
 80034cc:	080035ab 	.word	0x080035ab
 80034d0:	682b      	ldr	r3, [r5, #0]
 80034d2:	1d1a      	adds	r2, r3, #4
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	602a      	str	r2, [r5, #0]
 80034d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80034dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80034e0:	2301      	movs	r3, #1
 80034e2:	e09f      	b.n	8003624 <_printf_i+0x1ec>
 80034e4:	6820      	ldr	r0, [r4, #0]
 80034e6:	682b      	ldr	r3, [r5, #0]
 80034e8:	0607      	lsls	r7, r0, #24
 80034ea:	f103 0104 	add.w	r1, r3, #4
 80034ee:	6029      	str	r1, [r5, #0]
 80034f0:	d501      	bpl.n	80034f6 <_printf_i+0xbe>
 80034f2:	681e      	ldr	r6, [r3, #0]
 80034f4:	e003      	b.n	80034fe <_printf_i+0xc6>
 80034f6:	0646      	lsls	r6, r0, #25
 80034f8:	d5fb      	bpl.n	80034f2 <_printf_i+0xba>
 80034fa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80034fe:	2e00      	cmp	r6, #0
 8003500:	da03      	bge.n	800350a <_printf_i+0xd2>
 8003502:	232d      	movs	r3, #45	; 0x2d
 8003504:	4276      	negs	r6, r6
 8003506:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800350a:	485a      	ldr	r0, [pc, #360]	; (8003674 <_printf_i+0x23c>)
 800350c:	230a      	movs	r3, #10
 800350e:	e012      	b.n	8003536 <_printf_i+0xfe>
 8003510:	682b      	ldr	r3, [r5, #0]
 8003512:	6820      	ldr	r0, [r4, #0]
 8003514:	1d19      	adds	r1, r3, #4
 8003516:	6029      	str	r1, [r5, #0]
 8003518:	0605      	lsls	r5, r0, #24
 800351a:	d501      	bpl.n	8003520 <_printf_i+0xe8>
 800351c:	681e      	ldr	r6, [r3, #0]
 800351e:	e002      	b.n	8003526 <_printf_i+0xee>
 8003520:	0641      	lsls	r1, r0, #25
 8003522:	d5fb      	bpl.n	800351c <_printf_i+0xe4>
 8003524:	881e      	ldrh	r6, [r3, #0]
 8003526:	4853      	ldr	r0, [pc, #332]	; (8003674 <_printf_i+0x23c>)
 8003528:	2f6f      	cmp	r7, #111	; 0x6f
 800352a:	bf0c      	ite	eq
 800352c:	2308      	moveq	r3, #8
 800352e:	230a      	movne	r3, #10
 8003530:	2100      	movs	r1, #0
 8003532:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003536:	6865      	ldr	r5, [r4, #4]
 8003538:	60a5      	str	r5, [r4, #8]
 800353a:	2d00      	cmp	r5, #0
 800353c:	bfa2      	ittt	ge
 800353e:	6821      	ldrge	r1, [r4, #0]
 8003540:	f021 0104 	bicge.w	r1, r1, #4
 8003544:	6021      	strge	r1, [r4, #0]
 8003546:	b90e      	cbnz	r6, 800354c <_printf_i+0x114>
 8003548:	2d00      	cmp	r5, #0
 800354a:	d04b      	beq.n	80035e4 <_printf_i+0x1ac>
 800354c:	4615      	mov	r5, r2
 800354e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003552:	fb03 6711 	mls	r7, r3, r1, r6
 8003556:	5dc7      	ldrb	r7, [r0, r7]
 8003558:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800355c:	4637      	mov	r7, r6
 800355e:	42bb      	cmp	r3, r7
 8003560:	460e      	mov	r6, r1
 8003562:	d9f4      	bls.n	800354e <_printf_i+0x116>
 8003564:	2b08      	cmp	r3, #8
 8003566:	d10b      	bne.n	8003580 <_printf_i+0x148>
 8003568:	6823      	ldr	r3, [r4, #0]
 800356a:	07de      	lsls	r6, r3, #31
 800356c:	d508      	bpl.n	8003580 <_printf_i+0x148>
 800356e:	6923      	ldr	r3, [r4, #16]
 8003570:	6861      	ldr	r1, [r4, #4]
 8003572:	4299      	cmp	r1, r3
 8003574:	bfde      	ittt	le
 8003576:	2330      	movle	r3, #48	; 0x30
 8003578:	f805 3c01 	strble.w	r3, [r5, #-1]
 800357c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003580:	1b52      	subs	r2, r2, r5
 8003582:	6122      	str	r2, [r4, #16]
 8003584:	f8cd a000 	str.w	sl, [sp]
 8003588:	464b      	mov	r3, r9
 800358a:	aa03      	add	r2, sp, #12
 800358c:	4621      	mov	r1, r4
 800358e:	4640      	mov	r0, r8
 8003590:	f7ff fee4 	bl	800335c <_printf_common>
 8003594:	3001      	adds	r0, #1
 8003596:	d14a      	bne.n	800362e <_printf_i+0x1f6>
 8003598:	f04f 30ff 	mov.w	r0, #4294967295
 800359c:	b004      	add	sp, #16
 800359e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035a2:	6823      	ldr	r3, [r4, #0]
 80035a4:	f043 0320 	orr.w	r3, r3, #32
 80035a8:	6023      	str	r3, [r4, #0]
 80035aa:	4833      	ldr	r0, [pc, #204]	; (8003678 <_printf_i+0x240>)
 80035ac:	2778      	movs	r7, #120	; 0x78
 80035ae:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80035b2:	6823      	ldr	r3, [r4, #0]
 80035b4:	6829      	ldr	r1, [r5, #0]
 80035b6:	061f      	lsls	r7, r3, #24
 80035b8:	f851 6b04 	ldr.w	r6, [r1], #4
 80035bc:	d402      	bmi.n	80035c4 <_printf_i+0x18c>
 80035be:	065f      	lsls	r7, r3, #25
 80035c0:	bf48      	it	mi
 80035c2:	b2b6      	uxthmi	r6, r6
 80035c4:	07df      	lsls	r7, r3, #31
 80035c6:	bf48      	it	mi
 80035c8:	f043 0320 	orrmi.w	r3, r3, #32
 80035cc:	6029      	str	r1, [r5, #0]
 80035ce:	bf48      	it	mi
 80035d0:	6023      	strmi	r3, [r4, #0]
 80035d2:	b91e      	cbnz	r6, 80035dc <_printf_i+0x1a4>
 80035d4:	6823      	ldr	r3, [r4, #0]
 80035d6:	f023 0320 	bic.w	r3, r3, #32
 80035da:	6023      	str	r3, [r4, #0]
 80035dc:	2310      	movs	r3, #16
 80035de:	e7a7      	b.n	8003530 <_printf_i+0xf8>
 80035e0:	4824      	ldr	r0, [pc, #144]	; (8003674 <_printf_i+0x23c>)
 80035e2:	e7e4      	b.n	80035ae <_printf_i+0x176>
 80035e4:	4615      	mov	r5, r2
 80035e6:	e7bd      	b.n	8003564 <_printf_i+0x12c>
 80035e8:	682b      	ldr	r3, [r5, #0]
 80035ea:	6826      	ldr	r6, [r4, #0]
 80035ec:	6961      	ldr	r1, [r4, #20]
 80035ee:	1d18      	adds	r0, r3, #4
 80035f0:	6028      	str	r0, [r5, #0]
 80035f2:	0635      	lsls	r5, r6, #24
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	d501      	bpl.n	80035fc <_printf_i+0x1c4>
 80035f8:	6019      	str	r1, [r3, #0]
 80035fa:	e002      	b.n	8003602 <_printf_i+0x1ca>
 80035fc:	0670      	lsls	r0, r6, #25
 80035fe:	d5fb      	bpl.n	80035f8 <_printf_i+0x1c0>
 8003600:	8019      	strh	r1, [r3, #0]
 8003602:	2300      	movs	r3, #0
 8003604:	6123      	str	r3, [r4, #16]
 8003606:	4615      	mov	r5, r2
 8003608:	e7bc      	b.n	8003584 <_printf_i+0x14c>
 800360a:	682b      	ldr	r3, [r5, #0]
 800360c:	1d1a      	adds	r2, r3, #4
 800360e:	602a      	str	r2, [r5, #0]
 8003610:	681d      	ldr	r5, [r3, #0]
 8003612:	6862      	ldr	r2, [r4, #4]
 8003614:	2100      	movs	r1, #0
 8003616:	4628      	mov	r0, r5
 8003618:	f7fc fe02 	bl	8000220 <memchr>
 800361c:	b108      	cbz	r0, 8003622 <_printf_i+0x1ea>
 800361e:	1b40      	subs	r0, r0, r5
 8003620:	6060      	str	r0, [r4, #4]
 8003622:	6863      	ldr	r3, [r4, #4]
 8003624:	6123      	str	r3, [r4, #16]
 8003626:	2300      	movs	r3, #0
 8003628:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800362c:	e7aa      	b.n	8003584 <_printf_i+0x14c>
 800362e:	6923      	ldr	r3, [r4, #16]
 8003630:	462a      	mov	r2, r5
 8003632:	4649      	mov	r1, r9
 8003634:	4640      	mov	r0, r8
 8003636:	47d0      	blx	sl
 8003638:	3001      	adds	r0, #1
 800363a:	d0ad      	beq.n	8003598 <_printf_i+0x160>
 800363c:	6823      	ldr	r3, [r4, #0]
 800363e:	079b      	lsls	r3, r3, #30
 8003640:	d413      	bmi.n	800366a <_printf_i+0x232>
 8003642:	68e0      	ldr	r0, [r4, #12]
 8003644:	9b03      	ldr	r3, [sp, #12]
 8003646:	4298      	cmp	r0, r3
 8003648:	bfb8      	it	lt
 800364a:	4618      	movlt	r0, r3
 800364c:	e7a6      	b.n	800359c <_printf_i+0x164>
 800364e:	2301      	movs	r3, #1
 8003650:	4632      	mov	r2, r6
 8003652:	4649      	mov	r1, r9
 8003654:	4640      	mov	r0, r8
 8003656:	47d0      	blx	sl
 8003658:	3001      	adds	r0, #1
 800365a:	d09d      	beq.n	8003598 <_printf_i+0x160>
 800365c:	3501      	adds	r5, #1
 800365e:	68e3      	ldr	r3, [r4, #12]
 8003660:	9903      	ldr	r1, [sp, #12]
 8003662:	1a5b      	subs	r3, r3, r1
 8003664:	42ab      	cmp	r3, r5
 8003666:	dcf2      	bgt.n	800364e <_printf_i+0x216>
 8003668:	e7eb      	b.n	8003642 <_printf_i+0x20a>
 800366a:	2500      	movs	r5, #0
 800366c:	f104 0619 	add.w	r6, r4, #25
 8003670:	e7f5      	b.n	800365e <_printf_i+0x226>
 8003672:	bf00      	nop
 8003674:	080037d5 	.word	0x080037d5
 8003678:	080037e6 	.word	0x080037e6

0800367c <memmove>:
 800367c:	4288      	cmp	r0, r1
 800367e:	b510      	push	{r4, lr}
 8003680:	eb01 0402 	add.w	r4, r1, r2
 8003684:	d902      	bls.n	800368c <memmove+0x10>
 8003686:	4284      	cmp	r4, r0
 8003688:	4623      	mov	r3, r4
 800368a:	d807      	bhi.n	800369c <memmove+0x20>
 800368c:	1e43      	subs	r3, r0, #1
 800368e:	42a1      	cmp	r1, r4
 8003690:	d008      	beq.n	80036a4 <memmove+0x28>
 8003692:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003696:	f803 2f01 	strb.w	r2, [r3, #1]!
 800369a:	e7f8      	b.n	800368e <memmove+0x12>
 800369c:	4402      	add	r2, r0
 800369e:	4601      	mov	r1, r0
 80036a0:	428a      	cmp	r2, r1
 80036a2:	d100      	bne.n	80036a6 <memmove+0x2a>
 80036a4:	bd10      	pop	{r4, pc}
 80036a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80036aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80036ae:	e7f7      	b.n	80036a0 <memmove+0x24>

080036b0 <_sbrk_r>:
 80036b0:	b538      	push	{r3, r4, r5, lr}
 80036b2:	4d06      	ldr	r5, [pc, #24]	; (80036cc <_sbrk_r+0x1c>)
 80036b4:	2300      	movs	r3, #0
 80036b6:	4604      	mov	r4, r0
 80036b8:	4608      	mov	r0, r1
 80036ba:	602b      	str	r3, [r5, #0]
 80036bc:	f7fd f9fa 	bl	8000ab4 <_sbrk>
 80036c0:	1c43      	adds	r3, r0, #1
 80036c2:	d102      	bne.n	80036ca <_sbrk_r+0x1a>
 80036c4:	682b      	ldr	r3, [r5, #0]
 80036c6:	b103      	cbz	r3, 80036ca <_sbrk_r+0x1a>
 80036c8:	6023      	str	r3, [r4, #0]
 80036ca:	bd38      	pop	{r3, r4, r5, pc}
 80036cc:	20000224 	.word	0x20000224

080036d0 <memcpy>:
 80036d0:	440a      	add	r2, r1
 80036d2:	4291      	cmp	r1, r2
 80036d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80036d8:	d100      	bne.n	80036dc <memcpy+0xc>
 80036da:	4770      	bx	lr
 80036dc:	b510      	push	{r4, lr}
 80036de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80036e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80036e6:	4291      	cmp	r1, r2
 80036e8:	d1f9      	bne.n	80036de <memcpy+0xe>
 80036ea:	bd10      	pop	{r4, pc}

080036ec <_realloc_r>:
 80036ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036f0:	4680      	mov	r8, r0
 80036f2:	4614      	mov	r4, r2
 80036f4:	460e      	mov	r6, r1
 80036f6:	b921      	cbnz	r1, 8003702 <_realloc_r+0x16>
 80036f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80036fc:	4611      	mov	r1, r2
 80036fe:	f7ff bc49 	b.w	8002f94 <_malloc_r>
 8003702:	b92a      	cbnz	r2, 8003710 <_realloc_r+0x24>
 8003704:	f7ff fbda 	bl	8002ebc <_free_r>
 8003708:	4625      	mov	r5, r4
 800370a:	4628      	mov	r0, r5
 800370c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003710:	f000 f81b 	bl	800374a <_malloc_usable_size_r>
 8003714:	4284      	cmp	r4, r0
 8003716:	4607      	mov	r7, r0
 8003718:	d802      	bhi.n	8003720 <_realloc_r+0x34>
 800371a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800371e:	d812      	bhi.n	8003746 <_realloc_r+0x5a>
 8003720:	4621      	mov	r1, r4
 8003722:	4640      	mov	r0, r8
 8003724:	f7ff fc36 	bl	8002f94 <_malloc_r>
 8003728:	4605      	mov	r5, r0
 800372a:	2800      	cmp	r0, #0
 800372c:	d0ed      	beq.n	800370a <_realloc_r+0x1e>
 800372e:	42bc      	cmp	r4, r7
 8003730:	4622      	mov	r2, r4
 8003732:	4631      	mov	r1, r6
 8003734:	bf28      	it	cs
 8003736:	463a      	movcs	r2, r7
 8003738:	f7ff ffca 	bl	80036d0 <memcpy>
 800373c:	4631      	mov	r1, r6
 800373e:	4640      	mov	r0, r8
 8003740:	f7ff fbbc 	bl	8002ebc <_free_r>
 8003744:	e7e1      	b.n	800370a <_realloc_r+0x1e>
 8003746:	4635      	mov	r5, r6
 8003748:	e7df      	b.n	800370a <_realloc_r+0x1e>

0800374a <_malloc_usable_size_r>:
 800374a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800374e:	1f18      	subs	r0, r3, #4
 8003750:	2b00      	cmp	r3, #0
 8003752:	bfbc      	itt	lt
 8003754:	580b      	ldrlt	r3, [r1, r0]
 8003756:	18c0      	addlt	r0, r0, r3
 8003758:	4770      	bx	lr
	...

0800375c <_init>:
 800375c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800375e:	bf00      	nop
 8003760:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003762:	bc08      	pop	{r3}
 8003764:	469e      	mov	lr, r3
 8003766:	4770      	bx	lr

08003768 <_fini>:
 8003768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800376a:	bf00      	nop
 800376c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800376e:	bc08      	pop	{r3}
 8003770:	469e      	mov	lr, r3
 8003772:	4770      	bx	lr
