#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: af160_opt_compute_units.h
#include "af160_opt_compute_units.h"

#include "hw_classes.h"

struct af16_af16_update_0_write0_to_af160_rd0_cache {
	// RAM Box: {[0, 1904], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af16_af16_update_0_write1_to_af160_rd1_cache {
	// RAM Box: {[1, 1905], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af16_af16_update_0_write10_to_af160_rd10_cache {
	// RAM Box: {[10, 1914], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af16_af16_update_0_write11_to_af160_rd11_cache {
	// RAM Box: {[11, 1915], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af16_af16_update_0_write12_to_af160_rd12_cache {
	// RAM Box: {[12, 1916], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af16_af16_update_0_write13_to_af160_rd13_cache {
	// RAM Box: {[13, 1917], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af16_af16_update_0_write14_to_af160_rd14_cache {
	// RAM Box: {[14, 1918], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af16_af16_update_0_write15_to_af160_rd15_cache {
	// RAM Box: {[15, 1919], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af16_af16_update_0_write2_to_af160_rd2_cache {
	// RAM Box: {[2, 1906], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af16_af16_update_0_write3_to_af160_rd3_cache {
	// RAM Box: {[3, 1907], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af16_af16_update_0_write4_to_af160_rd4_cache {
	// RAM Box: {[4, 1908], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af16_af16_update_0_write5_to_af160_rd5_cache {
	// RAM Box: {[5, 1909], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af16_af16_update_0_write6_to_af160_rd6_cache {
	// RAM Box: {[6, 1910], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af16_af16_update_0_write7_to_af160_rd7_cache {
	// RAM Box: {[7, 1911], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af16_af16_update_0_write8_to_af160_rd8_cache {
	// RAM Box: {[8, 1912], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af16_af16_update_0_write9_to_af160_rd9_cache {
	// RAM Box: {[9, 1913], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct af16_cache {
  // # of banks: 16
  af16_af16_update_0_write0_to_af160_rd0_cache af16_af16_update_0_write0_to_af160_rd0;
  af16_af16_update_0_write1_to_af160_rd1_cache af16_af16_update_0_write1_to_af160_rd1;
  af16_af16_update_0_write10_to_af160_rd10_cache af16_af16_update_0_write10_to_af160_rd10;
  af16_af16_update_0_write11_to_af160_rd11_cache af16_af16_update_0_write11_to_af160_rd11;
  af16_af16_update_0_write12_to_af160_rd12_cache af16_af16_update_0_write12_to_af160_rd12;
  af16_af16_update_0_write13_to_af160_rd13_cache af16_af16_update_0_write13_to_af160_rd13;
  af16_af16_update_0_write14_to_af160_rd14_cache af16_af16_update_0_write14_to_af160_rd14;
  af16_af16_update_0_write15_to_af160_rd15_cache af16_af16_update_0_write15_to_af160_rd15;
  af16_af16_update_0_write2_to_af160_rd2_cache af16_af16_update_0_write2_to_af160_rd2;
  af16_af16_update_0_write3_to_af160_rd3_cache af16_af16_update_0_write3_to_af160_rd3;
  af16_af16_update_0_write4_to_af160_rd4_cache af16_af16_update_0_write4_to_af160_rd4;
  af16_af16_update_0_write5_to_af160_rd5_cache af16_af16_update_0_write5_to_af160_rd5;
  af16_af16_update_0_write6_to_af160_rd6_cache af16_af16_update_0_write6_to_af160_rd6;
  af16_af16_update_0_write7_to_af160_rd7_cache af16_af16_update_0_write7_to_af160_rd7;
  af16_af16_update_0_write8_to_af160_rd8_cache af16_af16_update_0_write8_to_af160_rd8;
  af16_af16_update_0_write9_to_af160_rd9_cache af16_af16_update_0_write9_to_af160_rd9;
};



inline void af16_af16_update_0_write0_write(hw_uint<16>& af16_af16_update_0_write0, af16_cache& af16, int d0, int d1, int dynamic_address) {
  af16.af16_af16_update_0_write0_to_af160_rd0.push(af16_af16_update_0_write0);
}

inline void af16_af16_update_0_write1_write(hw_uint<16>& af16_af16_update_0_write1, af16_cache& af16, int d0, int d1, int dynamic_address) {
  af16.af16_af16_update_0_write1_to_af160_rd1.push(af16_af16_update_0_write1);
}

inline void af16_af16_update_0_write10_write(hw_uint<16>& af16_af16_update_0_write10, af16_cache& af16, int d0, int d1, int dynamic_address) {
  af16.af16_af16_update_0_write10_to_af160_rd10.push(af16_af16_update_0_write10);
}

inline void af16_af16_update_0_write11_write(hw_uint<16>& af16_af16_update_0_write11, af16_cache& af16, int d0, int d1, int dynamic_address) {
  af16.af16_af16_update_0_write11_to_af160_rd11.push(af16_af16_update_0_write11);
}

inline void af16_af16_update_0_write12_write(hw_uint<16>& af16_af16_update_0_write12, af16_cache& af16, int d0, int d1, int dynamic_address) {
  af16.af16_af16_update_0_write12_to_af160_rd12.push(af16_af16_update_0_write12);
}

inline void af16_af16_update_0_write13_write(hw_uint<16>& af16_af16_update_0_write13, af16_cache& af16, int d0, int d1, int dynamic_address) {
  af16.af16_af16_update_0_write13_to_af160_rd13.push(af16_af16_update_0_write13);
}

inline void af16_af16_update_0_write14_write(hw_uint<16>& af16_af16_update_0_write14, af16_cache& af16, int d0, int d1, int dynamic_address) {
  af16.af16_af16_update_0_write14_to_af160_rd14.push(af16_af16_update_0_write14);
}

inline void af16_af16_update_0_write15_write(hw_uint<16>& af16_af16_update_0_write15, af16_cache& af16, int d0, int d1, int dynamic_address) {
  af16.af16_af16_update_0_write15_to_af160_rd15.push(af16_af16_update_0_write15);
}

inline void af16_af16_update_0_write2_write(hw_uint<16>& af16_af16_update_0_write2, af16_cache& af16, int d0, int d1, int dynamic_address) {
  af16.af16_af16_update_0_write2_to_af160_rd2.push(af16_af16_update_0_write2);
}

inline void af16_af16_update_0_write3_write(hw_uint<16>& af16_af16_update_0_write3, af16_cache& af16, int d0, int d1, int dynamic_address) {
  af16.af16_af16_update_0_write3_to_af160_rd3.push(af16_af16_update_0_write3);
}

inline void af16_af16_update_0_write4_write(hw_uint<16>& af16_af16_update_0_write4, af16_cache& af16, int d0, int d1, int dynamic_address) {
  af16.af16_af16_update_0_write4_to_af160_rd4.push(af16_af16_update_0_write4);
}

inline void af16_af16_update_0_write5_write(hw_uint<16>& af16_af16_update_0_write5, af16_cache& af16, int d0, int d1, int dynamic_address) {
  af16.af16_af16_update_0_write5_to_af160_rd5.push(af16_af16_update_0_write5);
}

inline void af16_af16_update_0_write6_write(hw_uint<16>& af16_af16_update_0_write6, af16_cache& af16, int d0, int d1, int dynamic_address) {
  af16.af16_af16_update_0_write6_to_af160_rd6.push(af16_af16_update_0_write6);
}

inline void af16_af16_update_0_write7_write(hw_uint<16>& af16_af16_update_0_write7, af16_cache& af16, int d0, int d1, int dynamic_address) {
  af16.af16_af16_update_0_write7_to_af160_rd7.push(af16_af16_update_0_write7);
}

inline void af16_af16_update_0_write8_write(hw_uint<16>& af16_af16_update_0_write8, af16_cache& af16, int d0, int d1, int dynamic_address) {
  af16.af16_af16_update_0_write8_to_af160_rd8.push(af16_af16_update_0_write8);
}

inline void af16_af16_update_0_write9_write(hw_uint<16>& af16_af16_update_0_write9, af16_cache& af16, int d0, int d1, int dynamic_address) {
  af16.af16_af16_update_0_write9_to_af160_rd9.push(af16_af16_update_0_write9);
}

inline hw_uint<16> af160_rd0_select(af16_cache& af16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af160_rd0 read pattern: { af160_update_0[d0, d1] -> af16[16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_af16_af16_update_0_write0 = af16.af16_af16_update_0_write0_to_af160_rd0.peek(/* one reader or all rams */ 0);
  return value_af16_af16_update_0_write0;
  return 0;
}

inline hw_uint<16> af160_rd1_select(af16_cache& af16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af160_rd1 read pattern: { af160_update_0[d0, d1] -> af16[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_af16_af16_update_0_write1 = af16.af16_af16_update_0_write1_to_af160_rd1.peek(/* one reader or all rams */ 0);
  return value_af16_af16_update_0_write1;
  return 0;
}

inline hw_uint<16> af160_rd10_select(af16_cache& af16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af160_rd10 read pattern: { af160_update_0[d0, d1] -> af16[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_af16_af16_update_0_write10 = af16.af16_af16_update_0_write10_to_af160_rd10.peek(/* one reader or all rams */ 0);
  return value_af16_af16_update_0_write10;
  return 0;
}

inline hw_uint<16> af160_rd11_select(af16_cache& af16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af160_rd11 read pattern: { af160_update_0[d0, d1] -> af16[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_af16_af16_update_0_write11 = af16.af16_af16_update_0_write11_to_af160_rd11.peek(/* one reader or all rams */ 0);
  return value_af16_af16_update_0_write11;
  return 0;
}

inline hw_uint<16> af160_rd12_select(af16_cache& af16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af160_rd12 read pattern: { af160_update_0[d0, d1] -> af16[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_af16_af16_update_0_write12 = af16.af16_af16_update_0_write12_to_af160_rd12.peek(/* one reader or all rams */ 0);
  return value_af16_af16_update_0_write12;
  return 0;
}

inline hw_uint<16> af160_rd13_select(af16_cache& af16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af160_rd13 read pattern: { af160_update_0[d0, d1] -> af16[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_af16_af16_update_0_write13 = af16.af16_af16_update_0_write13_to_af160_rd13.peek(/* one reader or all rams */ 0);
  return value_af16_af16_update_0_write13;
  return 0;
}

inline hw_uint<16> af160_rd14_select(af16_cache& af16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af160_rd14 read pattern: { af160_update_0[d0, d1] -> af16[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_af16_af16_update_0_write14 = af16.af16_af16_update_0_write14_to_af160_rd14.peek(/* one reader or all rams */ 0);
  return value_af16_af16_update_0_write14;
  return 0;
}

inline hw_uint<16> af160_rd15_select(af16_cache& af16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af160_rd15 read pattern: { af160_update_0[d0, d1] -> af16[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_af16_af16_update_0_write15 = af16.af16_af16_update_0_write15_to_af160_rd15.peek(/* one reader or all rams */ 0);
  return value_af16_af16_update_0_write15;
  return 0;
}

inline hw_uint<16> af160_rd2_select(af16_cache& af16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af160_rd2 read pattern: { af160_update_0[d0, d1] -> af16[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_af16_af16_update_0_write2 = af16.af16_af16_update_0_write2_to_af160_rd2.peek(/* one reader or all rams */ 0);
  return value_af16_af16_update_0_write2;
  return 0;
}

inline hw_uint<16> af160_rd3_select(af16_cache& af16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af160_rd3 read pattern: { af160_update_0[d0, d1] -> af16[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_af16_af16_update_0_write3 = af16.af16_af16_update_0_write3_to_af160_rd3.peek(/* one reader or all rams */ 0);
  return value_af16_af16_update_0_write3;
  return 0;
}

inline hw_uint<16> af160_rd4_select(af16_cache& af16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af160_rd4 read pattern: { af160_update_0[d0, d1] -> af16[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_af16_af16_update_0_write4 = af16.af16_af16_update_0_write4_to_af160_rd4.peek(/* one reader or all rams */ 0);
  return value_af16_af16_update_0_write4;
  return 0;
}

inline hw_uint<16> af160_rd5_select(af16_cache& af16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af160_rd5 read pattern: { af160_update_0[d0, d1] -> af16[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_af16_af16_update_0_write5 = af16.af16_af16_update_0_write5_to_af160_rd5.peek(/* one reader or all rams */ 0);
  return value_af16_af16_update_0_write5;
  return 0;
}

inline hw_uint<16> af160_rd6_select(af16_cache& af16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af160_rd6 read pattern: { af160_update_0[d0, d1] -> af16[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_af16_af16_update_0_write6 = af16.af16_af16_update_0_write6_to_af160_rd6.peek(/* one reader or all rams */ 0);
  return value_af16_af16_update_0_write6;
  return 0;
}

inline hw_uint<16> af160_rd7_select(af16_cache& af16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af160_rd7 read pattern: { af160_update_0[d0, d1] -> af16[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_af16_af16_update_0_write7 = af16.af16_af16_update_0_write7_to_af160_rd7.peek(/* one reader or all rams */ 0);
  return value_af16_af16_update_0_write7;
  return 0;
}

inline hw_uint<16> af160_rd8_select(af16_cache& af16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af160_rd8 read pattern: { af160_update_0[d0, d1] -> af16[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_af16_af16_update_0_write8 = af16.af16_af16_update_0_write8_to_af160_rd8.peek(/* one reader or all rams */ 0);
  return value_af16_af16_update_0_write8;
  return 0;
}

inline hw_uint<16> af160_rd9_select(af16_cache& af16, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af160_rd9 read pattern: { af160_update_0[d0, d1] -> af16[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_af16_af16_update_0_write9 = af16.af16_af16_update_0_write9_to_af160_rd9.peek(/* one reader or all rams */ 0);
  return value_af16_af16_update_0_write9;
  return 0;
}

// # of bundles = 2
// af160_update_0_read
//	af160_rd0
//	af160_rd1
//	af160_rd2
//	af160_rd3
//	af160_rd4
//	af160_rd5
//	af160_rd6
//	af160_rd7
//	af160_rd8
//	af160_rd9
//	af160_rd10
//	af160_rd11
//	af160_rd12
//	af160_rd13
//	af160_rd14
//	af160_rd15
inline hw_uint<256> af16_af160_update_0_read_bundle_read(af16_cache& af16, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // af160_rd0
    // af160_rd1
    // af160_rd2
    // af160_rd3
    // af160_rd4
    // af160_rd5
    // af160_rd6
    // af160_rd7
    // af160_rd8
    // af160_rd9
    // af160_rd10
    // af160_rd11
    // af160_rd12
    // af160_rd13
    // af160_rd14
    // af160_rd15

	hw_uint<256> result;
	hw_uint<16> af160_rd0_res = af160_rd0_select(af16, d0, d1, dynamic_address);
	set_at<0, 256>(result, af160_rd0_res);
	hw_uint<16> af160_rd1_res = af160_rd1_select(af16, d0, d1, dynamic_address);
	set_at<16, 256>(result, af160_rd1_res);
	hw_uint<16> af160_rd2_res = af160_rd2_select(af16, d0, d1, dynamic_address);
	set_at<32, 256>(result, af160_rd2_res);
	hw_uint<16> af160_rd3_res = af160_rd3_select(af16, d0, d1, dynamic_address);
	set_at<48, 256>(result, af160_rd3_res);
	hw_uint<16> af160_rd4_res = af160_rd4_select(af16, d0, d1, dynamic_address);
	set_at<64, 256>(result, af160_rd4_res);
	hw_uint<16> af160_rd5_res = af160_rd5_select(af16, d0, d1, dynamic_address);
	set_at<80, 256>(result, af160_rd5_res);
	hw_uint<16> af160_rd6_res = af160_rd6_select(af16, d0, d1, dynamic_address);
	set_at<96, 256>(result, af160_rd6_res);
	hw_uint<16> af160_rd7_res = af160_rd7_select(af16, d0, d1, dynamic_address);
	set_at<112, 256>(result, af160_rd7_res);
	hw_uint<16> af160_rd8_res = af160_rd8_select(af16, d0, d1, dynamic_address);
	set_at<128, 256>(result, af160_rd8_res);
	hw_uint<16> af160_rd9_res = af160_rd9_select(af16, d0, d1, dynamic_address);
	set_at<144, 256>(result, af160_rd9_res);
	hw_uint<16> af160_rd10_res = af160_rd10_select(af16, d0, d1, dynamic_address);
	set_at<160, 256>(result, af160_rd10_res);
	hw_uint<16> af160_rd11_res = af160_rd11_select(af16, d0, d1, dynamic_address);
	set_at<176, 256>(result, af160_rd11_res);
	hw_uint<16> af160_rd12_res = af160_rd12_select(af16, d0, d1, dynamic_address);
	set_at<192, 256>(result, af160_rd12_res);
	hw_uint<16> af160_rd13_res = af160_rd13_select(af16, d0, d1, dynamic_address);
	set_at<208, 256>(result, af160_rd13_res);
	hw_uint<16> af160_rd14_res = af160_rd14_select(af16, d0, d1, dynamic_address);
	set_at<224, 256>(result, af160_rd14_res);
	hw_uint<16> af160_rd15_res = af160_rd15_select(af16, d0, d1, dynamic_address);
	set_at<240, 256>(result, af160_rd15_res);
	return result;
}

// af16_update_0_write
//	af16_af16_update_0_write0
//	af16_af16_update_0_write1
//	af16_af16_update_0_write2
//	af16_af16_update_0_write3
//	af16_af16_update_0_write4
//	af16_af16_update_0_write5
//	af16_af16_update_0_write6
//	af16_af16_update_0_write7
//	af16_af16_update_0_write8
//	af16_af16_update_0_write9
//	af16_af16_update_0_write10
//	af16_af16_update_0_write11
//	af16_af16_update_0_write12
//	af16_af16_update_0_write13
//	af16_af16_update_0_write14
//	af16_af16_update_0_write15
inline void af16_af16_update_0_write_bundle_write(hw_uint<256>& af16_update_0_write, af16_cache& af16, int d0, int d1, int dynamic_address) {
	hw_uint<16> af16_af16_update_0_write0_res = af16_update_0_write.extract<0, 15>();
	af16_af16_update_0_write0_write(af16_af16_update_0_write0_res, af16, d0, d1, dynamic_address);
	hw_uint<16> af16_af16_update_0_write1_res = af16_update_0_write.extract<16, 31>();
	af16_af16_update_0_write1_write(af16_af16_update_0_write1_res, af16, d0, d1, dynamic_address);
	hw_uint<16> af16_af16_update_0_write2_res = af16_update_0_write.extract<32, 47>();
	af16_af16_update_0_write2_write(af16_af16_update_0_write2_res, af16, d0, d1, dynamic_address);
	hw_uint<16> af16_af16_update_0_write3_res = af16_update_0_write.extract<48, 63>();
	af16_af16_update_0_write3_write(af16_af16_update_0_write3_res, af16, d0, d1, dynamic_address);
	hw_uint<16> af16_af16_update_0_write4_res = af16_update_0_write.extract<64, 79>();
	af16_af16_update_0_write4_write(af16_af16_update_0_write4_res, af16, d0, d1, dynamic_address);
	hw_uint<16> af16_af16_update_0_write5_res = af16_update_0_write.extract<80, 95>();
	af16_af16_update_0_write5_write(af16_af16_update_0_write5_res, af16, d0, d1, dynamic_address);
	hw_uint<16> af16_af16_update_0_write6_res = af16_update_0_write.extract<96, 111>();
	af16_af16_update_0_write6_write(af16_af16_update_0_write6_res, af16, d0, d1, dynamic_address);
	hw_uint<16> af16_af16_update_0_write7_res = af16_update_0_write.extract<112, 127>();
	af16_af16_update_0_write7_write(af16_af16_update_0_write7_res, af16, d0, d1, dynamic_address);
	hw_uint<16> af16_af16_update_0_write8_res = af16_update_0_write.extract<128, 143>();
	af16_af16_update_0_write8_write(af16_af16_update_0_write8_res, af16, d0, d1, dynamic_address);
	hw_uint<16> af16_af16_update_0_write9_res = af16_update_0_write.extract<144, 159>();
	af16_af16_update_0_write9_write(af16_af16_update_0_write9_res, af16, d0, d1, dynamic_address);
	hw_uint<16> af16_af16_update_0_write10_res = af16_update_0_write.extract<160, 175>();
	af16_af16_update_0_write10_write(af16_af16_update_0_write10_res, af16, d0, d1, dynamic_address);
	hw_uint<16> af16_af16_update_0_write11_res = af16_update_0_write.extract<176, 191>();
	af16_af16_update_0_write11_write(af16_af16_update_0_write11_res, af16, d0, d1, dynamic_address);
	hw_uint<16> af16_af16_update_0_write12_res = af16_update_0_write.extract<192, 207>();
	af16_af16_update_0_write12_write(af16_af16_update_0_write12_res, af16, d0, d1, dynamic_address);
	hw_uint<16> af16_af16_update_0_write13_res = af16_update_0_write.extract<208, 223>();
	af16_af16_update_0_write13_write(af16_af16_update_0_write13_res, af16, d0, d1, dynamic_address);
	hw_uint<16> af16_af16_update_0_write14_res = af16_update_0_write.extract<224, 239>();
	af16_af16_update_0_write14_write(af16_af16_update_0_write14_res, af16, d0, d1, dynamic_address);
	hw_uint<16> af16_af16_update_0_write15_res = af16_update_0_write.extract<240, 255>();
	af16_af16_update_0_write15_write(af16_af16_update_0_write15_res, af16, d0, d1, dynamic_address);
}

#include "hw_classes.h"

struct in_off_chip0_in_off_chip0_update_0_write0_to_af16_rd0_cache {
	// RAM Box: {[0, 1904], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write1_to_af16_rd1_cache {
	// RAM Box: {[1, 1905], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write10_to_af16_rd10_cache {
	// RAM Box: {[10, 1914], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write11_to_af16_rd11_cache {
	// RAM Box: {[11, 1915], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write12_to_af16_rd12_cache {
	// RAM Box: {[12, 1916], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write13_to_af16_rd13_cache {
	// RAM Box: {[13, 1917], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write14_to_af16_rd14_cache {
	// RAM Box: {[14, 1918], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write15_to_af16_rd15_cache {
	// RAM Box: {[15, 1919], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write2_to_af16_rd2_cache {
	// RAM Box: {[2, 1906], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write3_to_af16_rd3_cache {
	// RAM Box: {[3, 1907], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write4_to_af16_rd4_cache {
	// RAM Box: {[4, 1908], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write5_to_af16_rd5_cache {
	// RAM Box: {[5, 1909], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write6_to_af16_rd6_cache {
	// RAM Box: {[6, 1910], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write7_to_af16_rd7_cache {
	// RAM Box: {[7, 1911], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write8_to_af16_rd8_cache {
	// RAM Box: {[8, 1912], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_in_off_chip0_update_0_write9_to_af16_rd9_cache {
	// RAM Box: {[9, 1913], [0, 539]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in_off_chip0_cache {
  // # of banks: 16
  in_off_chip0_in_off_chip0_update_0_write0_to_af16_rd0_cache in_off_chip0_in_off_chip0_update_0_write0_to_af16_rd0;
  in_off_chip0_in_off_chip0_update_0_write1_to_af16_rd1_cache in_off_chip0_in_off_chip0_update_0_write1_to_af16_rd1;
  in_off_chip0_in_off_chip0_update_0_write10_to_af16_rd10_cache in_off_chip0_in_off_chip0_update_0_write10_to_af16_rd10;
  in_off_chip0_in_off_chip0_update_0_write11_to_af16_rd11_cache in_off_chip0_in_off_chip0_update_0_write11_to_af16_rd11;
  in_off_chip0_in_off_chip0_update_0_write12_to_af16_rd12_cache in_off_chip0_in_off_chip0_update_0_write12_to_af16_rd12;
  in_off_chip0_in_off_chip0_update_0_write13_to_af16_rd13_cache in_off_chip0_in_off_chip0_update_0_write13_to_af16_rd13;
  in_off_chip0_in_off_chip0_update_0_write14_to_af16_rd14_cache in_off_chip0_in_off_chip0_update_0_write14_to_af16_rd14;
  in_off_chip0_in_off_chip0_update_0_write15_to_af16_rd15_cache in_off_chip0_in_off_chip0_update_0_write15_to_af16_rd15;
  in_off_chip0_in_off_chip0_update_0_write2_to_af16_rd2_cache in_off_chip0_in_off_chip0_update_0_write2_to_af16_rd2;
  in_off_chip0_in_off_chip0_update_0_write3_to_af16_rd3_cache in_off_chip0_in_off_chip0_update_0_write3_to_af16_rd3;
  in_off_chip0_in_off_chip0_update_0_write4_to_af16_rd4_cache in_off_chip0_in_off_chip0_update_0_write4_to_af16_rd4;
  in_off_chip0_in_off_chip0_update_0_write5_to_af16_rd5_cache in_off_chip0_in_off_chip0_update_0_write5_to_af16_rd5;
  in_off_chip0_in_off_chip0_update_0_write6_to_af16_rd6_cache in_off_chip0_in_off_chip0_update_0_write6_to_af16_rd6;
  in_off_chip0_in_off_chip0_update_0_write7_to_af16_rd7_cache in_off_chip0_in_off_chip0_update_0_write7_to_af16_rd7;
  in_off_chip0_in_off_chip0_update_0_write8_to_af16_rd8_cache in_off_chip0_in_off_chip0_update_0_write8_to_af16_rd8;
  in_off_chip0_in_off_chip0_update_0_write9_to_af16_rd9_cache in_off_chip0_in_off_chip0_update_0_write9_to_af16_rd9;
};



inline void in_off_chip0_in_off_chip0_update_0_write0_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write0, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write0_to_af16_rd0.push(in_off_chip0_in_off_chip0_update_0_write0);
}

inline void in_off_chip0_in_off_chip0_update_0_write1_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write1, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write1_to_af16_rd1.push(in_off_chip0_in_off_chip0_update_0_write1);
}

inline void in_off_chip0_in_off_chip0_update_0_write10_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write10, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write10_to_af16_rd10.push(in_off_chip0_in_off_chip0_update_0_write10);
}

inline void in_off_chip0_in_off_chip0_update_0_write11_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write11, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write11_to_af16_rd11.push(in_off_chip0_in_off_chip0_update_0_write11);
}

inline void in_off_chip0_in_off_chip0_update_0_write12_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write12, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write12_to_af16_rd12.push(in_off_chip0_in_off_chip0_update_0_write12);
}

inline void in_off_chip0_in_off_chip0_update_0_write13_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write13, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write13_to_af16_rd13.push(in_off_chip0_in_off_chip0_update_0_write13);
}

inline void in_off_chip0_in_off_chip0_update_0_write14_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write14, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write14_to_af16_rd14.push(in_off_chip0_in_off_chip0_update_0_write14);
}

inline void in_off_chip0_in_off_chip0_update_0_write15_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write15, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write15_to_af16_rd15.push(in_off_chip0_in_off_chip0_update_0_write15);
}

inline void in_off_chip0_in_off_chip0_update_0_write2_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write2, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write2_to_af16_rd2.push(in_off_chip0_in_off_chip0_update_0_write2);
}

inline void in_off_chip0_in_off_chip0_update_0_write3_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write3, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write3_to_af16_rd3.push(in_off_chip0_in_off_chip0_update_0_write3);
}

inline void in_off_chip0_in_off_chip0_update_0_write4_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write4, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write4_to_af16_rd4.push(in_off_chip0_in_off_chip0_update_0_write4);
}

inline void in_off_chip0_in_off_chip0_update_0_write5_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write5, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write5_to_af16_rd5.push(in_off_chip0_in_off_chip0_update_0_write5);
}

inline void in_off_chip0_in_off_chip0_update_0_write6_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write6, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write6_to_af16_rd6.push(in_off_chip0_in_off_chip0_update_0_write6);
}

inline void in_off_chip0_in_off_chip0_update_0_write7_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write7, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write7_to_af16_rd7.push(in_off_chip0_in_off_chip0_update_0_write7);
}

inline void in_off_chip0_in_off_chip0_update_0_write8_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write8, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write8_to_af16_rd8.push(in_off_chip0_in_off_chip0_update_0_write8);
}

inline void in_off_chip0_in_off_chip0_update_0_write9_write(hw_uint<16>& in_off_chip0_in_off_chip0_update_0_write9, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  in_off_chip0.in_off_chip0_in_off_chip0_update_0_write9_to_af16_rd9.push(in_off_chip0_in_off_chip0_update_0_write9);
}

inline hw_uint<16> af16_rd0_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af16_rd0 read pattern: { af16_update_0[d0, d1] -> in_off_chip0[16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_in_off_chip0_in_off_chip0_update_0_write0 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write0_to_af16_rd0.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write0;
  return 0;
}

inline hw_uint<16> af16_rd1_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af16_rd1 read pattern: { af16_update_0[d0, d1] -> in_off_chip0[1 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_in_off_chip0_in_off_chip0_update_0_write1 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write1_to_af16_rd1.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write1;
  return 0;
}

inline hw_uint<16> af16_rd10_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af16_rd10 read pattern: { af16_update_0[d0, d1] -> in_off_chip0[10 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_in_off_chip0_in_off_chip0_update_0_write10 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write10_to_af16_rd10.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write10;
  return 0;
}

inline hw_uint<16> af16_rd11_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af16_rd11 read pattern: { af16_update_0[d0, d1] -> in_off_chip0[11 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_in_off_chip0_in_off_chip0_update_0_write11 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write11_to_af16_rd11.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write11;
  return 0;
}

inline hw_uint<16> af16_rd12_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af16_rd12 read pattern: { af16_update_0[d0, d1] -> in_off_chip0[12 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_in_off_chip0_in_off_chip0_update_0_write12 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write12_to_af16_rd12.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write12;
  return 0;
}

inline hw_uint<16> af16_rd13_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af16_rd13 read pattern: { af16_update_0[d0, d1] -> in_off_chip0[13 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_in_off_chip0_in_off_chip0_update_0_write13 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write13_to_af16_rd13.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write13;
  return 0;
}

inline hw_uint<16> af16_rd14_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af16_rd14 read pattern: { af16_update_0[d0, d1] -> in_off_chip0[14 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_in_off_chip0_in_off_chip0_update_0_write14 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write14_to_af16_rd14.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write14;
  return 0;
}

inline hw_uint<16> af16_rd15_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af16_rd15 read pattern: { af16_update_0[d0, d1] -> in_off_chip0[15 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_in_off_chip0_in_off_chip0_update_0_write15 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write15_to_af16_rd15.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write15;
  return 0;
}

inline hw_uint<16> af16_rd2_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af16_rd2 read pattern: { af16_update_0[d0, d1] -> in_off_chip0[2 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_in_off_chip0_in_off_chip0_update_0_write2 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write2_to_af16_rd2.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write2;
  return 0;
}

inline hw_uint<16> af16_rd3_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af16_rd3 read pattern: { af16_update_0[d0, d1] -> in_off_chip0[3 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_in_off_chip0_in_off_chip0_update_0_write3 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write3_to_af16_rd3.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write3;
  return 0;
}

inline hw_uint<16> af16_rd4_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af16_rd4 read pattern: { af16_update_0[d0, d1] -> in_off_chip0[4 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_in_off_chip0_in_off_chip0_update_0_write4 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write4_to_af16_rd4.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write4;
  return 0;
}

inline hw_uint<16> af16_rd5_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af16_rd5 read pattern: { af16_update_0[d0, d1] -> in_off_chip0[5 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_in_off_chip0_in_off_chip0_update_0_write5 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write5_to_af16_rd5.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write5;
  return 0;
}

inline hw_uint<16> af16_rd6_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af16_rd6 read pattern: { af16_update_0[d0, d1] -> in_off_chip0[6 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_in_off_chip0_in_off_chip0_update_0_write6 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write6_to_af16_rd6.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write6;
  return 0;
}

inline hw_uint<16> af16_rd7_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af16_rd7 read pattern: { af16_update_0[d0, d1] -> in_off_chip0[7 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_in_off_chip0_in_off_chip0_update_0_write7 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write7_to_af16_rd7.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write7;
  return 0;
}

inline hw_uint<16> af16_rd8_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af16_rd8 read pattern: { af16_update_0[d0, d1] -> in_off_chip0[8 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_in_off_chip0_in_off_chip0_update_0_write8 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write8_to_af16_rd8.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write8;
  return 0;
}

inline hw_uint<16> af16_rd9_select(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // af16_rd9 read pattern: { af16_update_0[d0, d1] -> in_off_chip0[9 + 16d0, d1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Read schedule : { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  // Write schedule: { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
  auto value_in_off_chip0_in_off_chip0_update_0_write9 = in_off_chip0.in_off_chip0_in_off_chip0_update_0_write9_to_af16_rd9.peek(/* one reader or all rams */ 0);
  return value_in_off_chip0_in_off_chip0_update_0_write9;
  return 0;
}

// # of bundles = 2
// af16_update_0_read
//	af16_rd0
//	af16_rd1
//	af16_rd2
//	af16_rd3
//	af16_rd4
//	af16_rd5
//	af16_rd6
//	af16_rd7
//	af16_rd8
//	af16_rd9
//	af16_rd10
//	af16_rd11
//	af16_rd12
//	af16_rd13
//	af16_rd14
//	af16_rd15
inline hw_uint<256> in_off_chip0_af16_update_0_read_bundle_read(in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 16
    // af16_rd0
    // af16_rd1
    // af16_rd2
    // af16_rd3
    // af16_rd4
    // af16_rd5
    // af16_rd6
    // af16_rd7
    // af16_rd8
    // af16_rd9
    // af16_rd10
    // af16_rd11
    // af16_rd12
    // af16_rd13
    // af16_rd14
    // af16_rd15

	hw_uint<256> result;
	hw_uint<16> af16_rd0_res = af16_rd0_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<0, 256>(result, af16_rd0_res);
	hw_uint<16> af16_rd1_res = af16_rd1_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<16, 256>(result, af16_rd1_res);
	hw_uint<16> af16_rd2_res = af16_rd2_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<32, 256>(result, af16_rd2_res);
	hw_uint<16> af16_rd3_res = af16_rd3_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<48, 256>(result, af16_rd3_res);
	hw_uint<16> af16_rd4_res = af16_rd4_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<64, 256>(result, af16_rd4_res);
	hw_uint<16> af16_rd5_res = af16_rd5_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<80, 256>(result, af16_rd5_res);
	hw_uint<16> af16_rd6_res = af16_rd6_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<96, 256>(result, af16_rd6_res);
	hw_uint<16> af16_rd7_res = af16_rd7_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<112, 256>(result, af16_rd7_res);
	hw_uint<16> af16_rd8_res = af16_rd8_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<128, 256>(result, af16_rd8_res);
	hw_uint<16> af16_rd9_res = af16_rd9_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<144, 256>(result, af16_rd9_res);
	hw_uint<16> af16_rd10_res = af16_rd10_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<160, 256>(result, af16_rd10_res);
	hw_uint<16> af16_rd11_res = af16_rd11_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<176, 256>(result, af16_rd11_res);
	hw_uint<16> af16_rd12_res = af16_rd12_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<192, 256>(result, af16_rd12_res);
	hw_uint<16> af16_rd13_res = af16_rd13_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<208, 256>(result, af16_rd13_res);
	hw_uint<16> af16_rd14_res = af16_rd14_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<224, 256>(result, af16_rd14_res);
	hw_uint<16> af16_rd15_res = af16_rd15_select(in_off_chip0, d0, d1, dynamic_address);
	set_at<240, 256>(result, af16_rd15_res);
	return result;
}

// in_off_chip0_update_0_write
//	in_off_chip0_in_off_chip0_update_0_write0
//	in_off_chip0_in_off_chip0_update_0_write1
//	in_off_chip0_in_off_chip0_update_0_write2
//	in_off_chip0_in_off_chip0_update_0_write3
//	in_off_chip0_in_off_chip0_update_0_write4
//	in_off_chip0_in_off_chip0_update_0_write5
//	in_off_chip0_in_off_chip0_update_0_write6
//	in_off_chip0_in_off_chip0_update_0_write7
//	in_off_chip0_in_off_chip0_update_0_write8
//	in_off_chip0_in_off_chip0_update_0_write9
//	in_off_chip0_in_off_chip0_update_0_write10
//	in_off_chip0_in_off_chip0_update_0_write11
//	in_off_chip0_in_off_chip0_update_0_write12
//	in_off_chip0_in_off_chip0_update_0_write13
//	in_off_chip0_in_off_chip0_update_0_write14
//	in_off_chip0_in_off_chip0_update_0_write15
inline void in_off_chip0_in_off_chip0_update_0_write_bundle_write(hw_uint<256>& in_off_chip0_update_0_write, in_off_chip0_cache& in_off_chip0, int d0, int d1, int dynamic_address) {
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write0_res = in_off_chip0_update_0_write.extract<0, 15>();
	in_off_chip0_in_off_chip0_update_0_write0_write(in_off_chip0_in_off_chip0_update_0_write0_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write1_res = in_off_chip0_update_0_write.extract<16, 31>();
	in_off_chip0_in_off_chip0_update_0_write1_write(in_off_chip0_in_off_chip0_update_0_write1_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write2_res = in_off_chip0_update_0_write.extract<32, 47>();
	in_off_chip0_in_off_chip0_update_0_write2_write(in_off_chip0_in_off_chip0_update_0_write2_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write3_res = in_off_chip0_update_0_write.extract<48, 63>();
	in_off_chip0_in_off_chip0_update_0_write3_write(in_off_chip0_in_off_chip0_update_0_write3_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write4_res = in_off_chip0_update_0_write.extract<64, 79>();
	in_off_chip0_in_off_chip0_update_0_write4_write(in_off_chip0_in_off_chip0_update_0_write4_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write5_res = in_off_chip0_update_0_write.extract<80, 95>();
	in_off_chip0_in_off_chip0_update_0_write5_write(in_off_chip0_in_off_chip0_update_0_write5_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write6_res = in_off_chip0_update_0_write.extract<96, 111>();
	in_off_chip0_in_off_chip0_update_0_write6_write(in_off_chip0_in_off_chip0_update_0_write6_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write7_res = in_off_chip0_update_0_write.extract<112, 127>();
	in_off_chip0_in_off_chip0_update_0_write7_write(in_off_chip0_in_off_chip0_update_0_write7_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write8_res = in_off_chip0_update_0_write.extract<128, 143>();
	in_off_chip0_in_off_chip0_update_0_write8_write(in_off_chip0_in_off_chip0_update_0_write8_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write9_res = in_off_chip0_update_0_write.extract<144, 159>();
	in_off_chip0_in_off_chip0_update_0_write9_write(in_off_chip0_in_off_chip0_update_0_write9_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write10_res = in_off_chip0_update_0_write.extract<160, 175>();
	in_off_chip0_in_off_chip0_update_0_write10_write(in_off_chip0_in_off_chip0_update_0_write10_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write11_res = in_off_chip0_update_0_write.extract<176, 191>();
	in_off_chip0_in_off_chip0_update_0_write11_write(in_off_chip0_in_off_chip0_update_0_write11_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write12_res = in_off_chip0_update_0_write.extract<192, 207>();
	in_off_chip0_in_off_chip0_update_0_write12_write(in_off_chip0_in_off_chip0_update_0_write12_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write13_res = in_off_chip0_update_0_write.extract<208, 223>();
	in_off_chip0_in_off_chip0_update_0_write13_write(in_off_chip0_in_off_chip0_update_0_write13_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write14_res = in_off_chip0_update_0_write.extract<224, 239>();
	in_off_chip0_in_off_chip0_update_0_write14_write(in_off_chip0_in_off_chip0_update_0_write14_res, in_off_chip0, d0, d1, dynamic_address);
	hw_uint<16> in_off_chip0_in_off_chip0_update_0_write15_res = in_off_chip0_update_0_write.extract<240, 255>();
	in_off_chip0_in_off_chip0_update_0_write15_write(in_off_chip0_in_off_chip0_update_0_write15_res, in_off_chip0, d0, d1, dynamic_address);
}



// Operation logic
inline void in_off_chip0_update_0(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */in_off_chip0_oc, in_off_chip0_cache& in_off_chip0, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip0_oc
	auto in_off_chip0_oc_0_c__0_value = in_off_chip0_oc.read();
	auto compute_result = id_unrolled_16(in_off_chip0_oc_0_c__0_value);
	// Produce: in_off_chip0
	in_off_chip0_in_off_chip0_update_0_write_bundle_write(/* arg names */compute_result, in_off_chip0, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void af16_update_0(in_off_chip0_cache& in_off_chip0, af16_cache& af16, int d0, int d1) {
  // Dynamic address computation

	// Consume: in_off_chip0
	auto in_off_chip0_0_c__0_value = in_off_chip0_af16_update_0_read_bundle_read(in_off_chip0/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_16(in_off_chip0_0_c__0_value);
	// Produce: af16
	af16_af16_update_0_write_bundle_write(/* arg names */compute_result, af16, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void af160_update_0(af16_cache& af16, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */af160, int d0, int d1) {
  // Dynamic address computation

	// Consume: af16
	auto af16_0_c__0_value = af16_af160_update_0_read_bundle_read(af16/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = id_unrolled_16(af16_0_c__0_value);
	// Produce: af160
	af160.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void af160_opt(HWStream<hw_uint<256> >& /* get_args num ports = 16 */in_off_chip0_oc, HWStream<hw_uint<256> >& /* get_args num ports = 16 */af160) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("af160_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  af16_cache af16;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_off_chip0_cache in_off_chip0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539; in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539; af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
//   { af160_update_0[d0, d1] -> [d1, d0, 3] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
// Condition for af160_update_0(((-3 + i2 == 0) && (i1 >= 0) && (119 - i1 >= 0) && (i0 >= 0) && (539 - i0 >= 0)))
//   { in_off_chip0_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
// Condition for in_off_chip0_update_0(((-1 + i2 == 0) && (i1 >= 0) && (119 - i1 >= 0) && (i0 >= 0) && (539 - i0 >= 0)))
//   { af16_update_0[d0, d1] -> [d1, d0, 2] : 0 <= d0 <= 119 and 0 <= d1 <= 539 }
// Condition for af16_update_0(((-2 + i2 == 0) && (i1 >= 0) && (119 - i1 >= 0) && (i0 >= 0) && (539 - i0 >= 0)))

  /*
  // Schedules...
    // af160_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*3]
    // af16_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*2]
    // in_off_chip0_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
    // in_off_chip0_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
for (int c0 = 0; c0 <= 539; c0++) {
  for (int c1 = 0; c1 <= 119; c1++) {

#ifdef __VIVADO_SYNTH__
#pragma HLS pipeline II=1
#endif // __VIVADO_SYNTH__

    if ((0 <= c1 && c1 <= 119) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 539) && ((c0 - 0) % 1 == 0)) {
      in_off_chip0_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 119) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 539) && ((c0 - 0) % 1 == 0)) {
      af16_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 119) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 539) && ((c0 - 0) % 1 == 0)) {
      af160_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

  }
}

  */
	  // Schedules...
	    // af160_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*3]
	    // af16_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*2]
	    // in_off_chip0_oc_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
	    // in_off_chip0_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
	for (int c0 = 0; c0 <= 539; c0++) {
	  for (int c1 = 0; c1 <= 119; c1++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	    if ((0 <= c1 && c1 <= 119) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 539) && ((c0 - 0) % 1 == 0)) {
	      in_off_chip0_update_0(in_off_chip0_oc /* buf name */, in_off_chip0, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 119) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 539) && ((c0 - 0) % 1 == 0)) {
	      af16_update_0(in_off_chip0 /* buf name */, af16, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 119) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 539) && ((c0 - 0) % 1 == 0)) {
	      af160_update_0(af16 /* buf name */, af160, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	  }
	}
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

#ifdef __VIVADO_SYNTH__
  // { af160_update_0[root = 0, af160_0, af160_1] -> af160[0, 0] : 0 <= af160_0 <= 119 and 0 <= af160_1 <= 539 }
const int af160_update_0_write_num_transfers = 64800;
  // { in_off_chip0_update_0[root = 0, in_off_chip0_0, in_off_chip0_1] -> in_off_chip0_oc[0, 0] : 0 <= in_off_chip0_0 <= 119 and 0 <= in_off_chip0_1 <= 539 }
const int in_off_chip0_update_0_read_num_transfers = 64800;


extern "C" {

static void read_in_off_chip0_update_0_read(hw_uint<256>* input, HWStream<hw_uint<256> >& v, const int size) {
  hw_uint<256> burst_reg;
  int num_transfers = in_off_chip0_update_0_read_num_transfers*size;
  for (int i = 0; i < num_transfers; i++) {
    #pragma HLS pipeline II=1
    burst_reg = input[i];
    v.write(burst_reg);
  }
}

static void write_af160_update_0_write(hw_uint<256>* output, HWStream<hw_uint<256> >& v, const int size) {
  hw_uint<256> burst_reg;
  int num_transfers = af160_update_0_write_num_transfers*size;
  for (int i = 0; i < num_transfers; i++) {
    #pragma HLS pipeline II=1
    burst_reg = v.read();
    output[i] = burst_reg;
  }
}

void af160_opt_accel(hw_uint<256>* in_off_chip0_update_0_read, hw_uint<256>* af160_update_0_write, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_off_chip0_update_0_read offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = af160_update_0_write offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = in_off_chip0_update_0_read bundle = control
#pragma HLS INTERFACE s_axilite port = af160_update_0_write bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control

  static HWStream<hw_uint<256> > in_off_chip0_update_0_read_channel;
  static HWStream<hw_uint<256> > af160_update_0_write_channel;

  read_in_off_chip0_update_0_read(in_off_chip0_update_0_read, in_off_chip0_update_0_read_channel, size);

  af160_opt(in_off_chip0_update_0_read_channel, af160_update_0_write_channel);

  write_af160_update_0_write(af160_update_0_write, af160_update_0_write_channel, size);
}

}
#endif //__VIVADO_SYNTH__

