/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [17:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [7:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_7z;
  assign celloutsig_0_4z = celloutsig_0_0z ? celloutsig_0_1z : in_data[2];
  assign celloutsig_0_12z = celloutsig_0_10z ? _00_ : celloutsig_0_6z;
  assign celloutsig_1_13z = celloutsig_1_10z ? celloutsig_1_3z : celloutsig_1_1z[0];
  assign celloutsig_1_7z = ~(celloutsig_1_5z | celloutsig_1_6z[11]);
  assign celloutsig_1_10z = ~((celloutsig_1_2z | celloutsig_1_7z) & celloutsig_1_0z);
  assign celloutsig_0_15z = celloutsig_0_12z | celloutsig_0_14z[2];
  assign celloutsig_1_14z = celloutsig_1_3z | in_data[167];
  reg [7:0] _10_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _10_ <= 8'h00;
    else _10_ <= { in_data[65:62], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _01_[7:6], _00_, _01_[4:0] } = _10_;
  assign celloutsig_1_6z = { in_data[123:113], celloutsig_1_5z } / { 1'h1, in_data[111:101] };
  assign celloutsig_1_19z = { celloutsig_1_17z[6:4], celloutsig_1_13z } === { celloutsig_1_1z[3:2], celloutsig_1_2z, celloutsig_1_14z };
  assign celloutsig_1_4z = { celloutsig_1_1z[1], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } > in_data[153:147];
  assign celloutsig_0_3z = in_data[67:58] <= { in_data[81:73], celloutsig_0_1z };
  assign celloutsig_1_3z = { in_data[120:113], celloutsig_1_2z } <= in_data[138:130];
  assign celloutsig_1_15z = { celloutsig_1_6z[10:9], celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_12z } <= { in_data[158:146], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_18z = { in_data[187:163], celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_5z } < { in_data[133:132], celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_11z };
  assign celloutsig_0_6z = { in_data[70:68], celloutsig_0_0z, _01_[7:6], _00_, _01_[4:0] } < { in_data[59:57], celloutsig_0_1z, _01_[7:6], _00_, _01_[4:0] };
  assign celloutsig_0_10z = { _01_[7:6], _00_, _01_[4:1], celloutsig_0_4z, celloutsig_0_9z } < in_data[90:82];
  assign celloutsig_1_0z = in_data[126:111] < in_data[113:98];
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z } < celloutsig_1_1z[2:0];
  assign celloutsig_1_8z = in_data[118] & ~(celloutsig_1_7z);
  assign celloutsig_1_17z = { celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_2z } * { celloutsig_1_6z[7:4], celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_1z } !== { in_data[177:174], celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_6z[11:8] !== { celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_0_1z = ~^ { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = ~^ { in_data[176:174], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_0z = ^ in_data[53:51];
  assign celloutsig_0_9z = ^ { in_data[46:43], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_1z = { in_data[109:107], celloutsig_1_0z } <<< in_data[183:180];
  assign celloutsig_0_14z = in_data[45:43] >>> in_data[17:15];
  assign celloutsig_1_12z = ~((celloutsig_1_3z & celloutsig_1_9z) | (celloutsig_1_5z & celloutsig_1_3z));
  assign { _01_[17:8], _01_[5] } = { in_data[26:17], _00_ };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
