
object.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0
80000034: 73 2f 10 80  	csrr	t5, 2049
80000038: 13 0e 00 40  	li	t3, 1024
8000003c: 33 0f cf 03  	mul	t5, t5, t3
80000040: 33 84 e3 01  	add	s0, t2, t5

80000044 <.Lpcrel_hi1>:
80000044: 17 35 00 00  	auipc	a0, 3
80000048: 13 05 85 fc  	addi	a0, a0, -56

8000004c <.Lpcrel_hi2>:
8000004c: 17 36 00 00  	auipc	a2, 3
80000050: 13 06 06 fc  	addi	a2, a2, -64
80000054: 63 08 c5 00  	beq	a0, a2, 0x80000064 <.Ltmp0>

80000058 <.Ltmp1>:
80000058: 23 20 05 00  	sw	zero, 0(a0)
8000005c: 13 05 45 00  	addi	a0, a0, 4
80000060: e3 6c c5 fe  	bltu	a0, a2, 0x80000058 <.Ltmp1>

80000064 <.Ltmp0>:
80000064: f3 22 30 80  	csrr	t0, 2051
80000068: 03 a3 02 00  	lw	t1, 0(t0)
8000006c: 03 a5 42 00  	lw	a0, 4(t0)
80000070: 83 a3 02 03  	lw	t2, 48(t0)
80000074: 03 ae 42 03  	lw	t3, 52(t0)

80000078 <.Lpcrel_hi3>:
80000078: 97 3e 00 00  	auipc	t4, 3
8000007c: 93 8e 8e f8  	addi	t4, t4, -120

80000080 <.Lpcrel_hi4>:
80000080: 17 3f 00 00  	auipc	t5, 3
80000084: 13 0f 4f f8  	addi	t5, t5, -124
80000088: 23 a0 7e 00  	sw	t2, 0(t4)
8000008c: 23 20 cf 01  	sw	t3, 0(t5)

80000090 <.Lpcrel_hi5>:
80000090: 97 0f 00 00  	auipc	t6, 0
80000094: 93 8f 8f 01  	addi	t6, t6, 24
80000098: 73 90 5f 30  	csrw	mtvec, t6
8000009c: e7 00 03 00  	jalr	t1
800000a0: 0b 40 00 00  	endprg	x0, x0, x0
800000a4: 6f 00 40 00  	j	0x800000a8 <spike_end>

800000a8 <spike_end>:
800000a8: 13 03 10 00  	li	t1, 1

800000ac <.Lpcrel_hi6>:
800000ac: 97 12 00 00  	auipc	t0, 1
800000b0: 93 82 42 f5  	addi	t0, t0, -172
800000b4: 23 a0 62 00  	sw	t1, 0(t0)

800000b8 <Linear>:
800000b8: 13 01 81 01  	addi	sp, sp, 24
800000bc: 23 24 11 fe  	sw	ra, -24(sp)
800000c0: 83 22 05 01  	lw	t0, 16(a0)
800000c4: 23 2e 51 fe  	sw	t0, -4(sp)
800000c8: 83 22 c5 00  	lw	t0, 12(a0)
800000cc: 23 2a 51 fe  	sw	t0, -12(sp)
800000d0: 83 22 45 00  	lw	t0, 4(a0)
800000d4: 23 2c 51 fe  	sw	t0, -8(sp)
800000d8: 83 22 05 00  	lw	t0, 0(a0)
800000dc: 23 28 51 fe  	sw	t0, -16(sp)
800000e0: 83 22 85 00  	lw	t0, 8(a0)
800000e4: 23 26 51 fe  	sw	t0, -20(sp)
800000e8: 57 40 00 5e  	vmv.v.x	v0, zero
800000ec: ef 00 40 29  	jal	0x80000380 <_Z13get_global_idj>
800000f0: 83 24 01 ff  	lw	s1, -16(sp)
800000f4: 03 25 c1 fe  	lw	a0, -20(sp)
800000f8: d7 42 00 5e  	vmv.v.x	v5, zero
800000fc: d7 b0 0f a6  	vsra.vi	v1, v0, 31
80000100: d7 b0 1e a2  	vsrl.vi	v1, v1, 29
80000104: 57 81 00 02  	vadd.vv	v2, v0, v1
80000108: d7 b0 21 a6  	vsra.vi	v1, v2, 3
8000010c: 57 31 2c 26  	vand.vi	v2, v2, -8
80000110: 57 01 01 0a  	vsub.vv	v2, v0, v2
80000114: 57 31 21 96  	vsll.vi	v2, v2, 2
80000118: 57 43 25 02  	vadd.vx	v6, v2, a0
8000011c: d7 b1 12 96  	vsll.vi	v3, v1, 5
80000120: b7 32 00 80  	lui	t0, 524291
80000124: 03 a3 82 00  	lw	t1, 8(t0)
80000128: d7 c3 34 02  	vadd.vx	v7, v3, s1
8000012c: 93 02 00 02  	li	t0, 32
80000130: 57 42 03 5e  	vmv.v.x	v4, t1

80000134 <.LBB0_1>:
80000134: 57 44 40 02  	vadd.vx	v8, v4, zero
80000138: 57 82 72 02  	vadd.vv	v4, v7, v5
8000013c: 7b 22 02 00  	vlw12.v	v4, 0(v4)
80000140: fb 24 03 00  	vlw12.v	v9, 0(v6)
80000144: 57 92 84 a2  	vfmadd.vv	v4, v9, v8
80000148: d7 32 52 02  	vadd.vi	v5, v5, 4
8000014c: 57 c4 02 5e  	vmv.v.x	v8, t0
80000150: 0b 03 03 02  	vadd12.vi	v6, v6, 32

80000154 <.Lpcrel_hi0>:
80000154: 17 03 00 00  	auipc	t1, 0
80000158: 5b 30 c3 00  	setrpc	zero, t1, 12
8000015c: db 1c 54 fc  	vbne	v5, v8, 0x80000134 <.LBB0_1>

80000160 <.LBB0_2>:
80000160: 5b 20 00 00  	join	zero, zero, 0
80000164: d7 32 01 96  	vsll.vi	v5, v0, 2
80000168: 83 23 41 ff  	lw	t2, -12(sp)
8000016c: d7 c3 53 02  	vadd.vx	v7, v5, t2
80000170: 7b a4 03 00  	vlw12.v	v8, 0(v7)
80000174: 57 43 00 5e  	vmv.v.x	v6, zero
80000178: 57 14 44 02  	vfadd.vv	v8, v4, v8
8000017c: 7b e0 83 00  	vsw12.v	v8, 0(v7)
80000180: 57 32 12 02  	vadd.vi	v4, v1, 4
80000184: 57 45 25 02  	vadd.vx	v10, v2, a0
80000188: d7 c4 34 02  	vadd.vx	v9, v3, s1
8000018c: b7 32 00 80  	lui	t0, 524291
80000190: 03 a3 82 00  	lw	t1, 8(t0)
80000194: 8b 85 04 08  	vadd12.vi	v11, v9, 128
80000198: 93 02 00 02  	li	t0, 32
8000019c: d7 44 03 5e  	vmv.v.x	v9, t1

800001a0 <.LBB0_3>:
800001a0: 57 46 90 02  	vadd.vx	v12, v9, zero
800001a4: d7 04 b3 02  	vadd.vv	v9, v11, v6
800001a8: fb a4 04 00  	vlw12.v	v9, 0(v9)
800001ac: fb 26 05 00  	vlw12.v	v13, 0(v10)
800001b0: d7 94 c6 a2  	vfmadd.vv	v9, v13, v12
800001b4: 57 33 62 02  	vadd.vi	v6, v6, 4
800001b8: 57 c6 02 5e  	vmv.v.x	v12, t0
800001bc: 0b 05 05 02  	vadd12.vi	v10, v10, 32

800001c0 <.Lpcrel_hi1>:
800001c0: 17 03 00 00  	auipc	t1, 0
800001c4: 5b 30 c3 00  	setrpc	zero, t1, 12
800001c8: db 1c 66 fc  	vbne	v6, v12, 0x800001a0 <.LBB0_3>

800001cc <.LBB0_4>:
800001cc: 5b 20 00 00  	join	zero, zero, 0
800001d0: d7 45 00 5e  	vmv.v.x	v11, zero
800001d4: 0b 03 00 02  	vadd12.vi	v6, v0, 32
800001d8: 57 33 61 96  	vsll.vi	v6, v6, 2
800001dc: 57 c5 63 02  	vadd.vx	v10, v6, t2
800001e0: 7b 26 05 00  	vlw12.v	v12, 0(v10)
800001e4: b7 32 00 80  	lui	t0, 524291
800001e8: 83 a2 82 00  	lw	t0, 8(t0)
800001ec: d7 14 96 02  	vfadd.vv	v9, v9, v12
800001f0: 57 c6 02 5e  	vmv.v.x	v12, t0
800001f4: 57 14 86 6e  	vmflt.vv	v8, v8, v12
800001f8: 7b 60 95 00  	vsw12.v	v9, 0(v10)
800001fc: 83 23 c1 ff  	lw	t2, -4(sp)
80000200: 83 24 81 ff  	lw	s1, -8(sp)

80000204 <.Lpcrel_hi2>:
80000204: 17 03 00 00  	auipc	t1, 0
80000208: 5b 30 43 01  	setrpc	zero, t1, 20
8000020c: 5b 86 85 00  	vbeq	v8, v11, 0x80000218 <.LBB0_6>
80000210: 57 44 00 5e  	vmv.v.x	v8, zero
80000214: 7b e0 83 00  	vsw12.v	v8, 0(v7)

80000218 <.LBB0_6>:
80000218: 5b 20 00 00  	join	zero, zero, 0
8000021c: fb 23 05 00  	vlw12.v	v7, 0(v10)
80000220: 57 44 00 5e  	vmv.v.x	v8, zero
80000224: d7 c4 02 5e  	vmv.v.x	v9, t0
80000228: d7 93 74 6e  	vmflt.vv	v7, v7, v9

8000022c <.Lpcrel_hi3>:
8000022c: 17 03 00 00  	auipc	t1, 0
80000230: 5b 30 43 01  	setrpc	zero, t1, 20
80000234: 5b 06 74 00  	vbeq	v7, v8, 0x80000240 <.LBB0_8>
80000238: d7 43 00 5e  	vmv.v.x	v7, zero
8000023c: 7b 60 75 00  	vsw12.v	v7, 0(v10)

80000240 <.LBB0_8>:
80000240: 5b 20 00 00  	join	zero, zero, 0
80000244: 57 44 00 5e  	vmv.v.x	v8, zero
80000248: d7 44 25 02  	vadd.vx	v9, v2, a0
8000024c: b7 32 00 80  	lui	t0, 524291
80000250: 03 a3 82 00  	lw	t1, 8(t0)
80000254: 57 c5 34 02  	vadd.vx	v10, v3, s1
80000258: 93 02 00 02  	li	t0, 32
8000025c: d7 43 03 5e  	vmv.v.x	v7, t1

80000260 <.LBB0_9>:
80000260: d7 45 70 02  	vadd.vx	v11, v7, zero
80000264: d7 03 a4 02  	vadd.vv	v7, v10, v8
80000268: fb a3 03 00  	vlw12.v	v7, 0(v7)
8000026c: 7b a6 04 00  	vlw12.v	v12, 0(v9)
80000270: d7 13 b6 a2  	vfmadd.vv	v7, v12, v11
80000274: 57 34 82 02  	vadd.vi	v8, v8, 4
80000278: d7 c5 02 5e  	vmv.v.x	v11, t0
8000027c: 8b 84 04 02  	vadd12.vi	v9, v9, 32

80000280 <.Lpcrel_hi4>:
80000280: 17 03 00 00  	auipc	t1, 0
80000284: 5b 30 c3 00  	setrpc	zero, t1, 12
80000288: db 9c 85 fc  	vbne	v8, v11, 0x80000260 <.LBB0_9>

8000028c <.LBB0_10>:
8000028c: 5b 20 00 00  	join	zero, zero, 0
80000290: 57 c4 53 02  	vadd.vx	v8, v5, t2
80000294: fb 24 04 00  	vlw12.v	v9, 0(v8)
80000298: d7 42 00 5e  	vmv.v.x	v5, zero
8000029c: d7 93 74 02  	vfadd.vv	v7, v7, v9
800002a0: 7b 60 74 00  	vsw12.v	v7, 0(v8)
800002a4: 57 41 25 02  	vadd.vx	v2, v2, a0
800002a8: d7 c1 34 02  	vadd.vx	v3, v3, s1
800002ac: b7 32 00 80  	lui	t0, 524291
800002b0: 03 a3 82 00  	lw	t1, 8(t0)
800002b4: 8b 81 01 08  	vadd12.vi	v3, v3, 128
800002b8: 93 02 00 02  	li	t0, 32
800002bc: d7 43 03 5e  	vmv.v.x	v7, t1

800002c0 <.LBB0_11>:
800002c0: 57 44 70 02  	vadd.vx	v8, v7, zero
800002c4: d7 83 32 02  	vadd.vv	v7, v3, v5
800002c8: fb a3 03 00  	vlw12.v	v7, 0(v7)
800002cc: fb 24 01 00  	vlw12.v	v9, 0(v2)
800002d0: d7 93 84 a2  	vfmadd.vv	v7, v9, v8
800002d4: d7 32 52 02  	vadd.vi	v5, v5, 4
800002d8: 57 c4 02 5e  	vmv.v.x	v8, t0
800002dc: 0b 01 01 02  	vadd12.vi	v2, v2, 32

800002e0 <.Lpcrel_hi5>:
800002e0: 17 03 00 00  	auipc	t1, 0
800002e4: 5b 30 c3 00  	setrpc	zero, t1, 12
800002e8: db 1c 54 fc  	vbne	v5, v8, 0x800002c0 <.LBB0_11>

800002ec <.LBB0_12>:
800002ec: 5b 20 00 00  	join	zero, zero, 0
800002f0: 57 c1 63 02  	vadd.vx	v2, v6, t2
800002f4: fb 21 01 00  	vlw12.v	v3, 0(v2)
800002f8: d7 c2 03 5e  	vmv.v.x	v5, t2
800002fc: d7 91 71 02  	vfadd.vv	v3, v7, v3
80000300: 7b 60 31 00  	vsw12.v	v3, 0(v2)
80000304: d7 b1 41 96  	vsll.vi	v3, v4, 3
80000308: d7 b0 11 96  	vsll.vi	v1, v1, 3
8000030c: 57 80 00 0a  	vsub.vv	v0, v0, v1
80000310: 57 00 30 02  	vadd.vv	v0, v3, v0
80000314: 57 30 01 96  	vsll.vi	v0, v0, 2
80000318: 57 00 50 02  	vadd.vv	v0, v5, v0
8000031c: b7 32 00 80  	lui	t0, 524291
80000320: 83 a2 82 00  	lw	t0, 8(t0)
80000324: fb 20 00 00  	vlw12.v	v1, 0(v0)
80000328: d7 41 00 5e  	vmv.v.x	v3, zero
8000032c: 57 c2 02 5e  	vmv.v.x	v4, t0
80000330: d7 10 12 6e  	vmflt.vv	v1, v1, v4

80000334 <.Lpcrel_hi6>:
80000334: 17 03 00 00  	auipc	t1, 0
80000338: 5b 30 43 01  	setrpc	zero, t1, 20
8000033c: 5b 86 11 00  	vbeq	v1, v3, 0x80000348 <.LBB0_14>
80000340: d7 40 00 5e  	vmv.v.x	v1, zero
80000344: 7b 60 10 00  	vsw12.v	v1, 0(v0)

80000348 <.LBB0_14>:
80000348: 5b 20 00 00  	join	zero, zero, 0
8000034c: 7b 20 01 00  	vlw12.v	v0, 0(v2)
80000350: d7 40 00 5e  	vmv.v.x	v1, zero
80000354: d7 c1 02 5e  	vmv.v.x	v3, t0
80000358: 57 90 01 6e  	vmflt.vv	v0, v0, v3

8000035c <.Lpcrel_hi7>:
8000035c: 17 03 00 00  	auipc	t1, 0
80000360: 5b 30 43 01  	setrpc	zero, t1, 20
80000364: 5b 86 00 00  	vbeq	v0, v1, 0x80000370 <.LBB0_16>
80000368: 57 40 00 5e  	vmv.v.x	v0, zero
8000036c: 7b 60 01 00  	vsw12.v	v0, 0(v2)

80000370 <.LBB0_16>:
80000370: 5b 20 00 00  	join	zero, zero, 0
80000374: 83 20 81 fe  	lw	ra, -24(sp)
80000378: 13 01 81 fe  	addi	sp, sp, -24
8000037c: 67 80 00 00  	ret

80000380 <_Z13get_global_idj>:
80000380: 13 01 41 00  	addi	sp, sp, 4
80000384: 23 2e 11 fe  	sw	ra, -4(sp)
80000388: 93 02 20 00  	li	t0, 2
8000038c: d7 c0 02 5e  	vmv.v.x	v1, t0

80000390 <.Lpcrel_hi0>:
80000390: 17 03 00 00  	auipc	t1, 0
80000394: 5b 30 c3 04  	setrpc	zero, t1, 76
80000398: 5b 88 00 02  	vbeq	v0, v1, 0x800003c8 <.LBB0_4>
8000039c: 93 02 10 00  	li	t0, 1
800003a0: d7 c0 02 5e  	vmv.v.x	v1, t0

800003a4 <.Lpcrel_hi1>:
800003a4: 17 03 00 00  	auipc	t1, 0
800003a8: 5b 30 83 03  	setrpc	zero, t1, 56
800003ac: 5b 82 00 02  	vbeq	v0, v1, 0x800003d0 <.LBB0_5>
800003b0: d7 40 00 5e  	vmv.v.x	v1, zero

800003b4 <.Lpcrel_hi2>:
800003b4: 17 03 00 00  	auipc	t1, 0
800003b8: 5b 30 83 02  	setrpc	zero, t1, 40
800003bc: 5b 9e 00 00  	vbne	v0, v1, 0x800003d8 <.LBB0_6>
800003c0: ef 00 80 10  	jal	0x800004c8 <__builtin_riscv_global_id_x>
800003c4: 6f 00 80 01  	j	0x800003dc <.LBB0_7>

800003c8 <.LBB0_4>:
800003c8: ef 00 40 16  	jal	0x8000052c <__builtin_riscv_global_id_z>
800003cc: 6f 00 00 01  	j	0x800003dc <.LBB0_7>

800003d0 <.LBB0_5>:
800003d0: ef 00 c0 12  	jal	0x800004fc <__builtin_riscv_global_id_y>
800003d4: 6f 00 80 00  	j	0x800003dc <.LBB0_7>

800003d8 <.LBB0_6>:
800003d8: 57 40 00 5e  	vmv.v.x	v0, zero

800003dc <.LBB0_7>:
800003dc: 5b 20 00 00  	join	zero, zero, 0
800003e0: 83 20 c1 ff  	lw	ra, -4(sp)
800003e4: 13 01 c1 ff  	addi	sp, sp, -4
800003e8: 67 80 00 00  	ret

800003ec <__builtin_riscv_workitem_id_x>:
800003ec: 13 01 41 00  	addi	sp, sp, 4
800003f0: 23 2e 11 fe  	sw	ra, -4(sp)
800003f4: 73 25 30 80  	csrr	a0, 2051
800003f8: 83 22 85 00  	lw	t0, 8(a0)
800003fc: 73 23 00 80  	csrr	t1, 2048
80000400: 57 a1 08 52  	vid.v	v2
80000404: 57 40 23 02  	vadd.vx	v0, v2, t1
80000408: 03 2e 85 01  	lw	t3, 24(a0)
8000040c: 57 60 0e 8a  	vremu.vx	v0, v0, t3
80000410: 83 20 c1 ff  	lw	ra, -4(sp)
80000414: 13 01 c1 ff  	addi	sp, sp, -4
80000418: 67 80 00 00  	ret

8000041c <__builtin_riscv_workitem_id_y>:
8000041c: 13 01 41 00  	addi	sp, sp, 4
80000420: 23 2e 11 fe  	sw	ra, -4(sp)
80000424: 73 25 30 80  	csrr	a0, 2051
80000428: 83 22 85 00  	lw	t0, 8(a0)
8000042c: 73 23 00 80  	csrr	t1, 2048
80000430: 57 a1 08 52  	vid.v	v2
80000434: 57 40 23 02  	vadd.vx	v0, v2, t1
80000438: 03 2e 85 01  	lw	t3, 24(a0)
8000043c: 83 2e c5 01  	lw	t4, 28(a0)
80000440: 33 8f ce 03  	mul	t5, t4, t3
80000444: 57 60 0f 8a  	vremu.vx	v0, v0, t5
80000448: 57 60 0e 82  	vdivu.vx	v0, v0, t3
8000044c: d7 c0 0e 5e  	vmv.v.x	v1, t4

80000450 <.hi2>:
80000450: 17 03 00 00  	auipc	t1, 0
80000454: 5b 30 43 01  	setrpc	zero, t1, 20
80000458: 5b c6 00 00  	vblt	v0, v1, 0x80000464 <.end2>
8000045c: 13 0f f0 ff  	li	t5, -1
80000460: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000464 <.end2>:
80000464: 5b 20 00 00  	join	zero, zero, 0
80000468: 83 20 c1 ff  	lw	ra, -4(sp)
8000046c: 13 01 c1 ff  	addi	sp, sp, -4
80000470: 67 80 00 00  	ret

80000474 <__builtin_riscv_workitem_id_z>:
80000474: 13 01 41 00  	addi	sp, sp, 4
80000478: 23 2e 11 fe  	sw	ra, -4(sp)
8000047c: 73 25 30 80  	csrr	a0, 2051
80000480: 73 23 00 80  	csrr	t1, 2048
80000484: 57 a1 08 52  	vid.v	v2
80000488: 57 40 23 02  	vadd.vx	v0, v2, t1
8000048c: 03 2e 85 01  	lw	t3, 24(a0)
80000490: 83 2e c5 01  	lw	t4, 28(a0)
80000494: 03 2f 05 02  	lw	t5, 32(a0)
80000498: b3 8e ce 03  	mul	t4, t4, t3
8000049c: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
800004a0: d7 40 0f 5e  	vmv.v.x	v1, t5

800004a4 <.hi3>:
800004a4: 17 03 00 00  	auipc	t1, 0
800004a8: 5b 30 43 01  	setrpc	zero, t1, 20
800004ac: 5b c6 00 00  	vblt	v0, v1, 0x800004b8 <.end3>
800004b0: 13 0f f0 ff  	li	t5, -1
800004b4: 57 40 1f 02  	vadd.vx	v0, v1, t5

800004b8 <.end3>:
800004b8: 5b 20 00 00  	join	zero, zero, 0
800004bc: 83 20 c1 ff  	lw	ra, -4(sp)
800004c0: 13 01 c1 ff  	addi	sp, sp, -4
800004c4: 67 80 00 00  	ret

800004c8 <__builtin_riscv_global_id_x>:
800004c8: 13 01 41 00  	addi	sp, sp, 4
800004cc: 23 2e 11 fe  	sw	ra, -4(sp)
800004d0: ef f0 df f1  	jal	0x800003ec <__builtin_riscv_workitem_id_x>
800004d4: 73 25 30 80  	csrr	a0, 2051
800004d8: 73 23 80 80  	csrr	t1, 2056
800004dc: 03 2e 85 01  	lw	t3, 24(a0)
800004e0: 83 2e 45 02  	lw	t4, 36(a0)
800004e4: b3 0f c3 03  	mul	t6, t1, t3
800004e8: b3 8f df 01  	add	t6, t6, t4
800004ec: 57 c0 0f 02  	vadd.vx	v0, v0, t6
800004f0: 83 20 c1 ff  	lw	ra, -4(sp)
800004f4: 13 01 c1 ff  	addi	sp, sp, -4
800004f8: 67 80 00 00  	ret

800004fc <__builtin_riscv_global_id_y>:
800004fc: 13 01 41 00  	addi	sp, sp, 4
80000500: 23 2e 11 fe  	sw	ra, -4(sp)
80000504: ef f0 9f f1  	jal	0x8000041c <__builtin_riscv_workitem_id_y>
80000508: 73 23 90 80  	csrr	t1, 2057
8000050c: 83 23 c5 01  	lw	t2, 28(a0)
80000510: 83 2e 85 02  	lw	t4, 40(a0)
80000514: 33 0e 73 02  	mul	t3, t1, t2
80000518: 33 0e de 01  	add	t3, t3, t4
8000051c: 57 40 0e 02  	vadd.vx	v0, v0, t3
80000520: 83 20 c1 ff  	lw	ra, -4(sp)
80000524: 13 01 c1 ff  	addi	sp, sp, -4
80000528: 67 80 00 00  	ret

8000052c <__builtin_riscv_global_id_z>:
8000052c: 13 01 41 00  	addi	sp, sp, 4
80000530: 23 2e 11 fe  	sw	ra, -4(sp)
80000534: ef f0 1f f4  	jal	0x80000474 <__builtin_riscv_workitem_id_z>
80000538: 73 25 30 80  	csrr	a0, 2051
8000053c: 73 23 a0 80  	csrr	t1, 2058
80000540: 83 23 05 02  	lw	t2, 32(a0)
80000544: 03 2e c5 02  	lw	t3, 44(a0)
80000548: b3 83 63 02  	mul	t2, t2, t1
8000054c: b3 83 c3 01  	add	t2, t2, t3
80000550: 57 c0 03 02  	vadd.vx	v0, v0, t2
80000554: 83 20 c1 ff  	lw	ra, -4(sp)
80000558: 13 01 c1 ff  	addi	sp, sp, -4
8000055c: 67 80 00 00  	ret
