PPA Report for piso_shifter_pipeline.v (Module: piso_shifter_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 18
IO Count: 13
Cell Count: 65

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1008.06 MHz
Reg-to-Reg Critical Path Delay: 0.859 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
